<stg><name>feature</name>


<trans_list>

<trans id="2622" from="1" to="2">
<condition id="4653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="2" to="3">
<condition id="4654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="3" to="4">
<condition id="4655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="4" to="5">
<condition id="4656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="5" to="6">
<condition id="4657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="6" to="7">
<condition id="4658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="7" to="8">
<condition id="4659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="8" to="9">
<condition id="4661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="9" to="11">
<condition id="5499">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="9" to="10">
<condition id="5501">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="10" to="9">
<condition id="5500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="11" to="12">
<condition id="4709">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="11" to="146">
<condition id="5487">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="12" to="22">
<condition id="5502">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="12" to="13">
<condition id="5512">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3461" from="13" to="14">
<condition id="5503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3462" from="14" to="15">
<condition id="5504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="15" to="16">
<condition id="5505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="16" to="17">
<condition id="5506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="17" to="18">
<condition id="5507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="18" to="19">
<condition id="5508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="19" to="20">
<condition id="5509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="20" to="21">
<condition id="5510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="21" to="12">
<condition id="5511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="22" to="23">
<condition id="4725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3595" from="23" to="11">
<condition id="5513">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="23" to="24">
<condition id="5636">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="24" to="25">
<condition id="5514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="25" to="26">
<condition id="5515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="26" to="27">
<condition id="5516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="27" to="28">
<condition id="5517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="28" to="29">
<condition id="5518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="29" to="30">
<condition id="5519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="30" to="31">
<condition id="5520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="31" to="32">
<condition id="5521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="32" to="33">
<condition id="5522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="33" to="34">
<condition id="5523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="34" to="35">
<condition id="5524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="35" to="36">
<condition id="5525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="36" to="37">
<condition id="5526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="37" to="38">
<condition id="5527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="38" to="39">
<condition id="5528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="39" to="40">
<condition id="5529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="40" to="41">
<condition id="5530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="41" to="42">
<condition id="5531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="42" to="43">
<condition id="5532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="43" to="44">
<condition id="5533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="44" to="45">
<condition id="5534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="45" to="46">
<condition id="5535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="46" to="47">
<condition id="5536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="47" to="48">
<condition id="5537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="48" to="49">
<condition id="5538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="49" to="50">
<condition id="5539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3499" from="50" to="51">
<condition id="5540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="51" to="52">
<condition id="5541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3501" from="52" to="53">
<condition id="5542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="53" to="54">
<condition id="5543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3503" from="54" to="55">
<condition id="5544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="55" to="56">
<condition id="5545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3505" from="56" to="57">
<condition id="5546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3506" from="57" to="58">
<condition id="5547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="58" to="59">
<condition id="5548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="59" to="60">
<condition id="5549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3509" from="60" to="61">
<condition id="5550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3510" from="61" to="62">
<condition id="5551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="62" to="63">
<condition id="5552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3512" from="63" to="64">
<condition id="5553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3513" from="64" to="65">
<condition id="5554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3514" from="65" to="66">
<condition id="5555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3515" from="66" to="67">
<condition id="5556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3516" from="67" to="68">
<condition id="5557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3517" from="68" to="69">
<condition id="5558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3518" from="69" to="70">
<condition id="5559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3519" from="70" to="71">
<condition id="5560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3520" from="71" to="72">
<condition id="5561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3521" from="72" to="73">
<condition id="5562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3522" from="73" to="74">
<condition id="5563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3523" from="74" to="75">
<condition id="5564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3524" from="75" to="76">
<condition id="5565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3525" from="76" to="77">
<condition id="5566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3526" from="77" to="78">
<condition id="5567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3527" from="78" to="79">
<condition id="5568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3528" from="79" to="80">
<condition id="5569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3529" from="80" to="81">
<condition id="5570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3530" from="81" to="82">
<condition id="5571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3531" from="82" to="83">
<condition id="5572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3532" from="83" to="84">
<condition id="5573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3533" from="84" to="85">
<condition id="5574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3534" from="85" to="86">
<condition id="5575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3535" from="86" to="87">
<condition id="5576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3536" from="87" to="88">
<condition id="5577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3537" from="88" to="89">
<condition id="5578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3538" from="89" to="90">
<condition id="5579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3539" from="90" to="91">
<condition id="5580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3540" from="91" to="92">
<condition id="5581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3541" from="92" to="93">
<condition id="5582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3542" from="93" to="94">
<condition id="5583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3543" from="94" to="95">
<condition id="5584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3544" from="95" to="96">
<condition id="5585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3545" from="96" to="97">
<condition id="5586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3546" from="97" to="98">
<condition id="5587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3547" from="98" to="99">
<condition id="5588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3548" from="99" to="100">
<condition id="5589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3549" from="100" to="101">
<condition id="5590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3550" from="101" to="102">
<condition id="5591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3551" from="102" to="103">
<condition id="5592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3552" from="103" to="104">
<condition id="5593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3553" from="104" to="105">
<condition id="5594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3554" from="105" to="106">
<condition id="5595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3555" from="106" to="107">
<condition id="5596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3556" from="107" to="108">
<condition id="5597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3557" from="108" to="109">
<condition id="5598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3558" from="109" to="110">
<condition id="5599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3559" from="110" to="111">
<condition id="5600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3560" from="111" to="112">
<condition id="5601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3561" from="112" to="113">
<condition id="5602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3562" from="113" to="114">
<condition id="5603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3563" from="114" to="115">
<condition id="5604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3564" from="115" to="116">
<condition id="5605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3565" from="116" to="117">
<condition id="5606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3566" from="117" to="118">
<condition id="5607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3567" from="118" to="119">
<condition id="5608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3568" from="119" to="120">
<condition id="5609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3569" from="120" to="121">
<condition id="5610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3570" from="121" to="122">
<condition id="5611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3571" from="122" to="123">
<condition id="5612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3572" from="123" to="124">
<condition id="5613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3573" from="124" to="125">
<condition id="5614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3574" from="125" to="126">
<condition id="5615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3575" from="126" to="127">
<condition id="5616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3576" from="127" to="128">
<condition id="5617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3577" from="128" to="129">
<condition id="5618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3578" from="129" to="130">
<condition id="5619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3579" from="130" to="131">
<condition id="5620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3580" from="131" to="132">
<condition id="5621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3581" from="132" to="133">
<condition id="5622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3582" from="133" to="134">
<condition id="5623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3583" from="134" to="135">
<condition id="5624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3584" from="135" to="136">
<condition id="5625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3585" from="136" to="137">
<condition id="5626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3586" from="137" to="138">
<condition id="5627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3587" from="138" to="139">
<condition id="5628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3588" from="139" to="140">
<condition id="5629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3589" from="140" to="141">
<condition id="5630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3590" from="141" to="142">
<condition id="5631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3591" from="142" to="143">
<condition id="5632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3592" from="143" to="144">
<condition id="5633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3593" from="144" to="145">
<condition id="5634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3594" from="145" to="23">
<condition id="5635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3600" from="146" to="149">
<condition id="5637">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="146" to="147">
<condition id="5640">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="147" to="148">
<condition id="5638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3599" from="148" to="146">
<condition id="5639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="149" to="150">
<condition id="5495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="150" to="151">
<condition id="5496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="151" to="152">
<condition id="5497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="152" to="153">
<condition id="5498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="16" op_0_bw="32">
<![CDATA[
:0  %boundingBoxes_39 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="16" op_0_bw="32">
<![CDATA[
:1  %boundingBoxes_39_1 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="16" op_0_bw="32">
<![CDATA[
:2  %boundingBoxes_39_2 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_2"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="16" op_0_bw="32">
<![CDATA[
:3  %boundingBoxes_39_3 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="16" op_0_bw="32">
<![CDATA[
:4  %boundingBoxes_39_4 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_4"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="16" op_0_bw="32">
<![CDATA[
:5  %boundingBoxes_39_5 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="16" op_0_bw="32">
<![CDATA[
:6  %boundingBoxes_39_6 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_6"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="16" op_0_bw="32">
<![CDATA[
:7  %boundingBoxes_39_7 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="16" op_0_bw="32">
<![CDATA[
:8  %boundingBoxes_39_8 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_8"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="16" op_0_bw="32">
<![CDATA[
:9  %boundingBoxes_39_9 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="32">
<![CDATA[
:10  %boundingBoxes_39_10 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_10"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="16" op_0_bw="32">
<![CDATA[
:11  %boundingBoxes_39_11 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="16" op_0_bw="32">
<![CDATA[
:12  %boundingBoxes_39_12 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_12"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="16" op_0_bw="32">
<![CDATA[
:13  %boundingBoxes_39_13 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="16" op_0_bw="32">
<![CDATA[
:14  %boundingBoxes_39_14 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_14"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="16" op_0_bw="32">
<![CDATA[
:15  %boundingBoxes_39_15 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="16" op_0_bw="32">
<![CDATA[
:16  %boundingBoxes_39_16 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_16"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="16" op_0_bw="32">
<![CDATA[
:17  %boundingBoxes_39_17 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="16" op_0_bw="32">
<![CDATA[
:18  %boundingBoxes_39_18 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_18"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="16" op_0_bw="32">
<![CDATA[
:19  %boundingBoxes_39_19 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="32">
<![CDATA[
:20  %boundingBoxes_39_20 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_20"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="16" op_0_bw="32">
<![CDATA[
:21  %boundingBoxes_39_21 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="16" op_0_bw="32">
<![CDATA[
:22  %boundingBoxes_39_22 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_22"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="32">
<![CDATA[
:23  %boundingBoxes_39_23 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="32">
<![CDATA[
:24  %boundingBoxes_39_24 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_24"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="32">
<![CDATA[
:25  %boundingBoxes_39_25 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="16" op_0_bw="32">
<![CDATA[
:26  %boundingBoxes_39_26 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_26"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="16" op_0_bw="32">
<![CDATA[
:27  %boundingBoxes_39_27 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="16" op_0_bw="32">
<![CDATA[
:28  %boundingBoxes_39_28 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_28"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="16" op_0_bw="32">
<![CDATA[
:29  %boundingBoxes_39_29 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="32">
<![CDATA[
:30  %boundingBoxes_39_30 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_30"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="16" op_0_bw="32">
<![CDATA[
:31  %boundingBoxes_39_31 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="16" op_0_bw="32">
<![CDATA[
:32  %boundingBoxes_39_32 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_32"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="16" op_0_bw="32">
<![CDATA[
:33  %boundingBoxes_39_33 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="16" op_0_bw="32">
<![CDATA[
:34  %boundingBoxes_39_34 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_34"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="32">
<![CDATA[
:35  %boundingBoxes_39_35 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="32">
<![CDATA[
:36  %boundingBoxes_39_36 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_36"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="32">
<![CDATA[
:37  %boundingBoxes_39_37 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="32">
<![CDATA[
:38  %boundingBoxes_39_38 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_38"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="32">
<![CDATA[
:39  %boundingBoxes_39_39 = alloca i16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %featureh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %featureh)

]]></node>
<StgValue><ssdm name="featureh_read"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %bounding_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bounding)

]]></node>
<StgValue><ssdm name="bounding_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

]]></node>
<StgValue><ssdm name="frame_in_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %featureh_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bounding_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %frame_in_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="64">
<![CDATA[
:49  %rgb = alloca [76800 x i8], align 16

]]></node>
<StgValue><ssdm name="rgb"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="16" op_0_bw="64">
<![CDATA[
:50  %featureHist_0 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="16" op_0_bw="64">
<![CDATA[
:51  %featureHist_1 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_1"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="16" op_0_bw="64">
<![CDATA[
:52  %featureHist_2 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_2"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="16" op_0_bw="64">
<![CDATA[
:53  %featureHist_3 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_3"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="64">
<![CDATA[
:54  %featureHist_4 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_4"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="16" op_0_bw="64">
<![CDATA[
:55  %featureHist_5 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_5"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="16" op_0_bw="64">
<![CDATA[
:56  %featureHist_6 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_6"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="16" op_0_bw="64">
<![CDATA[
:57  %featureHist_7 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_7"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="64">
<![CDATA[
:58  %featureHist_8 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_8"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="64">
<![CDATA[
:59  %featureHist_9 = alloca [512 x i16], align 2

]]></node>
<StgValue><ssdm name="featureHist_9"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="31">
<![CDATA[
:66  %tmp_4 = zext i31 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:67  %M_OFFSET_addr = getelementptr i16* %M_OFFSET, i64 %tmp_4

]]></node>
<StgValue><ssdm name="M_OFFSET_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="213" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:68  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="214" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:68  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="215" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:68  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="216" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:68  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="217" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:68  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="218" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:68  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="31">
<![CDATA[
:46  %tmp_17_cast = zext i31 %tmp_2 to i32

]]></node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap(i16* %M_OFFSET), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @feature_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1806, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecInterface(i32 %featureh, [10 x i8]* @mode4, i32 0, i32 0, i32 0, i32 5120, [1 x i8]* @bundle5, [6 x i8]* @p_str1810, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecInterface(i32 %bounding, [10 x i8]* @mode2, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @bundle3, [6 x i8]* @p_str1810, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecInterface(i16* %M_OFFSET, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 230400, [9 x i8]* @p_str1809, [6 x i8]* @p_str1810, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 230400, [1 x i8]* @bundle, [6 x i8]* @p_str1810, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecMemCore([76800 x i8]* %rgb, [1 x i8]* @p_str1807, [12 x i8]* @p_str1811, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:68  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr, i32 40)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i6 [ 0, %0 ], [ %indvar_next, %burst.rd.body10312 ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:1  %exitcond7 = icmp eq i6 %indvar, -24

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:3  %indvar_next = add i6 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond7, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3400">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3400">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0">
<![CDATA[
burst.rd.body:4  switch i6 %indvar, label %branch39 [
    i6 0, label %burst.rd.body10312.pre
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4277">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="38"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4278">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="37"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4279">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="36"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4280">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="35"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4281">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="34"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4282">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="33"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4283">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="32"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4284">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="31"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4285">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="30"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4286">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="29"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4287">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="28"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4288">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="27"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4289">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="26"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4290">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="25"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4291">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="24"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4292">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="23"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4293">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="22"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4294">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="21"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4295">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="20"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4296">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="19"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4297">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="18"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4298">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="17"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4299">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="16"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4300">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="15"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4301">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="14"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4302">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="13"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4303">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="12"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4304">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="11"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4305">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="10"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4306">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="9"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4307">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="8"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4308">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="7"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4309">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="6"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4310">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="5"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4311">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="4"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4312">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="3"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4313">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="2"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4314">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4315">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body10312.pre:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4316">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
<literal name="indvar" val="!38"/>
<literal name="indvar" val="!37"/>
<literal name="indvar" val="!36"/>
<literal name="indvar" val="!35"/>
<literal name="indvar" val="!34"/>
<literal name="indvar" val="!33"/>
<literal name="indvar" val="!32"/>
<literal name="indvar" val="!31"/>
<literal name="indvar" val="!30"/>
<literal name="indvar" val="!29"/>
<literal name="indvar" val="!28"/>
<literal name="indvar" val="!27"/>
<literal name="indvar" val="!26"/>
<literal name="indvar" val="!25"/>
<literal name="indvar" val="!24"/>
<literal name="indvar" val="!23"/>
<literal name="indvar" val="!22"/>
<literal name="indvar" val="!21"/>
<literal name="indvar" val="!20"/>
<literal name="indvar" val="!19"/>
<literal name="indvar" val="!18"/>
<literal name="indvar" val="!17"/>
<literal name="indvar" val="!16"/>
<literal name="indvar" val="!15"/>
<literal name="indvar" val="!14"/>
<literal name="indvar" val="!13"/>
<literal name="indvar" val="!12"/>
<literal name="indvar" val="!11"/>
<literal name="indvar" val="!10"/>
<literal name="indvar" val="!9"/>
<literal name="indvar" val="!8"/>
<literal name="indvar" val="!7"/>
<literal name="indvar" val="!6"/>
<literal name="indvar" val="!5"/>
<literal name="indvar" val="!4"/>
<literal name="indvar" val="!3"/>
<literal name="indvar" val="!2"/>
<literal name="indvar" val="!1"/>
<literal name="indvar" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %burst.rd.body10312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_boundingBoxes_OC_bou) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body:3  %boundingBoxes_0 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %M_OFFSET_addr)

]]></node>
<StgValue><ssdm name="boundingBoxes_0"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4319">
<or_exp><and_exp><literal name="indvar" val="38"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch38:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4321">
<or_exp><and_exp><literal name="indvar" val="37"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch37:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4323">
<or_exp><and_exp><literal name="indvar" val="36"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch36:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4325">
<or_exp><and_exp><literal name="indvar" val="35"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch35:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4327">
<or_exp><and_exp><literal name="indvar" val="34"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch34:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4329">
<or_exp><and_exp><literal name="indvar" val="33"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch33:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4331">
<or_exp><and_exp><literal name="indvar" val="32"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch32:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4333">
<or_exp><and_exp><literal name="indvar" val="31"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch31:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4335">
<or_exp><and_exp><literal name="indvar" val="30"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch30:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4337">
<or_exp><and_exp><literal name="indvar" val="29"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch29:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4339">
<or_exp><and_exp><literal name="indvar" val="28"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch28:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4341">
<or_exp><and_exp><literal name="indvar" val="27"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch27:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4343">
<or_exp><and_exp><literal name="indvar" val="26"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch26:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4345">
<or_exp><and_exp><literal name="indvar" val="25"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch25:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4347">
<or_exp><and_exp><literal name="indvar" val="24"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch24:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4349">
<or_exp><and_exp><literal name="indvar" val="23"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch23:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4351">
<or_exp><and_exp><literal name="indvar" val="22"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch22:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4353">
<or_exp><and_exp><literal name="indvar" val="21"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch21:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4355">
<or_exp><and_exp><literal name="indvar" val="20"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch20:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4357">
<or_exp><and_exp><literal name="indvar" val="19"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch19:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4359">
<or_exp><and_exp><literal name="indvar" val="18"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch18:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4361">
<or_exp><and_exp><literal name="indvar" val="17"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch17:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4363">
<or_exp><and_exp><literal name="indvar" val="16"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch16:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4365">
<or_exp><and_exp><literal name="indvar" val="15"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch15:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4367">
<or_exp><and_exp><literal name="indvar" val="14"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch14:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4369">
<or_exp><and_exp><literal name="indvar" val="13"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch13:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4371">
<or_exp><and_exp><literal name="indvar" val="12"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch12:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4373">
<or_exp><and_exp><literal name="indvar" val="11"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch11:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4375">
<or_exp><and_exp><literal name="indvar" val="10"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch10:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4377">
<or_exp><and_exp><literal name="indvar" val="9"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch9:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4379">
<or_exp><and_exp><literal name="indvar" val="8"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4381">
<or_exp><and_exp><literal name="indvar" val="7"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch7:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4383">
<or_exp><and_exp><literal name="indvar" val="6"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4385">
<or_exp><and_exp><literal name="indvar" val="5"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch5:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4387">
<or_exp><and_exp><literal name="indvar" val="4"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch4:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4389">
<or_exp><and_exp><literal name="indvar" val="3"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4391">
<or_exp><and_exp><literal name="indvar" val="2"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4393">
<or_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4395">
<or_exp><and_exp><literal name="indvar" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body10312.pre:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4397">
<or_exp><and_exp><literal name="indvar" val="!38"/>
<literal name="indvar" val="!37"/>
<literal name="indvar" val="!36"/>
<literal name="indvar" val="!35"/>
<literal name="indvar" val="!34"/>
<literal name="indvar" val="!33"/>
<literal name="indvar" val="!32"/>
<literal name="indvar" val="!31"/>
<literal name="indvar" val="!30"/>
<literal name="indvar" val="!29"/>
<literal name="indvar" val="!28"/>
<literal name="indvar" val="!27"/>
<literal name="indvar" val="!26"/>
<literal name="indvar" val="!25"/>
<literal name="indvar" val="!24"/>
<literal name="indvar" val="!23"/>
<literal name="indvar" val="!22"/>
<literal name="indvar" val="!21"/>
<literal name="indvar" val="!20"/>
<literal name="indvar" val="!19"/>
<literal name="indvar" val="!18"/>
<literal name="indvar" val="!17"/>
<literal name="indvar" val="!16"/>
<literal name="indvar" val="!15"/>
<literal name="indvar" val="!14"/>
<literal name="indvar" val="!13"/>
<literal name="indvar" val="!12"/>
<literal name="indvar" val="!11"/>
<literal name="indvar" val="!10"/>
<literal name="indvar" val="!9"/>
<literal name="indvar" val="!8"/>
<literal name="indvar" val="!7"/>
<literal name="indvar" val="!6"/>
<literal name="indvar" val="!5"/>
<literal name="indvar" val="!4"/>
<literal name="indvar" val="!3"/>
<literal name="indvar" val="!2"/>
<literal name="indvar" val="!1"/>
<literal name="indvar" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch39:0  store i16 %boundingBoxes_0, i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4399">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body10312:0  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4399">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body10312:1  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
burst.rd.end:0  %k = phi i2 [ 0, %burst.rd.header ], [ %k_1, %1 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
burst.rd.end:1  %phi_mul = phi i18 [ 0, %burst.rd.header ], [ %next_mul, %1 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.end:2  %next_mul = add i18 %phi_mul, 76800

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.end:3  %exitcond3 = icmp eq i2 %k, -1

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.end:5  %k_1 = add i2 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end:6  br i1 %exitcond3, label %burst.wr.header.preheader, label %burst.rd.header10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4402">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="31">
<![CDATA[
burst.wr.header.preheader:0  %tmp_14 = zext i31 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4402">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2296" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
burst.wr.header.preheader:1  %M_OFFSET_addr_1 = getelementptr i16* %M_OFFSET, i64 %tmp_14

]]></node>
<StgValue><ssdm name="M_OFFSET_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4402">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:2  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %M_OFFSET_addr_1, i32 5120)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4402">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2298" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:3  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
burst.rd.header10:0  %indvar2 = phi i17 [ %indvar_next2, %burst.rd.body11 ], [ 0, %burst.rd.end ]

]]></node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="18" op_0_bw="17">
<![CDATA[
burst.rd.header10:1  %indvar2_cast = zext i17 %indvar2 to i18

]]></node>
<StgValue><ssdm name="indvar2_cast"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.header10:2  %exitcond5 = icmp eq i17 %indvar2, -54272

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header10:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.header10:4  %indvar_next2 = add i17 %indvar2, 1

]]></node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header10:5  br i1 %exitcond5, label %burst.rd.end9, label %burst.rd.body11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.body11:3  %frame_in_addr = add i18 %indvar2_cast, %phi_mul

]]></node>
<StgValue><ssdm name="frame_in_addr"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body11:4  %tmp_16 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %frame_in_addr, i32 1, i32 17)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="17">
<![CDATA[
burst.rd.body11:5  %tmp_19_cast = zext i17 %tmp_16 to i32

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="18">
<![CDATA[
burst.rd.body11:6  %tmp_17 = trunc i18 %frame_in_addr to i1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body11:9  %frame_in2_sum = add i32 %tmp_17_cast, %tmp_19_cast

]]></node>
<StgValue><ssdm name="frame_in2_sum"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="32">
<![CDATA[
burst.rd.body11:10  %frame_in2_sum_cast = zext i32 %frame_in2_sum to i64

]]></node>
<StgValue><ssdm name="frame_in2_sum_cast"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
burst.rd.body11:11  %M_OFFSET_addr_2 = getelementptr i16* %M_OFFSET, i64 %frame_in2_sum_cast

]]></node>
<StgValue><ssdm name="M_OFFSET_addr_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="346" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.body11:12  %M_OFFSET_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="M_OFFSET_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="347" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.body11:12  %M_OFFSET_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="M_OFFSET_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="348" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.body11:12  %M_OFFSET_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="M_OFFSET_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="349" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.body11:12  %M_OFFSET_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="M_OFFSET_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="350" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.body11:12  %M_OFFSET_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="M_OFFSET_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="351" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.body11:12  %M_OFFSET_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="M_OFFSET_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="352" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
burst.rd.body11:12  %M_OFFSET_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_OFFSET_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="M_OFFSET_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="353" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body11:13  %M_OFFSET_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %M_OFFSET_addr_2)

]]></node>
<StgValue><ssdm name="M_OFFSET_addr_2_read"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body11:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body11:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body11:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
burst.rd.body11:7  %tmp_18 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_17, i3 0)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="16" op_0_bw="4">
<![CDATA[
burst.rd.body11:8  %tmp_19 = zext i4 %tmp_18 to i16

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
burst.rd.body11:14  %frame_in_load = lshr i16 %M_OFFSET_addr_2_read, %tmp_19

]]></node>
<StgValue><ssdm name="frame_in_load"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="16">
<![CDATA[
burst.rd.body11:15  %tmp_20 = trunc i16 %frame_in_load to i8

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="64" op_0_bw="17">
<![CDATA[
burst.rd.body11:16  %tmp_5 = zext i17 %indvar2 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body11:17  %rgb_addr = getelementptr [76800 x i8]* %rgb, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="rgb_addr"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
burst.rd.body11:18  store i8 %tmp_20, i8* %rgb_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body11:19  %burstread_rend20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend20"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body11:20  br label %burst.rd.header10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
burst.rd.end9:0  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %k, i6 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
burst.rd.end9:1  %p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %k, i4 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="7" op_0_bw="6">
<![CDATA[
burst.rd.end9:2  %p_shl1_cast = zext i6 %p_shl1 to i7

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end9:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i12 [ 0, %burst.rd.end9 ], [ %indvar_flatten_next, %._crit_edge.7.9 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:1  %iterator = phi i17 [ 0, %burst.rd.end9 ], [ %iterator_mid2_29, %._crit_edge.7.9 ]

]]></node>
<StgValue><ssdm name="iterator"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:2  %i = phi i7 [ 0, %burst.rd.end9 ], [ %i_mid2, %._crit_edge.7.9 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:3  %iterator_s = phi i17 [ 0, %burst.rd.end9 ], [ %tmp_11_7, %._crit_edge.7.9 ]

]]></node>
<StgValue><ssdm name="iterator_s"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:4  %j = phi i9 [ 0, %burst.rd.end9 ], [ %j_1_7, %._crit_edge.7.9 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %exitcond_flatten = icmp eq i12 %indvar_flatten, -896

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %indvar_flatten_next = add i12 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten, label %burst.rd.end, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:22  %iterator_1_dup = add i17 %iterator, 960

]]></node>
<StgValue><ssdm name="iterator_1_dup"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:24  %exitcond = icmp eq i9 %j, -192

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
.reset:25  %iterator_mid2 = select i1 %exitcond, i17 %iterator_1_dup, i17 %iterator_s

]]></node>
<StgValue><ssdm name="iterator_mid2"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:26  %j_mid2 = select i1 %exitcond, i9 0, i9 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
.reset:27  %iterator_mid2_29 = select i1 %exitcond, i17 %iterator_1_dup, i17 %iterator

]]></node>
<StgValue><ssdm name="iterator_mid2_29"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:28  %i_s = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset:29  %i_mid2 = select i1 %exitcond, i7 %i_s, i7 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:30  %tmp1 = add i7 %i_mid2, %p_shl1_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="8" op_0_bw="7">
<![CDATA[
.reset:31  %tmp1_cast = zext i7 %tmp1 to i8

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:32  %tmp_8 = add i8 %p_shl, %tmp1_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset:55  %tmp_7_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1814) nounwind

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.7.9:0  %tmp_11_7 = add i17 %iterator_mid2, 24

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.7.9:1  %j_1_7 = add i9 %j_mid2, 8

]]></node>
<StgValue><ssdm name="j_1_7"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4404">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.7.9:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="16" op_0_bw="16">
<![CDATA[
.reset:0  %boundingBoxes_39_load = load i16* %boundingBoxes_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_load"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="16" op_0_bw="16">
<![CDATA[
.reset:1  %boundingBoxes_39_1_load = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="16" op_0_bw="16">
<![CDATA[
.reset:2  %boundingBoxes_39_2_load = load i16* %boundingBoxes_39_2

]]></node>
<StgValue><ssdm name="boundingBoxes_39_2_load"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="16" op_0_bw="16">
<![CDATA[
.reset:3  %boundingBoxes_39_3_load = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="16" op_0_bw="16">
<![CDATA[
.reset:4  %boundingBoxes_39_4_load = load i16* %boundingBoxes_39_4

]]></node>
<StgValue><ssdm name="boundingBoxes_39_4_load"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="16" op_0_bw="16">
<![CDATA[
.reset:5  %boundingBoxes_39_6_load = load i16* %boundingBoxes_39_6

]]></node>
<StgValue><ssdm name="boundingBoxes_39_6_load"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="16" op_0_bw="16">
<![CDATA[
.reset:6  %boundingBoxes_39_8_load = load i16* %boundingBoxes_39_8

]]></node>
<StgValue><ssdm name="boundingBoxes_39_8_load"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="16" op_0_bw="16">
<![CDATA[
.reset:7  %boundingBoxes_39_10_load = load i16* %boundingBoxes_39_10

]]></node>
<StgValue><ssdm name="boundingBoxes_39_10_load"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="16">
<![CDATA[
.reset:8  %boundingBoxes_39_12_load = load i16* %boundingBoxes_39_12

]]></node>
<StgValue><ssdm name="boundingBoxes_39_12_load"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="16" op_0_bw="16">
<![CDATA[
.reset:9  %boundingBoxes_39_14_load = load i16* %boundingBoxes_39_14

]]></node>
<StgValue><ssdm name="boundingBoxes_39_14_load"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="16" op_0_bw="16">
<![CDATA[
.reset:10  %boundingBoxes_39_16_load = load i16* %boundingBoxes_39_16

]]></node>
<StgValue><ssdm name="boundingBoxes_39_16_load"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="16" op_0_bw="16">
<![CDATA[
.reset:11  %boundingBoxes_39_18_load = load i16* %boundingBoxes_39_18

]]></node>
<StgValue><ssdm name="boundingBoxes_39_18_load"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="16" op_0_bw="16">
<![CDATA[
.reset:12  %boundingBoxes_39_20_load = load i16* %boundingBoxes_39_20

]]></node>
<StgValue><ssdm name="boundingBoxes_39_20_load"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="16" op_0_bw="16">
<![CDATA[
.reset:13  %boundingBoxes_39_22_load = load i16* %boundingBoxes_39_22

]]></node>
<StgValue><ssdm name="boundingBoxes_39_22_load"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="16" op_0_bw="16">
<![CDATA[
.reset:14  %boundingBoxes_39_24_load = load i16* %boundingBoxes_39_24

]]></node>
<StgValue><ssdm name="boundingBoxes_39_24_load"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="16" op_0_bw="16">
<![CDATA[
.reset:15  %boundingBoxes_39_26_load = load i16* %boundingBoxes_39_26

]]></node>
<StgValue><ssdm name="boundingBoxes_39_26_load"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="16" op_0_bw="16">
<![CDATA[
.reset:16  %boundingBoxes_39_28_load = load i16* %boundingBoxes_39_28

]]></node>
<StgValue><ssdm name="boundingBoxes_39_28_load"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="16" op_0_bw="16">
<![CDATA[
.reset:17  %boundingBoxes_39_30_load = load i16* %boundingBoxes_39_30

]]></node>
<StgValue><ssdm name="boundingBoxes_39_30_load"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="16" op_0_bw="16">
<![CDATA[
.reset:18  %boundingBoxes_39_32_load = load i16* %boundingBoxes_39_32

]]></node>
<StgValue><ssdm name="boundingBoxes_39_32_load"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="16" op_0_bw="16">
<![CDATA[
.reset:19  %boundingBoxes_39_34_load = load i16* %boundingBoxes_39_34

]]></node>
<StgValue><ssdm name="boundingBoxes_39_34_load"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="16" op_0_bw="16">
<![CDATA[
.reset:20  %boundingBoxes_39_36_load = load i16* %boundingBoxes_39_36

]]></node>
<StgValue><ssdm name="boundingBoxes_39_36_load"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="16" op_0_bw="16">
<![CDATA[
.reset:21  %boundingBoxes_39_38_load = load i16* %boundingBoxes_39_38

]]></node>
<StgValue><ssdm name="boundingBoxes_39_38_load"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="16" op_0_bw="8">
<![CDATA[
.reset:33  %tmp_8_cast_cast = zext i8 %tmp_8 to i16

]]></node>
<StgValue><ssdm name="tmp_8_cast_cast"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:34  %tmp_6_30 = icmp ugt i16 %boundingBoxes_39_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:35  %tmp_15_0_1 = icmp ugt i16 %boundingBoxes_39_4_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_1"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:36  %tmp_15_0_2 = icmp ugt i16 %boundingBoxes_39_8_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_2"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:37  %tmp_15_0_3 = icmp ugt i16 %boundingBoxes_39_12_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_3"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:38  %tmp_15_0_4 = icmp ugt i16 %boundingBoxes_39_16_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_4"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:39  %tmp_15_0_5 = icmp ugt i16 %boundingBoxes_39_20_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_5"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:40  %tmp_15_0_6 = icmp ugt i16 %boundingBoxes_39_24_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_6"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:41  %tmp_15_0_7 = icmp ugt i16 %boundingBoxes_39_28_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_7"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:42  %tmp_15_0_8 = icmp ugt i16 %boundingBoxes_39_32_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_8"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:43  %tmp_15_0_9 = icmp ugt i16 %boundingBoxes_39_36_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_15_0_9"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:44  %tmp_23_7_9 = icmp ult i16 %boundingBoxes_39_38_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_9"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:45  %tmp_23_7_8 = icmp ult i16 %boundingBoxes_39_34_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_8"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:46  %tmp_23_7_7 = icmp ult i16 %boundingBoxes_39_30_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_7"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:47  %tmp_23_7_6 = icmp ult i16 %boundingBoxes_39_26_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_6"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:48  %tmp_23_7_5 = icmp ult i16 %boundingBoxes_39_22_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_5"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:49  %tmp_23_7_4 = icmp ult i16 %boundingBoxes_39_18_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_4"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:50  %tmp_23_7_3 = icmp ult i16 %boundingBoxes_39_14_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_3"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:51  %tmp_23_7_2 = icmp ult i16 %boundingBoxes_39_10_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_2"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:52  %tmp_23_7_1 = icmp ult i16 %boundingBoxes_39_6_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7_1"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:53  %tmp_23_7 = icmp ult i16 %boundingBoxes_39_2_load, %tmp_8_cast_cast

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="16" op_0_bw="9">
<![CDATA[
.reset:54  %j_cast_cast = zext i9 %j_mid2 to i16

]]></node>
<StgValue><ssdm name="j_cast_cast"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:57  %tmp_s = or i17 %iterator_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="64" op_0_bw="17">
<![CDATA[
.reset:58  %tmp_s_32 = zext i17 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_s_32"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:59  %rgb_addr_1 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_s_32

]]></node>
<StgValue><ssdm name="rgb_addr_1"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.reset:60  %tmp_7_s = or i17 %iterator_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="64" op_0_bw="17">
<![CDATA[
.reset:61  %tmp_9 = zext i17 %tmp_7_s to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:62  %rgb_addr_2 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="rgb_addr_2"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:65  %tmp_12 = icmp ugt i16 %boundingBoxes_39_1_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:66  %tmp_13 = icmp ult i16 %boundingBoxes_39_3_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:67  %tmp7 = or i1 %tmp_6_30, %tmp_12

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:68  %tmp10 = or i1 %tmp_23_7, %tmp_13

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:69  %or_cond1 = or i1 %tmp10, %tmp7

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:70  br i1 %or_cond1, label %._crit_edge.0.0, label %branch1470

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="8" op_0_bw="17">
<![CDATA[
branch1470:1  %rgb_load = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="17">
<![CDATA[
branch1470:4  %rgb_load_1 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_1"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.0:0  %boundingBoxes_39_5_load = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.0:1  %boundingBoxes_39_7_load = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.0:2  %tmp_19_0_1 = icmp ugt i16 %boundingBoxes_39_5_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_1"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.0:3  %tmp_27_0_1 = icmp ult i16 %boundingBoxes_39_7_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_1"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0:4  %tmp2 = or i1 %tmp_15_0_1, %tmp_19_0_1

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0:5  %tmp3 = or i1 %tmp_23_7_1, %tmp_27_0_1

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0:6  %or_cond3 = or i1 %tmp3, %tmp2

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0:7  br i1 %or_cond3, label %._crit_edge.0.1, label %branch1451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.1:0  %boundingBoxes_39_9_load = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.1:1  %boundingBoxes_39_11_load = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.1:2  %tmp_19_0_2 = icmp ugt i16 %boundingBoxes_39_9_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_2"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.1:3  %tmp_27_0_2 = icmp ult i16 %boundingBoxes_39_11_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_2"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1:4  %tmp5 = or i1 %tmp_15_0_2, %tmp_19_0_2

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1:5  %tmp6 = or i1 %tmp_23_7_2, %tmp_27_0_2

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.1:6  %or_cond5 = or i1 %tmp6, %tmp5

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1:7  br i1 %or_cond5, label %._crit_edge.0.2, label %branch1432

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.2:0  %boundingBoxes_39_13_load = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.2:1  %boundingBoxes_39_15_load = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.2:2  %tmp_19_0_3 = icmp ugt i16 %boundingBoxes_39_13_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_3"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.2:3  %tmp_27_0_3 = icmp ult i16 %boundingBoxes_39_15_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_3"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2:4  %tmp8 = or i1 %tmp_15_0_3, %tmp_19_0_3

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2:5  %tmp9 = or i1 %tmp_23_7_3, %tmp_27_0_3

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.2:6  %or_cond7 = or i1 %tmp9, %tmp8

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4408">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2:7  br i1 %or_cond7, label %._crit_edge.0.3, label %branch1413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.3:0  %boundingBoxes_39_17_load = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.3:1  %boundingBoxes_39_19_load = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.3:2  %tmp_19_0_4 = icmp ugt i16 %boundingBoxes_39_17_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_4"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.3:3  %tmp_27_0_4 = icmp ult i16 %boundingBoxes_39_19_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_4"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3:4  %tmp11 = or i1 %tmp_15_0_4, %tmp_19_0_4

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3:5  %tmp12 = or i1 %tmp_23_7_4, %tmp_27_0_4

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.3:6  %or_cond9 = or i1 %tmp12, %tmp11

]]></node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4409">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.3:7  br i1 %or_cond9, label %._crit_edge.0.4, label %branch1394

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.4:0  %boundingBoxes_39_21_load = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.4:1  %boundingBoxes_39_23_load = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.4:2  %tmp_19_0_5 = icmp ugt i16 %boundingBoxes_39_21_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_5"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.4:3  %tmp_27_0_5 = icmp ult i16 %boundingBoxes_39_23_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_5"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4:4  %tmp14 = or i1 %tmp_15_0_5, %tmp_19_0_5

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4:5  %tmp15 = or i1 %tmp_23_7_5, %tmp_27_0_5

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.4:6  %or_cond = or i1 %tmp15, %tmp14

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.4:7  br i1 %or_cond, label %._crit_edge.0.5, label %branch1375

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.5:0  %boundingBoxes_39_25_load = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.5:1  %boundingBoxes_39_27_load = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.5:2  %tmp_19_0_6 = icmp ugt i16 %boundingBoxes_39_25_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_6"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.5:3  %tmp_27_0_6 = icmp ult i16 %boundingBoxes_39_27_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_6"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5:4  %tmp17 = or i1 %tmp_15_0_6, %tmp_19_0_6

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5:5  %tmp18 = or i1 %tmp_23_7_6, %tmp_27_0_6

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.5:6  %or_cond2 = or i1 %tmp18, %tmp17

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4411">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.5:7  br i1 %or_cond2, label %._crit_edge.0.6, label %branch1356

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.6:0  %boundingBoxes_39_29_load = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.6:1  %boundingBoxes_39_31_load = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.6:2  %tmp_19_0_7 = icmp ugt i16 %boundingBoxes_39_29_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_7"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.6:3  %tmp_27_0_7 = icmp ult i16 %boundingBoxes_39_31_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_7"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6:4  %tmp20 = or i1 %tmp_15_0_7, %tmp_19_0_7

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6:5  %tmp21 = or i1 %tmp_23_7_7, %tmp_27_0_7

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.6:6  %or_cond4 = or i1 %tmp21, %tmp20

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.6:7  br i1 %or_cond4, label %._crit_edge.0.7, label %branch1337

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.7:0  %boundingBoxes_39_33_load = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.7:1  %boundingBoxes_39_35_load = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.7:2  %tmp_19_0_8 = icmp ugt i16 %boundingBoxes_39_33_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_8"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.7:3  %tmp_27_0_8 = icmp ult i16 %boundingBoxes_39_35_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_8"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7:4  %tmp22 = or i1 %tmp_15_0_8, %tmp_19_0_8

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7:5  %tmp23 = or i1 %tmp_23_7_8, %tmp_27_0_8

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.7:6  %or_cond6 = or i1 %tmp23, %tmp22

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4413">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.7:7  br i1 %or_cond6, label %._crit_edge.0.8, label %branch1318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.8:0  %boundingBoxes_39_37_load = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.8:1  %boundingBoxes_39_39_load = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.8:2  %tmp_19_0_9 = icmp ugt i16 %boundingBoxes_39_37_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_0_9"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.8:3  %tmp_27_0_9 = icmp ult i16 %boundingBoxes_39_39_load, %j_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_0_9"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8:4  %tmp24 = or i1 %tmp_15_0_9, %tmp_19_0_9

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8:5  %tmp25 = or i1 %tmp_23_7_9, %tmp_27_0_9

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.8:6  %or_cond8 = or i1 %tmp25, %tmp24

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4414">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.8:7  br i1 %or_cond8, label %._crit_edge.0.9, label %branch1309

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.9:0  %boundingBoxes_39_1_load_1 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_1"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.0.9:1  %boundingBoxes_39_3_load_1 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_1"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.9:4  %j_1_s = or i9 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_1_s"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.0.9:5  %j_1_cast_cast = zext i9 %j_1_s to i16

]]></node>
<StgValue><ssdm name="j_1_cast_cast"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.9:14  %tmp_19_1 = icmp ugt i16 %boundingBoxes_39_1_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0.9:15  %tmp_27_1 = icmp ult i16 %boundingBoxes_39_3_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9:16  %tmp26 = or i1 %tmp_6_30, %tmp_19_1

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9:17  %tmp27 = or i1 %tmp_23_7, %tmp_27_1

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.9:18  %or_cond10 = or i1 %tmp27, %tmp26

]]></node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.9:19  br i1 %or_cond10, label %._crit_edge.1.0, label %branch1290

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.0:0  %boundingBoxes_39_5_load_1 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_1"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.0:1  %boundingBoxes_39_7_load_1 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_1"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.0:2  %tmp_19_1_1 = icmp ugt i16 %boundingBoxes_39_5_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_1"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.0:3  %tmp_27_1_1 = icmp ult i16 %boundingBoxes_39_7_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_1"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0:4  %tmp29 = or i1 %tmp_15_0_1, %tmp_19_1_1

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0:5  %tmp30 = or i1 %tmp_23_7_1, %tmp_27_1_1

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0:6  %or_cond11 = or i1 %tmp30, %tmp29

]]></node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4416">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0:7  br i1 %or_cond11, label %._crit_edge.1.1, label %branch1271

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.1:0  %boundingBoxes_39_9_load_1 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_1"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.1:1  %boundingBoxes_39_11_load_1 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_1"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.1:2  %tmp_19_1_2 = icmp ugt i16 %boundingBoxes_39_9_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_2"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.1:3  %tmp_27_1_2 = icmp ult i16 %boundingBoxes_39_11_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_2"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1:4  %tmp31 = or i1 %tmp_15_0_2, %tmp_19_1_2

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1:5  %tmp32 = or i1 %tmp_23_7_2, %tmp_27_1_2

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.1:6  %or_cond12 = or i1 %tmp32, %tmp31

]]></node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4417">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1:7  br i1 %or_cond12, label %._crit_edge.1.2, label %branch1252

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.2:0  %boundingBoxes_39_13_load_1 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_1"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.2:1  %boundingBoxes_39_15_load_1 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_1"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.2:2  %tmp_19_1_3 = icmp ugt i16 %boundingBoxes_39_13_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_3"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.2:3  %tmp_27_1_3 = icmp ult i16 %boundingBoxes_39_15_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_3"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2:4  %tmp33 = or i1 %tmp_15_0_3, %tmp_19_1_3

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2:5  %tmp34 = or i1 %tmp_23_7_3, %tmp_27_1_3

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.2:6  %or_cond13 = or i1 %tmp34, %tmp33

]]></node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4418">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2:7  br i1 %or_cond13, label %._crit_edge.1.3, label %branch1233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.3:0  %boundingBoxes_39_17_load_1 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_1"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.3:1  %boundingBoxes_39_19_load_1 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_1"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.3:2  %tmp_19_1_4 = icmp ugt i16 %boundingBoxes_39_17_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_4"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.3:3  %tmp_27_1_4 = icmp ult i16 %boundingBoxes_39_19_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_4"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3:4  %tmp35 = or i1 %tmp_15_0_4, %tmp_19_1_4

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3:5  %tmp36 = or i1 %tmp_23_7_4, %tmp_27_1_4

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.3:6  %or_cond14 = or i1 %tmp36, %tmp35

]]></node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4419">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.3:7  br i1 %or_cond14, label %._crit_edge.1.4, label %branch1214

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.4:0  %boundingBoxes_39_21_load_1 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_1"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.4:1  %boundingBoxes_39_23_load_1 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_1"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.4:2  %tmp_19_1_5 = icmp ugt i16 %boundingBoxes_39_21_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_5"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.4:3  %tmp_27_1_5 = icmp ult i16 %boundingBoxes_39_23_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_5"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4:4  %tmp37 = or i1 %tmp_15_0_5, %tmp_19_1_5

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4:5  %tmp38 = or i1 %tmp_23_7_5, %tmp_27_1_5

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.4:6  %or_cond15 = or i1 %tmp38, %tmp37

]]></node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4420">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.4:7  br i1 %or_cond15, label %._crit_edge.1.5, label %branch1195

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.5:0  %boundingBoxes_39_25_load_1 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_1"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.5:1  %boundingBoxes_39_27_load_1 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_1"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.5:2  %tmp_19_1_6 = icmp ugt i16 %boundingBoxes_39_25_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_6"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.5:3  %tmp_27_1_6 = icmp ult i16 %boundingBoxes_39_27_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_6"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5:4  %tmp39 = or i1 %tmp_15_0_6, %tmp_19_1_6

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5:5  %tmp40 = or i1 %tmp_23_7_6, %tmp_27_1_6

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.5:6  %or_cond16 = or i1 %tmp40, %tmp39

]]></node>
<StgValue><ssdm name="or_cond16"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4421">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.5:7  br i1 %or_cond16, label %._crit_edge.1.6, label %branch1176

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.6:0  %boundingBoxes_39_29_load_1 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_1"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.6:1  %boundingBoxes_39_31_load_1 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_1"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.6:2  %tmp_19_1_7 = icmp ugt i16 %boundingBoxes_39_29_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_7"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.6:3  %tmp_27_1_7 = icmp ult i16 %boundingBoxes_39_31_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_7"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6:4  %tmp41 = or i1 %tmp_15_0_7, %tmp_19_1_7

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6:5  %tmp42 = or i1 %tmp_23_7_7, %tmp_27_1_7

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.6:6  %or_cond17 = or i1 %tmp42, %tmp41

]]></node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4422">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.6:7  br i1 %or_cond17, label %._crit_edge.1.7, label %branch1157

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.7:0  %boundingBoxes_39_33_load_1 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_1"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.7:1  %boundingBoxes_39_35_load_1 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_1"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.7:2  %tmp_19_1_8 = icmp ugt i16 %boundingBoxes_39_33_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_8"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.7:3  %tmp_27_1_8 = icmp ult i16 %boundingBoxes_39_35_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_8"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7:4  %tmp43 = or i1 %tmp_15_0_8, %tmp_19_1_8

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7:5  %tmp44 = or i1 %tmp_23_7_8, %tmp_27_1_8

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.7:6  %or_cond18 = or i1 %tmp44, %tmp43

]]></node>
<StgValue><ssdm name="or_cond18"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4423">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.7:7  br i1 %or_cond18, label %._crit_edge.1.8, label %branch1138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.8:0  %boundingBoxes_39_37_load_1 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_1"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.8:1  %boundingBoxes_39_39_load_1 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_1"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.8:2  %tmp_19_1_9 = icmp ugt i16 %boundingBoxes_39_37_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_1_9"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.8:3  %tmp_27_1_9 = icmp ult i16 %boundingBoxes_39_39_load_1, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_1_9"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8:4  %tmp45 = or i1 %tmp_15_0_9, %tmp_19_1_9

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8:5  %tmp46 = or i1 %tmp_23_7_9, %tmp_27_1_9

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.8:6  %or_cond19 = or i1 %tmp46, %tmp45

]]></node>
<StgValue><ssdm name="or_cond19"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4424">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.8:7  br i1 %or_cond19, label %._crit_edge.1.9, label %branch1129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.9:0  %boundingBoxes_39_1_load_2 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_2"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.1.9:1  %boundingBoxes_39_3_load_2 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_2"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.1.9:3  %j_1_1 = or i9 %j_mid2, 2

]]></node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.1.9:4  %j_1_1_cast_cast = zext i9 %j_1_1 to i16

]]></node>
<StgValue><ssdm name="j_1_1_cast_cast"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.9:13  %tmp_19_2 = icmp ugt i16 %boundingBoxes_39_1_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1.9:14  %tmp_27_2 = icmp ult i16 %boundingBoxes_39_3_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9:15  %tmp47 = or i1 %tmp_6_30, %tmp_19_2

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9:16  %tmp48 = or i1 %tmp_23_7, %tmp_27_2

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.9:17  %or_cond20 = or i1 %tmp48, %tmp47

]]></node>
<StgValue><ssdm name="or_cond20"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.9:18  br i1 %or_cond20, label %._crit_edge.2.0, label %branch1110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.0:0  %boundingBoxes_39_5_load_2 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_2"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.0:1  %boundingBoxes_39_7_load_2 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_2"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.0:2  %tmp_19_2_1 = icmp ugt i16 %boundingBoxes_39_5_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_1"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.0:3  %tmp_27_2_1 = icmp ult i16 %boundingBoxes_39_7_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_1"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0:4  %tmp50 = or i1 %tmp_15_0_1, %tmp_19_2_1

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0:5  %tmp51 = or i1 %tmp_23_7_1, %tmp_27_2_1

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.0:6  %or_cond21 = or i1 %tmp51, %tmp50

]]></node>
<StgValue><ssdm name="or_cond21"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4426">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0:7  br i1 %or_cond21, label %._crit_edge.2.1, label %branch1091

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.1:0  %boundingBoxes_39_9_load_2 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_2"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.1:1  %boundingBoxes_39_11_load_2 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_2"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.1:2  %tmp_19_2_2 = icmp ugt i16 %boundingBoxes_39_9_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_2"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.1:3  %tmp_27_2_2 = icmp ult i16 %boundingBoxes_39_11_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_2"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1:4  %tmp52 = or i1 %tmp_15_0_2, %tmp_19_2_2

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1:5  %tmp53 = or i1 %tmp_23_7_2, %tmp_27_2_2

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.1:6  %or_cond22 = or i1 %tmp53, %tmp52

]]></node>
<StgValue><ssdm name="or_cond22"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4427">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1:7  br i1 %or_cond22, label %._crit_edge.2.2, label %branch1072

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.2:0  %boundingBoxes_39_13_load_2 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_2"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.2:1  %boundingBoxes_39_15_load_2 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_2"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.2:2  %tmp_19_2_3 = icmp ugt i16 %boundingBoxes_39_13_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_3"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.2:3  %tmp_27_2_3 = icmp ult i16 %boundingBoxes_39_15_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_3"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2:4  %tmp54 = or i1 %tmp_15_0_3, %tmp_19_2_3

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2:5  %tmp55 = or i1 %tmp_23_7_3, %tmp_27_2_3

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.2:6  %or_cond23 = or i1 %tmp55, %tmp54

]]></node>
<StgValue><ssdm name="or_cond23"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4428">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.2:7  br i1 %or_cond23, label %._crit_edge.2.3, label %branch1053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.3:0  %boundingBoxes_39_17_load_2 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_2"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.3:1  %boundingBoxes_39_19_load_2 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_2"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.3:2  %tmp_19_2_4 = icmp ugt i16 %boundingBoxes_39_17_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_4"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.3:3  %tmp_27_2_4 = icmp ult i16 %boundingBoxes_39_19_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_4"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3:4  %tmp56 = or i1 %tmp_15_0_4, %tmp_19_2_4

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3:5  %tmp57 = or i1 %tmp_23_7_4, %tmp_27_2_4

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.3:6  %or_cond24 = or i1 %tmp57, %tmp56

]]></node>
<StgValue><ssdm name="or_cond24"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4429">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.3:7  br i1 %or_cond24, label %._crit_edge.2.4, label %branch1034

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.4:0  %boundingBoxes_39_21_load_2 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_2"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.4:1  %boundingBoxes_39_23_load_2 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_2"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.4:2  %tmp_19_2_5 = icmp ugt i16 %boundingBoxes_39_21_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_5"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.4:3  %tmp_27_2_5 = icmp ult i16 %boundingBoxes_39_23_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_5"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4:4  %tmp58 = or i1 %tmp_15_0_5, %tmp_19_2_5

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4:5  %tmp59 = or i1 %tmp_23_7_5, %tmp_27_2_5

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.4:6  %or_cond25 = or i1 %tmp59, %tmp58

]]></node>
<StgValue><ssdm name="or_cond25"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4430">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.4:7  br i1 %or_cond25, label %._crit_edge.2.5, label %branch1015

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.5:0  %boundingBoxes_39_25_load_2 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_2"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.5:1  %boundingBoxes_39_27_load_2 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_2"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.5:2  %tmp_19_2_6 = icmp ugt i16 %boundingBoxes_39_25_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_6"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.5:3  %tmp_27_2_6 = icmp ult i16 %boundingBoxes_39_27_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_6"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5:4  %tmp60 = or i1 %tmp_15_0_6, %tmp_19_2_6

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5:5  %tmp61 = or i1 %tmp_23_7_6, %tmp_27_2_6

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.5:6  %or_cond26 = or i1 %tmp61, %tmp60

]]></node>
<StgValue><ssdm name="or_cond26"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4431">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.5:7  br i1 %or_cond26, label %._crit_edge.2.6, label %branch996

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.6:0  %boundingBoxes_39_29_load_2 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_2"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.6:1  %boundingBoxes_39_31_load_2 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_2"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.6:2  %tmp_19_2_7 = icmp ugt i16 %boundingBoxes_39_29_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_7"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.6:3  %tmp_27_2_7 = icmp ult i16 %boundingBoxes_39_31_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_7"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6:4  %tmp62 = or i1 %tmp_15_0_7, %tmp_19_2_7

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6:5  %tmp63 = or i1 %tmp_23_7_7, %tmp_27_2_7

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.6:6  %or_cond27 = or i1 %tmp63, %tmp62

]]></node>
<StgValue><ssdm name="or_cond27"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4432">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.6:7  br i1 %or_cond27, label %._crit_edge.2.7, label %branch977

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.7:0  %boundingBoxes_39_33_load_2 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_2"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.7:1  %boundingBoxes_39_35_load_2 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_2"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.7:2  %tmp_19_2_8 = icmp ugt i16 %boundingBoxes_39_33_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_8"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.7:3  %tmp_27_2_8 = icmp ult i16 %boundingBoxes_39_35_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_8"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7:4  %tmp64 = or i1 %tmp_15_0_8, %tmp_19_2_8

]]></node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7:5  %tmp65 = or i1 %tmp_23_7_8, %tmp_27_2_8

]]></node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.7:6  %or_cond28 = or i1 %tmp65, %tmp64

]]></node>
<StgValue><ssdm name="or_cond28"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4433">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.7:7  br i1 %or_cond28, label %._crit_edge.2.8, label %branch958

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.8:0  %boundingBoxes_39_37_load_2 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_2"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.8:1  %boundingBoxes_39_39_load_2 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_2"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1035" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.8:2  %tmp_19_2_9 = icmp ugt i16 %boundingBoxes_39_37_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_2_9"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.8:3  %tmp_27_2_9 = icmp ult i16 %boundingBoxes_39_39_load_2, %j_1_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_2_9"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8:4  %tmp66 = or i1 %tmp_15_0_9, %tmp_19_2_9

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8:5  %tmp67 = or i1 %tmp_23_7_9, %tmp_27_2_9

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.8:6  %or_cond29 = or i1 %tmp67, %tmp66

]]></node>
<StgValue><ssdm name="or_cond29"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4434">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.8:7  br i1 %or_cond29, label %._crit_edge.2.9, label %branch949

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.9:0  %boundingBoxes_39_1_load_3 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_3"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.2.9:1  %boundingBoxes_39_3_load_3 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_3"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.2.9:3  %j_1_2 = or i9 %j_mid2, 3

]]></node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1060" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.2.9:4  %j_1_2_cast_cast = zext i9 %j_1_2 to i16

]]></node>
<StgValue><ssdm name="j_1_2_cast_cast"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.9:13  %tmp_19_3 = icmp ugt i16 %boundingBoxes_39_1_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2.9:14  %tmp_27_3 = icmp ult i16 %boundingBoxes_39_3_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9:15  %tmp68 = or i1 %tmp_6_30, %tmp_19_3

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9:16  %tmp69 = or i1 %tmp_23_7, %tmp_27_3

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2.9:17  %or_cond30 = or i1 %tmp69, %tmp68

]]></node>
<StgValue><ssdm name="or_cond30"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.9:18  br i1 %or_cond30, label %._crit_edge.3.0, label %branch930

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.0:0  %boundingBoxes_39_5_load_3 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_3"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.0:1  %boundingBoxes_39_7_load_3 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_3"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.0:2  %tmp_19_3_1 = icmp ugt i16 %boundingBoxes_39_5_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_1"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.0:3  %tmp_27_3_1 = icmp ult i16 %boundingBoxes_39_7_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_1"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0:4  %tmp71 = or i1 %tmp_15_0_1, %tmp_19_3_1

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0:5  %tmp72 = or i1 %tmp_23_7_1, %tmp_27_3_1

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.0:6  %or_cond31 = or i1 %tmp72, %tmp71

]]></node>
<StgValue><ssdm name="or_cond31"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4436">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.0:7  br i1 %or_cond31, label %._crit_edge.3.1, label %branch911

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.1:0  %boundingBoxes_39_9_load_3 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_3"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.1:1  %boundingBoxes_39_11_load_3 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_3"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.1:2  %tmp_19_3_2 = icmp ugt i16 %boundingBoxes_39_9_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_2"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.1:3  %tmp_27_3_2 = icmp ult i16 %boundingBoxes_39_11_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_2"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1:4  %tmp73 = or i1 %tmp_15_0_2, %tmp_19_3_2

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1:5  %tmp74 = or i1 %tmp_23_7_2, %tmp_27_3_2

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.1:6  %or_cond32 = or i1 %tmp74, %tmp73

]]></node>
<StgValue><ssdm name="or_cond32"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4437">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.1:7  br i1 %or_cond32, label %._crit_edge.3.2, label %branch892

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.2:0  %boundingBoxes_39_13_load_3 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_3"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.2:1  %boundingBoxes_39_15_load_3 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_3"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.2:2  %tmp_19_3_3 = icmp ugt i16 %boundingBoxes_39_13_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_3"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.2:3  %tmp_27_3_3 = icmp ult i16 %boundingBoxes_39_15_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_3"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.2:4  %tmp75 = or i1 %tmp_15_0_3, %tmp_19_3_3

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.2:5  %tmp76 = or i1 %tmp_23_7_3, %tmp_27_3_3

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.2:6  %or_cond33 = or i1 %tmp76, %tmp75

]]></node>
<StgValue><ssdm name="or_cond33"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4438">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.2:7  br i1 %or_cond33, label %._crit_edge.3.3, label %branch873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.3:0  %boundingBoxes_39_17_load_3 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_3"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.3:1  %boundingBoxes_39_19_load_3 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_3"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.3:2  %tmp_19_3_4 = icmp ugt i16 %boundingBoxes_39_17_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_4"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.3:3  %tmp_27_3_4 = icmp ult i16 %boundingBoxes_39_19_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_4"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.3:4  %tmp77 = or i1 %tmp_15_0_4, %tmp_19_3_4

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.3:5  %tmp78 = or i1 %tmp_23_7_4, %tmp_27_3_4

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.3:6  %or_cond34 = or i1 %tmp78, %tmp77

]]></node>
<StgValue><ssdm name="or_cond34"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4439">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.3:7  br i1 %or_cond34, label %._crit_edge.3.4, label %branch854

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.4:0  %boundingBoxes_39_21_load_3 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_3"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.4:1  %boundingBoxes_39_23_load_3 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_3"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1190" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.4:2  %tmp_19_3_5 = icmp ugt i16 %boundingBoxes_39_21_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_5"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.4:3  %tmp_27_3_5 = icmp ult i16 %boundingBoxes_39_23_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_5"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.4:4  %tmp79 = or i1 %tmp_15_0_5, %tmp_19_3_5

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.4:5  %tmp80 = or i1 %tmp_23_7_5, %tmp_27_3_5

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.4:6  %or_cond35 = or i1 %tmp80, %tmp79

]]></node>
<StgValue><ssdm name="or_cond35"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4440">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.4:7  br i1 %or_cond35, label %._crit_edge.3.5, label %branch835

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.5:0  %boundingBoxes_39_25_load_3 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_3"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.5:1  %boundingBoxes_39_27_load_3 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_3"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.5:2  %tmp_19_3_6 = icmp ugt i16 %boundingBoxes_39_25_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_6"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.5:3  %tmp_27_3_6 = icmp ult i16 %boundingBoxes_39_27_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_6"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.5:4  %tmp81 = or i1 %tmp_15_0_6, %tmp_19_3_6

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.5:5  %tmp82 = or i1 %tmp_23_7_6, %tmp_27_3_6

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.5:6  %or_cond36 = or i1 %tmp82, %tmp81

]]></node>
<StgValue><ssdm name="or_cond36"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.5:7  br i1 %or_cond36, label %._crit_edge.3.6, label %branch816

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.6:0  %boundingBoxes_39_29_load_3 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_3"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.6:1  %boundingBoxes_39_31_load_3 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_3"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.6:2  %tmp_19_3_7 = icmp ugt i16 %boundingBoxes_39_29_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_7"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.6:3  %tmp_27_3_7 = icmp ult i16 %boundingBoxes_39_31_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_7"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.6:4  %tmp83 = or i1 %tmp_15_0_7, %tmp_19_3_7

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.6:5  %tmp84 = or i1 %tmp_23_7_7, %tmp_27_3_7

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.6:6  %or_cond37 = or i1 %tmp84, %tmp83

]]></node>
<StgValue><ssdm name="or_cond37"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4442">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.6:7  br i1 %or_cond37, label %._crit_edge.3.7, label %branch797

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1257" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.7:0  %boundingBoxes_39_33_load_3 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_3"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.7:1  %boundingBoxes_39_35_load_3 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_3"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.7:2  %tmp_19_3_8 = icmp ugt i16 %boundingBoxes_39_33_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_8"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.7:3  %tmp_27_3_8 = icmp ult i16 %boundingBoxes_39_35_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_8"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.7:4  %tmp85 = or i1 %tmp_15_0_8, %tmp_19_3_8

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.7:5  %tmp86 = or i1 %tmp_23_7_8, %tmp_27_3_8

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.7:6  %or_cond38 = or i1 %tmp86, %tmp85

]]></node>
<StgValue><ssdm name="or_cond38"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4443">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.7:7  br i1 %or_cond38, label %._crit_edge.3.8, label %branch778

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1280" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.8:0  %boundingBoxes_39_37_load_3 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_3"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.8:1  %boundingBoxes_39_39_load_3 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_3"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.8:2  %tmp_19_3_9 = icmp ugt i16 %boundingBoxes_39_37_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_3_9"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.8:3  %tmp_27_3_9 = icmp ult i16 %boundingBoxes_39_39_load_3, %j_1_2_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_3_9"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.8:4  %tmp87 = or i1 %tmp_15_0_9, %tmp_19_3_9

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.8:5  %tmp88 = or i1 %tmp_23_7_9, %tmp_27_3_9

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.8:6  %or_cond39 = or i1 %tmp88, %tmp87

]]></node>
<StgValue><ssdm name="or_cond39"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4444">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.8:7  br i1 %or_cond39, label %._crit_edge.3.9, label %branch769

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.9:0  %boundingBoxes_39_1_load_4 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_4"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.3.9:1  %boundingBoxes_39_3_load_4 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_4"/></StgValue>
</operation>

<operation id="770" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.3.9:3  %j_1_3 = or i9 %j_mid2, 4

]]></node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="771" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.3.9:4  %j_1_3_cast_cast = zext i9 %j_1_3 to i16

]]></node>
<StgValue><ssdm name="j_1_3_cast_cast"/></StgValue>
</operation>

<operation id="772" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.9:13  %tmp_19_4 = icmp ugt i16 %boundingBoxes_39_1_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4"/></StgValue>
</operation>

<operation id="773" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3.9:14  %tmp_27_4 = icmp ult i16 %boundingBoxes_39_3_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="774" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.9:15  %tmp89 = or i1 %tmp_6_30, %tmp_19_4

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="775" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.9:16  %tmp90 = or i1 %tmp_23_7, %tmp_27_4

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="776" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3.9:17  %or_cond40 = or i1 %tmp90, %tmp89

]]></node>
<StgValue><ssdm name="or_cond40"/></StgValue>
</operation>

<operation id="777" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3.9:18  br i1 %or_cond40, label %._crit_edge.4.0, label %branch750

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1343" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.0:0  %boundingBoxes_39_5_load_4 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_4"/></StgValue>
</operation>

<operation id="779" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1344" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.0:1  %boundingBoxes_39_7_load_4 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_4"/></StgValue>
</operation>

<operation id="780" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1345" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.0:2  %tmp_19_4_1 = icmp ugt i16 %boundingBoxes_39_5_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_1"/></StgValue>
</operation>

<operation id="781" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1346" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.0:3  %tmp_27_4_1 = icmp ult i16 %boundingBoxes_39_7_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_1"/></StgValue>
</operation>

<operation id="782" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0:4  %tmp92 = or i1 %tmp_15_0_1, %tmp_19_4_1

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="783" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0:5  %tmp93 = or i1 %tmp_23_7_1, %tmp_27_4_1

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="784" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.0:6  %or_cond41 = or i1 %tmp93, %tmp92

]]></node>
<StgValue><ssdm name="or_cond41"/></StgValue>
</operation>

<operation id="785" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4446">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.0:7  br i1 %or_cond41, label %._crit_edge.4.1, label %branch731

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1366" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.1:0  %boundingBoxes_39_9_load_4 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_4"/></StgValue>
</operation>

<operation id="787" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.1:1  %boundingBoxes_39_11_load_4 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_4"/></StgValue>
</operation>

<operation id="788" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.1:2  %tmp_19_4_2 = icmp ugt i16 %boundingBoxes_39_9_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_2"/></StgValue>
</operation>

<operation id="789" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1369" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.1:3  %tmp_27_4_2 = icmp ult i16 %boundingBoxes_39_11_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_2"/></StgValue>
</operation>

<operation id="790" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1:4  %tmp94 = or i1 %tmp_15_0_2, %tmp_19_4_2

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="791" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1:5  %tmp95 = or i1 %tmp_23_7_2, %tmp_27_4_2

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="792" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.1:6  %or_cond42 = or i1 %tmp95, %tmp94

]]></node>
<StgValue><ssdm name="or_cond42"/></StgValue>
</operation>

<operation id="793" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.1:7  br i1 %or_cond42, label %._crit_edge.4.2, label %branch712

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.2:0  %boundingBoxes_39_13_load_4 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_4"/></StgValue>
</operation>

<operation id="795" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1390" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.2:1  %boundingBoxes_39_15_load_4 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_4"/></StgValue>
</operation>

<operation id="796" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.2:2  %tmp_19_4_3 = icmp ugt i16 %boundingBoxes_39_13_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_3"/></StgValue>
</operation>

<operation id="797" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.2:3  %tmp_27_4_3 = icmp ult i16 %boundingBoxes_39_15_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_3"/></StgValue>
</operation>

<operation id="798" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.2:4  %tmp96 = or i1 %tmp_15_0_3, %tmp_19_4_3

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="799" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.2:5  %tmp97 = or i1 %tmp_23_7_3, %tmp_27_4_3

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="800" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.2:6  %or_cond43 = or i1 %tmp97, %tmp96

]]></node>
<StgValue><ssdm name="or_cond43"/></StgValue>
</operation>

<operation id="801" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4448">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.2:7  br i1 %or_cond43, label %._crit_edge.4.3, label %branch693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.3:0  %boundingBoxes_39_17_load_4 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_4"/></StgValue>
</operation>

<operation id="803" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.3:1  %boundingBoxes_39_19_load_4 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_4"/></StgValue>
</operation>

<operation id="804" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.3:2  %tmp_19_4_4 = icmp ugt i16 %boundingBoxes_39_17_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_4"/></StgValue>
</operation>

<operation id="805" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.3:3  %tmp_27_4_4 = icmp ult i16 %boundingBoxes_39_19_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_4"/></StgValue>
</operation>

<operation id="806" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.3:4  %tmp98 = or i1 %tmp_15_0_4, %tmp_19_4_4

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="807" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.3:5  %tmp99 = or i1 %tmp_23_7_4, %tmp_27_4_4

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="808" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.3:6  %or_cond44 = or i1 %tmp99, %tmp98

]]></node>
<StgValue><ssdm name="or_cond44"/></StgValue>
</operation>

<operation id="809" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4449">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.3:7  br i1 %or_cond44, label %._crit_edge.4.4, label %branch674

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1435" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.4:0  %boundingBoxes_39_21_load_4 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_4"/></StgValue>
</operation>

<operation id="811" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1436" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.4:1  %boundingBoxes_39_23_load_4 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_4"/></StgValue>
</operation>

<operation id="812" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.4:2  %tmp_19_4_5 = icmp ugt i16 %boundingBoxes_39_21_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_5"/></StgValue>
</operation>

<operation id="813" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1438" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.4:3  %tmp_27_4_5 = icmp ult i16 %boundingBoxes_39_23_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_5"/></StgValue>
</operation>

<operation id="814" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.4:4  %tmp100 = or i1 %tmp_15_0_5, %tmp_19_4_5

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="815" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.4:5  %tmp101 = or i1 %tmp_23_7_5, %tmp_27_4_5

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.4:6  %or_cond45 = or i1 %tmp101, %tmp100

]]></node>
<StgValue><ssdm name="or_cond45"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4450">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.4:7  br i1 %or_cond45, label %._crit_edge.4.5, label %branch655

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1458" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.5:0  %boundingBoxes_39_25_load_4 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_4"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.5:1  %boundingBoxes_39_27_load_4 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_4"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1460" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.5:2  %tmp_19_4_6 = icmp ugt i16 %boundingBoxes_39_25_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_6"/></StgValue>
</operation>

<operation id="821" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.5:3  %tmp_27_4_6 = icmp ult i16 %boundingBoxes_39_27_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_6"/></StgValue>
</operation>

<operation id="822" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.5:4  %tmp102 = or i1 %tmp_15_0_6, %tmp_19_4_6

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="823" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.5:5  %tmp103 = or i1 %tmp_23_7_6, %tmp_27_4_6

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="824" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.5:6  %or_cond46 = or i1 %tmp103, %tmp102

]]></node>
<StgValue><ssdm name="or_cond46"/></StgValue>
</operation>

<operation id="825" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.5:7  br i1 %or_cond46, label %._crit_edge.4.6, label %branch636

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.6:0  %boundingBoxes_39_29_load_4 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_4"/></StgValue>
</operation>

<operation id="827" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.6:1  %boundingBoxes_39_31_load_4 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_4"/></StgValue>
</operation>

<operation id="828" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1483" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.6:2  %tmp_19_4_7 = icmp ugt i16 %boundingBoxes_39_29_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_7"/></StgValue>
</operation>

<operation id="829" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.6:3  %tmp_27_4_7 = icmp ult i16 %boundingBoxes_39_31_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_7"/></StgValue>
</operation>

<operation id="830" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.6:4  %tmp104 = or i1 %tmp_15_0_7, %tmp_19_4_7

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="831" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.6:5  %tmp105 = or i1 %tmp_23_7_7, %tmp_27_4_7

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="832" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.6:6  %or_cond47 = or i1 %tmp105, %tmp104

]]></node>
<StgValue><ssdm name="or_cond47"/></StgValue>
</operation>

<operation id="833" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.6:7  br i1 %or_cond47, label %._crit_edge.4.7, label %branch617

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.7:0  %boundingBoxes_39_33_load_4 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_4"/></StgValue>
</operation>

<operation id="835" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1505" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.7:1  %boundingBoxes_39_35_load_4 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_4"/></StgValue>
</operation>

<operation id="836" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1506" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.7:2  %tmp_19_4_8 = icmp ugt i16 %boundingBoxes_39_33_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_8"/></StgValue>
</operation>

<operation id="837" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1507" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.7:3  %tmp_27_4_8 = icmp ult i16 %boundingBoxes_39_35_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_8"/></StgValue>
</operation>

<operation id="838" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.7:4  %tmp106 = or i1 %tmp_15_0_8, %tmp_19_4_8

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="839" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.7:5  %tmp107 = or i1 %tmp_23_7_8, %tmp_27_4_8

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="840" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.7:6  %or_cond48 = or i1 %tmp107, %tmp106

]]></node>
<StgValue><ssdm name="or_cond48"/></StgValue>
</operation>

<operation id="841" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4453">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.7:7  br i1 %or_cond48, label %._crit_edge.4.8, label %branch598

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1527" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.8:0  %boundingBoxes_39_37_load_4 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_4"/></StgValue>
</operation>

<operation id="843" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1528" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.8:1  %boundingBoxes_39_39_load_4 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_4"/></StgValue>
</operation>

<operation id="844" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1529" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.8:2  %tmp_19_4_9 = icmp ugt i16 %boundingBoxes_39_37_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_4_9"/></StgValue>
</operation>

<operation id="845" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.8:3  %tmp_27_4_9 = icmp ult i16 %boundingBoxes_39_39_load_4, %j_1_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_4_9"/></StgValue>
</operation>

<operation id="846" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.8:4  %tmp108 = or i1 %tmp_15_0_9, %tmp_19_4_9

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="847" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.8:5  %tmp109 = or i1 %tmp_23_7_9, %tmp_27_4_9

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="848" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.8:6  %or_cond49 = or i1 %tmp109, %tmp108

]]></node>
<StgValue><ssdm name="or_cond49"/></StgValue>
</operation>

<operation id="849" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.8:7  br i1 %or_cond49, label %._crit_edge.4.9, label %branch589

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.9:0  %boundingBoxes_39_1_load_5 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_5"/></StgValue>
</operation>

<operation id="851" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.4.9:1  %boundingBoxes_39_3_load_5 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_5"/></StgValue>
</operation>

<operation id="852" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.4.9:3  %j_1_4 = or i9 %j_mid2, 5

]]></node>
<StgValue><ssdm name="j_1_4"/></StgValue>
</operation>

<operation id="853" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1554" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.4.9:4  %j_1_4_cast_cast = zext i9 %j_1_4 to i16

]]></node>
<StgValue><ssdm name="j_1_4_cast_cast"/></StgValue>
</operation>

<operation id="854" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1563" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.9:13  %tmp_19_5 = icmp ugt i16 %boundingBoxes_39_1_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5"/></StgValue>
</operation>

<operation id="855" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4.9:14  %tmp_27_5 = icmp ult i16 %boundingBoxes_39_3_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="856" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.9:15  %tmp110 = or i1 %tmp_6_30, %tmp_19_5

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="857" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.9:16  %tmp111 = or i1 %tmp_23_7, %tmp_27_5

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="858" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4.9:17  %or_cond50 = or i1 %tmp111, %tmp110

]]></node>
<StgValue><ssdm name="or_cond50"/></StgValue>
</operation>

<operation id="859" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4.9:18  br i1 %or_cond50, label %._crit_edge.5.0, label %branch570

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1590" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.0:0  %boundingBoxes_39_5_load_5 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_5"/></StgValue>
</operation>

<operation id="861" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.0:1  %boundingBoxes_39_7_load_5 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_5"/></StgValue>
</operation>

<operation id="862" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.0:2  %tmp_19_5_1 = icmp ugt i16 %boundingBoxes_39_5_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_1"/></StgValue>
</operation>

<operation id="863" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.0:3  %tmp_27_5_1 = icmp ult i16 %boundingBoxes_39_7_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_1"/></StgValue>
</operation>

<operation id="864" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0:4  %tmp113 = or i1 %tmp_15_0_1, %tmp_19_5_1

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="865" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0:5  %tmp114 = or i1 %tmp_23_7_1, %tmp_27_5_1

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="866" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.0:6  %or_cond51 = or i1 %tmp114, %tmp113

]]></node>
<StgValue><ssdm name="or_cond51"/></StgValue>
</operation>

<operation id="867" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4456">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.0:7  br i1 %or_cond51, label %._crit_edge.5.1, label %branch551

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1613" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.1:0  %boundingBoxes_39_9_load_5 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_5"/></StgValue>
</operation>

<operation id="869" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1614" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.1:1  %boundingBoxes_39_11_load_5 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_5"/></StgValue>
</operation>

<operation id="870" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.1:2  %tmp_19_5_2 = icmp ugt i16 %boundingBoxes_39_9_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_2"/></StgValue>
</operation>

<operation id="871" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1616" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.1:3  %tmp_27_5_2 = icmp ult i16 %boundingBoxes_39_11_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_2"/></StgValue>
</operation>

<operation id="872" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1:4  %tmp115 = or i1 %tmp_15_0_2, %tmp_19_5_2

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="873" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1:5  %tmp116 = or i1 %tmp_23_7_2, %tmp_27_5_2

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="874" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.1:6  %or_cond52 = or i1 %tmp116, %tmp115

]]></node>
<StgValue><ssdm name="or_cond52"/></StgValue>
</operation>

<operation id="875" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4457">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.1:7  br i1 %or_cond52, label %._crit_edge.5.2, label %branch532

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.2:0  %boundingBoxes_39_13_load_5 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_5"/></StgValue>
</operation>

<operation id="877" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.2:1  %boundingBoxes_39_15_load_5 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_5"/></StgValue>
</operation>

<operation id="878" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.2:2  %tmp_19_5_3 = icmp ugt i16 %boundingBoxes_39_13_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_3"/></StgValue>
</operation>

<operation id="879" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1639" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.2:3  %tmp_27_5_3 = icmp ult i16 %boundingBoxes_39_15_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_3"/></StgValue>
</operation>

<operation id="880" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.2:4  %tmp117 = or i1 %tmp_15_0_3, %tmp_19_5_3

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="881" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.2:5  %tmp118 = or i1 %tmp_23_7_3, %tmp_27_5_3

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="882" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.2:6  %or_cond53 = or i1 %tmp118, %tmp117

]]></node>
<StgValue><ssdm name="or_cond53"/></StgValue>
</operation>

<operation id="883" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4458">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.2:7  br i1 %or_cond53, label %._crit_edge.5.3, label %branch513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.3:0  %boundingBoxes_39_17_load_5 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_5"/></StgValue>
</operation>

<operation id="885" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.3:1  %boundingBoxes_39_19_load_5 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_5"/></StgValue>
</operation>

<operation id="886" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.3:2  %tmp_19_5_4 = icmp ugt i16 %boundingBoxes_39_17_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_4"/></StgValue>
</operation>

<operation id="887" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.3:3  %tmp_27_5_4 = icmp ult i16 %boundingBoxes_39_19_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_4"/></StgValue>
</operation>

<operation id="888" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.3:4  %tmp119 = or i1 %tmp_15_0_4, %tmp_19_5_4

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="889" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.3:5  %tmp120 = or i1 %tmp_23_7_4, %tmp_27_5_4

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="890" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.3:6  %or_cond54 = or i1 %tmp120, %tmp119

]]></node>
<StgValue><ssdm name="or_cond54"/></StgValue>
</operation>

<operation id="891" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.3:7  br i1 %or_cond54, label %._crit_edge.5.4, label %branch494

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1682" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.4:0  %boundingBoxes_39_21_load_5 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_5"/></StgValue>
</operation>

<operation id="893" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1683" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.4:1  %boundingBoxes_39_23_load_5 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_5"/></StgValue>
</operation>

<operation id="894" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.4:2  %tmp_19_5_5 = icmp ugt i16 %boundingBoxes_39_21_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_5"/></StgValue>
</operation>

<operation id="895" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1685" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.4:3  %tmp_27_5_5 = icmp ult i16 %boundingBoxes_39_23_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_5"/></StgValue>
</operation>

<operation id="896" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.4:4  %tmp121 = or i1 %tmp_15_0_5, %tmp_19_5_5

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="897" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.4:5  %tmp122 = or i1 %tmp_23_7_5, %tmp_27_5_5

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="898" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.4:6  %or_cond55 = or i1 %tmp122, %tmp121

]]></node>
<StgValue><ssdm name="or_cond55"/></StgValue>
</operation>

<operation id="899" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4460">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.4:7  br i1 %or_cond55, label %._crit_edge.5.5, label %branch475

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.5:0  %boundingBoxes_39_25_load_5 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_5"/></StgValue>
</operation>

<operation id="901" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1706" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.5:1  %boundingBoxes_39_27_load_5 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_5"/></StgValue>
</operation>

<operation id="902" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.5:2  %tmp_19_5_6 = icmp ugt i16 %boundingBoxes_39_25_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_6"/></StgValue>
</operation>

<operation id="903" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1708" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.5:3  %tmp_27_5_6 = icmp ult i16 %boundingBoxes_39_27_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_6"/></StgValue>
</operation>

<operation id="904" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.5:4  %tmp123 = or i1 %tmp_15_0_6, %tmp_19_5_6

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="905" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.5:5  %tmp124 = or i1 %tmp_23_7_6, %tmp_27_5_6

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="906" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.5:6  %or_cond56 = or i1 %tmp124, %tmp123

]]></node>
<StgValue><ssdm name="or_cond56"/></StgValue>
</operation>

<operation id="907" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.5:7  br i1 %or_cond56, label %._crit_edge.5.6, label %branch456

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1728" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.6:0  %boundingBoxes_39_29_load_5 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_5"/></StgValue>
</operation>

<operation id="909" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1729" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.6:1  %boundingBoxes_39_31_load_5 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_5"/></StgValue>
</operation>

<operation id="910" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1730" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.6:2  %tmp_19_5_7 = icmp ugt i16 %boundingBoxes_39_29_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_7"/></StgValue>
</operation>

<operation id="911" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.6:3  %tmp_27_5_7 = icmp ult i16 %boundingBoxes_39_31_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_7"/></StgValue>
</operation>

<operation id="912" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.6:4  %tmp125 = or i1 %tmp_15_0_7, %tmp_19_5_7

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="913" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.6:5  %tmp126 = or i1 %tmp_23_7_7, %tmp_27_5_7

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="914" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.6:6  %or_cond57 = or i1 %tmp126, %tmp125

]]></node>
<StgValue><ssdm name="or_cond57"/></StgValue>
</operation>

<operation id="915" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4462">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.6:7  br i1 %or_cond57, label %._crit_edge.5.7, label %branch437

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1751" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.7:0  %boundingBoxes_39_33_load_5 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_5"/></StgValue>
</operation>

<operation id="917" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1752" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.7:1  %boundingBoxes_39_35_load_5 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_5"/></StgValue>
</operation>

<operation id="918" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.7:2  %tmp_19_5_8 = icmp ugt i16 %boundingBoxes_39_33_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_8"/></StgValue>
</operation>

<operation id="919" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1754" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.7:3  %tmp_27_5_8 = icmp ult i16 %boundingBoxes_39_35_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_8"/></StgValue>
</operation>

<operation id="920" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.7:4  %tmp127 = or i1 %tmp_15_0_8, %tmp_19_5_8

]]></node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="921" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.7:5  %tmp128 = or i1 %tmp_23_7_8, %tmp_27_5_8

]]></node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="922" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.7:6  %or_cond58 = or i1 %tmp128, %tmp127

]]></node>
<StgValue><ssdm name="or_cond58"/></StgValue>
</operation>

<operation id="923" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4463">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.7:7  br i1 %or_cond58, label %._crit_edge.5.8, label %branch418

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.8:0  %boundingBoxes_39_37_load_5 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_5"/></StgValue>
</operation>

<operation id="925" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.8:1  %boundingBoxes_39_39_load_5 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_5"/></StgValue>
</operation>

<operation id="926" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.8:2  %tmp_19_5_9 = icmp ugt i16 %boundingBoxes_39_37_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_5_9"/></StgValue>
</operation>

<operation id="927" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1777" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.8:3  %tmp_27_5_9 = icmp ult i16 %boundingBoxes_39_39_load_5, %j_1_4_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_5_9"/></StgValue>
</operation>

<operation id="928" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.8:4  %tmp129 = or i1 %tmp_15_0_9, %tmp_19_5_9

]]></node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="929" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.8:5  %tmp130 = or i1 %tmp_23_7_9, %tmp_27_5_9

]]></node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="930" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.8:6  %or_cond59 = or i1 %tmp130, %tmp129

]]></node>
<StgValue><ssdm name="or_cond59"/></StgValue>
</operation>

<operation id="931" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4464">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1781" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.8:7  br i1 %or_cond59, label %._crit_edge.5.9, label %branch409

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.9:0  %boundingBoxes_39_1_load_6 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_6"/></StgValue>
</operation>

<operation id="933" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1798" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.5.9:1  %boundingBoxes_39_3_load_6 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_6"/></StgValue>
</operation>

<operation id="934" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.5.9:3  %j_1_5 = or i9 %j_mid2, 6

]]></node>
<StgValue><ssdm name="j_1_5"/></StgValue>
</operation>

<operation id="935" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1801" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.5.9:4  %j_1_5_cast_cast = zext i9 %j_1_5 to i16

]]></node>
<StgValue><ssdm name="j_1_5_cast_cast"/></StgValue>
</operation>

<operation id="936" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.9:13  %tmp_19_6 = icmp ugt i16 %boundingBoxes_39_1_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6"/></StgValue>
</operation>

<operation id="937" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1811" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5.9:14  %tmp_27_6 = icmp ult i16 %boundingBoxes_39_3_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="938" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.9:15  %tmp131 = or i1 %tmp_6_30, %tmp_19_6

]]></node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="939" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.9:16  %tmp132 = or i1 %tmp_23_7, %tmp_27_6

]]></node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="940" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5.9:17  %or_cond60 = or i1 %tmp132, %tmp131

]]></node>
<StgValue><ssdm name="or_cond60"/></StgValue>
</operation>

<operation id="941" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5.9:18  br i1 %or_cond60, label %._crit_edge.6.0, label %branch390

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1837" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.0:0  %boundingBoxes_39_5_load_6 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_6"/></StgValue>
</operation>

<operation id="943" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.0:1  %boundingBoxes_39_7_load_6 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_6"/></StgValue>
</operation>

<operation id="944" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.0:2  %tmp_19_6_1 = icmp ugt i16 %boundingBoxes_39_5_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_1"/></StgValue>
</operation>

<operation id="945" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.0:3  %tmp_27_6_1 = icmp ult i16 %boundingBoxes_39_7_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_1"/></StgValue>
</operation>

<operation id="946" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0:4  %tmp134 = or i1 %tmp_15_0_1, %tmp_19_6_1

]]></node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="947" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0:5  %tmp135 = or i1 %tmp_23_7_1, %tmp_27_6_1

]]></node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="948" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.0:6  %or_cond61 = or i1 %tmp135, %tmp134

]]></node>
<StgValue><ssdm name="or_cond61"/></StgValue>
</operation>

<operation id="949" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.0:7  br i1 %or_cond61, label %._crit_edge.6.1, label %branch371

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.1:0  %boundingBoxes_39_9_load_6 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_6"/></StgValue>
</operation>

<operation id="951" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.1:1  %boundingBoxes_39_11_load_6 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_6"/></StgValue>
</operation>

<operation id="952" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.1:2  %tmp_19_6_2 = icmp ugt i16 %boundingBoxes_39_9_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_2"/></StgValue>
</operation>

<operation id="953" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.1:3  %tmp_27_6_2 = icmp ult i16 %boundingBoxes_39_11_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_2"/></StgValue>
</operation>

<operation id="954" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1:4  %tmp136 = or i1 %tmp_15_0_2, %tmp_19_6_2

]]></node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="955" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1:5  %tmp137 = or i1 %tmp_23_7_2, %tmp_27_6_2

]]></node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="956" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.1:6  %or_cond62 = or i1 %tmp137, %tmp136

]]></node>
<StgValue><ssdm name="or_cond62"/></StgValue>
</operation>

<operation id="957" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4467">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.1:7  br i1 %or_cond62, label %._crit_edge.6.2, label %branch352

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1883" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.2:0  %boundingBoxes_39_13_load_6 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_6"/></StgValue>
</operation>

<operation id="959" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1884" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.2:1  %boundingBoxes_39_15_load_6 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_6"/></StgValue>
</operation>

<operation id="960" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1885" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.2:2  %tmp_19_6_3 = icmp ugt i16 %boundingBoxes_39_13_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_3"/></StgValue>
</operation>

<operation id="961" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1886" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.2:3  %tmp_27_6_3 = icmp ult i16 %boundingBoxes_39_15_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_3"/></StgValue>
</operation>

<operation id="962" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.2:4  %tmp138 = or i1 %tmp_15_0_3, %tmp_19_6_3

]]></node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="963" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.2:5  %tmp139 = or i1 %tmp_23_7_3, %tmp_27_6_3

]]></node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="964" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.2:6  %or_cond63 = or i1 %tmp139, %tmp138

]]></node>
<StgValue><ssdm name="or_cond63"/></StgValue>
</operation>

<operation id="965" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.2:7  br i1 %or_cond63, label %._crit_edge.6.3, label %branch333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.3:0  %boundingBoxes_39_17_load_6 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_6"/></StgValue>
</operation>

<operation id="967" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1907" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.3:1  %boundingBoxes_39_19_load_6 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_6"/></StgValue>
</operation>

<operation id="968" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1908" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.3:2  %tmp_19_6_4 = icmp ugt i16 %boundingBoxes_39_17_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_4"/></StgValue>
</operation>

<operation id="969" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1909" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.3:3  %tmp_27_6_4 = icmp ult i16 %boundingBoxes_39_19_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_4"/></StgValue>
</operation>

<operation id="970" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.3:4  %tmp140 = or i1 %tmp_15_0_4, %tmp_19_6_4

]]></node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="971" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.3:5  %tmp141 = or i1 %tmp_23_7_4, %tmp_27_6_4

]]></node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="972" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.3:6  %or_cond64 = or i1 %tmp141, %tmp140

]]></node>
<StgValue><ssdm name="or_cond64"/></StgValue>
</operation>

<operation id="973" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4469">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1913" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.3:7  br i1 %or_cond64, label %._crit_edge.6.4, label %branch314

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1929" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.4:0  %boundingBoxes_39_21_load_6 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_6"/></StgValue>
</operation>

<operation id="975" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1930" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.4:1  %boundingBoxes_39_23_load_6 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_6"/></StgValue>
</operation>

<operation id="976" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1931" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.4:2  %tmp_19_6_5 = icmp ugt i16 %boundingBoxes_39_21_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_5"/></StgValue>
</operation>

<operation id="977" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1932" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.4:3  %tmp_27_6_5 = icmp ult i16 %boundingBoxes_39_23_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_5"/></StgValue>
</operation>

<operation id="978" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.4:4  %tmp142 = or i1 %tmp_15_0_5, %tmp_19_6_5

]]></node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="979" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.4:5  %tmp143 = or i1 %tmp_23_7_5, %tmp_27_6_5

]]></node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="980" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.4:6  %or_cond65 = or i1 %tmp143, %tmp142

]]></node>
<StgValue><ssdm name="or_cond65"/></StgValue>
</operation>

<operation id="981" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4470">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.4:7  br i1 %or_cond65, label %._crit_edge.6.5, label %branch295

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="982" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1952" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.5:0  %boundingBoxes_39_25_load_6 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_6"/></StgValue>
</operation>

<operation id="983" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.5:1  %boundingBoxes_39_27_load_6 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_6"/></StgValue>
</operation>

<operation id="984" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1954" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.5:2  %tmp_19_6_6 = icmp ugt i16 %boundingBoxes_39_25_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_6"/></StgValue>
</operation>

<operation id="985" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1955" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.5:3  %tmp_27_6_6 = icmp ult i16 %boundingBoxes_39_27_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_6"/></StgValue>
</operation>

<operation id="986" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.5:4  %tmp144 = or i1 %tmp_15_0_6, %tmp_19_6_6

]]></node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="987" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.5:5  %tmp145 = or i1 %tmp_23_7_6, %tmp_27_6_6

]]></node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="988" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.5:6  %or_cond66 = or i1 %tmp145, %tmp144

]]></node>
<StgValue><ssdm name="or_cond66"/></StgValue>
</operation>

<operation id="989" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4471">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.5:7  br i1 %or_cond66, label %._crit_edge.6.6, label %branch276

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1975" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.6:0  %boundingBoxes_39_29_load_6 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_6"/></StgValue>
</operation>

<operation id="991" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1976" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.6:1  %boundingBoxes_39_31_load_6 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_6"/></StgValue>
</operation>

<operation id="992" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1977" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.6:2  %tmp_19_6_7 = icmp ugt i16 %boundingBoxes_39_29_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_7"/></StgValue>
</operation>

<operation id="993" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1978" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.6:3  %tmp_27_6_7 = icmp ult i16 %boundingBoxes_39_31_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_7"/></StgValue>
</operation>

<operation id="994" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.6:4  %tmp146 = or i1 %tmp_15_0_7, %tmp_19_6_7

]]></node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="995" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.6:5  %tmp147 = or i1 %tmp_23_7_7, %tmp_27_6_7

]]></node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="996" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.6:6  %or_cond67 = or i1 %tmp147, %tmp146

]]></node>
<StgValue><ssdm name="or_cond67"/></StgValue>
</operation>

<operation id="997" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4472">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.6:7  br i1 %or_cond67, label %._crit_edge.6.7, label %branch257

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1998" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.7:0  %boundingBoxes_39_33_load_6 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_6"/></StgValue>
</operation>

<operation id="999" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1999" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.7:1  %boundingBoxes_39_35_load_6 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_6"/></StgValue>
</operation>

<operation id="1000" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2000" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.7:2  %tmp_19_6_8 = icmp ugt i16 %boundingBoxes_39_33_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_8"/></StgValue>
</operation>

<operation id="1001" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2001" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.7:3  %tmp_27_6_8 = icmp ult i16 %boundingBoxes_39_35_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_8"/></StgValue>
</operation>

<operation id="1002" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.7:4  %tmp148 = or i1 %tmp_15_0_8, %tmp_19_6_8

]]></node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="1003" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.7:5  %tmp149 = or i1 %tmp_23_7_8, %tmp_27_6_8

]]></node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="1004" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.7:6  %or_cond68 = or i1 %tmp149, %tmp148

]]></node>
<StgValue><ssdm name="or_cond68"/></StgValue>
</operation>

<operation id="1005" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.7:7  br i1 %or_cond68, label %._crit_edge.6.8, label %branch238

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2021" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.8:0  %boundingBoxes_39_37_load_6 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_6"/></StgValue>
</operation>

<operation id="1007" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2022" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.8:1  %boundingBoxes_39_39_load_6 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_6"/></StgValue>
</operation>

<operation id="1008" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2023" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.8:2  %tmp_19_6_9 = icmp ugt i16 %boundingBoxes_39_37_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_6_9"/></StgValue>
</operation>

<operation id="1009" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2024" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.8:3  %tmp_27_6_9 = icmp ult i16 %boundingBoxes_39_39_load_6, %j_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_6_9"/></StgValue>
</operation>

<operation id="1010" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.8:4  %tmp150 = or i1 %tmp_15_0_9, %tmp_19_6_9

]]></node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="1011" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.8:5  %tmp151 = or i1 %tmp_23_7_9, %tmp_27_6_9

]]></node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="1012" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.8:6  %or_cond69 = or i1 %tmp151, %tmp150

]]></node>
<StgValue><ssdm name="or_cond69"/></StgValue>
</operation>

<operation id="1013" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4474">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2028" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.8:7  br i1 %or_cond69, label %._crit_edge.6.9, label %branch229

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2044" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.9:0  %boundingBoxes_39_1_load_7 = load i16* %boundingBoxes_39_1

]]></node>
<StgValue><ssdm name="boundingBoxes_39_1_load_7"/></StgValue>
</operation>

<operation id="1015" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2045" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.6.9:1  %boundingBoxes_39_3_load_7 = load i16* %boundingBoxes_39_3

]]></node>
<StgValue><ssdm name="boundingBoxes_39_3_load_7"/></StgValue>
</operation>

<operation id="1016" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.6.9:3  %j_1_6 = or i9 %j_mid2, 7

]]></node>
<StgValue><ssdm name="j_1_6"/></StgValue>
</operation>

<operation id="1017" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2048" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge.6.9:4  %j_1_6_cast_cast = zext i9 %j_1_6 to i16

]]></node>
<StgValue><ssdm name="j_1_6_cast_cast"/></StgValue>
</operation>

<operation id="1018" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2057" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.9:13  %tmp_19_7 = icmp ugt i16 %boundingBoxes_39_1_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7"/></StgValue>
</operation>

<operation id="1019" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2058" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6.9:14  %tmp_27_7 = icmp ult i16 %boundingBoxes_39_3_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1020" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.9:15  %tmp152 = or i1 %tmp_6_30, %tmp_19_7

]]></node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="1021" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.9:16  %tmp153 = or i1 %tmp_23_7, %tmp_27_7

]]></node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="1022" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6.9:17  %or_cond70 = or i1 %tmp153, %tmp152

]]></node>
<StgValue><ssdm name="or_cond70"/></StgValue>
</operation>

<operation id="1023" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6.9:18  br i1 %or_cond70, label %._crit_edge.7.0, label %branch210

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2084" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.0:0  %boundingBoxes_39_5_load_7 = load i16* %boundingBoxes_39_5

]]></node>
<StgValue><ssdm name="boundingBoxes_39_5_load_7"/></StgValue>
</operation>

<operation id="1025" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2085" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.0:1  %boundingBoxes_39_7_load_7 = load i16* %boundingBoxes_39_7

]]></node>
<StgValue><ssdm name="boundingBoxes_39_7_load_7"/></StgValue>
</operation>

<operation id="1026" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2086" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.0:2  %tmp_19_7_1 = icmp ugt i16 %boundingBoxes_39_5_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_1"/></StgValue>
</operation>

<operation id="1027" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2087" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.0:3  %tmp_27_7_1 = icmp ult i16 %boundingBoxes_39_7_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_1"/></StgValue>
</operation>

<operation id="1028" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0:4  %tmp155 = or i1 %tmp_15_0_1, %tmp_19_7_1

]]></node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="1029" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0:5  %tmp156 = or i1 %tmp_23_7_1, %tmp_27_7_1

]]></node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="1030" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.0:6  %or_cond71 = or i1 %tmp156, %tmp155

]]></node>
<StgValue><ssdm name="or_cond71"/></StgValue>
</operation>

<operation id="1031" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4476">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.0:7  br i1 %or_cond71, label %._crit_edge.7.1, label %branch191

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2107" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.1:0  %boundingBoxes_39_9_load_7 = load i16* %boundingBoxes_39_9

]]></node>
<StgValue><ssdm name="boundingBoxes_39_9_load_7"/></StgValue>
</operation>

<operation id="1033" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2108" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.1:1  %boundingBoxes_39_11_load_7 = load i16* %boundingBoxes_39_11

]]></node>
<StgValue><ssdm name="boundingBoxes_39_11_load_7"/></StgValue>
</operation>

<operation id="1034" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2109" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.1:2  %tmp_19_7_2 = icmp ugt i16 %boundingBoxes_39_9_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_2"/></StgValue>
</operation>

<operation id="1035" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.1:3  %tmp_27_7_2 = icmp ult i16 %boundingBoxes_39_11_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_2"/></StgValue>
</operation>

<operation id="1036" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1:4  %tmp157 = or i1 %tmp_15_0_2, %tmp_19_7_2

]]></node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="1037" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1:5  %tmp158 = or i1 %tmp_23_7_2, %tmp_27_7_2

]]></node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="1038" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.1:6  %or_cond72 = or i1 %tmp158, %tmp157

]]></node>
<StgValue><ssdm name="or_cond72"/></StgValue>
</operation>

<operation id="1039" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4477">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.1:7  br i1 %or_cond72, label %._crit_edge.7.2, label %branch172

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2130" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.2:0  %boundingBoxes_39_13_load_7 = load i16* %boundingBoxes_39_13

]]></node>
<StgValue><ssdm name="boundingBoxes_39_13_load_7"/></StgValue>
</operation>

<operation id="1041" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2131" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.2:1  %boundingBoxes_39_15_load_7 = load i16* %boundingBoxes_39_15

]]></node>
<StgValue><ssdm name="boundingBoxes_39_15_load_7"/></StgValue>
</operation>

<operation id="1042" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.2:2  %tmp_19_7_3 = icmp ugt i16 %boundingBoxes_39_13_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_3"/></StgValue>
</operation>

<operation id="1043" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2133" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.2:3  %tmp_27_7_3 = icmp ult i16 %boundingBoxes_39_15_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_3"/></StgValue>
</operation>

<operation id="1044" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.2:4  %tmp159 = or i1 %tmp_15_0_3, %tmp_19_7_3

]]></node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="1045" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.2:5  %tmp160 = or i1 %tmp_23_7_3, %tmp_27_7_3

]]></node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="1046" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.2:6  %or_cond73 = or i1 %tmp160, %tmp159

]]></node>
<StgValue><ssdm name="or_cond73"/></StgValue>
</operation>

<operation id="1047" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4478">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.2:7  br i1 %or_cond73, label %._crit_edge.7.3, label %branch153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1048" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2153" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.3:0  %boundingBoxes_39_17_load_7 = load i16* %boundingBoxes_39_17

]]></node>
<StgValue><ssdm name="boundingBoxes_39_17_load_7"/></StgValue>
</operation>

<operation id="1049" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.3:1  %boundingBoxes_39_19_load_7 = load i16* %boundingBoxes_39_19

]]></node>
<StgValue><ssdm name="boundingBoxes_39_19_load_7"/></StgValue>
</operation>

<operation id="1050" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2155" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.3:2  %tmp_19_7_4 = icmp ugt i16 %boundingBoxes_39_17_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_4"/></StgValue>
</operation>

<operation id="1051" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2156" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.3:3  %tmp_27_7_4 = icmp ult i16 %boundingBoxes_39_19_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_4"/></StgValue>
</operation>

<operation id="1052" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.3:4  %tmp161 = or i1 %tmp_15_0_4, %tmp_19_7_4

]]></node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="1053" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.3:5  %tmp162 = or i1 %tmp_23_7_4, %tmp_27_7_4

]]></node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="1054" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.3:6  %or_cond74 = or i1 %tmp162, %tmp161

]]></node>
<StgValue><ssdm name="or_cond74"/></StgValue>
</operation>

<operation id="1055" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4479">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.3:7  br i1 %or_cond74, label %._crit_edge.7.4, label %branch134

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2176" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.4:0  %boundingBoxes_39_21_load_7 = load i16* %boundingBoxes_39_21

]]></node>
<StgValue><ssdm name="boundingBoxes_39_21_load_7"/></StgValue>
</operation>

<operation id="1057" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2177" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.4:1  %boundingBoxes_39_23_load_7 = load i16* %boundingBoxes_39_23

]]></node>
<StgValue><ssdm name="boundingBoxes_39_23_load_7"/></StgValue>
</operation>

<operation id="1058" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2178" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.4:2  %tmp_19_7_5 = icmp ugt i16 %boundingBoxes_39_21_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_5"/></StgValue>
</operation>

<operation id="1059" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.4:3  %tmp_27_7_5 = icmp ult i16 %boundingBoxes_39_23_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_5"/></StgValue>
</operation>

<operation id="1060" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.4:4  %tmp163 = or i1 %tmp_15_0_5, %tmp_19_7_5

]]></node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="1061" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.4:5  %tmp164 = or i1 %tmp_23_7_5, %tmp_27_7_5

]]></node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="1062" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.4:6  %or_cond75 = or i1 %tmp164, %tmp163

]]></node>
<StgValue><ssdm name="or_cond75"/></StgValue>
</operation>

<operation id="1063" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4480">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.4:7  br i1 %or_cond75, label %._crit_edge.7.5, label %branch115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2199" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.5:0  %boundingBoxes_39_25_load_7 = load i16* %boundingBoxes_39_25

]]></node>
<StgValue><ssdm name="boundingBoxes_39_25_load_7"/></StgValue>
</operation>

<operation id="1065" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2200" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.5:1  %boundingBoxes_39_27_load_7 = load i16* %boundingBoxes_39_27

]]></node>
<StgValue><ssdm name="boundingBoxes_39_27_load_7"/></StgValue>
</operation>

<operation id="1066" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2201" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.5:2  %tmp_19_7_6 = icmp ugt i16 %boundingBoxes_39_25_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_6"/></StgValue>
</operation>

<operation id="1067" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.5:3  %tmp_27_7_6 = icmp ult i16 %boundingBoxes_39_27_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_6"/></StgValue>
</operation>

<operation id="1068" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.5:4  %tmp165 = or i1 %tmp_15_0_6, %tmp_19_7_6

]]></node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="1069" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.5:5  %tmp166 = or i1 %tmp_23_7_6, %tmp_27_7_6

]]></node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="1070" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.5:6  %or_cond76 = or i1 %tmp166, %tmp165

]]></node>
<StgValue><ssdm name="or_cond76"/></StgValue>
</operation>

<operation id="1071" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.5:7  br i1 %or_cond76, label %._crit_edge.7.6, label %branch96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2222" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.6:0  %boundingBoxes_39_29_load_7 = load i16* %boundingBoxes_39_29

]]></node>
<StgValue><ssdm name="boundingBoxes_39_29_load_7"/></StgValue>
</operation>

<operation id="1073" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2223" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.6:1  %boundingBoxes_39_31_load_7 = load i16* %boundingBoxes_39_31

]]></node>
<StgValue><ssdm name="boundingBoxes_39_31_load_7"/></StgValue>
</operation>

<operation id="1074" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2224" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.6:2  %tmp_19_7_7 = icmp ugt i16 %boundingBoxes_39_29_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_7"/></StgValue>
</operation>

<operation id="1075" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2225" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.6:3  %tmp_27_7_7 = icmp ult i16 %boundingBoxes_39_31_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_7"/></StgValue>
</operation>

<operation id="1076" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.6:4  %tmp167 = or i1 %tmp_15_0_7, %tmp_19_7_7

]]></node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="1077" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.6:5  %tmp168 = or i1 %tmp_23_7_7, %tmp_27_7_7

]]></node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="1078" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.6:6  %or_cond77 = or i1 %tmp168, %tmp167

]]></node>
<StgValue><ssdm name="or_cond77"/></StgValue>
</operation>

<operation id="1079" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4482">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.6:7  br i1 %or_cond77, label %._crit_edge.7.7, label %branch77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2245" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.7:0  %boundingBoxes_39_33_load_7 = load i16* %boundingBoxes_39_33

]]></node>
<StgValue><ssdm name="boundingBoxes_39_33_load_7"/></StgValue>
</operation>

<operation id="1081" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2246" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.7:1  %boundingBoxes_39_35_load_7 = load i16* %boundingBoxes_39_35

]]></node>
<StgValue><ssdm name="boundingBoxes_39_35_load_7"/></StgValue>
</operation>

<operation id="1082" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2247" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.7:2  %tmp_19_7_8 = icmp ugt i16 %boundingBoxes_39_33_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_8"/></StgValue>
</operation>

<operation id="1083" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2248" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.7:3  %tmp_27_7_8 = icmp ult i16 %boundingBoxes_39_35_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_8"/></StgValue>
</operation>

<operation id="1084" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.7:4  %tmp169 = or i1 %tmp_15_0_8, %tmp_19_7_8

]]></node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="1085" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.7:5  %tmp170 = or i1 %tmp_23_7_8, %tmp_27_7_8

]]></node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="1086" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.7:6  %or_cond78 = or i1 %tmp170, %tmp169

]]></node>
<StgValue><ssdm name="or_cond78"/></StgValue>
</operation>

<operation id="1087" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4483">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.7:7  br i1 %or_cond78, label %._crit_edge.7.8, label %branch58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2268" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.8:0  %boundingBoxes_39_37_load_7 = load i16* %boundingBoxes_39_37

]]></node>
<StgValue><ssdm name="boundingBoxes_39_37_load_7"/></StgValue>
</operation>

<operation id="1089" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge.7.8:1  %boundingBoxes_39_39_load_7 = load i16* %boundingBoxes_39_39

]]></node>
<StgValue><ssdm name="boundingBoxes_39_39_load_7"/></StgValue>
</operation>

<operation id="1090" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2270" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.8:2  %tmp_19_7_9 = icmp ugt i16 %boundingBoxes_39_37_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_19_7_9"/></StgValue>
</operation>

<operation id="1091" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7.8:3  %tmp_27_7_9 = icmp ult i16 %boundingBoxes_39_39_load_7, %j_1_6_cast_cast

]]></node>
<StgValue><ssdm name="tmp_27_7_9"/></StgValue>
</operation>

<operation id="1092" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.8:4  %tmp171 = or i1 %tmp_15_0_9, %tmp_19_7_9

]]></node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="1093" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.8:5  %tmp172 = or i1 %tmp_23_7_9, %tmp_27_7_9

]]></node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="1094" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7.8:6  %or_cond79 = or i1 %tmp172, %tmp171

]]></node>
<StgValue><ssdm name="or_cond79"/></StgValue>
</operation>

<operation id="1095" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4484">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7.8:7  br i1 %or_cond79, label %._crit_edge.7.9, label %branch49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1096" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:23  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3200, i64 3200, i64 3200) nounwind

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1097" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.reset:56  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="17">
<![CDATA[
.reset:63  %tmp_10 = zext i17 %iterator_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1099" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:64  %rgb_addr_3 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="rgb_addr_3"/></StgValue>
</operation>

<operation id="1100" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="8" op_0_bw="17">
<![CDATA[
branch1470:1  %rgb_load = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load"/></StgValue>
</operation>

<operation id="1101" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1470:2  %tmp_22 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1102" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="17">
<![CDATA[
branch1470:4  %rgb_load_1 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_1"/></StgValue>
</operation>

<operation id="1103" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1470:5  %tmp_23 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_1, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1104" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="8" op_0_bw="17">
<![CDATA[
branch1470:6  %rgb_load_2 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_2"/></StgValue>
</operation>

<operation id="1105" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="8" op_0_bw="17">
<![CDATA[
branch1451:0  %rgb_load_3 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1106" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
branch1470:3  %tmp_15 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_22, i6 0)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1107" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="8" op_0_bw="17">
<![CDATA[
branch1470:6  %rgb_load_2 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_2"/></StgValue>
</operation>

<operation id="1108" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1470:7  %tmp_24 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_2, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1109" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch1470:8  %tmp4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_23, i3 %tmp_24)

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1110" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="9" op_0_bw="6">
<![CDATA[
branch1470:9  %tmp4_cast = zext i6 %tmp4 to i9

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="1111" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch1470:10  %index1 = or i9 %tmp4_cast, %tmp_15

]]></node>
<StgValue><ssdm name="index1"/></StgValue>
</operation>

<operation id="1112" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
branch1470:11  call void (...)* @_ssdm_op_SpecResource(i9 %index1, [1 x i8]* @p_str1807, [6 x i8]* @p_str1817, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1113" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="64" op_0_bw="9">
<![CDATA[
branch1470:12  %newIndex4 = zext i9 %index1 to i64

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="1114" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1470:13  %featureHist_0_addr = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="featureHist_0_addr"/></StgValue>
</operation>

<operation id="1115" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="16" op_0_bw="9">
<![CDATA[
branch1470:14  %featureHist_0_load = load i16* %featureHist_0_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load"/></StgValue>
</operation>

<operation id="1116" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="8" op_0_bw="17">
<![CDATA[
branch1451:0  %rgb_load_3 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_3"/></StgValue>
</operation>

<operation id="1117" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1451:1  %tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_3, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1118" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="8" op_0_bw="17">
<![CDATA[
branch1451:2  %rgb_load_4 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_4"/></StgValue>
</operation>

<operation id="1119" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="17">
<![CDATA[
branch1451:4  %rgb_load_5 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1120" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch1470:0  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1121" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="16" op_0_bw="9">
<![CDATA[
branch1470:14  %featureHist_0_load = load i16* %featureHist_0_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load"/></StgValue>
</operation>

<operation id="1122" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1470:15  %phitmp = add i16 %featureHist_0_load, 1

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="1123" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1470:16  store i16 %phitmp, i16* %featureHist_0_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch1470:17  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_11) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1125" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch1470:18  br label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="8" op_0_bw="17">
<![CDATA[
branch1451:2  %rgb_load_4 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_4"/></StgValue>
</operation>

<operation id="1127" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1451:3  %tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_4, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1128" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="17">
<![CDATA[
branch1451:4  %rgb_load_5 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_5"/></StgValue>
</operation>

<operation id="1129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1451:5  %tmp_28 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_5, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1130" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1451:6  %tmp_38_0_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_25, i3 %tmp_27, i3 %tmp_28)

]]></node>
<StgValue><ssdm name="tmp_38_0_1"/></StgValue>
</operation>

<operation id="1131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="64" op_0_bw="9">
<![CDATA[
branch1451:7  %newIndex6 = zext i9 %tmp_38_0_1 to i64

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="1132" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1451:8  %featureHist_1_addr = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="featureHist_1_addr"/></StgValue>
</operation>

<operation id="1133" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="16" op_0_bw="9">
<![CDATA[
branch1451:9  %featureHist_1_load = load i16* %featureHist_1_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load"/></StgValue>
</operation>

<operation id="1134" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="8" op_0_bw="17">
<![CDATA[
branch1432:0  %rgb_load_6 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_6"/></StgValue>
</operation>

<operation id="1135" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="8" op_0_bw="17">
<![CDATA[
branch1432:2  %rgb_load_7 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1136" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="16" op_0_bw="9">
<![CDATA[
branch1451:9  %featureHist_1_load = load i16* %featureHist_1_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load"/></StgValue>
</operation>

<operation id="1137" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1451:10  %phitmp1 = add i16 %featureHist_1_load, 1

]]></node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="1138" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1451:11  store i16 %phitmp1, i16* %featureHist_1_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch1451:12  br label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="8" op_0_bw="17">
<![CDATA[
branch1432:0  %rgb_load_6 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_6"/></StgValue>
</operation>

<operation id="1141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1432:1  %tmp_29 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_6, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1142" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="8" op_0_bw="17">
<![CDATA[
branch1432:2  %rgb_load_7 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_7"/></StgValue>
</operation>

<operation id="1143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1432:3  %tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_7, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1144" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="17">
<![CDATA[
branch1432:4  %rgb_load_8 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_8"/></StgValue>
</operation>

<operation id="1145" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="8" op_0_bw="17">
<![CDATA[
branch1413:0  %rgb_load_9 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1146" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="17">
<![CDATA[
branch1432:4  %rgb_load_8 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_8"/></StgValue>
</operation>

<operation id="1147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1432:5  %tmp_31 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_8, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1432:6  %tmp_38_0_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_29, i3 %tmp_30, i3 %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_38_0_2"/></StgValue>
</operation>

<operation id="1149" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="9">
<![CDATA[
branch1432:7  %newIndex8 = zext i9 %tmp_38_0_2 to i64

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="1150" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1432:8  %featureHist_2_addr = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="featureHist_2_addr"/></StgValue>
</operation>

<operation id="1151" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="16" op_0_bw="9">
<![CDATA[
branch1432:9  %featureHist_2_load = load i16* %featureHist_2_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load"/></StgValue>
</operation>

<operation id="1152" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="8" op_0_bw="17">
<![CDATA[
branch1413:0  %rgb_load_9 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_9"/></StgValue>
</operation>

<operation id="1153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1413:1  %tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_9, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1154" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="8" op_0_bw="17">
<![CDATA[
branch1413:2  %rgb_load_10 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_10"/></StgValue>
</operation>

<operation id="1155" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="8" op_0_bw="17">
<![CDATA[
branch1413:4  %rgb_load_11 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1156" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="16" op_0_bw="9">
<![CDATA[
branch1432:9  %featureHist_2_load = load i16* %featureHist_2_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load"/></StgValue>
</operation>

<operation id="1157" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1432:10  %tmp_40_0_2 = add i16 %featureHist_2_load, 1

]]></node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="1158" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1432:11  store i16 %tmp_40_0_2, i16* %featureHist_2_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch1432:12  br label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1160" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="8" op_0_bw="17">
<![CDATA[
branch1413:2  %rgb_load_10 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_10"/></StgValue>
</operation>

<operation id="1161" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1413:3  %tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_10, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1162" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="8" op_0_bw="17">
<![CDATA[
branch1413:4  %rgb_load_11 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_11"/></StgValue>
</operation>

<operation id="1163" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1413:5  %tmp_34 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_11, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1164" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1413:6  %tmp_38_0_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_32, i3 %tmp_33, i3 %tmp_34)

]]></node>
<StgValue><ssdm name="tmp_38_0_3"/></StgValue>
</operation>

<operation id="1165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="64" op_0_bw="9">
<![CDATA[
branch1413:7  %newIndex = zext i9 %tmp_38_0_3 to i64

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="1166" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1413:8  %featureHist_3_addr = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="featureHist_3_addr"/></StgValue>
</operation>

<operation id="1167" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="16" op_0_bw="9">
<![CDATA[
branch1413:9  %featureHist_3_load = load i16* %featureHist_3_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load"/></StgValue>
</operation>

<operation id="1168" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="17">
<![CDATA[
branch1394:0  %rgb_load_12 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_12"/></StgValue>
</operation>

<operation id="1169" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="17">
<![CDATA[
branch1394:2  %rgb_load_13 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1170" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="16" op_0_bw="9">
<![CDATA[
branch1413:9  %featureHist_3_load = load i16* %featureHist_3_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load"/></StgValue>
</operation>

<operation id="1171" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1413:10  %phitmp2 = add i16 %featureHist_3_load, 1

]]></node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="1172" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1413:11  store i16 %phitmp2, i16* %featureHist_3_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4487">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch1413:12  br label %._crit_edge.0.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="17">
<![CDATA[
branch1394:0  %rgb_load_12 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_12"/></StgValue>
</operation>

<operation id="1175" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1394:1  %tmp_35 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_12, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1176" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="17">
<![CDATA[
branch1394:2  %rgb_load_13 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_13"/></StgValue>
</operation>

<operation id="1177" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1394:3  %tmp_36 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_13, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1178" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="17">
<![CDATA[
branch1394:4  %rgb_load_14 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_14"/></StgValue>
</operation>

<operation id="1179" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="8" op_0_bw="17">
<![CDATA[
branch1375:0  %rgb_load_15 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_15"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1180" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="17">
<![CDATA[
branch1394:4  %rgb_load_14 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_14"/></StgValue>
</operation>

<operation id="1181" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1394:5  %tmp_37 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_14, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1394:6  %tmp_38_0_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_35, i3 %tmp_36, i3 %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38_0_4"/></StgValue>
</operation>

<operation id="1183" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="64" op_0_bw="9">
<![CDATA[
branch1394:7  %newIndex3 = zext i9 %tmp_38_0_4 to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="1184" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1394:8  %featureHist_4_addr = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="featureHist_4_addr"/></StgValue>
</operation>

<operation id="1185" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="16" op_0_bw="9">
<![CDATA[
branch1394:9  %featureHist_4_load = load i16* %featureHist_4_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load"/></StgValue>
</operation>

<operation id="1186" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="8" op_0_bw="17">
<![CDATA[
branch1375:0  %rgb_load_15 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_15"/></StgValue>
</operation>

<operation id="1187" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1375:1  %tmp_38 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_15, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1188" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="8" op_0_bw="17">
<![CDATA[
branch1375:2  %rgb_load_16 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_16"/></StgValue>
</operation>

<operation id="1189" st_id="32" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="8" op_0_bw="17">
<![CDATA[
branch1375:4  %rgb_load_17 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1190" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="16" op_0_bw="9">
<![CDATA[
branch1394:9  %featureHist_4_load = load i16* %featureHist_4_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load"/></StgValue>
</operation>

<operation id="1191" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1394:10  %tmp_40_0_4 = add i16 %featureHist_4_load, 1

]]></node>
<StgValue><ssdm name="tmp_40_0_4"/></StgValue>
</operation>

<operation id="1192" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1394:11  store i16 %tmp_40_0_4, i16* %featureHist_4_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4488">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch1394:12  br label %._crit_edge.0.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="8" op_0_bw="17">
<![CDATA[
branch1375:2  %rgb_load_16 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_16"/></StgValue>
</operation>

<operation id="1195" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1375:3  %tmp_39 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_16, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1196" st_id="33" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="8" op_0_bw="17">
<![CDATA[
branch1375:4  %rgb_load_17 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_17"/></StgValue>
</operation>

<operation id="1197" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1375:5  %tmp_40 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_17, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1198" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1375:6  %tmp_38_0_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_38, i3 %tmp_39, i3 %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_38_0_5"/></StgValue>
</operation>

<operation id="1199" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="64" op_0_bw="9">
<![CDATA[
branch1375:7  %newIndex5 = zext i9 %tmp_38_0_5 to i64

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="1200" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1375:8  %featureHist_5_addr = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="featureHist_5_addr"/></StgValue>
</operation>

<operation id="1201" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="16" op_0_bw="9">
<![CDATA[
branch1375:9  %featureHist_5_load = load i16* %featureHist_5_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load"/></StgValue>
</operation>

<operation id="1202" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="8" op_0_bw="17">
<![CDATA[
branch1356:0  %rgb_load_18 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_18"/></StgValue>
</operation>

<operation id="1203" st_id="33" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="8" op_0_bw="17">
<![CDATA[
branch1356:2  %rgb_load_19 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1204" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="16" op_0_bw="9">
<![CDATA[
branch1375:9  %featureHist_5_load = load i16* %featureHist_5_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load"/></StgValue>
</operation>

<operation id="1205" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1375:10  %tmp_40_0_5 = add i16 %featureHist_5_load, 1

]]></node>
<StgValue><ssdm name="tmp_40_0_5"/></StgValue>
</operation>

<operation id="1206" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1375:11  store i16 %tmp_40_0_5, i16* %featureHist_5_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4489">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch1375:12  br label %._crit_edge.0.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="8" op_0_bw="17">
<![CDATA[
branch1356:0  %rgb_load_18 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_18"/></StgValue>
</operation>

<operation id="1209" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1356:1  %tmp_41 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_18, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1210" st_id="34" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="8" op_0_bw="17">
<![CDATA[
branch1356:2  %rgb_load_19 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_19"/></StgValue>
</operation>

<operation id="1211" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1356:3  %tmp_42 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_19, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1212" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="17">
<![CDATA[
branch1356:4  %rgb_load_20 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_20"/></StgValue>
</operation>

<operation id="1213" st_id="34" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="8" op_0_bw="17">
<![CDATA[
branch1337:0  %rgb_load_21 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_21"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1214" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="17">
<![CDATA[
branch1356:4  %rgb_load_20 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_20"/></StgValue>
</operation>

<operation id="1215" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1356:5  %tmp_43 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_20, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1216" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1356:6  %tmp_38_0_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_41, i3 %tmp_42, i3 %tmp_43)

]]></node>
<StgValue><ssdm name="tmp_38_0_6"/></StgValue>
</operation>

<operation id="1217" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="64" op_0_bw="9">
<![CDATA[
branch1356:7  %newIndex7 = zext i9 %tmp_38_0_6 to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="1218" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1356:8  %featureHist_6_addr = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="featureHist_6_addr"/></StgValue>
</operation>

<operation id="1219" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="16" op_0_bw="9">
<![CDATA[
branch1356:9  %featureHist_6_load = load i16* %featureHist_6_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load"/></StgValue>
</operation>

<operation id="1220" st_id="35" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="8" op_0_bw="17">
<![CDATA[
branch1337:0  %rgb_load_21 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_21"/></StgValue>
</operation>

<operation id="1221" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1337:1  %tmp_45 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_21, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1222" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="17">
<![CDATA[
branch1337:2  %rgb_load_22 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_22"/></StgValue>
</operation>

<operation id="1223" st_id="35" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="8" op_0_bw="17">
<![CDATA[
branch1337:4  %rgb_load_23 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1224" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="16" op_0_bw="9">
<![CDATA[
branch1356:9  %featureHist_6_load = load i16* %featureHist_6_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load"/></StgValue>
</operation>

<operation id="1225" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1356:10  %tmp_40_0_6 = add i16 %featureHist_6_load, 1

]]></node>
<StgValue><ssdm name="tmp_40_0_6"/></StgValue>
</operation>

<operation id="1226" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1356:11  store i16 %tmp_40_0_6, i16* %featureHist_6_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4490">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch1356:12  br label %._crit_edge.0.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="17">
<![CDATA[
branch1337:2  %rgb_load_22 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_22"/></StgValue>
</operation>

<operation id="1229" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1337:3  %tmp_46 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_22, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1230" st_id="36" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="8" op_0_bw="17">
<![CDATA[
branch1337:4  %rgb_load_23 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_23"/></StgValue>
</operation>

<operation id="1231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1337:5  %tmp_48 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_23, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1337:6  %tmp_38_0_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_45, i3 %tmp_46, i3 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_38_0_7"/></StgValue>
</operation>

<operation id="1233" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="64" op_0_bw="9">
<![CDATA[
branch1337:7  %newIndex9 = zext i9 %tmp_38_0_7 to i64

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="1234" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1337:8  %featureHist_7_addr = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="featureHist_7_addr"/></StgValue>
</operation>

<operation id="1235" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="16" op_0_bw="9">
<![CDATA[
branch1337:9  %featureHist_7_load = load i16* %featureHist_7_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load"/></StgValue>
</operation>

<operation id="1236" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="8" op_0_bw="17">
<![CDATA[
branch1318:0  %rgb_load_24 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_24"/></StgValue>
</operation>

<operation id="1237" st_id="36" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="8" op_0_bw="17">
<![CDATA[
branch1318:2  %rgb_load_25 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_25"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1238" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="16" op_0_bw="9">
<![CDATA[
branch1337:9  %featureHist_7_load = load i16* %featureHist_7_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load"/></StgValue>
</operation>

<operation id="1239" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1337:10  %phitmp3 = add i16 %featureHist_7_load, 1

]]></node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="1240" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1337:11  store i16 %phitmp3, i16* %featureHist_7_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1241" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4491">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch1337:12  br label %._crit_edge.0.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="8" op_0_bw="17">
<![CDATA[
branch1318:0  %rgb_load_24 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_24"/></StgValue>
</operation>

<operation id="1243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1318:1  %tmp_49 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_24, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1244" st_id="37" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="8" op_0_bw="17">
<![CDATA[
branch1318:2  %rgb_load_25 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_25"/></StgValue>
</operation>

<operation id="1245" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1318:3  %tmp_51 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_25, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1246" st_id="37" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="8" op_0_bw="17">
<![CDATA[
branch1318:4  %rgb_load_26 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_26"/></StgValue>
</operation>

<operation id="1247" st_id="37" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="8" op_0_bw="17">
<![CDATA[
branch1309:0  %rgb_load_27 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1248" st_id="38" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="8" op_0_bw="17">
<![CDATA[
branch1318:4  %rgb_load_26 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_26"/></StgValue>
</operation>

<operation id="1249" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1318:5  %tmp_52 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_26, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1250" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1318:6  %tmp_38_0_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_49, i3 %tmp_51, i3 %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_38_0_8"/></StgValue>
</operation>

<operation id="1251" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="64" op_0_bw="9">
<![CDATA[
branch1318:7  %newIndex1 = zext i9 %tmp_38_0_8 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="1252" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1318:8  %featureHist_8_addr = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="featureHist_8_addr"/></StgValue>
</operation>

<operation id="1253" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="16" op_0_bw="9">
<![CDATA[
branch1318:9  %featureHist_8_load_1 = load i16* %featureHist_8_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_1"/></StgValue>
</operation>

<operation id="1254" st_id="38" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="8" op_0_bw="17">
<![CDATA[
branch1309:0  %rgb_load_27 = load i8* %rgb_addr_1, align 2

]]></node>
<StgValue><ssdm name="rgb_load_27"/></StgValue>
</operation>

<operation id="1255" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1309:1  %tmp_54 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_27, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1256" st_id="38" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="8" op_0_bw="17">
<![CDATA[
branch1309:2  %rgb_load_28 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_28"/></StgValue>
</operation>

<operation id="1257" st_id="38" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="8" op_0_bw="17">
<![CDATA[
branch1309:4  %rgb_load_29 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_29"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1258" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="16" op_0_bw="9">
<![CDATA[
branch1318:9  %featureHist_8_load_1 = load i16* %featureHist_8_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_1"/></StgValue>
</operation>

<operation id="1259" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1318:10  %tmp_40_0_8 = add i16 %featureHist_8_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_40_0_8"/></StgValue>
</operation>

<operation id="1260" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1318:11  store i16 %tmp_40_0_8, i16* %featureHist_8_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4492">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch1318:12  br label %._crit_edge.0.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="39" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="8" op_0_bw="17">
<![CDATA[
branch1309:2  %rgb_load_28 = load i8* %rgb_addr_2, align 1

]]></node>
<StgValue><ssdm name="rgb_load_28"/></StgValue>
</operation>

<operation id="1263" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1309:3  %tmp_55 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_28, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1264" st_id="39" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="8" op_0_bw="17">
<![CDATA[
branch1309:4  %rgb_load_29 = load i8* %rgb_addr_3, align 8

]]></node>
<StgValue><ssdm name="rgb_load_29"/></StgValue>
</operation>

<operation id="1265" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1309:5  %tmp_57 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_29, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1309:6  %tmp_38_0_9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_54, i3 %tmp_55, i3 %tmp_57)

]]></node>
<StgValue><ssdm name="tmp_38_0_9"/></StgValue>
</operation>

<operation id="1267" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="64" op_0_bw="9">
<![CDATA[
branch1309:7  %newIndex10 = zext i9 %tmp_38_0_9 to i64

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="1268" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1309:8  %featureHist_9_addr = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="featureHist_9_addr"/></StgValue>
</operation>

<operation id="1269" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="16" op_0_bw="9">
<![CDATA[
branch1309:9  %featureHist_9_load_1 = load i16* %featureHist_9_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_1"/></StgValue>
</operation>

<operation id="1270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.0.9:6  %tmp_1_17 = or i17 %iterator_mid2, 5

]]></node>
<StgValue><ssdm name="tmp_1_17"/></StgValue>
</operation>

<operation id="1271" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.0.9:7  %tmp_6_1 = zext i17 %tmp_1_17 to i64

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="1272" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.9:8  %rgb_addr_4 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_6_1

]]></node>
<StgValue><ssdm name="rgb_addr_4"/></StgValue>
</operation>

<operation id="1273" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.0.9:9  %tmp_7_1 = or i17 %iterator_mid2, 4

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="1274" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.0.9:10  %tmp_9_1 = zext i17 %tmp_7_1 to i64

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="1275" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.9:11  %rgb_addr_5 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_9_1

]]></node>
<StgValue><ssdm name="rgb_addr_5"/></StgValue>
</operation>

<operation id="1276" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="17">
<![CDATA[
branch1290:1  %rgb_load_30 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_30"/></StgValue>
</operation>

<operation id="1277" st_id="39" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="17">
<![CDATA[
branch1290:4  %rgb_load_31 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_31"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1278" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="16" op_0_bw="9">
<![CDATA[
branch1309:9  %featureHist_9_load_1 = load i16* %featureHist_9_addr, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_1"/></StgValue>
</operation>

<operation id="1279" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1309:10  %tmp_40_0_9 = add i16 %featureHist_9_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_40_0_9"/></StgValue>
</operation>

<operation id="1280" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1309:11  store i16 %tmp_40_0_9, i16* %featureHist_9_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1281" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4493">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch1309:12  br label %._crit_edge.0.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.0.9:2  %tmp_11_s = or i17 %iterator_mid2, 3

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="1283" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.0.9:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1814, i32 %tmp_7_31) nounwind

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1284" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.0.9:12  %tmp_10_1 = zext i17 %tmp_11_s to i64

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="1285" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4415">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.9:13  %rgb_addr_6 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_10_1

]]></node>
<StgValue><ssdm name="rgb_addr_6"/></StgValue>
</operation>

<operation id="1286" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="17">
<![CDATA[
branch1290:1  %rgb_load_30 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_30"/></StgValue>
</operation>

<operation id="1287" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1290:2  %tmp_58 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_30, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1288" st_id="40" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="17">
<![CDATA[
branch1290:4  %rgb_load_31 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_31"/></StgValue>
</operation>

<operation id="1289" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1290:5  %tmp_60 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_31, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1290" st_id="40" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="8" op_0_bw="17">
<![CDATA[
branch1290:6  %rgb_load_32 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_32"/></StgValue>
</operation>

<operation id="1291" st_id="40" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="8" op_0_bw="17">
<![CDATA[
branch1271:0  %rgb_load_33 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_33"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1292" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
branch1290:3  %tmp_31_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_58, i6 0)

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="1293" st_id="41" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="8" op_0_bw="17">
<![CDATA[
branch1290:6  %rgb_load_32 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_32"/></StgValue>
</operation>

<operation id="1294" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1290:7  %tmp_61 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_32, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1295" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch1290:8  %tmp28 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_60, i3 %tmp_61)

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1296" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="9" op_0_bw="6">
<![CDATA[
branch1290:9  %tmp36_cast = zext i6 %tmp28 to i9

]]></node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="1297" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch1290:10  %index1_1 = or i9 %tmp36_cast, %tmp_31_1

]]></node>
<StgValue><ssdm name="index1_1"/></StgValue>
</operation>

<operation id="1298" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
branch1290:11  call void (...)* @_ssdm_op_SpecResource(i9 %index1_1, [1 x i8]* @p_str1807, [6 x i8]* @p_str1817, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="64" op_0_bw="9">
<![CDATA[
branch1290:12  %newIndex11 = zext i9 %index1_1 to i64

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="1300" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1290:13  %featureHist_0_addr_1 = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="featureHist_0_addr_1"/></StgValue>
</operation>

<operation id="1301" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="16" op_0_bw="9">
<![CDATA[
branch1290:14  %featureHist_0_load_1 = load i16* %featureHist_0_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_1"/></StgValue>
</operation>

<operation id="1302" st_id="41" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="8" op_0_bw="17">
<![CDATA[
branch1271:0  %rgb_load_33 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_33"/></StgValue>
</operation>

<operation id="1303" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1271:1  %tmp_62 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_33, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1304" st_id="41" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="8" op_0_bw="17">
<![CDATA[
branch1271:2  %rgb_load_34 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_34"/></StgValue>
</operation>

<operation id="1305" st_id="41" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="8" op_0_bw="17">
<![CDATA[
branch1271:4  %rgb_load_35 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_35"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1306" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch1290:0  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1307" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="16" op_0_bw="9">
<![CDATA[
branch1290:14  %featureHist_0_load_1 = load i16* %featureHist_0_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_1"/></StgValue>
</operation>

<operation id="1308" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1290:15  %phitmp4 = add i16 %featureHist_0_load_1, 1

]]></node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="1309" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1290:16  store i16 %phitmp4, i16* %featureHist_0_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch1290:17  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_26) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1311" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4494">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch1290:18  br label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="42" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="8" op_0_bw="17">
<![CDATA[
branch1271:2  %rgb_load_34 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_34"/></StgValue>
</operation>

<operation id="1313" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1271:3  %tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_34, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1314" st_id="42" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="8" op_0_bw="17">
<![CDATA[
branch1271:4  %rgb_load_35 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_35"/></StgValue>
</operation>

<operation id="1315" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1271:5  %tmp_64 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_35, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1316" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1271:6  %tmp_38_1_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_62, i3 %tmp_63, i3 %tmp_64)

]]></node>
<StgValue><ssdm name="tmp_38_1_1"/></StgValue>
</operation>

<operation id="1317" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="64" op_0_bw="9">
<![CDATA[
branch1271:7  %newIndex12 = zext i9 %tmp_38_1_1 to i64

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="1318" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1271:8  %featureHist_1_addr_1 = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="featureHist_1_addr_1"/></StgValue>
</operation>

<operation id="1319" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="16" op_0_bw="9">
<![CDATA[
branch1271:9  %featureHist_1_load_1 = load i16* %featureHist_1_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_1"/></StgValue>
</operation>

<operation id="1320" st_id="42" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="8" op_0_bw="17">
<![CDATA[
branch1252:0  %rgb_load_36 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_36"/></StgValue>
</operation>

<operation id="1321" st_id="42" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="8" op_0_bw="17">
<![CDATA[
branch1252:2  %rgb_load_37 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_37"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1322" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="16" op_0_bw="9">
<![CDATA[
branch1271:9  %featureHist_1_load_1 = load i16* %featureHist_1_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_1"/></StgValue>
</operation>

<operation id="1323" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1271:10  %phitmp5 = add i16 %featureHist_1_load_1, 1

]]></node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="1324" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1271:11  store i16 %phitmp5, i16* %featureHist_1_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4495">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch1271:12  br label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1326" st_id="43" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="8" op_0_bw="17">
<![CDATA[
branch1252:0  %rgb_load_36 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_36"/></StgValue>
</operation>

<operation id="1327" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1252:1  %tmp_65 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_36, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1328" st_id="43" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="8" op_0_bw="17">
<![CDATA[
branch1252:2  %rgb_load_37 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_37"/></StgValue>
</operation>

<operation id="1329" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1252:3  %tmp_66 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_37, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1330" st_id="43" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="8" op_0_bw="17">
<![CDATA[
branch1252:4  %rgb_load_38 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_38"/></StgValue>
</operation>

<operation id="1331" st_id="43" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="8" op_0_bw="17">
<![CDATA[
branch1233:0  %rgb_load_39 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_39"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1332" st_id="44" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="8" op_0_bw="17">
<![CDATA[
branch1252:4  %rgb_load_38 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_38"/></StgValue>
</operation>

<operation id="1333" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1252:5  %tmp_67 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_38, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1334" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1252:6  %tmp_38_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_65, i3 %tmp_66, i3 %tmp_67)

]]></node>
<StgValue><ssdm name="tmp_38_1_2"/></StgValue>
</operation>

<operation id="1335" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="64" op_0_bw="9">
<![CDATA[
branch1252:7  %newIndex13 = zext i9 %tmp_38_1_2 to i64

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="1336" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1252:8  %featureHist_2_addr_1 = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex13

]]></node>
<StgValue><ssdm name="featureHist_2_addr_1"/></StgValue>
</operation>

<operation id="1337" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="16" op_0_bw="9">
<![CDATA[
branch1252:9  %featureHist_2_load_1 = load i16* %featureHist_2_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_1"/></StgValue>
</operation>

<operation id="1338" st_id="44" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="8" op_0_bw="17">
<![CDATA[
branch1233:0  %rgb_load_39 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_39"/></StgValue>
</operation>

<operation id="1339" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1233:1  %tmp_68 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_39, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1340" st_id="44" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="8" op_0_bw="17">
<![CDATA[
branch1233:2  %rgb_load_40 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_40"/></StgValue>
</operation>

<operation id="1341" st_id="44" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="8" op_0_bw="17">
<![CDATA[
branch1233:4  %rgb_load_41 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_41"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1342" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="16" op_0_bw="9">
<![CDATA[
branch1252:9  %featureHist_2_load_1 = load i16* %featureHist_2_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_1"/></StgValue>
</operation>

<operation id="1343" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1252:10  %tmp_40_1_2 = add i16 %featureHist_2_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="1344" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1252:11  store i16 %tmp_40_1_2, i16* %featureHist_2_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4496">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch1252:12  br label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1346" st_id="45" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="8" op_0_bw="17">
<![CDATA[
branch1233:2  %rgb_load_40 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_40"/></StgValue>
</operation>

<operation id="1347" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1233:3  %tmp_69 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_40, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1348" st_id="45" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="8" op_0_bw="17">
<![CDATA[
branch1233:4  %rgb_load_41 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_41"/></StgValue>
</operation>

<operation id="1349" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1233:5  %tmp_70 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_41, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1350" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1233:6  %tmp_38_1_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_68, i3 %tmp_69, i3 %tmp_70)

]]></node>
<StgValue><ssdm name="tmp_38_1_3"/></StgValue>
</operation>

<operation id="1351" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="64" op_0_bw="9">
<![CDATA[
branch1233:7  %newIndex14 = zext i9 %tmp_38_1_3 to i64

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="1352" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1233:8  %featureHist_3_addr_1 = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="featureHist_3_addr_1"/></StgValue>
</operation>

<operation id="1353" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="16" op_0_bw="9">
<![CDATA[
branch1233:9  %featureHist_3_load_1 = load i16* %featureHist_3_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_1"/></StgValue>
</operation>

<operation id="1354" st_id="45" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="8" op_0_bw="17">
<![CDATA[
branch1214:0  %rgb_load_42 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_42"/></StgValue>
</operation>

<operation id="1355" st_id="45" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="8" op_0_bw="17">
<![CDATA[
branch1214:2  %rgb_load_43 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_43"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1356" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="16" op_0_bw="9">
<![CDATA[
branch1233:9  %featureHist_3_load_1 = load i16* %featureHist_3_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_1"/></StgValue>
</operation>

<operation id="1357" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1233:10  %phitmp6 = add i16 %featureHist_3_load_1, 1

]]></node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="1358" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1233:11  store i16 %phitmp6, i16* %featureHist_3_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1359" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4497">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch1233:12  br label %._crit_edge.1.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1360" st_id="46" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="8" op_0_bw="17">
<![CDATA[
branch1214:0  %rgb_load_42 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_42"/></StgValue>
</operation>

<operation id="1361" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1214:1  %tmp_71 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_42, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1362" st_id="46" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="8" op_0_bw="17">
<![CDATA[
branch1214:2  %rgb_load_43 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_43"/></StgValue>
</operation>

<operation id="1363" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1214:3  %tmp_72 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_43, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1364" st_id="46" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="8" op_0_bw="17">
<![CDATA[
branch1214:4  %rgb_load_44 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_44"/></StgValue>
</operation>

<operation id="1365" st_id="46" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="8" op_0_bw="17">
<![CDATA[
branch1195:0  %rgb_load_45 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_45"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1366" st_id="47" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="8" op_0_bw="17">
<![CDATA[
branch1214:4  %rgb_load_44 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_44"/></StgValue>
</operation>

<operation id="1367" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1214:5  %tmp_73 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_44, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1368" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1214:6  %tmp_38_1_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_71, i3 %tmp_72, i3 %tmp_73)

]]></node>
<StgValue><ssdm name="tmp_38_1_4"/></StgValue>
</operation>

<operation id="1369" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="64" op_0_bw="9">
<![CDATA[
branch1214:7  %newIndex15 = zext i9 %tmp_38_1_4 to i64

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="1370" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1214:8  %featureHist_4_addr_1 = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex15

]]></node>
<StgValue><ssdm name="featureHist_4_addr_1"/></StgValue>
</operation>

<operation id="1371" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="16" op_0_bw="9">
<![CDATA[
branch1214:9  %featureHist_4_load_1 = load i16* %featureHist_4_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_1"/></StgValue>
</operation>

<operation id="1372" st_id="47" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="8" op_0_bw="17">
<![CDATA[
branch1195:0  %rgb_load_45 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_45"/></StgValue>
</operation>

<operation id="1373" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1195:1  %tmp_74 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_45, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1374" st_id="47" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="8" op_0_bw="17">
<![CDATA[
branch1195:2  %rgb_load_46 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_46"/></StgValue>
</operation>

<operation id="1375" st_id="47" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="8" op_0_bw="17">
<![CDATA[
branch1195:4  %rgb_load_47 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_47"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1376" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="16" op_0_bw="9">
<![CDATA[
branch1214:9  %featureHist_4_load_1 = load i16* %featureHist_4_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_1"/></StgValue>
</operation>

<operation id="1377" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1214:10  %tmp_40_1_4 = add i16 %featureHist_4_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_40_1_4"/></StgValue>
</operation>

<operation id="1378" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1214:11  store i16 %tmp_40_1_4, i16* %featureHist_4_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4498">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch1214:12  br label %._crit_edge.1.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="48" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="8" op_0_bw="17">
<![CDATA[
branch1195:2  %rgb_load_46 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_46"/></StgValue>
</operation>

<operation id="1381" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1195:3  %tmp_75 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_46, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1382" st_id="48" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="8" op_0_bw="17">
<![CDATA[
branch1195:4  %rgb_load_47 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_47"/></StgValue>
</operation>

<operation id="1383" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1195:5  %tmp_76 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_47, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1384" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1195:6  %tmp_38_1_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_74, i3 %tmp_75, i3 %tmp_76)

]]></node>
<StgValue><ssdm name="tmp_38_1_5"/></StgValue>
</operation>

<operation id="1385" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="64" op_0_bw="9">
<![CDATA[
branch1195:7  %newIndex16 = zext i9 %tmp_38_1_5 to i64

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="1386" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1195:8  %featureHist_5_addr_1 = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="featureHist_5_addr_1"/></StgValue>
</operation>

<operation id="1387" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="16" op_0_bw="9">
<![CDATA[
branch1195:9  %featureHist_5_load_1 = load i16* %featureHist_5_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_1"/></StgValue>
</operation>

<operation id="1388" st_id="48" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="8" op_0_bw="17">
<![CDATA[
branch1176:0  %rgb_load_48 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_48"/></StgValue>
</operation>

<operation id="1389" st_id="48" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="8" op_0_bw="17">
<![CDATA[
branch1176:2  %rgb_load_49 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_49"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1390" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="16" op_0_bw="9">
<![CDATA[
branch1195:9  %featureHist_5_load_1 = load i16* %featureHist_5_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_1"/></StgValue>
</operation>

<operation id="1391" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1195:10  %tmp_40_1_5 = add i16 %featureHist_5_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_40_1_5"/></StgValue>
</operation>

<operation id="1392" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1195:11  store i16 %tmp_40_1_5, i16* %featureHist_5_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4499">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="0" op_0_bw="0">
<![CDATA[
branch1195:12  br label %._crit_edge.1.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="49" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="8" op_0_bw="17">
<![CDATA[
branch1176:0  %rgb_load_48 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_48"/></StgValue>
</operation>

<operation id="1395" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1176:1  %tmp_77 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_48, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1396" st_id="49" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="8" op_0_bw="17">
<![CDATA[
branch1176:2  %rgb_load_49 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_49"/></StgValue>
</operation>

<operation id="1397" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1176:3  %tmp_78 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_49, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1398" st_id="49" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="8" op_0_bw="17">
<![CDATA[
branch1176:4  %rgb_load_50 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_50"/></StgValue>
</operation>

<operation id="1399" st_id="49" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="8" op_0_bw="17">
<![CDATA[
branch1157:0  %rgb_load_51 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_51"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1400" st_id="50" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="8" op_0_bw="17">
<![CDATA[
branch1176:4  %rgb_load_50 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_50"/></StgValue>
</operation>

<operation id="1401" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1176:5  %tmp_79 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_50, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1402" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1176:6  %tmp_38_1_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_77, i3 %tmp_78, i3 %tmp_79)

]]></node>
<StgValue><ssdm name="tmp_38_1_6"/></StgValue>
</operation>

<operation id="1403" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="64" op_0_bw="9">
<![CDATA[
branch1176:7  %newIndex17 = zext i9 %tmp_38_1_6 to i64

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="1404" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1176:8  %featureHist_6_addr_1 = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex17

]]></node>
<StgValue><ssdm name="featureHist_6_addr_1"/></StgValue>
</operation>

<operation id="1405" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="16" op_0_bw="9">
<![CDATA[
branch1176:9  %featureHist_6_load_1 = load i16* %featureHist_6_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_1"/></StgValue>
</operation>

<operation id="1406" st_id="50" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="8" op_0_bw="17">
<![CDATA[
branch1157:0  %rgb_load_51 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_51"/></StgValue>
</operation>

<operation id="1407" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1157:1  %tmp_80 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_51, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1408" st_id="50" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="8" op_0_bw="17">
<![CDATA[
branch1157:2  %rgb_load_52 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_52"/></StgValue>
</operation>

<operation id="1409" st_id="50" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="8" op_0_bw="17">
<![CDATA[
branch1157:4  %rgb_load_53 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_53"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1410" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="16" op_0_bw="9">
<![CDATA[
branch1176:9  %featureHist_6_load_1 = load i16* %featureHist_6_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_1"/></StgValue>
</operation>

<operation id="1411" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1176:10  %tmp_40_1_6 = add i16 %featureHist_6_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_40_1_6"/></StgValue>
</operation>

<operation id="1412" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1176:11  store i16 %tmp_40_1_6, i16* %featureHist_6_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4500">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch1176:12  br label %._crit_edge.1.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="51" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="8" op_0_bw="17">
<![CDATA[
branch1157:2  %rgb_load_52 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_52"/></StgValue>
</operation>

<operation id="1415" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1157:3  %tmp_81 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_52, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1416" st_id="51" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="8" op_0_bw="17">
<![CDATA[
branch1157:4  %rgb_load_53 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_53"/></StgValue>
</operation>

<operation id="1417" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1157:5  %tmp_82 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_53, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1418" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1157:6  %tmp_38_1_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_80, i3 %tmp_81, i3 %tmp_82)

]]></node>
<StgValue><ssdm name="tmp_38_1_7"/></StgValue>
</operation>

<operation id="1419" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="64" op_0_bw="9">
<![CDATA[
branch1157:7  %newIndex18 = zext i9 %tmp_38_1_7 to i64

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="1420" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1157:8  %featureHist_7_addr_1 = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="featureHist_7_addr_1"/></StgValue>
</operation>

<operation id="1421" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="16" op_0_bw="9">
<![CDATA[
branch1157:9  %featureHist_7_load_1 = load i16* %featureHist_7_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_1"/></StgValue>
</operation>

<operation id="1422" st_id="51" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="8" op_0_bw="17">
<![CDATA[
branch1138:0  %rgb_load_54 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_54"/></StgValue>
</operation>

<operation id="1423" st_id="51" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="8" op_0_bw="17">
<![CDATA[
branch1138:2  %rgb_load_55 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_55"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1424" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="16" op_0_bw="9">
<![CDATA[
branch1157:9  %featureHist_7_load_1 = load i16* %featureHist_7_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_1"/></StgValue>
</operation>

<operation id="1425" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1157:10  %phitmp7 = add i16 %featureHist_7_load_1, 1

]]></node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="1426" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1157:11  store i16 %phitmp7, i16* %featureHist_7_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4501">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="0" op_0_bw="0">
<![CDATA[
branch1157:12  br label %._crit_edge.1.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1428" st_id="52" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="8" op_0_bw="17">
<![CDATA[
branch1138:0  %rgb_load_54 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_54"/></StgValue>
</operation>

<operation id="1429" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1138:1  %tmp_83 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_54, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1430" st_id="52" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="8" op_0_bw="17">
<![CDATA[
branch1138:2  %rgb_load_55 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_55"/></StgValue>
</operation>

<operation id="1431" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1138:3  %tmp_84 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_55, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1432" st_id="52" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="8" op_0_bw="17">
<![CDATA[
branch1138:4  %rgb_load_56 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_56"/></StgValue>
</operation>

<operation id="1433" st_id="52" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="8" op_0_bw="17">
<![CDATA[
branch1129:0  %rgb_load_57 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_57"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1434" st_id="53" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="8" op_0_bw="17">
<![CDATA[
branch1138:4  %rgb_load_56 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_56"/></StgValue>
</operation>

<operation id="1435" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1138:5  %tmp_85 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_56, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1436" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1138:6  %tmp_38_1_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_83, i3 %tmp_84, i3 %tmp_85)

]]></node>
<StgValue><ssdm name="tmp_38_1_8"/></StgValue>
</operation>

<operation id="1437" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="64" op_0_bw="9">
<![CDATA[
branch1138:7  %newIndex19 = zext i9 %tmp_38_1_8 to i64

]]></node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="1438" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1138:8  %featureHist_8_addr_1 = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="featureHist_8_addr_1"/></StgValue>
</operation>

<operation id="1439" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="16" op_0_bw="9">
<![CDATA[
branch1138:9  %featureHist_8_load_2 = load i16* %featureHist_8_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_2"/></StgValue>
</operation>

<operation id="1440" st_id="53" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="8" op_0_bw="17">
<![CDATA[
branch1129:0  %rgb_load_57 = load i8* %rgb_addr_4, align 1

]]></node>
<StgValue><ssdm name="rgb_load_57"/></StgValue>
</operation>

<operation id="1441" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1129:1  %tmp_86 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_57, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1442" st_id="53" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="8" op_0_bw="17">
<![CDATA[
branch1129:2  %rgb_load_58 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_58"/></StgValue>
</operation>

<operation id="1443" st_id="53" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="8" op_0_bw="17">
<![CDATA[
branch1129:4  %rgb_load_59 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_59"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1444" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="16" op_0_bw="9">
<![CDATA[
branch1138:9  %featureHist_8_load_2 = load i16* %featureHist_8_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_2"/></StgValue>
</operation>

<operation id="1445" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1138:10  %tmp_40_1_8 = add i16 %featureHist_8_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_40_1_8"/></StgValue>
</operation>

<operation id="1446" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1138:11  store i16 %tmp_40_1_8, i16* %featureHist_8_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4502">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch1138:12  br label %._crit_edge.1.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="54" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="8" op_0_bw="17">
<![CDATA[
branch1129:2  %rgb_load_58 = load i8* %rgb_addr_5, align 4

]]></node>
<StgValue><ssdm name="rgb_load_58"/></StgValue>
</operation>

<operation id="1449" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1129:3  %tmp_87 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_58, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1450" st_id="54" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="8" op_0_bw="17">
<![CDATA[
branch1129:4  %rgb_load_59 = load i8* %rgb_addr_6, align 1

]]></node>
<StgValue><ssdm name="rgb_load_59"/></StgValue>
</operation>

<operation id="1451" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1129:5  %tmp_88 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_59, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1452" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1129:6  %tmp_38_1_9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_86, i3 %tmp_87, i3 %tmp_88)

]]></node>
<StgValue><ssdm name="tmp_38_1_9"/></StgValue>
</operation>

<operation id="1453" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="64" op_0_bw="9">
<![CDATA[
branch1129:7  %newIndex20 = zext i9 %tmp_38_1_9 to i64

]]></node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="1454" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1129:8  %featureHist_9_addr_1 = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex20

]]></node>
<StgValue><ssdm name="featureHist_9_addr_1"/></StgValue>
</operation>

<operation id="1455" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="16" op_0_bw="9">
<![CDATA[
branch1129:9  %featureHist_9_load_2 = load i16* %featureHist_9_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_2"/></StgValue>
</operation>

<operation id="1456" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.1.9:5  %tmp_2_19 = add i17 %iterator_mid2, 8

]]></node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="1457" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.1.9:6  %tmp_6_2 = zext i17 %tmp_2_19 to i64

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="1458" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.9:7  %rgb_addr_7 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_6_2

]]></node>
<StgValue><ssdm name="rgb_addr_7"/></StgValue>
</operation>

<operation id="1459" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.1.9:8  %tmp_7_2 = or i17 %iterator_mid2, 7

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="1460" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.1.9:9  %tmp_9_2 = zext i17 %tmp_7_2 to i64

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="1461" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.9:10  %rgb_addr_8 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_9_2

]]></node>
<StgValue><ssdm name="rgb_addr_8"/></StgValue>
</operation>

<operation id="1462" st_id="54" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="8" op_0_bw="17">
<![CDATA[
branch1110:1  %rgb_load_60 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_60"/></StgValue>
</operation>

<operation id="1463" st_id="54" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="8" op_0_bw="17">
<![CDATA[
branch1110:4  %rgb_load_61 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_61"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1464" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="16" op_0_bw="9">
<![CDATA[
branch1129:9  %featureHist_9_load_2 = load i16* %featureHist_9_addr_1, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_2"/></StgValue>
</operation>

<operation id="1465" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1129:10  %tmp_40_1_9 = add i16 %featureHist_9_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_40_1_9"/></StgValue>
</operation>

<operation id="1466" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1129:11  store i16 %tmp_40_1_9, i16* %featureHist_9_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4503">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch1129:12  br label %._crit_edge.1.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.1.9:2  %tmp_11_1 = or i17 %iterator_mid2, 6

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="1469" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.1.9:11  %tmp_10_2 = zext i17 %tmp_11_1 to i64

]]></node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="1470" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.9:12  %rgb_addr_9 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_10_2

]]></node>
<StgValue><ssdm name="rgb_addr_9"/></StgValue>
</operation>

<operation id="1471" st_id="55" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="8" op_0_bw="17">
<![CDATA[
branch1110:1  %rgb_load_60 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_60"/></StgValue>
</operation>

<operation id="1472" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1110:2  %tmp_89 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_60, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1473" st_id="55" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="8" op_0_bw="17">
<![CDATA[
branch1110:4  %rgb_load_61 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_61"/></StgValue>
</operation>

<operation id="1474" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1110:5  %tmp_90 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_61, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1475" st_id="55" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="8" op_0_bw="17">
<![CDATA[
branch1110:6  %rgb_load_62 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_62"/></StgValue>
</operation>

<operation id="1476" st_id="55" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="8" op_0_bw="17">
<![CDATA[
branch1091:0  %rgb_load_63 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_63"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1477" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
branch1110:3  %tmp_31_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_89, i6 0)

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="1478" st_id="56" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="8" op_0_bw="17">
<![CDATA[
branch1110:6  %rgb_load_62 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_62"/></StgValue>
</operation>

<operation id="1479" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1110:7  %tmp_91 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_62, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1480" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch1110:8  %tmp49 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_90, i3 %tmp_91)

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1481" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="9" op_0_bw="6">
<![CDATA[
branch1110:9  %tmp66_cast = zext i6 %tmp49 to i9

]]></node>
<StgValue><ssdm name="tmp66_cast"/></StgValue>
</operation>

<operation id="1482" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch1110:10  %index1_2 = or i9 %tmp66_cast, %tmp_31_2

]]></node>
<StgValue><ssdm name="index1_2"/></StgValue>
</operation>

<operation id="1483" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
branch1110:11  call void (...)* @_ssdm_op_SpecResource(i9 %index1_2, [1 x i8]* @p_str1807, [6 x i8]* @p_str1817, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="64" op_0_bw="9">
<![CDATA[
branch1110:12  %newIndex21 = zext i9 %index1_2 to i64

]]></node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="1485" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1110:13  %featureHist_0_addr_2 = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="featureHist_0_addr_2"/></StgValue>
</operation>

<operation id="1486" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="16" op_0_bw="9">
<![CDATA[
branch1110:14  %featureHist_0_load_2 = load i16* %featureHist_0_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_2"/></StgValue>
</operation>

<operation id="1487" st_id="56" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="8" op_0_bw="17">
<![CDATA[
branch1091:0  %rgb_load_63 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_63"/></StgValue>
</operation>

<operation id="1488" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1091:1  %tmp_92 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_63, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1489" st_id="56" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="8" op_0_bw="17">
<![CDATA[
branch1091:2  %rgb_load_64 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_64"/></StgValue>
</operation>

<operation id="1490" st_id="56" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="8" op_0_bw="17">
<![CDATA[
branch1091:4  %rgb_load_65 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_65"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1491" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch1110:0  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1492" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="16" op_0_bw="9">
<![CDATA[
branch1110:14  %featureHist_0_load_2 = load i16* %featureHist_0_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_2"/></StgValue>
</operation>

<operation id="1493" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1110:15  %phitmp8 = add i16 %featureHist_0_load_2, 1

]]></node>
<StgValue><ssdm name="phitmp8"/></StgValue>
</operation>

<operation id="1494" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1110:16  store i16 %phitmp8, i16* %featureHist_0_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch1110:17  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_44) nounwind

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1496" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4504">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="0" op_0_bw="0">
<![CDATA[
branch1110:18  br label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="57" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="8" op_0_bw="17">
<![CDATA[
branch1091:2  %rgb_load_64 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_64"/></StgValue>
</operation>

<operation id="1498" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1091:3  %tmp_93 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_64, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1499" st_id="57" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="8" op_0_bw="17">
<![CDATA[
branch1091:4  %rgb_load_65 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_65"/></StgValue>
</operation>

<operation id="1500" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1091:5  %tmp_94 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_65, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1501" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1091:6  %tmp_38_2_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_92, i3 %tmp_93, i3 %tmp_94)

]]></node>
<StgValue><ssdm name="tmp_38_2_1"/></StgValue>
</operation>

<operation id="1502" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="64" op_0_bw="9">
<![CDATA[
branch1091:7  %newIndex22 = zext i9 %tmp_38_2_1 to i64

]]></node>
<StgValue><ssdm name="newIndex22"/></StgValue>
</operation>

<operation id="1503" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1091:8  %featureHist_1_addr_2 = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex22

]]></node>
<StgValue><ssdm name="featureHist_1_addr_2"/></StgValue>
</operation>

<operation id="1504" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="16" op_0_bw="9">
<![CDATA[
branch1091:9  %featureHist_1_load_2 = load i16* %featureHist_1_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_2"/></StgValue>
</operation>

<operation id="1505" st_id="57" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="8" op_0_bw="17">
<![CDATA[
branch1072:0  %rgb_load_66 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_66"/></StgValue>
</operation>

<operation id="1506" st_id="57" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="8" op_0_bw="17">
<![CDATA[
branch1072:2  %rgb_load_67 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_67"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1507" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="16" op_0_bw="9">
<![CDATA[
branch1091:9  %featureHist_1_load_2 = load i16* %featureHist_1_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_2"/></StgValue>
</operation>

<operation id="1508" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1091:10  %phitmp9 = add i16 %featureHist_1_load_2, 1

]]></node>
<StgValue><ssdm name="phitmp9"/></StgValue>
</operation>

<operation id="1509" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1091:11  store i16 %phitmp9, i16* %featureHist_1_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4505">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="0" op_0_bw="0">
<![CDATA[
branch1091:12  br label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="58" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="8" op_0_bw="17">
<![CDATA[
branch1072:0  %rgb_load_66 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_66"/></StgValue>
</operation>

<operation id="1512" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1072:1  %tmp_95 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_66, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1513" st_id="58" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="8" op_0_bw="17">
<![CDATA[
branch1072:2  %rgb_load_67 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_67"/></StgValue>
</operation>

<operation id="1514" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1072:3  %tmp_96 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_67, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1515" st_id="58" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="8" op_0_bw="17">
<![CDATA[
branch1072:4  %rgb_load_68 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_68"/></StgValue>
</operation>

<operation id="1516" st_id="58" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="8" op_0_bw="17">
<![CDATA[
branch1053:0  %rgb_load_69 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_69"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1517" st_id="59" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="8" op_0_bw="17">
<![CDATA[
branch1072:4  %rgb_load_68 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_68"/></StgValue>
</operation>

<operation id="1518" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1072:5  %tmp_97 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_68, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1519" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1072:6  %tmp_38_2_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_95, i3 %tmp_96, i3 %tmp_97)

]]></node>
<StgValue><ssdm name="tmp_38_2_2"/></StgValue>
</operation>

<operation id="1520" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="64" op_0_bw="9">
<![CDATA[
branch1072:7  %newIndex23 = zext i9 %tmp_38_2_2 to i64

]]></node>
<StgValue><ssdm name="newIndex23"/></StgValue>
</operation>

<operation id="1521" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1072:8  %featureHist_2_addr_2 = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex23

]]></node>
<StgValue><ssdm name="featureHist_2_addr_2"/></StgValue>
</operation>

<operation id="1522" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="16" op_0_bw="9">
<![CDATA[
branch1072:9  %featureHist_2_load_2 = load i16* %featureHist_2_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_2"/></StgValue>
</operation>

<operation id="1523" st_id="59" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="8" op_0_bw="17">
<![CDATA[
branch1053:0  %rgb_load_69 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_69"/></StgValue>
</operation>

<operation id="1524" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1053:1  %tmp_98 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_69, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1525" st_id="59" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="8" op_0_bw="17">
<![CDATA[
branch1053:2  %rgb_load_70 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_70"/></StgValue>
</operation>

<operation id="1526" st_id="59" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="8" op_0_bw="17">
<![CDATA[
branch1053:4  %rgb_load_71 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_71"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1527" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="16" op_0_bw="9">
<![CDATA[
branch1072:9  %featureHist_2_load_2 = load i16* %featureHist_2_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_2"/></StgValue>
</operation>

<operation id="1528" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1072:10  %tmp_40_2_2 = add i16 %featureHist_2_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_40_2_2"/></StgValue>
</operation>

<operation id="1529" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1072:11  store i16 %tmp_40_2_2, i16* %featureHist_2_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1530" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4506">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="0" op_0_bw="0">
<![CDATA[
branch1072:12  br label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1531" st_id="60" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="8" op_0_bw="17">
<![CDATA[
branch1053:2  %rgb_load_70 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_70"/></StgValue>
</operation>

<operation id="1532" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1053:3  %tmp_99 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_70, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1533" st_id="60" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="8" op_0_bw="17">
<![CDATA[
branch1053:4  %rgb_load_71 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_71"/></StgValue>
</operation>

<operation id="1534" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1053:5  %tmp_100 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_71, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1535" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1053:6  %tmp_38_2_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_98, i3 %tmp_99, i3 %tmp_100)

]]></node>
<StgValue><ssdm name="tmp_38_2_3"/></StgValue>
</operation>

<operation id="1536" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="64" op_0_bw="9">
<![CDATA[
branch1053:7  %newIndex24 = zext i9 %tmp_38_2_3 to i64

]]></node>
<StgValue><ssdm name="newIndex24"/></StgValue>
</operation>

<operation id="1537" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1053:8  %featureHist_3_addr_2 = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex24

]]></node>
<StgValue><ssdm name="featureHist_3_addr_2"/></StgValue>
</operation>

<operation id="1538" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="16" op_0_bw="9">
<![CDATA[
branch1053:9  %featureHist_3_load_2 = load i16* %featureHist_3_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_2"/></StgValue>
</operation>

<operation id="1539" st_id="60" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="8" op_0_bw="17">
<![CDATA[
branch1034:0  %rgb_load_72 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_72"/></StgValue>
</operation>

<operation id="1540" st_id="60" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="8" op_0_bw="17">
<![CDATA[
branch1034:2  %rgb_load_73 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_73"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1541" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="16" op_0_bw="9">
<![CDATA[
branch1053:9  %featureHist_3_load_2 = load i16* %featureHist_3_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_2"/></StgValue>
</operation>

<operation id="1542" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1053:10  %phitmp10 = add i16 %featureHist_3_load_2, 1

]]></node>
<StgValue><ssdm name="phitmp10"/></StgValue>
</operation>

<operation id="1543" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1053:11  store i16 %phitmp10, i16* %featureHist_3_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1544" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4507">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="0" op_0_bw="0">
<![CDATA[
branch1053:12  br label %._crit_edge.2.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1545" st_id="61" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="8" op_0_bw="17">
<![CDATA[
branch1034:0  %rgb_load_72 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_72"/></StgValue>
</operation>

<operation id="1546" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1034:1  %tmp_101 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_72, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1547" st_id="61" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="8" op_0_bw="17">
<![CDATA[
branch1034:2  %rgb_load_73 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_73"/></StgValue>
</operation>

<operation id="1548" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1034:3  %tmp_102 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_73, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1549" st_id="61" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="8" op_0_bw="17">
<![CDATA[
branch1034:4  %rgb_load_74 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_74"/></StgValue>
</operation>

<operation id="1550" st_id="61" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="8" op_0_bw="17">
<![CDATA[
branch1015:0  %rgb_load_75 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_75"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1551" st_id="62" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="8" op_0_bw="17">
<![CDATA[
branch1034:4  %rgb_load_74 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_74"/></StgValue>
</operation>

<operation id="1552" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1034:5  %tmp_103 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_74, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1553" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1034:6  %tmp_38_2_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_101, i3 %tmp_102, i3 %tmp_103)

]]></node>
<StgValue><ssdm name="tmp_38_2_4"/></StgValue>
</operation>

<operation id="1554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="64" op_0_bw="9">
<![CDATA[
branch1034:7  %newIndex25 = zext i9 %tmp_38_2_4 to i64

]]></node>
<StgValue><ssdm name="newIndex25"/></StgValue>
</operation>

<operation id="1555" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1034:8  %featureHist_4_addr_2 = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex25

]]></node>
<StgValue><ssdm name="featureHist_4_addr_2"/></StgValue>
</operation>

<operation id="1556" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="16" op_0_bw="9">
<![CDATA[
branch1034:9  %featureHist_4_load_2 = load i16* %featureHist_4_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_2"/></StgValue>
</operation>

<operation id="1557" st_id="62" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="8" op_0_bw="17">
<![CDATA[
branch1015:0  %rgb_load_75 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_75"/></StgValue>
</operation>

<operation id="1558" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1015:1  %tmp_104 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_75, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1559" st_id="62" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="8" op_0_bw="17">
<![CDATA[
branch1015:2  %rgb_load_76 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_76"/></StgValue>
</operation>

<operation id="1560" st_id="62" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="8" op_0_bw="17">
<![CDATA[
branch1015:4  %rgb_load_77 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_77"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1561" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="16" op_0_bw="9">
<![CDATA[
branch1034:9  %featureHist_4_load_2 = load i16* %featureHist_4_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_2"/></StgValue>
</operation>

<operation id="1562" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1034:10  %tmp_40_2_4 = add i16 %featureHist_4_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_40_2_4"/></StgValue>
</operation>

<operation id="1563" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1034:11  store i16 %tmp_40_2_4, i16* %featureHist_4_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4508">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="0" op_0_bw="0">
<![CDATA[
branch1034:12  br label %._crit_edge.2.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="63" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="8" op_0_bw="17">
<![CDATA[
branch1015:2  %rgb_load_76 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_76"/></StgValue>
</operation>

<operation id="1566" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1015:3  %tmp_105 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_76, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1567" st_id="63" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="8" op_0_bw="17">
<![CDATA[
branch1015:4  %rgb_load_77 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_77"/></StgValue>
</operation>

<operation id="1568" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1015:5  %tmp_106 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_77, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1569" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch1015:6  %tmp_38_2_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_104, i3 %tmp_105, i3 %tmp_106)

]]></node>
<StgValue><ssdm name="tmp_38_2_5"/></StgValue>
</operation>

<operation id="1570" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="64" op_0_bw="9">
<![CDATA[
branch1015:7  %newIndex26 = zext i9 %tmp_38_2_5 to i64

]]></node>
<StgValue><ssdm name="newIndex26"/></StgValue>
</operation>

<operation id="1571" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1015:8  %featureHist_5_addr_2 = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex26

]]></node>
<StgValue><ssdm name="featureHist_5_addr_2"/></StgValue>
</operation>

<operation id="1572" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="16" op_0_bw="9">
<![CDATA[
branch1015:9  %featureHist_5_load_2 = load i16* %featureHist_5_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_2"/></StgValue>
</operation>

<operation id="1573" st_id="63" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="8" op_0_bw="17">
<![CDATA[
branch996:0  %rgb_load_78 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_78"/></StgValue>
</operation>

<operation id="1574" st_id="63" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="8" op_0_bw="17">
<![CDATA[
branch996:2  %rgb_load_79 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_79"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1575" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="16" op_0_bw="9">
<![CDATA[
branch1015:9  %featureHist_5_load_2 = load i16* %featureHist_5_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_2"/></StgValue>
</operation>

<operation id="1576" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1015:10  %tmp_40_2_5 = add i16 %featureHist_5_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_40_2_5"/></StgValue>
</operation>

<operation id="1577" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1015:11  store i16 %tmp_40_2_5, i16* %featureHist_5_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4509">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="0" op_0_bw="0">
<![CDATA[
branch1015:12  br label %._crit_edge.2.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="64" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="8" op_0_bw="17">
<![CDATA[
branch996:0  %rgb_load_78 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_78"/></StgValue>
</operation>

<operation id="1580" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch996:1  %tmp_107 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_78, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1581" st_id="64" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="8" op_0_bw="17">
<![CDATA[
branch996:2  %rgb_load_79 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_79"/></StgValue>
</operation>

<operation id="1582" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch996:3  %tmp_108 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_79, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1583" st_id="64" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="8" op_0_bw="17">
<![CDATA[
branch996:4  %rgb_load_80 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_80"/></StgValue>
</operation>

<operation id="1584" st_id="64" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="8" op_0_bw="17">
<![CDATA[
branch977:0  %rgb_load_81 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_81"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1585" st_id="65" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="8" op_0_bw="17">
<![CDATA[
branch996:4  %rgb_load_80 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_80"/></StgValue>
</operation>

<operation id="1586" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch996:5  %tmp_109 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_80, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1587" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch996:6  %tmp_38_2_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_107, i3 %tmp_108, i3 %tmp_109)

]]></node>
<StgValue><ssdm name="tmp_38_2_6"/></StgValue>
</operation>

<operation id="1588" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="64" op_0_bw="9">
<![CDATA[
branch996:7  %newIndex27 = zext i9 %tmp_38_2_6 to i64

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="1589" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch996:8  %featureHist_6_addr_2 = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex27

]]></node>
<StgValue><ssdm name="featureHist_6_addr_2"/></StgValue>
</operation>

<operation id="1590" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="16" op_0_bw="9">
<![CDATA[
branch996:9  %featureHist_6_load_2 = load i16* %featureHist_6_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_2"/></StgValue>
</operation>

<operation id="1591" st_id="65" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="8" op_0_bw="17">
<![CDATA[
branch977:0  %rgb_load_81 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_81"/></StgValue>
</operation>

<operation id="1592" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch977:1  %tmp_110 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_81, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1593" st_id="65" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="8" op_0_bw="17">
<![CDATA[
branch977:2  %rgb_load_82 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_82"/></StgValue>
</operation>

<operation id="1594" st_id="65" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="8" op_0_bw="17">
<![CDATA[
branch977:4  %rgb_load_83 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_83"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1595" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="16" op_0_bw="9">
<![CDATA[
branch996:9  %featureHist_6_load_2 = load i16* %featureHist_6_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_2"/></StgValue>
</operation>

<operation id="1596" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch996:10  %tmp_40_2_6 = add i16 %featureHist_6_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_40_2_6"/></StgValue>
</operation>

<operation id="1597" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch996:11  store i16 %tmp_40_2_6, i16* %featureHist_6_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4510">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="0" op_0_bw="0">
<![CDATA[
branch996:12  br label %._crit_edge.2.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="66" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="8" op_0_bw="17">
<![CDATA[
branch977:2  %rgb_load_82 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_82"/></StgValue>
</operation>

<operation id="1600" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch977:3  %tmp_111 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_82, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1601" st_id="66" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="8" op_0_bw="17">
<![CDATA[
branch977:4  %rgb_load_83 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_83"/></StgValue>
</operation>

<operation id="1602" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch977:5  %tmp_112 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_83, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1603" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch977:6  %tmp_38_2_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_110, i3 %tmp_111, i3 %tmp_112)

]]></node>
<StgValue><ssdm name="tmp_38_2_7"/></StgValue>
</operation>

<operation id="1604" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="64" op_0_bw="9">
<![CDATA[
branch977:7  %newIndex28 = zext i9 %tmp_38_2_7 to i64

]]></node>
<StgValue><ssdm name="newIndex28"/></StgValue>
</operation>

<operation id="1605" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch977:8  %featureHist_7_addr_2 = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex28

]]></node>
<StgValue><ssdm name="featureHist_7_addr_2"/></StgValue>
</operation>

<operation id="1606" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="16" op_0_bw="9">
<![CDATA[
branch977:9  %featureHist_7_load_2 = load i16* %featureHist_7_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_2"/></StgValue>
</operation>

<operation id="1607" st_id="66" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="8" op_0_bw="17">
<![CDATA[
branch958:0  %rgb_load_84 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_84"/></StgValue>
</operation>

<operation id="1608" st_id="66" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="8" op_0_bw="17">
<![CDATA[
branch958:2  %rgb_load_85 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_85"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1609" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="16" op_0_bw="9">
<![CDATA[
branch977:9  %featureHist_7_load_2 = load i16* %featureHist_7_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_2"/></StgValue>
</operation>

<operation id="1610" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch977:10  %phitmp11 = add i16 %featureHist_7_load_2, 1

]]></node>
<StgValue><ssdm name="phitmp11"/></StgValue>
</operation>

<operation id="1611" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch977:11  store i16 %phitmp11, i16* %featureHist_7_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4511">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch977:12  br label %._crit_edge.2.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1613" st_id="67" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="8" op_0_bw="17">
<![CDATA[
branch958:0  %rgb_load_84 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_84"/></StgValue>
</operation>

<operation id="1614" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch958:1  %tmp_113 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_84, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1615" st_id="67" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="8" op_0_bw="17">
<![CDATA[
branch958:2  %rgb_load_85 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_85"/></StgValue>
</operation>

<operation id="1616" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch958:3  %tmp_114 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_85, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1617" st_id="67" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="8" op_0_bw="17">
<![CDATA[
branch958:4  %rgb_load_86 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_86"/></StgValue>
</operation>

<operation id="1618" st_id="67" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="8" op_0_bw="17">
<![CDATA[
branch949:0  %rgb_load_87 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_87"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1619" st_id="68" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="8" op_0_bw="17">
<![CDATA[
branch958:4  %rgb_load_86 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_86"/></StgValue>
</operation>

<operation id="1620" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch958:5  %tmp_115 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_86, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1621" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch958:6  %tmp_38_2_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_113, i3 %tmp_114, i3 %tmp_115)

]]></node>
<StgValue><ssdm name="tmp_38_2_8"/></StgValue>
</operation>

<operation id="1622" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="64" op_0_bw="9">
<![CDATA[
branch958:7  %newIndex29 = zext i9 %tmp_38_2_8 to i64

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="1623" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch958:8  %featureHist_8_addr_2 = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex29

]]></node>
<StgValue><ssdm name="featureHist_8_addr_2"/></StgValue>
</operation>

<operation id="1624" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="16" op_0_bw="9">
<![CDATA[
branch958:9  %featureHist_8_load_3 = load i16* %featureHist_8_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_3"/></StgValue>
</operation>

<operation id="1625" st_id="68" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="8" op_0_bw="17">
<![CDATA[
branch949:0  %rgb_load_87 = load i8* %rgb_addr_7, align 8

]]></node>
<StgValue><ssdm name="rgb_load_87"/></StgValue>
</operation>

<operation id="1626" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch949:1  %tmp_116 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_87, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1627" st_id="68" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="8" op_0_bw="17">
<![CDATA[
branch949:2  %rgb_load_88 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_88"/></StgValue>
</operation>

<operation id="1628" st_id="68" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="8" op_0_bw="17">
<![CDATA[
branch949:4  %rgb_load_89 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_89"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1629" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="16" op_0_bw="9">
<![CDATA[
branch958:9  %featureHist_8_load_3 = load i16* %featureHist_8_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_3"/></StgValue>
</operation>

<operation id="1630" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch958:10  %tmp_40_2_8 = add i16 %featureHist_8_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_40_2_8"/></StgValue>
</operation>

<operation id="1631" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch958:11  store i16 %tmp_40_2_8, i16* %featureHist_8_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4512">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="0" op_0_bw="0">
<![CDATA[
branch958:12  br label %._crit_edge.2.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1633" st_id="69" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="8" op_0_bw="17">
<![CDATA[
branch949:2  %rgb_load_88 = load i8* %rgb_addr_8, align 1

]]></node>
<StgValue><ssdm name="rgb_load_88"/></StgValue>
</operation>

<operation id="1634" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch949:3  %tmp_117 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_88, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1635" st_id="69" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="8" op_0_bw="17">
<![CDATA[
branch949:4  %rgb_load_89 = load i8* %rgb_addr_9, align 2

]]></node>
<StgValue><ssdm name="rgb_load_89"/></StgValue>
</operation>

<operation id="1636" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch949:5  %tmp_118 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_89, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1637" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch949:6  %tmp_38_2_9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_116, i3 %tmp_117, i3 %tmp_118)

]]></node>
<StgValue><ssdm name="tmp_38_2_9"/></StgValue>
</operation>

<operation id="1638" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="64" op_0_bw="9">
<![CDATA[
branch949:7  %newIndex30 = zext i9 %tmp_38_2_9 to i64

]]></node>
<StgValue><ssdm name="newIndex30"/></StgValue>
</operation>

<operation id="1639" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch949:8  %featureHist_9_addr_2 = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex30

]]></node>
<StgValue><ssdm name="featureHist_9_addr_2"/></StgValue>
</operation>

<operation id="1640" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="16" op_0_bw="9">
<![CDATA[
branch949:9  %featureHist_9_load_3 = load i16* %featureHist_9_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_3"/></StgValue>
</operation>

<operation id="1641" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1061" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.2.9:5  %tmp_3 = add i17 %iterator_mid2, 11

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1642" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.2.9:6  %tmp_6_3 = zext i17 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="1643" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2.9:7  %rgb_addr_10 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_6_3

]]></node>
<StgValue><ssdm name="rgb_addr_10"/></StgValue>
</operation>

<operation id="1644" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.2.9:8  %tmp_7_3 = add i17 %iterator_mid2, 10

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="1645" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.2.9:9  %tmp_9_3 = zext i17 %tmp_7_3 to i64

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="1646" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2.9:10  %rgb_addr_11 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_9_3

]]></node>
<StgValue><ssdm name="rgb_addr_11"/></StgValue>
</operation>

<operation id="1647" st_id="69" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="8" op_0_bw="17">
<![CDATA[
branch930:1  %rgb_load_90 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_90"/></StgValue>
</operation>

<operation id="1648" st_id="69" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="8" op_0_bw="17">
<![CDATA[
branch930:4  %rgb_load_91 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_91"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1649" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="16" op_0_bw="9">
<![CDATA[
branch949:9  %featureHist_9_load_3 = load i16* %featureHist_9_addr_2, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_3"/></StgValue>
</operation>

<operation id="1650" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch949:10  %tmp_40_2_9 = add i16 %featureHist_9_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_40_2_9"/></StgValue>
</operation>

<operation id="1651" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch949:11  store i16 %tmp_40_2_9, i16* %featureHist_9_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1652" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4513">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="0" op_0_bw="0">
<![CDATA[
branch949:12  br label %._crit_edge.2.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.2.9:2  %tmp_11_2 = add i17 %iterator_mid2, 9

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="1654" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.2.9:11  %tmp_10_3 = zext i17 %tmp_11_2 to i64

]]></node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="1655" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4435">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2.9:12  %rgb_addr_12 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_10_3

]]></node>
<StgValue><ssdm name="rgb_addr_12"/></StgValue>
</operation>

<operation id="1656" st_id="70" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="8" op_0_bw="17">
<![CDATA[
branch930:1  %rgb_load_90 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_90"/></StgValue>
</operation>

<operation id="1657" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch930:2  %tmp_119 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_90, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1658" st_id="70" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="8" op_0_bw="17">
<![CDATA[
branch930:4  %rgb_load_91 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_91"/></StgValue>
</operation>

<operation id="1659" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch930:5  %tmp_120 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_91, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1660" st_id="70" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="8" op_0_bw="17">
<![CDATA[
branch930:6  %rgb_load_92 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_92"/></StgValue>
</operation>

<operation id="1661" st_id="70" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="8" op_0_bw="17">
<![CDATA[
branch911:0  %rgb_load_93 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_93"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1662" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
branch930:3  %tmp_31_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_119, i6 0)

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="1663" st_id="71" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="8" op_0_bw="17">
<![CDATA[
branch930:6  %rgb_load_92 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_92"/></StgValue>
</operation>

<operation id="1664" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch930:7  %tmp_121 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_92, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1665" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch930:8  %tmp70 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_120, i3 %tmp_121)

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1666" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="9" op_0_bw="6">
<![CDATA[
branch930:9  %tmp96_cast = zext i6 %tmp70 to i9

]]></node>
<StgValue><ssdm name="tmp96_cast"/></StgValue>
</operation>

<operation id="1667" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch930:10  %index1_3 = or i9 %tmp96_cast, %tmp_31_3

]]></node>
<StgValue><ssdm name="index1_3"/></StgValue>
</operation>

<operation id="1668" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
branch930:11  call void (...)* @_ssdm_op_SpecResource(i9 %index1_3, [1 x i8]* @p_str1807, [6 x i8]* @p_str1817, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="64" op_0_bw="9">
<![CDATA[
branch930:12  %newIndex31 = zext i9 %index1_3 to i64

]]></node>
<StgValue><ssdm name="newIndex31"/></StgValue>
</operation>

<operation id="1670" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch930:13  %featureHist_0_addr_3 = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex31

]]></node>
<StgValue><ssdm name="featureHist_0_addr_3"/></StgValue>
</operation>

<operation id="1671" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="16" op_0_bw="9">
<![CDATA[
branch930:14  %featureHist_0_load_3 = load i16* %featureHist_0_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_3"/></StgValue>
</operation>

<operation id="1672" st_id="71" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="8" op_0_bw="17">
<![CDATA[
branch911:0  %rgb_load_93 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_93"/></StgValue>
</operation>

<operation id="1673" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch911:1  %tmp_122 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_93, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1674" st_id="71" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="8" op_0_bw="17">
<![CDATA[
branch911:2  %rgb_load_94 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_94"/></StgValue>
</operation>

<operation id="1675" st_id="71" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="8" op_0_bw="17">
<![CDATA[
branch911:4  %rgb_load_95 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_95"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1676" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch930:0  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1677" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="16" op_0_bw="9">
<![CDATA[
branch930:14  %featureHist_0_load_3 = load i16* %featureHist_0_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_3"/></StgValue>
</operation>

<operation id="1678" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch930:15  %phitmp12 = add i16 %featureHist_0_load_3, 1

]]></node>
<StgValue><ssdm name="phitmp12"/></StgValue>
</operation>

<operation id="1679" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch930:16  store i16 %phitmp12, i16* %featureHist_0_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch930:17  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_47) nounwind

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1681" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4514">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="0" op_0_bw="0">
<![CDATA[
branch930:18  br label %._crit_edge.3.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1682" st_id="72" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="8" op_0_bw="17">
<![CDATA[
branch911:2  %rgb_load_94 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_94"/></StgValue>
</operation>

<operation id="1683" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch911:3  %tmp_123 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_94, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1684" st_id="72" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="8" op_0_bw="17">
<![CDATA[
branch911:4  %rgb_load_95 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_95"/></StgValue>
</operation>

<operation id="1685" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch911:5  %tmp_124 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_95, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1686" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch911:6  %tmp_38_3_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_122, i3 %tmp_123, i3 %tmp_124)

]]></node>
<StgValue><ssdm name="tmp_38_3_1"/></StgValue>
</operation>

<operation id="1687" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="64" op_0_bw="9">
<![CDATA[
branch911:7  %newIndex32 = zext i9 %tmp_38_3_1 to i64

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>

<operation id="1688" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch911:8  %featureHist_1_addr_3 = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex32

]]></node>
<StgValue><ssdm name="featureHist_1_addr_3"/></StgValue>
</operation>

<operation id="1689" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="16" op_0_bw="9">
<![CDATA[
branch911:9  %featureHist_1_load_3 = load i16* %featureHist_1_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_3"/></StgValue>
</operation>

<operation id="1690" st_id="72" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="8" op_0_bw="17">
<![CDATA[
branch892:0  %rgb_load_96 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_96"/></StgValue>
</operation>

<operation id="1691" st_id="72" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="8" op_0_bw="17">
<![CDATA[
branch892:2  %rgb_load_97 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_97"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1692" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="16" op_0_bw="9">
<![CDATA[
branch911:9  %featureHist_1_load_3 = load i16* %featureHist_1_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_3"/></StgValue>
</operation>

<operation id="1693" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch911:10  %phitmp13 = add i16 %featureHist_1_load_3, 1

]]></node>
<StgValue><ssdm name="phitmp13"/></StgValue>
</operation>

<operation id="1694" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch911:11  store i16 %phitmp13, i16* %featureHist_1_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1695" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4515">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="0" op_0_bw="0">
<![CDATA[
branch911:12  br label %._crit_edge.3.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1696" st_id="73" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="8" op_0_bw="17">
<![CDATA[
branch892:0  %rgb_load_96 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_96"/></StgValue>
</operation>

<operation id="1697" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch892:1  %tmp_125 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_96, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1698" st_id="73" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="8" op_0_bw="17">
<![CDATA[
branch892:2  %rgb_load_97 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_97"/></StgValue>
</operation>

<operation id="1699" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch892:3  %tmp_126 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_97, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1700" st_id="73" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="8" op_0_bw="17">
<![CDATA[
branch892:4  %rgb_load_98 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_98"/></StgValue>
</operation>

<operation id="1701" st_id="73" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="8" op_0_bw="17">
<![CDATA[
branch873:0  %rgb_load_99 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_99"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1702" st_id="74" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="8" op_0_bw="17">
<![CDATA[
branch892:4  %rgb_load_98 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_98"/></StgValue>
</operation>

<operation id="1703" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch892:5  %tmp_127 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_98, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1704" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch892:6  %tmp_38_3_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_125, i3 %tmp_126, i3 %tmp_127)

]]></node>
<StgValue><ssdm name="tmp_38_3_2"/></StgValue>
</operation>

<operation id="1705" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="64" op_0_bw="9">
<![CDATA[
branch892:7  %newIndex33 = zext i9 %tmp_38_3_2 to i64

]]></node>
<StgValue><ssdm name="newIndex33"/></StgValue>
</operation>

<operation id="1706" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch892:8  %featureHist_2_addr_3 = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex33

]]></node>
<StgValue><ssdm name="featureHist_2_addr_3"/></StgValue>
</operation>

<operation id="1707" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="16" op_0_bw="9">
<![CDATA[
branch892:9  %featureHist_2_load_3 = load i16* %featureHist_2_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_3"/></StgValue>
</operation>

<operation id="1708" st_id="74" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="8" op_0_bw="17">
<![CDATA[
branch873:0  %rgb_load_99 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_99"/></StgValue>
</operation>

<operation id="1709" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch873:1  %tmp_128 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_99, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1710" st_id="74" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="8" op_0_bw="17">
<![CDATA[
branch873:2  %rgb_load_100 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_100"/></StgValue>
</operation>

<operation id="1711" st_id="74" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="8" op_0_bw="17">
<![CDATA[
branch873:4  %rgb_load_101 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_101"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1712" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="16" op_0_bw="9">
<![CDATA[
branch892:9  %featureHist_2_load_3 = load i16* %featureHist_2_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_3"/></StgValue>
</operation>

<operation id="1713" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch892:10  %tmp_40_3_2 = add i16 %featureHist_2_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>

<operation id="1714" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch892:11  store i16 %tmp_40_3_2, i16* %featureHist_2_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4516">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="0" op_0_bw="0">
<![CDATA[
branch892:12  br label %._crit_edge.3.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="75" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="8" op_0_bw="17">
<![CDATA[
branch873:2  %rgb_load_100 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_100"/></StgValue>
</operation>

<operation id="1717" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch873:3  %tmp_129 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_100, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1718" st_id="75" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="8" op_0_bw="17">
<![CDATA[
branch873:4  %rgb_load_101 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_101"/></StgValue>
</operation>

<operation id="1719" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch873:5  %tmp_130 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_101, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1720" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch873:6  %tmp_38_3_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_128, i3 %tmp_129, i3 %tmp_130)

]]></node>
<StgValue><ssdm name="tmp_38_3_3"/></StgValue>
</operation>

<operation id="1721" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="64" op_0_bw="9">
<![CDATA[
branch873:7  %newIndex34 = zext i9 %tmp_38_3_3 to i64

]]></node>
<StgValue><ssdm name="newIndex34"/></StgValue>
</operation>

<operation id="1722" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch873:8  %featureHist_3_addr_3 = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex34

]]></node>
<StgValue><ssdm name="featureHist_3_addr_3"/></StgValue>
</operation>

<operation id="1723" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="16" op_0_bw="9">
<![CDATA[
branch873:9  %featureHist_3_load_3 = load i16* %featureHist_3_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_3"/></StgValue>
</operation>

<operation id="1724" st_id="75" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="8" op_0_bw="17">
<![CDATA[
branch854:0  %rgb_load_102 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_102"/></StgValue>
</operation>

<operation id="1725" st_id="75" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="8" op_0_bw="17">
<![CDATA[
branch854:2  %rgb_load_103 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_103"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1726" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="16" op_0_bw="9">
<![CDATA[
branch873:9  %featureHist_3_load_3 = load i16* %featureHist_3_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_3"/></StgValue>
</operation>

<operation id="1727" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch873:10  %phitmp14 = add i16 %featureHist_3_load_3, 1

]]></node>
<StgValue><ssdm name="phitmp14"/></StgValue>
</operation>

<operation id="1728" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch873:11  store i16 %phitmp14, i16* %featureHist_3_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1729" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4517">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="0" op_0_bw="0">
<![CDATA[
branch873:12  br label %._crit_edge.3.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1730" st_id="76" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="8" op_0_bw="17">
<![CDATA[
branch854:0  %rgb_load_102 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_102"/></StgValue>
</operation>

<operation id="1731" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch854:1  %tmp_131 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_102, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1732" st_id="76" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="8" op_0_bw="17">
<![CDATA[
branch854:2  %rgb_load_103 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_103"/></StgValue>
</operation>

<operation id="1733" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch854:3  %tmp_132 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_103, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1734" st_id="76" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="8" op_0_bw="17">
<![CDATA[
branch854:4  %rgb_load_104 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_104"/></StgValue>
</operation>

<operation id="1735" st_id="76" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="8" op_0_bw="17">
<![CDATA[
branch835:0  %rgb_load_105 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_105"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1736" st_id="77" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="8" op_0_bw="17">
<![CDATA[
branch854:4  %rgb_load_104 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_104"/></StgValue>
</operation>

<operation id="1737" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch854:5  %tmp_133 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_104, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1738" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch854:6  %tmp_38_3_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_131, i3 %tmp_132, i3 %tmp_133)

]]></node>
<StgValue><ssdm name="tmp_38_3_4"/></StgValue>
</operation>

<operation id="1739" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="64" op_0_bw="9">
<![CDATA[
branch854:7  %newIndex35 = zext i9 %tmp_38_3_4 to i64

]]></node>
<StgValue><ssdm name="newIndex35"/></StgValue>
</operation>

<operation id="1740" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch854:8  %featureHist_4_addr_3 = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex35

]]></node>
<StgValue><ssdm name="featureHist_4_addr_3"/></StgValue>
</operation>

<operation id="1741" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="16" op_0_bw="9">
<![CDATA[
branch854:9  %featureHist_4_load_3 = load i16* %featureHist_4_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_3"/></StgValue>
</operation>

<operation id="1742" st_id="77" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="8" op_0_bw="17">
<![CDATA[
branch835:0  %rgb_load_105 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_105"/></StgValue>
</operation>

<operation id="1743" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch835:1  %tmp_134 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_105, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1744" st_id="77" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="8" op_0_bw="17">
<![CDATA[
branch835:2  %rgb_load_106 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_106"/></StgValue>
</operation>

<operation id="1745" st_id="77" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="8" op_0_bw="17">
<![CDATA[
branch835:4  %rgb_load_107 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_107"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1746" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="16" op_0_bw="9">
<![CDATA[
branch854:9  %featureHist_4_load_3 = load i16* %featureHist_4_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_3"/></StgValue>
</operation>

<operation id="1747" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch854:10  %tmp_40_3_4 = add i16 %featureHist_4_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_40_3_4"/></StgValue>
</operation>

<operation id="1748" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch854:11  store i16 %tmp_40_3_4, i16* %featureHist_4_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4518">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="0" op_0_bw="0">
<![CDATA[
branch854:12  br label %._crit_edge.3.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1750" st_id="78" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="8" op_0_bw="17">
<![CDATA[
branch835:2  %rgb_load_106 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_106"/></StgValue>
</operation>

<operation id="1751" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch835:3  %tmp_135 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_106, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1752" st_id="78" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="8" op_0_bw="17">
<![CDATA[
branch835:4  %rgb_load_107 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_107"/></StgValue>
</operation>

<operation id="1753" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch835:5  %tmp_136 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_107, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1754" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch835:6  %tmp_38_3_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_134, i3 %tmp_135, i3 %tmp_136)

]]></node>
<StgValue><ssdm name="tmp_38_3_5"/></StgValue>
</operation>

<operation id="1755" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="64" op_0_bw="9">
<![CDATA[
branch835:7  %newIndex36 = zext i9 %tmp_38_3_5 to i64

]]></node>
<StgValue><ssdm name="newIndex36"/></StgValue>
</operation>

<operation id="1756" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1205" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch835:8  %featureHist_5_addr_3 = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex36

]]></node>
<StgValue><ssdm name="featureHist_5_addr_3"/></StgValue>
</operation>

<operation id="1757" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="16" op_0_bw="9">
<![CDATA[
branch835:9  %featureHist_5_load_3 = load i16* %featureHist_5_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_3"/></StgValue>
</operation>

<operation id="1758" st_id="78" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="8" op_0_bw="17">
<![CDATA[
branch816:0  %rgb_load_108 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_108"/></StgValue>
</operation>

<operation id="1759" st_id="78" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="8" op_0_bw="17">
<![CDATA[
branch816:2  %rgb_load_109 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_109"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1760" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="16" op_0_bw="9">
<![CDATA[
branch835:9  %featureHist_5_load_3 = load i16* %featureHist_5_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_3"/></StgValue>
</operation>

<operation id="1761" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch835:10  %tmp_40_3_5 = add i16 %featureHist_5_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_40_3_5"/></StgValue>
</operation>

<operation id="1762" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch835:11  store i16 %tmp_40_3_5, i16* %featureHist_5_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1763" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4519">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="0" op_0_bw="0">
<![CDATA[
branch835:12  br label %._crit_edge.3.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="79" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="8" op_0_bw="17">
<![CDATA[
branch816:0  %rgb_load_108 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_108"/></StgValue>
</operation>

<operation id="1765" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch816:1  %tmp_137 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_108, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1766" st_id="79" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="8" op_0_bw="17">
<![CDATA[
branch816:2  %rgb_load_109 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_109"/></StgValue>
</operation>

<operation id="1767" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch816:3  %tmp_138 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_109, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1768" st_id="79" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="8" op_0_bw="17">
<![CDATA[
branch816:4  %rgb_load_110 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_110"/></StgValue>
</operation>

<operation id="1769" st_id="79" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="8" op_0_bw="17">
<![CDATA[
branch797:0  %rgb_load_111 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_111"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1770" st_id="80" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="8" op_0_bw="17">
<![CDATA[
branch816:4  %rgb_load_110 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_110"/></StgValue>
</operation>

<operation id="1771" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch816:5  %tmp_139 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_110, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1772" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch816:6  %tmp_38_3_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_137, i3 %tmp_138, i3 %tmp_139)

]]></node>
<StgValue><ssdm name="tmp_38_3_6"/></StgValue>
</operation>

<operation id="1773" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="64" op_0_bw="9">
<![CDATA[
branch816:7  %newIndex37 = zext i9 %tmp_38_3_6 to i64

]]></node>
<StgValue><ssdm name="newIndex37"/></StgValue>
</operation>

<operation id="1774" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch816:8  %featureHist_6_addr_3 = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex37

]]></node>
<StgValue><ssdm name="featureHist_6_addr_3"/></StgValue>
</operation>

<operation id="1775" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="16" op_0_bw="9">
<![CDATA[
branch816:9  %featureHist_6_load_3 = load i16* %featureHist_6_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_3"/></StgValue>
</operation>

<operation id="1776" st_id="80" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="8" op_0_bw="17">
<![CDATA[
branch797:0  %rgb_load_111 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_111"/></StgValue>
</operation>

<operation id="1777" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch797:1  %tmp_140 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_111, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1778" st_id="80" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="8" op_0_bw="17">
<![CDATA[
branch797:2  %rgb_load_112 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_112"/></StgValue>
</operation>

<operation id="1779" st_id="80" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="8" op_0_bw="17">
<![CDATA[
branch797:4  %rgb_load_113 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_113"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1780" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="16" op_0_bw="9">
<![CDATA[
branch816:9  %featureHist_6_load_3 = load i16* %featureHist_6_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_3"/></StgValue>
</operation>

<operation id="1781" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch816:10  %tmp_40_3_6 = add i16 %featureHist_6_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_40_3_6"/></StgValue>
</operation>

<operation id="1782" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch816:11  store i16 %tmp_40_3_6, i16* %featureHist_6_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1783" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4520">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="0" op_0_bw="0">
<![CDATA[
branch816:12  br label %._crit_edge.3.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="81" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="8" op_0_bw="17">
<![CDATA[
branch797:2  %rgb_load_112 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_112"/></StgValue>
</operation>

<operation id="1785" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch797:3  %tmp_141 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_112, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1786" st_id="81" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="8" op_0_bw="17">
<![CDATA[
branch797:4  %rgb_load_113 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_113"/></StgValue>
</operation>

<operation id="1787" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch797:5  %tmp_142 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_113, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1788" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch797:6  %tmp_38_3_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_140, i3 %tmp_141, i3 %tmp_142)

]]></node>
<StgValue><ssdm name="tmp_38_3_7"/></StgValue>
</operation>

<operation id="1789" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="64" op_0_bw="9">
<![CDATA[
branch797:7  %newIndex38 = zext i9 %tmp_38_3_7 to i64

]]></node>
<StgValue><ssdm name="newIndex38"/></StgValue>
</operation>

<operation id="1790" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch797:8  %featureHist_7_addr_3 = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex38

]]></node>
<StgValue><ssdm name="featureHist_7_addr_3"/></StgValue>
</operation>

<operation id="1791" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="16" op_0_bw="9">
<![CDATA[
branch797:9  %featureHist_7_load_3 = load i16* %featureHist_7_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_3"/></StgValue>
</operation>

<operation id="1792" st_id="81" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="8" op_0_bw="17">
<![CDATA[
branch778:0  %rgb_load_114 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_114"/></StgValue>
</operation>

<operation id="1793" st_id="81" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="8" op_0_bw="17">
<![CDATA[
branch778:2  %rgb_load_115 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_115"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1794" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="16" op_0_bw="9">
<![CDATA[
branch797:9  %featureHist_7_load_3 = load i16* %featureHist_7_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_3"/></StgValue>
</operation>

<operation id="1795" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch797:10  %phitmp15 = add i16 %featureHist_7_load_3, 1

]]></node>
<StgValue><ssdm name="phitmp15"/></StgValue>
</operation>

<operation id="1796" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch797:11  store i16 %phitmp15, i16* %featureHist_7_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1797" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4521">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="0" op_0_bw="0">
<![CDATA[
branch797:12  br label %._crit_edge.3.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1798" st_id="82" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="8" op_0_bw="17">
<![CDATA[
branch778:0  %rgb_load_114 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_114"/></StgValue>
</operation>

<operation id="1799" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch778:1  %tmp_143 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_114, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1800" st_id="82" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="8" op_0_bw="17">
<![CDATA[
branch778:2  %rgb_load_115 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_115"/></StgValue>
</operation>

<operation id="1801" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch778:3  %tmp_144 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_115, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1802" st_id="82" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="8" op_0_bw="17">
<![CDATA[
branch778:4  %rgb_load_116 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_116"/></StgValue>
</operation>

<operation id="1803" st_id="82" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="8" op_0_bw="17">
<![CDATA[
branch769:0  %rgb_load_117 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_117"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1804" st_id="83" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="8" op_0_bw="17">
<![CDATA[
branch778:4  %rgb_load_116 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_116"/></StgValue>
</operation>

<operation id="1805" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch778:5  %tmp_145 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_116, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1806" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch778:6  %tmp_38_3_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_143, i3 %tmp_144, i3 %tmp_145)

]]></node>
<StgValue><ssdm name="tmp_38_3_8"/></StgValue>
</operation>

<operation id="1807" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="64" op_0_bw="9">
<![CDATA[
branch778:7  %newIndex39 = zext i9 %tmp_38_3_8 to i64

]]></node>
<StgValue><ssdm name="newIndex39"/></StgValue>
</operation>

<operation id="1808" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch778:8  %featureHist_8_addr_3 = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex39

]]></node>
<StgValue><ssdm name="featureHist_8_addr_3"/></StgValue>
</operation>

<operation id="1809" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="16" op_0_bw="9">
<![CDATA[
branch778:9  %featureHist_8_load_4 = load i16* %featureHist_8_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_4"/></StgValue>
</operation>

<operation id="1810" st_id="83" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="8" op_0_bw="17">
<![CDATA[
branch769:0  %rgb_load_117 = load i8* %rgb_addr_10, align 1

]]></node>
<StgValue><ssdm name="rgb_load_117"/></StgValue>
</operation>

<operation id="1811" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch769:1  %tmp_146 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_117, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1812" st_id="83" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="8" op_0_bw="17">
<![CDATA[
branch769:2  %rgb_load_118 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_118"/></StgValue>
</operation>

<operation id="1813" st_id="83" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="8" op_0_bw="17">
<![CDATA[
branch769:4  %rgb_load_119 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_119"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1814" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="16" op_0_bw="9">
<![CDATA[
branch778:9  %featureHist_8_load_4 = load i16* %featureHist_8_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_4"/></StgValue>
</operation>

<operation id="1815" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch778:10  %tmp_40_3_8 = add i16 %featureHist_8_load_4, 1

]]></node>
<StgValue><ssdm name="tmp_40_3_8"/></StgValue>
</operation>

<operation id="1816" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1277" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch778:11  store i16 %tmp_40_3_8, i16* %featureHist_8_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4522">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1278" bw="0" op_0_bw="0">
<![CDATA[
branch778:12  br label %._crit_edge.3.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1818" st_id="84" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="8" op_0_bw="17">
<![CDATA[
branch769:2  %rgb_load_118 = load i8* %rgb_addr_11, align 2

]]></node>
<StgValue><ssdm name="rgb_load_118"/></StgValue>
</operation>

<operation id="1819" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch769:3  %tmp_147 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_118, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1820" st_id="84" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="8" op_0_bw="17">
<![CDATA[
branch769:4  %rgb_load_119 = load i8* %rgb_addr_12, align 1

]]></node>
<StgValue><ssdm name="rgb_load_119"/></StgValue>
</operation>

<operation id="1821" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch769:5  %tmp_148 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_119, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1822" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch769:6  %tmp_38_3_9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_146, i3 %tmp_147, i3 %tmp_148)

]]></node>
<StgValue><ssdm name="tmp_38_3_9"/></StgValue>
</operation>

<operation id="1823" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="64" op_0_bw="9">
<![CDATA[
branch769:7  %newIndex40 = zext i9 %tmp_38_3_9 to i64

]]></node>
<StgValue><ssdm name="newIndex40"/></StgValue>
</operation>

<operation id="1824" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch769:8  %featureHist_9_addr_3 = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex40

]]></node>
<StgValue><ssdm name="featureHist_9_addr_3"/></StgValue>
</operation>

<operation id="1825" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="16" op_0_bw="9">
<![CDATA[
branch769:9  %featureHist_9_load_4 = load i16* %featureHist_9_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_4"/></StgValue>
</operation>

<operation id="1826" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.3.9:5  %tmp_4_22 = add i17 %iterator_mid2, 14

]]></node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="1827" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.3.9:6  %tmp_6_4 = zext i17 %tmp_4_22 to i64

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="1828" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3.9:7  %rgb_addr_13 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_6_4

]]></node>
<StgValue><ssdm name="rgb_addr_13"/></StgValue>
</operation>

<operation id="1829" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.3.9:8  %tmp_7_4 = add i17 %iterator_mid2, 13

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="1830" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.3.9:9  %tmp_9_4 = zext i17 %tmp_7_4 to i64

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="1831" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3.9:10  %rgb_addr_14 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_9_4

]]></node>
<StgValue><ssdm name="rgb_addr_14"/></StgValue>
</operation>

<operation id="1832" st_id="84" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="8" op_0_bw="17">
<![CDATA[
branch750:1  %rgb_load_120 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_120"/></StgValue>
</operation>

<operation id="1833" st_id="84" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="8" op_0_bw="17">
<![CDATA[
branch750:4  %rgb_load_121 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_121"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1834" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="16" op_0_bw="9">
<![CDATA[
branch769:9  %featureHist_9_load_4 = load i16* %featureHist_9_addr_3, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_4"/></StgValue>
</operation>

<operation id="1835" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch769:10  %tmp_40_3_9 = add i16 %featureHist_9_load_4, 1

]]></node>
<StgValue><ssdm name="tmp_40_3_9"/></StgValue>
</operation>

<operation id="1836" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1300" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch769:11  store i16 %tmp_40_3_9, i16* %featureHist_9_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1837" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4523">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="0" op_0_bw="0">
<![CDATA[
branch769:12  br label %._crit_edge.3.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1838" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.3.9:2  %tmp_11_3 = add i17 %iterator_mid2, 12

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="1839" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.3.9:11  %tmp_10_4 = zext i17 %tmp_11_3 to i64

]]></node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="1840" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3.9:12  %rgb_addr_15 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_10_4

]]></node>
<StgValue><ssdm name="rgb_addr_15"/></StgValue>
</operation>

<operation id="1841" st_id="85" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="8" op_0_bw="17">
<![CDATA[
branch750:1  %rgb_load_120 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_120"/></StgValue>
</operation>

<operation id="1842" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch750:2  %tmp_149 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_120, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1843" st_id="85" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="8" op_0_bw="17">
<![CDATA[
branch750:4  %rgb_load_121 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_121"/></StgValue>
</operation>

<operation id="1844" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch750:5  %tmp_150 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_121, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1845" st_id="85" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="8" op_0_bw="17">
<![CDATA[
branch750:6  %rgb_load_122 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_122"/></StgValue>
</operation>

<operation id="1846" st_id="85" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="8" op_0_bw="17">
<![CDATA[
branch731:0  %rgb_load_123 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_123"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1847" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
branch750:3  %tmp_31_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_149, i6 0)

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>

<operation id="1848" st_id="86" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="8" op_0_bw="17">
<![CDATA[
branch750:6  %rgb_load_122 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_122"/></StgValue>
</operation>

<operation id="1849" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1330" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch750:7  %tmp_151 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_122, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1850" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch750:8  %tmp91 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_150, i3 %tmp_151)

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="1851" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="9" op_0_bw="6">
<![CDATA[
branch750:9  %tmp126_cast = zext i6 %tmp91 to i9

]]></node>
<StgValue><ssdm name="tmp126_cast"/></StgValue>
</operation>

<operation id="1852" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch750:10  %index1_4 = or i9 %tmp126_cast, %tmp_31_4

]]></node>
<StgValue><ssdm name="index1_4"/></StgValue>
</operation>

<operation id="1853" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
branch750:11  call void (...)* @_ssdm_op_SpecResource(i9 %index1_4, [1 x i8]* @p_str1807, [6 x i8]* @p_str1817, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1854" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="64" op_0_bw="9">
<![CDATA[
branch750:12  %newIndex41 = zext i9 %index1_4 to i64

]]></node>
<StgValue><ssdm name="newIndex41"/></StgValue>
</operation>

<operation id="1855" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch750:13  %featureHist_0_addr_4 = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex41

]]></node>
<StgValue><ssdm name="featureHist_0_addr_4"/></StgValue>
</operation>

<operation id="1856" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="16" op_0_bw="9">
<![CDATA[
branch750:14  %featureHist_0_load_4 = load i16* %featureHist_0_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_4"/></StgValue>
</operation>

<operation id="1857" st_id="86" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="8" op_0_bw="17">
<![CDATA[
branch731:0  %rgb_load_123 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_123"/></StgValue>
</operation>

<operation id="1858" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch731:1  %tmp_152 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_123, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1859" st_id="86" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="8" op_0_bw="17">
<![CDATA[
branch731:2  %rgb_load_124 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_124"/></StgValue>
</operation>

<operation id="1860" st_id="86" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="8" op_0_bw="17">
<![CDATA[
branch731:4  %rgb_load_125 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_125"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1861" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch750:0  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1862" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="16" op_0_bw="9">
<![CDATA[
branch750:14  %featureHist_0_load_4 = load i16* %featureHist_0_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_4"/></StgValue>
</operation>

<operation id="1863" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch750:15  %phitmp16 = add i16 %featureHist_0_load_4, 1

]]></node>
<StgValue><ssdm name="phitmp16"/></StgValue>
</operation>

<operation id="1864" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch750:16  store i16 %phitmp16, i16* %featureHist_0_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1865" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch750:17  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_50) nounwind

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1866" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4524">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="0" op_0_bw="0">
<![CDATA[
branch750:18  br label %._crit_edge.4.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1867" st_id="87" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="8" op_0_bw="17">
<![CDATA[
branch731:2  %rgb_load_124 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_124"/></StgValue>
</operation>

<operation id="1868" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch731:3  %tmp_153 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_124, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1869" st_id="87" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="8" op_0_bw="17">
<![CDATA[
branch731:4  %rgb_load_125 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_125"/></StgValue>
</operation>

<operation id="1870" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch731:5  %tmp_154 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_125, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1871" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch731:6  %tmp_38_4_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_152, i3 %tmp_153, i3 %tmp_154)

]]></node>
<StgValue><ssdm name="tmp_38_4_1"/></StgValue>
</operation>

<operation id="1872" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="64" op_0_bw="9">
<![CDATA[
branch731:7  %newIndex42 = zext i9 %tmp_38_4_1 to i64

]]></node>
<StgValue><ssdm name="newIndex42"/></StgValue>
</operation>

<operation id="1873" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch731:8  %featureHist_1_addr_4 = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex42

]]></node>
<StgValue><ssdm name="featureHist_1_addr_4"/></StgValue>
</operation>

<operation id="1874" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="16" op_0_bw="9">
<![CDATA[
branch731:9  %featureHist_1_load_4 = load i16* %featureHist_1_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_4"/></StgValue>
</operation>

<operation id="1875" st_id="87" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="8" op_0_bw="17">
<![CDATA[
branch712:0  %rgb_load_126 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_126"/></StgValue>
</operation>

<operation id="1876" st_id="87" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="8" op_0_bw="17">
<![CDATA[
branch712:2  %rgb_load_127 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_127"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1877" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="16" op_0_bw="9">
<![CDATA[
branch731:9  %featureHist_1_load_4 = load i16* %featureHist_1_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_4"/></StgValue>
</operation>

<operation id="1878" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch731:10  %phitmp17 = add i16 %featureHist_1_load_4, 1

]]></node>
<StgValue><ssdm name="phitmp17"/></StgValue>
</operation>

<operation id="1879" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch731:11  store i16 %phitmp17, i16* %featureHist_1_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1880" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4525">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1364" bw="0" op_0_bw="0">
<![CDATA[
branch731:12  br label %._crit_edge.4.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1881" st_id="88" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="8" op_0_bw="17">
<![CDATA[
branch712:0  %rgb_load_126 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_126"/></StgValue>
</operation>

<operation id="1882" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch712:1  %tmp_155 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_126, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1883" st_id="88" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="8" op_0_bw="17">
<![CDATA[
branch712:2  %rgb_load_127 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_127"/></StgValue>
</operation>

<operation id="1884" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch712:3  %tmp_156 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_127, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1885" st_id="88" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="8" op_0_bw="17">
<![CDATA[
branch712:4  %rgb_load_128 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_128"/></StgValue>
</operation>

<operation id="1886" st_id="88" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="8" op_0_bw="17">
<![CDATA[
branch693:0  %rgb_load_129 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_129"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1887" st_id="89" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="8" op_0_bw="17">
<![CDATA[
branch712:4  %rgb_load_128 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_128"/></StgValue>
</operation>

<operation id="1888" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch712:5  %tmp_157 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_128, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1889" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch712:6  %tmp_38_4_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_155, i3 %tmp_156, i3 %tmp_157)

]]></node>
<StgValue><ssdm name="tmp_38_4_2"/></StgValue>
</operation>

<operation id="1890" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1382" bw="64" op_0_bw="9">
<![CDATA[
branch712:7  %newIndex43 = zext i9 %tmp_38_4_2 to i64

]]></node>
<StgValue><ssdm name="newIndex43"/></StgValue>
</operation>

<operation id="1891" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch712:8  %featureHist_2_addr_4 = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex43

]]></node>
<StgValue><ssdm name="featureHist_2_addr_4"/></StgValue>
</operation>

<operation id="1892" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="16" op_0_bw="9">
<![CDATA[
branch712:9  %featureHist_2_load_4 = load i16* %featureHist_2_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_4"/></StgValue>
</operation>

<operation id="1893" st_id="89" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="8" op_0_bw="17">
<![CDATA[
branch693:0  %rgb_load_129 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_129"/></StgValue>
</operation>

<operation id="1894" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch693:1  %tmp_158 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_129, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1895" st_id="89" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="8" op_0_bw="17">
<![CDATA[
branch693:2  %rgb_load_130 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_130"/></StgValue>
</operation>

<operation id="1896" st_id="89" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="8" op_0_bw="17">
<![CDATA[
branch693:4  %rgb_load_131 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_131"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1897" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="16" op_0_bw="9">
<![CDATA[
branch712:9  %featureHist_2_load_4 = load i16* %featureHist_2_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_4"/></StgValue>
</operation>

<operation id="1898" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch712:10  %tmp_40_4_2 = add i16 %featureHist_2_load_4, 1

]]></node>
<StgValue><ssdm name="tmp_40_4_2"/></StgValue>
</operation>

<operation id="1899" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch712:11  store i16 %tmp_40_4_2, i16* %featureHist_2_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1900" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4526">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="0" op_0_bw="0">
<![CDATA[
branch712:12  br label %._crit_edge.4.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1901" st_id="90" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="8" op_0_bw="17">
<![CDATA[
branch693:2  %rgb_load_130 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_130"/></StgValue>
</operation>

<operation id="1902" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch693:3  %tmp_159 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_130, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1903" st_id="90" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="8" op_0_bw="17">
<![CDATA[
branch693:4  %rgb_load_131 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_131"/></StgValue>
</operation>

<operation id="1904" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch693:5  %tmp_160 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_131, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1905" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch693:6  %tmp_38_4_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_158, i3 %tmp_159, i3 %tmp_160)

]]></node>
<StgValue><ssdm name="tmp_38_4_3"/></StgValue>
</operation>

<operation id="1906" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="64" op_0_bw="9">
<![CDATA[
branch693:7  %newIndex44 = zext i9 %tmp_38_4_3 to i64

]]></node>
<StgValue><ssdm name="newIndex44"/></StgValue>
</operation>

<operation id="1907" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch693:8  %featureHist_3_addr_4 = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex44

]]></node>
<StgValue><ssdm name="featureHist_3_addr_4"/></StgValue>
</operation>

<operation id="1908" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="16" op_0_bw="9">
<![CDATA[
branch693:9  %featureHist_3_load_4 = load i16* %featureHist_3_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_4"/></StgValue>
</operation>

<operation id="1909" st_id="90" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="8" op_0_bw="17">
<![CDATA[
branch674:0  %rgb_load_132 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_132"/></StgValue>
</operation>

<operation id="1910" st_id="90" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="8" op_0_bw="17">
<![CDATA[
branch674:2  %rgb_load_133 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_133"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1911" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="16" op_0_bw="9">
<![CDATA[
branch693:9  %featureHist_3_load_4 = load i16* %featureHist_3_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_4"/></StgValue>
</operation>

<operation id="1912" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch693:10  %phitmp18 = add i16 %featureHist_3_load_4, 1

]]></node>
<StgValue><ssdm name="phitmp18"/></StgValue>
</operation>

<operation id="1913" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch693:11  store i16 %phitmp18, i16* %featureHist_3_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1914" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4527">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1410" bw="0" op_0_bw="0">
<![CDATA[
branch693:12  br label %._crit_edge.4.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1915" st_id="91" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="8" op_0_bw="17">
<![CDATA[
branch674:0  %rgb_load_132 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_132"/></StgValue>
</operation>

<operation id="1916" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch674:1  %tmp_161 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_132, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1917" st_id="91" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="8" op_0_bw="17">
<![CDATA[
branch674:2  %rgb_load_133 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_133"/></StgValue>
</operation>

<operation id="1918" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch674:3  %tmp_162 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_133, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1919" st_id="91" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="8" op_0_bw="17">
<![CDATA[
branch674:4  %rgb_load_134 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_134"/></StgValue>
</operation>

<operation id="1920" st_id="91" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="8" op_0_bw="17">
<![CDATA[
branch655:0  %rgb_load_135 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_135"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1921" st_id="92" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="8" op_0_bw="17">
<![CDATA[
branch674:4  %rgb_load_134 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_134"/></StgValue>
</operation>

<operation id="1922" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch674:5  %tmp_163 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_134, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1923" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch674:6  %tmp_38_4_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_161, i3 %tmp_162, i3 %tmp_163)

]]></node>
<StgValue><ssdm name="tmp_38_4_4"/></StgValue>
</operation>

<operation id="1924" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="64" op_0_bw="9">
<![CDATA[
branch674:7  %newIndex45 = zext i9 %tmp_38_4_4 to i64

]]></node>
<StgValue><ssdm name="newIndex45"/></StgValue>
</operation>

<operation id="1925" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch674:8  %featureHist_4_addr_4 = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex45

]]></node>
<StgValue><ssdm name="featureHist_4_addr_4"/></StgValue>
</operation>

<operation id="1926" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="16" op_0_bw="9">
<![CDATA[
branch674:9  %featureHist_4_load_4 = load i16* %featureHist_4_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_4"/></StgValue>
</operation>

<operation id="1927" st_id="92" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="8" op_0_bw="17">
<![CDATA[
branch655:0  %rgb_load_135 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_135"/></StgValue>
</operation>

<operation id="1928" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch655:1  %tmp_164 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_135, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1929" st_id="92" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="8" op_0_bw="17">
<![CDATA[
branch655:2  %rgb_load_136 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_136"/></StgValue>
</operation>

<operation id="1930" st_id="92" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="8" op_0_bw="17">
<![CDATA[
branch655:4  %rgb_load_137 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_137"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1931" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="16" op_0_bw="9">
<![CDATA[
branch674:9  %featureHist_4_load_4 = load i16* %featureHist_4_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_4"/></StgValue>
</operation>

<operation id="1932" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch674:10  %tmp_40_4_4 = add i16 %featureHist_4_load_4, 1

]]></node>
<StgValue><ssdm name="tmp_40_4_4"/></StgValue>
</operation>

<operation id="1933" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch674:11  store i16 %tmp_40_4_4, i16* %featureHist_4_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1934" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4528">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="0" op_0_bw="0">
<![CDATA[
branch674:12  br label %._crit_edge.4.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1935" st_id="93" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="8" op_0_bw="17">
<![CDATA[
branch655:2  %rgb_load_136 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_136"/></StgValue>
</operation>

<operation id="1936" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch655:3  %tmp_165 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_136, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1937" st_id="93" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="8" op_0_bw="17">
<![CDATA[
branch655:4  %rgb_load_137 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_137"/></StgValue>
</operation>

<operation id="1938" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1449" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch655:5  %tmp_166 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_137, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1939" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1450" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch655:6  %tmp_38_4_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_164, i3 %tmp_165, i3 %tmp_166)

]]></node>
<StgValue><ssdm name="tmp_38_4_5"/></StgValue>
</operation>

<operation id="1940" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="64" op_0_bw="9">
<![CDATA[
branch655:7  %newIndex46 = zext i9 %tmp_38_4_5 to i64

]]></node>
<StgValue><ssdm name="newIndex46"/></StgValue>
</operation>

<operation id="1941" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch655:8  %featureHist_5_addr_4 = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex46

]]></node>
<StgValue><ssdm name="featureHist_5_addr_4"/></StgValue>
</operation>

<operation id="1942" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="16" op_0_bw="9">
<![CDATA[
branch655:9  %featureHist_5_load_4 = load i16* %featureHist_5_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_4"/></StgValue>
</operation>

<operation id="1943" st_id="93" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="8" op_0_bw="17">
<![CDATA[
branch636:0  %rgb_load_138 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_138"/></StgValue>
</operation>

<operation id="1944" st_id="93" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1469" bw="8" op_0_bw="17">
<![CDATA[
branch636:2  %rgb_load_139 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_139"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1945" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="16" op_0_bw="9">
<![CDATA[
branch655:9  %featureHist_5_load_4 = load i16* %featureHist_5_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_4"/></StgValue>
</operation>

<operation id="1946" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch655:10  %tmp_40_4_5 = add i16 %featureHist_5_load_4, 1

]]></node>
<StgValue><ssdm name="tmp_40_4_5"/></StgValue>
</operation>

<operation id="1947" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1455" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch655:11  store i16 %tmp_40_4_5, i16* %featureHist_5_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1948" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4529">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1456" bw="0" op_0_bw="0">
<![CDATA[
branch655:12  br label %._crit_edge.4.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1949" st_id="94" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="8" op_0_bw="17">
<![CDATA[
branch636:0  %rgb_load_138 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_138"/></StgValue>
</operation>

<operation id="1950" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch636:1  %tmp_167 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_138, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1951" st_id="94" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1469" bw="8" op_0_bw="17">
<![CDATA[
branch636:2  %rgb_load_139 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_139"/></StgValue>
</operation>

<operation id="1952" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch636:3  %tmp_168 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_139, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1953" st_id="94" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1471" bw="8" op_0_bw="17">
<![CDATA[
branch636:4  %rgb_load_140 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_140"/></StgValue>
</operation>

<operation id="1954" st_id="94" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="8" op_0_bw="17">
<![CDATA[
branch617:0  %rgb_load_141 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_141"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1955" st_id="95" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1471" bw="8" op_0_bw="17">
<![CDATA[
branch636:4  %rgb_load_140 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_140"/></StgValue>
</operation>

<operation id="1956" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1472" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch636:5  %tmp_169 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_140, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1957" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1473" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch636:6  %tmp_38_4_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_167, i3 %tmp_168, i3 %tmp_169)

]]></node>
<StgValue><ssdm name="tmp_38_4_6"/></StgValue>
</operation>

<operation id="1958" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1474" bw="64" op_0_bw="9">
<![CDATA[
branch636:7  %newIndex47 = zext i9 %tmp_38_4_6 to i64

]]></node>
<StgValue><ssdm name="newIndex47"/></StgValue>
</operation>

<operation id="1959" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch636:8  %featureHist_6_addr_4 = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex47

]]></node>
<StgValue><ssdm name="featureHist_6_addr_4"/></StgValue>
</operation>

<operation id="1960" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1476" bw="16" op_0_bw="9">
<![CDATA[
branch636:9  %featureHist_6_load_4 = load i16* %featureHist_6_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_4"/></StgValue>
</operation>

<operation id="1961" st_id="95" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="8" op_0_bw="17">
<![CDATA[
branch617:0  %rgb_load_141 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_141"/></StgValue>
</operation>

<operation id="1962" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch617:1  %tmp_170 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_141, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1963" st_id="95" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1492" bw="8" op_0_bw="17">
<![CDATA[
branch617:2  %rgb_load_142 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_142"/></StgValue>
</operation>

<operation id="1964" st_id="95" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="8" op_0_bw="17">
<![CDATA[
branch617:4  %rgb_load_143 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_143"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1965" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1476" bw="16" op_0_bw="9">
<![CDATA[
branch636:9  %featureHist_6_load_4 = load i16* %featureHist_6_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_4"/></StgValue>
</operation>

<operation id="1966" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch636:10  %tmp_40_4_6 = add i16 %featureHist_6_load_4, 1

]]></node>
<StgValue><ssdm name="tmp_40_4_6"/></StgValue>
</operation>

<operation id="1967" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1478" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch636:11  store i16 %tmp_40_4_6, i16* %featureHist_6_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4530">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1479" bw="0" op_0_bw="0">
<![CDATA[
branch636:12  br label %._crit_edge.4.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1969" st_id="96" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1492" bw="8" op_0_bw="17">
<![CDATA[
branch617:2  %rgb_load_142 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_142"/></StgValue>
</operation>

<operation id="1970" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch617:3  %tmp_171 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_142, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1971" st_id="96" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="8" op_0_bw="17">
<![CDATA[
branch617:4  %rgb_load_143 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_143"/></StgValue>
</operation>

<operation id="1972" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch617:5  %tmp_172 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_143, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1973" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1496" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch617:6  %tmp_38_4_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_170, i3 %tmp_171, i3 %tmp_172)

]]></node>
<StgValue><ssdm name="tmp_38_4_7"/></StgValue>
</operation>

<operation id="1974" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1497" bw="64" op_0_bw="9">
<![CDATA[
branch617:7  %newIndex48 = zext i9 %tmp_38_4_7 to i64

]]></node>
<StgValue><ssdm name="newIndex48"/></StgValue>
</operation>

<operation id="1975" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1498" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch617:8  %featureHist_7_addr_4 = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex48

]]></node>
<StgValue><ssdm name="featureHist_7_addr_4"/></StgValue>
</operation>

<operation id="1976" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1499" bw="16" op_0_bw="9">
<![CDATA[
branch617:9  %featureHist_7_load_4 = load i16* %featureHist_7_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_4"/></StgValue>
</operation>

<operation id="1977" st_id="96" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="8" op_0_bw="17">
<![CDATA[
branch598:0  %rgb_load_144 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_144"/></StgValue>
</operation>

<operation id="1978" st_id="96" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1515" bw="8" op_0_bw="17">
<![CDATA[
branch598:2  %rgb_load_145 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_145"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1979" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1499" bw="16" op_0_bw="9">
<![CDATA[
branch617:9  %featureHist_7_load_4 = load i16* %featureHist_7_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_4"/></StgValue>
</operation>

<operation id="1980" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch617:10  %phitmp19 = add i16 %featureHist_7_load_4, 1

]]></node>
<StgValue><ssdm name="phitmp19"/></StgValue>
</operation>

<operation id="1981" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1501" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch617:11  store i16 %phitmp19, i16* %featureHist_7_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4531">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="0" op_0_bw="0">
<![CDATA[
branch617:12  br label %._crit_edge.4.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1983" st_id="97" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="8" op_0_bw="17">
<![CDATA[
branch598:0  %rgb_load_144 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_144"/></StgValue>
</operation>

<operation id="1984" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch598:1  %tmp_173 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_144, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1985" st_id="97" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1515" bw="8" op_0_bw="17">
<![CDATA[
branch598:2  %rgb_load_145 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_145"/></StgValue>
</operation>

<operation id="1986" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch598:3  %tmp_174 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_145, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1987" st_id="97" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1517" bw="8" op_0_bw="17">
<![CDATA[
branch598:4  %rgb_load_146 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_146"/></StgValue>
</operation>

<operation id="1988" st_id="97" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1536" bw="8" op_0_bw="17">
<![CDATA[
branch589:0  %rgb_load_147 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_147"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1989" st_id="98" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1517" bw="8" op_0_bw="17">
<![CDATA[
branch598:4  %rgb_load_146 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_146"/></StgValue>
</operation>

<operation id="1990" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1518" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch598:5  %tmp_175 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_146, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1991" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch598:6  %tmp_38_4_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_173, i3 %tmp_174, i3 %tmp_175)

]]></node>
<StgValue><ssdm name="tmp_38_4_8"/></StgValue>
</operation>

<operation id="1992" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="64" op_0_bw="9">
<![CDATA[
branch598:7  %newIndex49 = zext i9 %tmp_38_4_8 to i64

]]></node>
<StgValue><ssdm name="newIndex49"/></StgValue>
</operation>

<operation id="1993" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1521" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch598:8  %featureHist_8_addr_4 = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex49

]]></node>
<StgValue><ssdm name="featureHist_8_addr_4"/></StgValue>
</operation>

<operation id="1994" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="16" op_0_bw="9">
<![CDATA[
branch598:9  %featureHist_8_load_5 = load i16* %featureHist_8_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_5"/></StgValue>
</operation>

<operation id="1995" st_id="98" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1536" bw="8" op_0_bw="17">
<![CDATA[
branch589:0  %rgb_load_147 = load i8* %rgb_addr_13, align 2

]]></node>
<StgValue><ssdm name="rgb_load_147"/></StgValue>
</operation>

<operation id="1996" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch589:1  %tmp_176 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_147, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1997" st_id="98" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="8" op_0_bw="17">
<![CDATA[
branch589:2  %rgb_load_148 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_148"/></StgValue>
</operation>

<operation id="1998" st_id="98" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="8" op_0_bw="17">
<![CDATA[
branch589:4  %rgb_load_149 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_149"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1999" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="16" op_0_bw="9">
<![CDATA[
branch598:9  %featureHist_8_load_5 = load i16* %featureHist_8_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_5"/></StgValue>
</operation>

<operation id="2000" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch598:10  %tmp_40_4_8 = add i16 %featureHist_8_load_5, 1

]]></node>
<StgValue><ssdm name="tmp_40_4_8"/></StgValue>
</operation>

<operation id="2001" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1524" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch598:11  store i16 %tmp_40_4_8, i16* %featureHist_8_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4532">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch598:12  br label %._crit_edge.4.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2003" st_id="99" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="8" op_0_bw="17">
<![CDATA[
branch589:2  %rgb_load_148 = load i8* %rgb_addr_14, align 1

]]></node>
<StgValue><ssdm name="rgb_load_148"/></StgValue>
</operation>

<operation id="2004" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch589:3  %tmp_177 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_148, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2005" st_id="99" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="8" op_0_bw="17">
<![CDATA[
branch589:4  %rgb_load_149 = load i8* %rgb_addr_15, align 4

]]></node>
<StgValue><ssdm name="rgb_load_149"/></StgValue>
</operation>

<operation id="2006" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch589:5  %tmp_178 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_149, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2007" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch589:6  %tmp_38_4_9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_176, i3 %tmp_177, i3 %tmp_178)

]]></node>
<StgValue><ssdm name="tmp_38_4_9"/></StgValue>
</operation>

<operation id="2008" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1543" bw="64" op_0_bw="9">
<![CDATA[
branch589:7  %newIndex50 = zext i9 %tmp_38_4_9 to i64

]]></node>
<StgValue><ssdm name="newIndex50"/></StgValue>
</operation>

<operation id="2009" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1544" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch589:8  %featureHist_9_addr_4 = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex50

]]></node>
<StgValue><ssdm name="featureHist_9_addr_4"/></StgValue>
</operation>

<operation id="2010" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1545" bw="16" op_0_bw="9">
<![CDATA[
branch589:9  %featureHist_9_load_5 = load i16* %featureHist_9_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_5"/></StgValue>
</operation>

<operation id="2011" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.4.9:5  %tmp_5_24 = add i17 %iterator_mid2, 17

]]></node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="2012" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.4.9:6  %tmp_6_5 = zext i17 %tmp_5_24 to i64

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="2013" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1557" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4.9:7  %rgb_addr_16 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_6_5

]]></node>
<StgValue><ssdm name="rgb_addr_16"/></StgValue>
</operation>

<operation id="2014" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1558" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.4.9:8  %tmp_7_5 = add i17 %iterator_mid2, 16

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="2015" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1559" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.4.9:9  %tmp_9_5 = zext i17 %tmp_7_5 to i64

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="2016" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1560" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4.9:10  %rgb_addr_17 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_9_5

]]></node>
<StgValue><ssdm name="rgb_addr_17"/></StgValue>
</operation>

<operation id="2017" st_id="99" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1571" bw="8" op_0_bw="17">
<![CDATA[
branch570:1  %rgb_load_150 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_150"/></StgValue>
</operation>

<operation id="2018" st_id="99" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="8" op_0_bw="17">
<![CDATA[
branch570:4  %rgb_load_151 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_151"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2019" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1545" bw="16" op_0_bw="9">
<![CDATA[
branch589:9  %featureHist_9_load_5 = load i16* %featureHist_9_addr_4, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_5"/></StgValue>
</operation>

<operation id="2020" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch589:10  %tmp_40_4_9 = add i16 %featureHist_9_load_5, 1

]]></node>
<StgValue><ssdm name="tmp_40_4_9"/></StgValue>
</operation>

<operation id="2021" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1547" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch589:11  store i16 %tmp_40_4_9, i16* %featureHist_9_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2022" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4533">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond49" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1548" bw="0" op_0_bw="0">
<![CDATA[
branch589:12  br label %._crit_edge.4.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2023" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1552" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.4.9:2  %tmp_11_4 = add i17 %iterator_mid2, 15

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="2024" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1561" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.4.9:11  %tmp_10_5 = zext i17 %tmp_11_4 to i64

]]></node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="2025" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4455">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1562" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4.9:12  %rgb_addr_18 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_10_5

]]></node>
<StgValue><ssdm name="rgb_addr_18"/></StgValue>
</operation>

<operation id="2026" st_id="100" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1571" bw="8" op_0_bw="17">
<![CDATA[
branch570:1  %rgb_load_150 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_150"/></StgValue>
</operation>

<operation id="2027" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1572" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch570:2  %tmp_179 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_150, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2028" st_id="100" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="8" op_0_bw="17">
<![CDATA[
branch570:4  %rgb_load_151 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_151"/></StgValue>
</operation>

<operation id="2029" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1575" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch570:5  %tmp_180 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_151, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2030" st_id="100" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="8" op_0_bw="17">
<![CDATA[
branch570:6  %rgb_load_152 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_152"/></StgValue>
</operation>

<operation id="2031" st_id="100" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1599" bw="8" op_0_bw="17">
<![CDATA[
branch551:0  %rgb_load_153 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_153"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2032" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1573" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
branch570:3  %tmp_31_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_179, i6 0)

]]></node>
<StgValue><ssdm name="tmp_31_5"/></StgValue>
</operation>

<operation id="2033" st_id="101" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="8" op_0_bw="17">
<![CDATA[
branch570:6  %rgb_load_152 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_152"/></StgValue>
</operation>

<operation id="2034" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1577" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch570:7  %tmp_181 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_152, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2035" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch570:8  %tmp112 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_180, i3 %tmp_181)

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="2036" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="9" op_0_bw="6">
<![CDATA[
branch570:9  %tmp156_cast = zext i6 %tmp112 to i9

]]></node>
<StgValue><ssdm name="tmp156_cast"/></StgValue>
</operation>

<operation id="2037" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1580" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch570:10  %index1_5 = or i9 %tmp156_cast, %tmp_31_5

]]></node>
<StgValue><ssdm name="index1_5"/></StgValue>
</operation>

<operation id="2038" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
branch570:11  call void (...)* @_ssdm_op_SpecResource(i9 %index1_5, [1 x i8]* @p_str1807, [6 x i8]* @p_str1817, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2039" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1582" bw="64" op_0_bw="9">
<![CDATA[
branch570:12  %newIndex51 = zext i9 %index1_5 to i64

]]></node>
<StgValue><ssdm name="newIndex51"/></StgValue>
</operation>

<operation id="2040" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1583" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch570:13  %featureHist_0_addr_5 = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex51

]]></node>
<StgValue><ssdm name="featureHist_0_addr_5"/></StgValue>
</operation>

<operation id="2041" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="16" op_0_bw="9">
<![CDATA[
branch570:14  %featureHist_0_load_5 = load i16* %featureHist_0_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_5"/></StgValue>
</operation>

<operation id="2042" st_id="101" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1599" bw="8" op_0_bw="17">
<![CDATA[
branch551:0  %rgb_load_153 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_153"/></StgValue>
</operation>

<operation id="2043" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch551:1  %tmp_182 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_153, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2044" st_id="101" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1601" bw="8" op_0_bw="17">
<![CDATA[
branch551:2  %rgb_load_154 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_154"/></StgValue>
</operation>

<operation id="2045" st_id="101" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="8" op_0_bw="17">
<![CDATA[
branch551:4  %rgb_load_155 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_155"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2046" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch570:0  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2047" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="16" op_0_bw="9">
<![CDATA[
branch570:14  %featureHist_0_load_5 = load i16* %featureHist_0_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_5"/></StgValue>
</operation>

<operation id="2048" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch570:15  %phitmp20 = add i16 %featureHist_0_load_5, 1

]]></node>
<StgValue><ssdm name="phitmp20"/></StgValue>
</operation>

<operation id="2049" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1586" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch570:16  store i16 %phitmp20, i16* %featureHist_0_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1587" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch570:17  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_53) nounwind

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="2051" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4534">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond50" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1588" bw="0" op_0_bw="0">
<![CDATA[
branch570:18  br label %._crit_edge.5.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2052" st_id="102" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1601" bw="8" op_0_bw="17">
<![CDATA[
branch551:2  %rgb_load_154 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_154"/></StgValue>
</operation>

<operation id="2053" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1602" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch551:3  %tmp_183 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_154, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2054" st_id="102" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="8" op_0_bw="17">
<![CDATA[
branch551:4  %rgb_load_155 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_155"/></StgValue>
</operation>

<operation id="2055" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1604" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch551:5  %tmp_184 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_155, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2056" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1605" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch551:6  %tmp_38_5_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_182, i3 %tmp_183, i3 %tmp_184)

]]></node>
<StgValue><ssdm name="tmp_38_5_1"/></StgValue>
</operation>

<operation id="2057" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="64" op_0_bw="9">
<![CDATA[
branch551:7  %newIndex52 = zext i9 %tmp_38_5_1 to i64

]]></node>
<StgValue><ssdm name="newIndex52"/></StgValue>
</operation>

<operation id="2058" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch551:8  %featureHist_1_addr_5 = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex52

]]></node>
<StgValue><ssdm name="featureHist_1_addr_5"/></StgValue>
</operation>

<operation id="2059" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="16" op_0_bw="9">
<![CDATA[
branch551:9  %featureHist_1_load_5 = load i16* %featureHist_1_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_5"/></StgValue>
</operation>

<operation id="2060" st_id="102" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="8" op_0_bw="17">
<![CDATA[
branch532:0  %rgb_load_156 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_156"/></StgValue>
</operation>

<operation id="2061" st_id="102" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="8" op_0_bw="17">
<![CDATA[
branch532:2  %rgb_load_157 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_157"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2062" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="16" op_0_bw="9">
<![CDATA[
branch551:9  %featureHist_1_load_5 = load i16* %featureHist_1_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_5"/></StgValue>
</operation>

<operation id="2063" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch551:10  %phitmp21 = add i16 %featureHist_1_load_5, 1

]]></node>
<StgValue><ssdm name="phitmp21"/></StgValue>
</operation>

<operation id="2064" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch551:11  store i16 %phitmp21, i16* %featureHist_1_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2065" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4535">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch551:12  br label %._crit_edge.5.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="103" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="8" op_0_bw="17">
<![CDATA[
branch532:0  %rgb_load_156 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_156"/></StgValue>
</operation>

<operation id="2067" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch532:1  %tmp_185 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_156, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2068" st_id="103" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="8" op_0_bw="17">
<![CDATA[
branch532:2  %rgb_load_157 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_157"/></StgValue>
</operation>

<operation id="2069" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch532:3  %tmp_186 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_157, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2070" st_id="103" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1626" bw="8" op_0_bw="17">
<![CDATA[
branch532:4  %rgb_load_158 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_158"/></StgValue>
</operation>

<operation id="2071" st_id="103" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="8" op_0_bw="17">
<![CDATA[
branch513:0  %rgb_load_159 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_159"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2072" st_id="104" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1626" bw="8" op_0_bw="17">
<![CDATA[
branch532:4  %rgb_load_158 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_158"/></StgValue>
</operation>

<operation id="2073" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1627" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch532:5  %tmp_187 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_158, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2074" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1628" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch532:6  %tmp_38_5_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_185, i3 %tmp_186, i3 %tmp_187)

]]></node>
<StgValue><ssdm name="tmp_38_5_2"/></StgValue>
</operation>

<operation id="2075" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1629" bw="64" op_0_bw="9">
<![CDATA[
branch532:7  %newIndex53 = zext i9 %tmp_38_5_2 to i64

]]></node>
<StgValue><ssdm name="newIndex53"/></StgValue>
</operation>

<operation id="2076" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1630" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch532:8  %featureHist_2_addr_5 = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex53

]]></node>
<StgValue><ssdm name="featureHist_2_addr_5"/></StgValue>
</operation>

<operation id="2077" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="16" op_0_bw="9">
<![CDATA[
branch532:9  %featureHist_2_load_5 = load i16* %featureHist_2_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_5"/></StgValue>
</operation>

<operation id="2078" st_id="104" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="8" op_0_bw="17">
<![CDATA[
branch513:0  %rgb_load_159 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_159"/></StgValue>
</operation>

<operation id="2079" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch513:1  %tmp_188 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_159, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2080" st_id="104" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="8" op_0_bw="17">
<![CDATA[
branch513:2  %rgb_load_160 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_160"/></StgValue>
</operation>

<operation id="2081" st_id="104" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="8" op_0_bw="17">
<![CDATA[
branch513:4  %rgb_load_161 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_161"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2082" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="16" op_0_bw="9">
<![CDATA[
branch532:9  %featureHist_2_load_5 = load i16* %featureHist_2_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_5"/></StgValue>
</operation>

<operation id="2083" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch532:10  %tmp_40_5_2 = add i16 %featureHist_2_load_5, 1

]]></node>
<StgValue><ssdm name="tmp_40_5_2"/></StgValue>
</operation>

<operation id="2084" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch532:11  store i16 %tmp_40_5_2, i16* %featureHist_2_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2085" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4536">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond52" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="0" op_0_bw="0">
<![CDATA[
branch532:12  br label %._crit_edge.5.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2086" st_id="105" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="8" op_0_bw="17">
<![CDATA[
branch513:2  %rgb_load_160 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_160"/></StgValue>
</operation>

<operation id="2087" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1648" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch513:3  %tmp_189 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_160, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2088" st_id="105" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="8" op_0_bw="17">
<![CDATA[
branch513:4  %rgb_load_161 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_161"/></StgValue>
</operation>

<operation id="2089" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch513:5  %tmp_190 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_161, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2090" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1651" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch513:6  %tmp_38_5_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_188, i3 %tmp_189, i3 %tmp_190)

]]></node>
<StgValue><ssdm name="tmp_38_5_3"/></StgValue>
</operation>

<operation id="2091" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="64" op_0_bw="9">
<![CDATA[
branch513:7  %newIndex54 = zext i9 %tmp_38_5_3 to i64

]]></node>
<StgValue><ssdm name="newIndex54"/></StgValue>
</operation>

<operation id="2092" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1653" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch513:8  %featureHist_3_addr_5 = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex54

]]></node>
<StgValue><ssdm name="featureHist_3_addr_5"/></StgValue>
</operation>

<operation id="2093" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="16" op_0_bw="9">
<![CDATA[
branch513:9  %featureHist_3_load_5 = load i16* %featureHist_3_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_5"/></StgValue>
</operation>

<operation id="2094" st_id="105" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1668" bw="8" op_0_bw="17">
<![CDATA[
branch494:0  %rgb_load_162 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_162"/></StgValue>
</operation>

<operation id="2095" st_id="105" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="8" op_0_bw="17">
<![CDATA[
branch494:2  %rgb_load_163 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_163"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2096" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="16" op_0_bw="9">
<![CDATA[
branch513:9  %featureHist_3_load_5 = load i16* %featureHist_3_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_5"/></StgValue>
</operation>

<operation id="2097" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch513:10  %phitmp22 = add i16 %featureHist_3_load_5, 1

]]></node>
<StgValue><ssdm name="phitmp22"/></StgValue>
</operation>

<operation id="2098" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1656" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch513:11  store i16 %phitmp22, i16* %featureHist_3_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4537">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond53" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1657" bw="0" op_0_bw="0">
<![CDATA[
branch513:12  br label %._crit_edge.5.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2100" st_id="106" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1668" bw="8" op_0_bw="17">
<![CDATA[
branch494:0  %rgb_load_162 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_162"/></StgValue>
</operation>

<operation id="2101" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1669" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch494:1  %tmp_191 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_162, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2102" st_id="106" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="8" op_0_bw="17">
<![CDATA[
branch494:2  %rgb_load_163 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_163"/></StgValue>
</operation>

<operation id="2103" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1671" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch494:3  %tmp_192 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_163, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2104" st_id="106" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="8" op_0_bw="17">
<![CDATA[
branch494:4  %rgb_load_164 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_164"/></StgValue>
</operation>

<operation id="2105" st_id="106" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="8" op_0_bw="17">
<![CDATA[
branch475:0  %rgb_load_165 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_165"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2106" st_id="107" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="8" op_0_bw="17">
<![CDATA[
branch494:4  %rgb_load_164 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_164"/></StgValue>
</operation>

<operation id="2107" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1673" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch494:5  %tmp_193 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_164, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2108" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1674" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch494:6  %tmp_38_5_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_191, i3 %tmp_192, i3 %tmp_193)

]]></node>
<StgValue><ssdm name="tmp_38_5_4"/></StgValue>
</operation>

<operation id="2109" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="64" op_0_bw="9">
<![CDATA[
branch494:7  %newIndex55 = zext i9 %tmp_38_5_4 to i64

]]></node>
<StgValue><ssdm name="newIndex55"/></StgValue>
</operation>

<operation id="2110" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch494:8  %featureHist_4_addr_5 = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex55

]]></node>
<StgValue><ssdm name="featureHist_4_addr_5"/></StgValue>
</operation>

<operation id="2111" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="16" op_0_bw="9">
<![CDATA[
branch494:9  %featureHist_4_load_5 = load i16* %featureHist_4_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_5"/></StgValue>
</operation>

<operation id="2112" st_id="107" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="8" op_0_bw="17">
<![CDATA[
branch475:0  %rgb_load_165 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_165"/></StgValue>
</operation>

<operation id="2113" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1692" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch475:1  %tmp_194 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_165, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2114" st_id="107" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="8" op_0_bw="17">
<![CDATA[
branch475:2  %rgb_load_166 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_166"/></StgValue>
</operation>

<operation id="2115" st_id="107" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="8" op_0_bw="17">
<![CDATA[
branch475:4  %rgb_load_167 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_167"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2116" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="16" op_0_bw="9">
<![CDATA[
branch494:9  %featureHist_4_load_5 = load i16* %featureHist_4_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_5"/></StgValue>
</operation>

<operation id="2117" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch494:10  %tmp_40_5_4 = add i16 %featureHist_4_load_5, 1

]]></node>
<StgValue><ssdm name="tmp_40_5_4"/></StgValue>
</operation>

<operation id="2118" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch494:11  store i16 %tmp_40_5_4, i16* %featureHist_4_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4538">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1680" bw="0" op_0_bw="0">
<![CDATA[
branch494:12  br label %._crit_edge.5.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="108" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="8" op_0_bw="17">
<![CDATA[
branch475:2  %rgb_load_166 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_166"/></StgValue>
</operation>

<operation id="2121" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1694" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch475:3  %tmp_195 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_166, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2122" st_id="108" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="8" op_0_bw="17">
<![CDATA[
branch475:4  %rgb_load_167 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_167"/></StgValue>
</operation>

<operation id="2123" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1696" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch475:5  %tmp_196 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_167, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2124" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1697" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch475:6  %tmp_38_5_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_194, i3 %tmp_195, i3 %tmp_196)

]]></node>
<StgValue><ssdm name="tmp_38_5_5"/></StgValue>
</operation>

<operation id="2125" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="64" op_0_bw="9">
<![CDATA[
branch475:7  %newIndex56 = zext i9 %tmp_38_5_5 to i64

]]></node>
<StgValue><ssdm name="newIndex56"/></StgValue>
</operation>

<operation id="2126" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1699" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch475:8  %featureHist_5_addr_5 = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex56

]]></node>
<StgValue><ssdm name="featureHist_5_addr_5"/></StgValue>
</operation>

<operation id="2127" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="16" op_0_bw="9">
<![CDATA[
branch475:9  %featureHist_5_load_5 = load i16* %featureHist_5_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_5"/></StgValue>
</operation>

<operation id="2128" st_id="108" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1714" bw="8" op_0_bw="17">
<![CDATA[
branch456:0  %rgb_load_168 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_168"/></StgValue>
</operation>

<operation id="2129" st_id="108" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1716" bw="8" op_0_bw="17">
<![CDATA[
branch456:2  %rgb_load_169 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_169"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2130" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="16" op_0_bw="9">
<![CDATA[
branch475:9  %featureHist_5_load_5 = load i16* %featureHist_5_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_5"/></StgValue>
</operation>

<operation id="2131" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch475:10  %tmp_40_5_5 = add i16 %featureHist_5_load_5, 1

]]></node>
<StgValue><ssdm name="tmp_40_5_5"/></StgValue>
</operation>

<operation id="2132" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1702" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch475:11  store i16 %tmp_40_5_5, i16* %featureHist_5_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4539">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond55" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="0" op_0_bw="0">
<![CDATA[
branch475:12  br label %._crit_edge.5.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="109" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1714" bw="8" op_0_bw="17">
<![CDATA[
branch456:0  %rgb_load_168 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_168"/></StgValue>
</operation>

<operation id="2135" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch456:1  %tmp_197 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_168, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2136" st_id="109" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1716" bw="8" op_0_bw="17">
<![CDATA[
branch456:2  %rgb_load_169 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_169"/></StgValue>
</operation>

<operation id="2137" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1717" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch456:3  %tmp_198 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_169, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2138" st_id="109" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1718" bw="8" op_0_bw="17">
<![CDATA[
branch456:4  %rgb_load_170 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_170"/></StgValue>
</operation>

<operation id="2139" st_id="109" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="8" op_0_bw="17">
<![CDATA[
branch437:0  %rgb_load_171 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_171"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2140" st_id="110" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1718" bw="8" op_0_bw="17">
<![CDATA[
branch456:4  %rgb_load_170 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_170"/></StgValue>
</operation>

<operation id="2141" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch456:5  %tmp_199 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_170, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2142" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1720" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch456:6  %tmp_38_5_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_197, i3 %tmp_198, i3 %tmp_199)

]]></node>
<StgValue><ssdm name="tmp_38_5_6"/></StgValue>
</operation>

<operation id="2143" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1721" bw="64" op_0_bw="9">
<![CDATA[
branch456:7  %newIndex57 = zext i9 %tmp_38_5_6 to i64

]]></node>
<StgValue><ssdm name="newIndex57"/></StgValue>
</operation>

<operation id="2144" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch456:8  %featureHist_6_addr_5 = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex57

]]></node>
<StgValue><ssdm name="featureHist_6_addr_5"/></StgValue>
</operation>

<operation id="2145" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1723" bw="16" op_0_bw="9">
<![CDATA[
branch456:9  %featureHist_6_load_5 = load i16* %featureHist_6_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_5"/></StgValue>
</operation>

<operation id="2146" st_id="110" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="8" op_0_bw="17">
<![CDATA[
branch437:0  %rgb_load_171 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_171"/></StgValue>
</operation>

<operation id="2147" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1738" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch437:1  %tmp_200 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_171, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2148" st_id="110" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="8" op_0_bw="17">
<![CDATA[
branch437:2  %rgb_load_172 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_172"/></StgValue>
</operation>

<operation id="2149" st_id="110" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="8" op_0_bw="17">
<![CDATA[
branch437:4  %rgb_load_173 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_173"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2150" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1723" bw="16" op_0_bw="9">
<![CDATA[
branch456:9  %featureHist_6_load_5 = load i16* %featureHist_6_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_5"/></StgValue>
</operation>

<operation id="2151" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch456:10  %tmp_40_5_6 = add i16 %featureHist_6_load_5, 1

]]></node>
<StgValue><ssdm name="tmp_40_5_6"/></StgValue>
</operation>

<operation id="2152" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch456:11  store i16 %tmp_40_5_6, i16* %featureHist_6_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4540">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond56" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="0" op_0_bw="0">
<![CDATA[
branch456:12  br label %._crit_edge.5.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2154" st_id="111" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="8" op_0_bw="17">
<![CDATA[
branch437:2  %rgb_load_172 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_172"/></StgValue>
</operation>

<operation id="2155" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1740" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch437:3  %tmp_201 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_172, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2156" st_id="111" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="8" op_0_bw="17">
<![CDATA[
branch437:4  %rgb_load_173 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_173"/></StgValue>
</operation>

<operation id="2157" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1742" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch437:5  %tmp_202 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_173, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2158" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1743" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch437:6  %tmp_38_5_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_200, i3 %tmp_201, i3 %tmp_202)

]]></node>
<StgValue><ssdm name="tmp_38_5_7"/></StgValue>
</operation>

<operation id="2159" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="64" op_0_bw="9">
<![CDATA[
branch437:7  %newIndex58 = zext i9 %tmp_38_5_7 to i64

]]></node>
<StgValue><ssdm name="newIndex58"/></StgValue>
</operation>

<operation id="2160" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch437:8  %featureHist_7_addr_5 = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex58

]]></node>
<StgValue><ssdm name="featureHist_7_addr_5"/></StgValue>
</operation>

<operation id="2161" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="16" op_0_bw="9">
<![CDATA[
branch437:9  %featureHist_7_load_5 = load i16* %featureHist_7_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_5"/></StgValue>
</operation>

<operation id="2162" st_id="111" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="8" op_0_bw="17">
<![CDATA[
branch418:0  %rgb_load_174 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_174"/></StgValue>
</operation>

<operation id="2163" st_id="111" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1762" bw="8" op_0_bw="17">
<![CDATA[
branch418:2  %rgb_load_175 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_175"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2164" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="16" op_0_bw="9">
<![CDATA[
branch437:9  %featureHist_7_load_5 = load i16* %featureHist_7_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_5"/></StgValue>
</operation>

<operation id="2165" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch437:10  %phitmp23 = add i16 %featureHist_7_load_5, 1

]]></node>
<StgValue><ssdm name="phitmp23"/></StgValue>
</operation>

<operation id="2166" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1748" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch437:11  store i16 %phitmp23, i16* %featureHist_7_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2167" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4541">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond57" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1749" bw="0" op_0_bw="0">
<![CDATA[
branch437:12  br label %._crit_edge.5.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2168" st_id="112" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="8" op_0_bw="17">
<![CDATA[
branch418:0  %rgb_load_174 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_174"/></StgValue>
</operation>

<operation id="2169" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch418:1  %tmp_203 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_174, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2170" st_id="112" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1762" bw="8" op_0_bw="17">
<![CDATA[
branch418:2  %rgb_load_175 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_175"/></StgValue>
</operation>

<operation id="2171" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch418:3  %tmp_204 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_175, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2172" st_id="112" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1764" bw="8" op_0_bw="17">
<![CDATA[
branch418:4  %rgb_load_176 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_176"/></StgValue>
</operation>

<operation id="2173" st_id="112" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1783" bw="8" op_0_bw="17">
<![CDATA[
branch409:0  %rgb_load_177 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_177"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2174" st_id="113" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1764" bw="8" op_0_bw="17">
<![CDATA[
branch418:4  %rgb_load_176 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_176"/></StgValue>
</operation>

<operation id="2175" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1765" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch418:5  %tmp_205 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_176, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2176" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch418:6  %tmp_38_5_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_203, i3 %tmp_204, i3 %tmp_205)

]]></node>
<StgValue><ssdm name="tmp_38_5_8"/></StgValue>
</operation>

<operation id="2177" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1767" bw="64" op_0_bw="9">
<![CDATA[
branch418:7  %newIndex59 = zext i9 %tmp_38_5_8 to i64

]]></node>
<StgValue><ssdm name="newIndex59"/></StgValue>
</operation>

<operation id="2178" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1768" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch418:8  %featureHist_8_addr_5 = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex59

]]></node>
<StgValue><ssdm name="featureHist_8_addr_5"/></StgValue>
</operation>

<operation id="2179" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1769" bw="16" op_0_bw="9">
<![CDATA[
branch418:9  %featureHist_8_load_6 = load i16* %featureHist_8_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_6"/></StgValue>
</operation>

<operation id="2180" st_id="113" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1783" bw="8" op_0_bw="17">
<![CDATA[
branch409:0  %rgb_load_177 = load i8* %rgb_addr_16, align 1

]]></node>
<StgValue><ssdm name="rgb_load_177"/></StgValue>
</operation>

<operation id="2181" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch409:1  %tmp_206 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_177, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2182" st_id="113" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1785" bw="8" op_0_bw="17">
<![CDATA[
branch409:2  %rgb_load_178 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_178"/></StgValue>
</operation>

<operation id="2183" st_id="113" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="8" op_0_bw="17">
<![CDATA[
branch409:4  %rgb_load_179 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_179"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2184" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1769" bw="16" op_0_bw="9">
<![CDATA[
branch418:9  %featureHist_8_load_6 = load i16* %featureHist_8_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_6"/></StgValue>
</operation>

<operation id="2185" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch418:10  %tmp_40_5_8 = add i16 %featureHist_8_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_40_5_8"/></StgValue>
</operation>

<operation id="2186" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch418:11  store i16 %tmp_40_5_8, i16* %featureHist_8_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4542">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1772" bw="0" op_0_bw="0">
<![CDATA[
branch418:12  br label %._crit_edge.5.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2188" st_id="114" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1785" bw="8" op_0_bw="17">
<![CDATA[
branch409:2  %rgb_load_178 = load i8* %rgb_addr_17, align 8

]]></node>
<StgValue><ssdm name="rgb_load_178"/></StgValue>
</operation>

<operation id="2189" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1786" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch409:3  %tmp_207 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_178, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2190" st_id="114" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="8" op_0_bw="17">
<![CDATA[
branch409:4  %rgb_load_179 = load i8* %rgb_addr_18, align 1

]]></node>
<StgValue><ssdm name="rgb_load_179"/></StgValue>
</operation>

<operation id="2191" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch409:5  %tmp_208 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_179, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2192" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch409:6  %tmp_38_5_9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_206, i3 %tmp_207, i3 %tmp_208)

]]></node>
<StgValue><ssdm name="tmp_38_5_9"/></StgValue>
</operation>

<operation id="2193" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1790" bw="64" op_0_bw="9">
<![CDATA[
branch409:7  %newIndex60 = zext i9 %tmp_38_5_9 to i64

]]></node>
<StgValue><ssdm name="newIndex60"/></StgValue>
</operation>

<operation id="2194" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch409:8  %featureHist_9_addr_5 = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex60

]]></node>
<StgValue><ssdm name="featureHist_9_addr_5"/></StgValue>
</operation>

<operation id="2195" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1792" bw="16" op_0_bw="9">
<![CDATA[
branch409:9  %featureHist_9_load_6 = load i16* %featureHist_9_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_6"/></StgValue>
</operation>

<operation id="2196" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1802" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.5.9:5  %tmp_6 = add i17 %iterator_mid2, 20

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2197" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1803" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.5.9:6  %tmp_6_6 = zext i17 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="2198" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1804" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5.9:7  %rgb_addr_19 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_6_6

]]></node>
<StgValue><ssdm name="rgb_addr_19"/></StgValue>
</operation>

<operation id="2199" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1805" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.5.9:8  %tmp_7_6 = add i17 %iterator_mid2, 19

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="2200" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.5.9:9  %tmp_9_6 = zext i17 %tmp_7_6 to i64

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="2201" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5.9:10  %rgb_addr_20 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_9_6

]]></node>
<StgValue><ssdm name="rgb_addr_20"/></StgValue>
</operation>

<operation id="2202" st_id="114" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1818" bw="8" op_0_bw="17">
<![CDATA[
branch390:1  %rgb_load_180 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_180"/></StgValue>
</operation>

<operation id="2203" st_id="114" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1821" bw="8" op_0_bw="17">
<![CDATA[
branch390:4  %rgb_load_181 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_181"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2204" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1792" bw="16" op_0_bw="9">
<![CDATA[
branch409:9  %featureHist_9_load_6 = load i16* %featureHist_9_addr_5, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_6"/></StgValue>
</operation>

<operation id="2205" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch409:10  %tmp_40_5_9 = add i16 %featureHist_9_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_40_5_9"/></StgValue>
</operation>

<operation id="2206" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch409:11  store i16 %tmp_40_5_9, i16* %featureHist_9_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2207" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4543">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="0" op_0_bw="0">
<![CDATA[
branch409:12  br label %._crit_edge.5.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2208" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1799" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.5.9:2  %tmp_11_5 = add i17 %iterator_mid2, 18

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="2209" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1808" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.5.9:11  %tmp_10_6 = zext i17 %tmp_11_5 to i64

]]></node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="2210" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1809" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5.9:12  %rgb_addr_21 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_10_6

]]></node>
<StgValue><ssdm name="rgb_addr_21"/></StgValue>
</operation>

<operation id="2211" st_id="115" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1818" bw="8" op_0_bw="17">
<![CDATA[
branch390:1  %rgb_load_180 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_180"/></StgValue>
</operation>

<operation id="2212" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch390:2  %tmp_209 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_180, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2213" st_id="115" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1821" bw="8" op_0_bw="17">
<![CDATA[
branch390:4  %rgb_load_181 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_181"/></StgValue>
</operation>

<operation id="2214" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch390:5  %tmp_210 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_181, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2215" st_id="115" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="8" op_0_bw="17">
<![CDATA[
branch390:6  %rgb_load_182 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_182"/></StgValue>
</operation>

<operation id="2216" st_id="115" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="8" op_0_bw="17">
<![CDATA[
branch371:0  %rgb_load_183 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_183"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2217" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1820" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
branch390:3  %tmp_31_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_209, i6 0)

]]></node>
<StgValue><ssdm name="tmp_31_6"/></StgValue>
</operation>

<operation id="2218" st_id="116" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="8" op_0_bw="17">
<![CDATA[
branch390:6  %rgb_load_182 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_182"/></StgValue>
</operation>

<operation id="2219" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1824" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch390:7  %tmp_211 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_182, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2220" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch390:8  %tmp133 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_210, i3 %tmp_211)

]]></node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="2221" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="9" op_0_bw="6">
<![CDATA[
branch390:9  %tmp186_cast = zext i6 %tmp133 to i9

]]></node>
<StgValue><ssdm name="tmp186_cast"/></StgValue>
</operation>

<operation id="2222" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch390:10  %index1_6 = or i9 %tmp186_cast, %tmp_31_6

]]></node>
<StgValue><ssdm name="index1_6"/></StgValue>
</operation>

<operation id="2223" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
branch390:11  call void (...)* @_ssdm_op_SpecResource(i9 %index1_6, [1 x i8]* @p_str1807, [6 x i8]* @p_str1817, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2224" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="64" op_0_bw="9">
<![CDATA[
branch390:12  %newIndex61 = zext i9 %index1_6 to i64

]]></node>
<StgValue><ssdm name="newIndex61"/></StgValue>
</operation>

<operation id="2225" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1830" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch390:13  %featureHist_0_addr_6 = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex61

]]></node>
<StgValue><ssdm name="featureHist_0_addr_6"/></StgValue>
</operation>

<operation id="2226" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="16" op_0_bw="9">
<![CDATA[
branch390:14  %featureHist_0_load_6 = load i16* %featureHist_0_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_6"/></StgValue>
</operation>

<operation id="2227" st_id="116" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="8" op_0_bw="17">
<![CDATA[
branch371:0  %rgb_load_183 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_183"/></StgValue>
</operation>

<operation id="2228" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1847" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch371:1  %tmp_212 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_183, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2229" st_id="116" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="8" op_0_bw="17">
<![CDATA[
branch371:2  %rgb_load_184 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_184"/></StgValue>
</operation>

<operation id="2230" st_id="116" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1850" bw="8" op_0_bw="17">
<![CDATA[
branch371:4  %rgb_load_185 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_185"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2231" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1817" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch390:0  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2232" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="16" op_0_bw="9">
<![CDATA[
branch390:14  %featureHist_0_load_6 = load i16* %featureHist_0_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_6"/></StgValue>
</operation>

<operation id="2233" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch390:15  %phitmp24 = add i16 %featureHist_0_load_6, 1

]]></node>
<StgValue><ssdm name="phitmp24"/></StgValue>
</operation>

<operation id="2234" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1833" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch390:16  store i16 %phitmp24, i16* %featureHist_0_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2235" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch390:17  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_56) nounwind

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="2236" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4544">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1835" bw="0" op_0_bw="0">
<![CDATA[
branch390:18  br label %._crit_edge.6.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2237" st_id="117" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="8" op_0_bw="17">
<![CDATA[
branch371:2  %rgb_load_184 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_184"/></StgValue>
</operation>

<operation id="2238" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch371:3  %tmp_213 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_184, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2239" st_id="117" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1850" bw="8" op_0_bw="17">
<![CDATA[
branch371:4  %rgb_load_185 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_185"/></StgValue>
</operation>

<operation id="2240" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1851" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch371:5  %tmp_214 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_185, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2241" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1852" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch371:6  %tmp_38_6_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_212, i3 %tmp_213, i3 %tmp_214)

]]></node>
<StgValue><ssdm name="tmp_38_6_1"/></StgValue>
</operation>

<operation id="2242" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1853" bw="64" op_0_bw="9">
<![CDATA[
branch371:7  %newIndex62 = zext i9 %tmp_38_6_1 to i64

]]></node>
<StgValue><ssdm name="newIndex62"/></StgValue>
</operation>

<operation id="2243" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch371:8  %featureHist_1_addr_6 = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex62

]]></node>
<StgValue><ssdm name="featureHist_1_addr_6"/></StgValue>
</operation>

<operation id="2244" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1855" bw="16" op_0_bw="9">
<![CDATA[
branch371:9  %featureHist_1_load_6 = load i16* %featureHist_1_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_6"/></StgValue>
</operation>

<operation id="2245" st_id="117" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="8" op_0_bw="17">
<![CDATA[
branch352:0  %rgb_load_186 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_186"/></StgValue>
</operation>

<operation id="2246" st_id="117" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1871" bw="8" op_0_bw="17">
<![CDATA[
branch352:2  %rgb_load_187 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_187"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2247" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1855" bw="16" op_0_bw="9">
<![CDATA[
branch371:9  %featureHist_1_load_6 = load i16* %featureHist_1_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_6"/></StgValue>
</operation>

<operation id="2248" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch371:10  %phitmp25 = add i16 %featureHist_1_load_6, 1

]]></node>
<StgValue><ssdm name="phitmp25"/></StgValue>
</operation>

<operation id="2249" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch371:11  store i16 %phitmp25, i16* %featureHist_1_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2250" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4545">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="0" op_0_bw="0">
<![CDATA[
branch371:12  br label %._crit_edge.6.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2251" st_id="118" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="8" op_0_bw="17">
<![CDATA[
branch352:0  %rgb_load_186 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_186"/></StgValue>
</operation>

<operation id="2252" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch352:1  %tmp_215 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_186, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2253" st_id="118" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1871" bw="8" op_0_bw="17">
<![CDATA[
branch352:2  %rgb_load_187 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_187"/></StgValue>
</operation>

<operation id="2254" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1872" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch352:3  %tmp_216 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_187, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2255" st_id="118" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1873" bw="8" op_0_bw="17">
<![CDATA[
branch352:4  %rgb_load_188 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_188"/></StgValue>
</operation>

<operation id="2256" st_id="118" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="8" op_0_bw="17">
<![CDATA[
branch333:0  %rgb_load_189 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_189"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2257" st_id="119" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1873" bw="8" op_0_bw="17">
<![CDATA[
branch352:4  %rgb_load_188 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_188"/></StgValue>
</operation>

<operation id="2258" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1874" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch352:5  %tmp_217 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_188, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2259" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch352:6  %tmp_38_6_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_215, i3 %tmp_216, i3 %tmp_217)

]]></node>
<StgValue><ssdm name="tmp_38_6_2"/></StgValue>
</operation>

<operation id="2260" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1876" bw="64" op_0_bw="9">
<![CDATA[
branch352:7  %newIndex63 = zext i9 %tmp_38_6_2 to i64

]]></node>
<StgValue><ssdm name="newIndex63"/></StgValue>
</operation>

<operation id="2261" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch352:8  %featureHist_2_addr_6 = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex63

]]></node>
<StgValue><ssdm name="featureHist_2_addr_6"/></StgValue>
</operation>

<operation id="2262" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="16" op_0_bw="9">
<![CDATA[
branch352:9  %featureHist_2_load_6 = load i16* %featureHist_2_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_6"/></StgValue>
</operation>

<operation id="2263" st_id="119" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="8" op_0_bw="17">
<![CDATA[
branch333:0  %rgb_load_189 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_189"/></StgValue>
</operation>

<operation id="2264" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch333:1  %tmp_218 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_189, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2265" st_id="119" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1894" bw="8" op_0_bw="17">
<![CDATA[
branch333:2  %rgb_load_190 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_190"/></StgValue>
</operation>

<operation id="2266" st_id="119" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1896" bw="8" op_0_bw="17">
<![CDATA[
branch333:4  %rgb_load_191 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_191"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2267" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="16" op_0_bw="9">
<![CDATA[
branch352:9  %featureHist_2_load_6 = load i16* %featureHist_2_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_6"/></StgValue>
</operation>

<operation id="2268" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch352:10  %tmp_40_6_2 = add i16 %featureHist_2_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_40_6_2"/></StgValue>
</operation>

<operation id="2269" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch352:11  store i16 %tmp_40_6_2, i16* %featureHist_2_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2270" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4546">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="0" op_0_bw="0">
<![CDATA[
branch352:12  br label %._crit_edge.6.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2271" st_id="120" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1894" bw="8" op_0_bw="17">
<![CDATA[
branch333:2  %rgb_load_190 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_190"/></StgValue>
</operation>

<operation id="2272" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1895" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch333:3  %tmp_219 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_190, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2273" st_id="120" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1896" bw="8" op_0_bw="17">
<![CDATA[
branch333:4  %rgb_load_191 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_191"/></StgValue>
</operation>

<operation id="2274" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch333:5  %tmp_220 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_191, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2275" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1898" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch333:6  %tmp_38_6_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_218, i3 %tmp_219, i3 %tmp_220)

]]></node>
<StgValue><ssdm name="tmp_38_6_3"/></StgValue>
</operation>

<operation id="2276" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1899" bw="64" op_0_bw="9">
<![CDATA[
branch333:7  %newIndex64 = zext i9 %tmp_38_6_3 to i64

]]></node>
<StgValue><ssdm name="newIndex64"/></StgValue>
</operation>

<operation id="2277" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch333:8  %featureHist_3_addr_6 = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex64

]]></node>
<StgValue><ssdm name="featureHist_3_addr_6"/></StgValue>
</operation>

<operation id="2278" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="16" op_0_bw="9">
<![CDATA[
branch333:9  %featureHist_3_load_6 = load i16* %featureHist_3_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_6"/></StgValue>
</operation>

<operation id="2279" st_id="120" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1915" bw="8" op_0_bw="17">
<![CDATA[
branch314:0  %rgb_load_192 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_192"/></StgValue>
</operation>

<operation id="2280" st_id="120" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="8" op_0_bw="17">
<![CDATA[
branch314:2  %rgb_load_193 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_193"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2281" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="16" op_0_bw="9">
<![CDATA[
branch333:9  %featureHist_3_load_6 = load i16* %featureHist_3_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_6"/></StgValue>
</operation>

<operation id="2282" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1902" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch333:10  %phitmp26 = add i16 %featureHist_3_load_6, 1

]]></node>
<StgValue><ssdm name="phitmp26"/></StgValue>
</operation>

<operation id="2283" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch333:11  store i16 %phitmp26, i16* %featureHist_3_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2284" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4547">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="0" op_0_bw="0">
<![CDATA[
branch333:12  br label %._crit_edge.6.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2285" st_id="121" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1915" bw="8" op_0_bw="17">
<![CDATA[
branch314:0  %rgb_load_192 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_192"/></StgValue>
</operation>

<operation id="2286" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch314:1  %tmp_221 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_192, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2287" st_id="121" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="8" op_0_bw="17">
<![CDATA[
branch314:2  %rgb_load_193 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_193"/></StgValue>
</operation>

<operation id="2288" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1918" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch314:3  %tmp_222 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_193, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2289" st_id="121" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="8" op_0_bw="17">
<![CDATA[
branch314:4  %rgb_load_194 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_194"/></StgValue>
</operation>

<operation id="2290" st_id="121" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1938" bw="8" op_0_bw="17">
<![CDATA[
branch295:0  %rgb_load_195 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_195"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2291" st_id="122" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="8" op_0_bw="17">
<![CDATA[
branch314:4  %rgb_load_194 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_194"/></StgValue>
</operation>

<operation id="2292" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1920" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch314:5  %tmp_223 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_194, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2293" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1921" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch314:6  %tmp_38_6_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_221, i3 %tmp_222, i3 %tmp_223)

]]></node>
<StgValue><ssdm name="tmp_38_6_4"/></StgValue>
</operation>

<operation id="2294" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1922" bw="64" op_0_bw="9">
<![CDATA[
branch314:7  %newIndex65 = zext i9 %tmp_38_6_4 to i64

]]></node>
<StgValue><ssdm name="newIndex65"/></StgValue>
</operation>

<operation id="2295" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch314:8  %featureHist_4_addr_6 = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex65

]]></node>
<StgValue><ssdm name="featureHist_4_addr_6"/></StgValue>
</operation>

<operation id="2296" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1924" bw="16" op_0_bw="9">
<![CDATA[
branch314:9  %featureHist_4_load_6 = load i16* %featureHist_4_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_6"/></StgValue>
</operation>

<operation id="2297" st_id="122" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1938" bw="8" op_0_bw="17">
<![CDATA[
branch295:0  %rgb_load_195 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_195"/></StgValue>
</operation>

<operation id="2298" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1939" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch295:1  %tmp_224 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_195, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2299" st_id="122" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="8" op_0_bw="17">
<![CDATA[
branch295:2  %rgb_load_196 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_196"/></StgValue>
</operation>

<operation id="2300" st_id="122" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1942" bw="8" op_0_bw="17">
<![CDATA[
branch295:4  %rgb_load_197 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_197"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2301" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1924" bw="16" op_0_bw="9">
<![CDATA[
branch314:9  %featureHist_4_load_6 = load i16* %featureHist_4_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_6"/></StgValue>
</operation>

<operation id="2302" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch314:10  %tmp_40_6_4 = add i16 %featureHist_4_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_40_6_4"/></StgValue>
</operation>

<operation id="2303" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1926" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch314:11  store i16 %tmp_40_6_4, i16* %featureHist_4_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2304" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4548">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond64" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="0" op_0_bw="0">
<![CDATA[
branch314:12  br label %._crit_edge.6.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2305" st_id="123" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="8" op_0_bw="17">
<![CDATA[
branch295:2  %rgb_load_196 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_196"/></StgValue>
</operation>

<operation id="2306" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1941" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch295:3  %tmp_225 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_196, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2307" st_id="123" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1942" bw="8" op_0_bw="17">
<![CDATA[
branch295:4  %rgb_load_197 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_197"/></StgValue>
</operation>

<operation id="2308" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1943" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch295:5  %tmp_226 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_197, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2309" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1944" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch295:6  %tmp_38_6_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_224, i3 %tmp_225, i3 %tmp_226)

]]></node>
<StgValue><ssdm name="tmp_38_6_5"/></StgValue>
</operation>

<operation id="2310" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="64" op_0_bw="9">
<![CDATA[
branch295:7  %newIndex66 = zext i9 %tmp_38_6_5 to i64

]]></node>
<StgValue><ssdm name="newIndex66"/></StgValue>
</operation>

<operation id="2311" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1946" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch295:8  %featureHist_5_addr_6 = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex66

]]></node>
<StgValue><ssdm name="featureHist_5_addr_6"/></StgValue>
</operation>

<operation id="2312" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1947" bw="16" op_0_bw="9">
<![CDATA[
branch295:9  %featureHist_5_load_6 = load i16* %featureHist_5_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_6"/></StgValue>
</operation>

<operation id="2313" st_id="123" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1961" bw="8" op_0_bw="17">
<![CDATA[
branch276:0  %rgb_load_198 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_198"/></StgValue>
</operation>

<operation id="2314" st_id="123" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1963" bw="8" op_0_bw="17">
<![CDATA[
branch276:2  %rgb_load_199 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_199"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2315" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1947" bw="16" op_0_bw="9">
<![CDATA[
branch295:9  %featureHist_5_load_6 = load i16* %featureHist_5_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_6"/></StgValue>
</operation>

<operation id="2316" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch295:10  %tmp_40_6_5 = add i16 %featureHist_5_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_40_6_5"/></StgValue>
</operation>

<operation id="2317" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1949" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch295:11  store i16 %tmp_40_6_5, i16* %featureHist_5_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2318" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4549">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1950" bw="0" op_0_bw="0">
<![CDATA[
branch295:12  br label %._crit_edge.6.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2319" st_id="124" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1961" bw="8" op_0_bw="17">
<![CDATA[
branch276:0  %rgb_load_198 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_198"/></StgValue>
</operation>

<operation id="2320" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1962" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch276:1  %tmp_227 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_198, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2321" st_id="124" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1963" bw="8" op_0_bw="17">
<![CDATA[
branch276:2  %rgb_load_199 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_199"/></StgValue>
</operation>

<operation id="2322" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1964" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch276:3  %tmp_228 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_199, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2323" st_id="124" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1965" bw="8" op_0_bw="17">
<![CDATA[
branch276:4  %rgb_load_200 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_200"/></StgValue>
</operation>

<operation id="2324" st_id="124" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1984" bw="8" op_0_bw="17">
<![CDATA[
branch257:0  %rgb_load_201 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_201"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2325" st_id="125" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1965" bw="8" op_0_bw="17">
<![CDATA[
branch276:4  %rgb_load_200 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_200"/></StgValue>
</operation>

<operation id="2326" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch276:5  %tmp_229 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_200, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2327" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1967" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch276:6  %tmp_38_6_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_227, i3 %tmp_228, i3 %tmp_229)

]]></node>
<StgValue><ssdm name="tmp_38_6_6"/></StgValue>
</operation>

<operation id="2328" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1968" bw="64" op_0_bw="9">
<![CDATA[
branch276:7  %newIndex67 = zext i9 %tmp_38_6_6 to i64

]]></node>
<StgValue><ssdm name="newIndex67"/></StgValue>
</operation>

<operation id="2329" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch276:8  %featureHist_6_addr_6 = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex67

]]></node>
<StgValue><ssdm name="featureHist_6_addr_6"/></StgValue>
</operation>

<operation id="2330" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1970" bw="16" op_0_bw="9">
<![CDATA[
branch276:9  %featureHist_6_load_6 = load i16* %featureHist_6_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_6"/></StgValue>
</operation>

<operation id="2331" st_id="125" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1984" bw="8" op_0_bw="17">
<![CDATA[
branch257:0  %rgb_load_201 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_201"/></StgValue>
</operation>

<operation id="2332" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1985" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch257:1  %tmp_230 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_201, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2333" st_id="125" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1986" bw="8" op_0_bw="17">
<![CDATA[
branch257:2  %rgb_load_202 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_202"/></StgValue>
</operation>

<operation id="2334" st_id="125" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="8" op_0_bw="17">
<![CDATA[
branch257:4  %rgb_load_203 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_203"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2335" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1970" bw="16" op_0_bw="9">
<![CDATA[
branch276:9  %featureHist_6_load_6 = load i16* %featureHist_6_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_6"/></StgValue>
</operation>

<operation id="2336" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch276:10  %tmp_40_6_6 = add i16 %featureHist_6_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_40_6_6"/></StgValue>
</operation>

<operation id="2337" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1972" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch276:11  store i16 %tmp_40_6_6, i16* %featureHist_6_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2338" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4550">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1973" bw="0" op_0_bw="0">
<![CDATA[
branch276:12  br label %._crit_edge.6.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2339" st_id="126" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1986" bw="8" op_0_bw="17">
<![CDATA[
branch257:2  %rgb_load_202 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_202"/></StgValue>
</operation>

<operation id="2340" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1987" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch257:3  %tmp_231 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_202, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2341" st_id="126" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="8" op_0_bw="17">
<![CDATA[
branch257:4  %rgb_load_203 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_203"/></StgValue>
</operation>

<operation id="2342" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1989" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch257:5  %tmp_232 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_203, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2343" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1990" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch257:6  %tmp_38_6_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_230, i3 %tmp_231, i3 %tmp_232)

]]></node>
<StgValue><ssdm name="tmp_38_6_7"/></StgValue>
</operation>

<operation id="2344" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1991" bw="64" op_0_bw="9">
<![CDATA[
branch257:7  %newIndex68 = zext i9 %tmp_38_6_7 to i64

]]></node>
<StgValue><ssdm name="newIndex68"/></StgValue>
</operation>

<operation id="2345" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1992" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch257:8  %featureHist_7_addr_6 = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex68

]]></node>
<StgValue><ssdm name="featureHist_7_addr_6"/></StgValue>
</operation>

<operation id="2346" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1993" bw="16" op_0_bw="9">
<![CDATA[
branch257:9  %featureHist_7_load_6 = load i16* %featureHist_7_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_6"/></StgValue>
</operation>

<operation id="2347" st_id="126" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="8" op_0_bw="17">
<![CDATA[
branch238:0  %rgb_load_204 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_204"/></StgValue>
</operation>

<operation id="2348" st_id="126" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="8" op_0_bw="17">
<![CDATA[
branch238:2  %rgb_load_205 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_205"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2349" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1993" bw="16" op_0_bw="9">
<![CDATA[
branch257:9  %featureHist_7_load_6 = load i16* %featureHist_7_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_6"/></StgValue>
</operation>

<operation id="2350" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch257:10  %phitmp27 = add i16 %featureHist_7_load_6, 1

]]></node>
<StgValue><ssdm name="phitmp27"/></StgValue>
</operation>

<operation id="2351" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1995" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch257:11  store i16 %phitmp27, i16* %featureHist_7_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2352" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4551">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond67" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1996" bw="0" op_0_bw="0">
<![CDATA[
branch257:12  br label %._crit_edge.6.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2353" st_id="127" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="8" op_0_bw="17">
<![CDATA[
branch238:0  %rgb_load_204 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_204"/></StgValue>
</operation>

<operation id="2354" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch238:1  %tmp_233 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_204, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2355" st_id="127" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="8" op_0_bw="17">
<![CDATA[
branch238:2  %rgb_load_205 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_205"/></StgValue>
</operation>

<operation id="2356" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch238:3  %tmp_234 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_205, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2357" st_id="127" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2011" bw="8" op_0_bw="17">
<![CDATA[
branch238:4  %rgb_load_206 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_206"/></StgValue>
</operation>

<operation id="2358" st_id="127" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2030" bw="8" op_0_bw="17">
<![CDATA[
branch229:0  %rgb_load_207 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_207"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2359" st_id="128" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2011" bw="8" op_0_bw="17">
<![CDATA[
branch238:4  %rgb_load_206 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_206"/></StgValue>
</operation>

<operation id="2360" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2012" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch238:5  %tmp_235 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_206, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2361" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2013" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch238:6  %tmp_38_6_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_233, i3 %tmp_234, i3 %tmp_235)

]]></node>
<StgValue><ssdm name="tmp_38_6_8"/></StgValue>
</operation>

<operation id="2362" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2014" bw="64" op_0_bw="9">
<![CDATA[
branch238:7  %newIndex69 = zext i9 %tmp_38_6_8 to i64

]]></node>
<StgValue><ssdm name="newIndex69"/></StgValue>
</operation>

<operation id="2363" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2015" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch238:8  %featureHist_8_addr_6 = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex69

]]></node>
<StgValue><ssdm name="featureHist_8_addr_6"/></StgValue>
</operation>

<operation id="2364" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2016" bw="16" op_0_bw="9">
<![CDATA[
branch238:9  %featureHist_8_load_7 = load i16* %featureHist_8_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_7"/></StgValue>
</operation>

<operation id="2365" st_id="128" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2030" bw="8" op_0_bw="17">
<![CDATA[
branch229:0  %rgb_load_207 = load i8* %rgb_addr_19, align 4

]]></node>
<StgValue><ssdm name="rgb_load_207"/></StgValue>
</operation>

<operation id="2366" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2031" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch229:1  %tmp_236 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_207, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2367" st_id="128" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2032" bw="8" op_0_bw="17">
<![CDATA[
branch229:2  %rgb_load_208 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_208"/></StgValue>
</operation>

<operation id="2368" st_id="128" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="8" op_0_bw="17">
<![CDATA[
branch229:4  %rgb_load_209 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_209"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2369" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2016" bw="16" op_0_bw="9">
<![CDATA[
branch238:9  %featureHist_8_load_7 = load i16* %featureHist_8_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_7"/></StgValue>
</operation>

<operation id="2370" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch238:10  %tmp_40_6_8 = add i16 %featureHist_8_load_7, 1

]]></node>
<StgValue><ssdm name="tmp_40_6_8"/></StgValue>
</operation>

<operation id="2371" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2018" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch238:11  store i16 %tmp_40_6_8, i16* %featureHist_8_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2372" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4552">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond68" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2019" bw="0" op_0_bw="0">
<![CDATA[
branch238:12  br label %._crit_edge.6.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2373" st_id="129" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2032" bw="8" op_0_bw="17">
<![CDATA[
branch229:2  %rgb_load_208 = load i8* %rgb_addr_20, align 1

]]></node>
<StgValue><ssdm name="rgb_load_208"/></StgValue>
</operation>

<operation id="2374" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2033" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch229:3  %tmp_237 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_208, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2375" st_id="129" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="8" op_0_bw="17">
<![CDATA[
branch229:4  %rgb_load_209 = load i8* %rgb_addr_21, align 2

]]></node>
<StgValue><ssdm name="rgb_load_209"/></StgValue>
</operation>

<operation id="2376" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2035" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch229:5  %tmp_238 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_209, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2377" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2036" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch229:6  %tmp_38_6_9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_236, i3 %tmp_237, i3 %tmp_238)

]]></node>
<StgValue><ssdm name="tmp_38_6_9"/></StgValue>
</operation>

<operation id="2378" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2037" bw="64" op_0_bw="9">
<![CDATA[
branch229:7  %newIndex70 = zext i9 %tmp_38_6_9 to i64

]]></node>
<StgValue><ssdm name="newIndex70"/></StgValue>
</operation>

<operation id="2379" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2038" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch229:8  %featureHist_9_addr_6 = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex70

]]></node>
<StgValue><ssdm name="featureHist_9_addr_6"/></StgValue>
</operation>

<operation id="2380" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2039" bw="16" op_0_bw="9">
<![CDATA[
branch229:9  %featureHist_9_load_7 = load i16* %featureHist_9_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_7"/></StgValue>
</operation>

<operation id="2381" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2046" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.6.9:2  %tmp_11_6 = add i17 %iterator_mid2, 21

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="2382" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2049" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.6.9:5  %tmp_7 = add i17 %iterator_mid2, 23

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2383" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2050" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.6.9:6  %tmp_6_7 = zext i17 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="2384" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2051" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6.9:7  %rgb_addr_22 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_6_7

]]></node>
<StgValue><ssdm name="rgb_addr_22"/></StgValue>
</operation>

<operation id="2385" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2052" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge.6.9:8  %tmp_7_7 = add i17 %iterator_mid2, 22

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="2386" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2053" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.6.9:9  %tmp_9_7 = zext i17 %tmp_7_7 to i64

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="2387" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2054" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6.9:10  %rgb_addr_23 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_9_7

]]></node>
<StgValue><ssdm name="rgb_addr_23"/></StgValue>
</operation>

<operation id="2388" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2055" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge.6.9:11  %tmp_10_7 = zext i17 %tmp_11_6 to i64

]]></node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="2389" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2056" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6.9:12  %rgb_addr_24 = getelementptr inbounds [76800 x i8]* %rgb, i64 0, i64 %tmp_10_7

]]></node>
<StgValue><ssdm name="rgb_addr_24"/></StgValue>
</operation>

<operation id="2390" st_id="129" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2065" bw="8" op_0_bw="17">
<![CDATA[
branch210:1  %rgb_load_210 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_210"/></StgValue>
</operation>

<operation id="2391" st_id="129" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2068" bw="8" op_0_bw="17">
<![CDATA[
branch210:4  %rgb_load_211 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_211"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2392" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2039" bw="16" op_0_bw="9">
<![CDATA[
branch229:9  %featureHist_9_load_7 = load i16* %featureHist_9_addr_6, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_7"/></StgValue>
</operation>

<operation id="2393" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2040" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch229:10  %tmp_40_6_9 = add i16 %featureHist_9_load_7, 1

]]></node>
<StgValue><ssdm name="tmp_40_6_9"/></StgValue>
</operation>

<operation id="2394" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2041" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch229:11  store i16 %tmp_40_6_9, i16* %featureHist_9_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2395" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4553">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2042" bw="0" op_0_bw="0">
<![CDATA[
branch229:12  br label %._crit_edge.6.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2396" st_id="130" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2065" bw="8" op_0_bw="17">
<![CDATA[
branch210:1  %rgb_load_210 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_210"/></StgValue>
</operation>

<operation id="2397" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2066" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch210:2  %tmp_239 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_210, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2398" st_id="130" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2068" bw="8" op_0_bw="17">
<![CDATA[
branch210:4  %rgb_load_211 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_211"/></StgValue>
</operation>

<operation id="2399" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2069" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch210:5  %tmp_240 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_211, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2400" st_id="130" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2070" bw="8" op_0_bw="17">
<![CDATA[
branch210:6  %rgb_load_212 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_212"/></StgValue>
</operation>

<operation id="2401" st_id="130" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2093" bw="8" op_0_bw="17">
<![CDATA[
branch191:0  %rgb_load_213 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_213"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2402" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2067" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
branch210:3  %tmp_31_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %tmp_239, i6 0)

]]></node>
<StgValue><ssdm name="tmp_31_7"/></StgValue>
</operation>

<operation id="2403" st_id="131" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2070" bw="8" op_0_bw="17">
<![CDATA[
branch210:6  %rgb_load_212 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_212"/></StgValue>
</operation>

<operation id="2404" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2071" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch210:7  %tmp_241 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_212, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="2405" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2072" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch210:8  %tmp154 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_240, i3 %tmp_241)

]]></node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="2406" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2073" bw="9" op_0_bw="6">
<![CDATA[
branch210:9  %tmp216_cast = zext i6 %tmp154 to i9

]]></node>
<StgValue><ssdm name="tmp216_cast"/></StgValue>
</operation>

<operation id="2407" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2074" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch210:10  %index1_7 = or i9 %tmp216_cast, %tmp_31_7

]]></node>
<StgValue><ssdm name="index1_7"/></StgValue>
</operation>

<operation id="2408" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2075" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
branch210:11  call void (...)* @_ssdm_op_SpecResource(i9 %index1_7, [1 x i8]* @p_str1807, [6 x i8]* @p_str1817, [1 x i8]* @p_str1807, i32 -1, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2409" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2076" bw="64" op_0_bw="9">
<![CDATA[
branch210:12  %newIndex71 = zext i9 %index1_7 to i64

]]></node>
<StgValue><ssdm name="newIndex71"/></StgValue>
</operation>

<operation id="2410" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2077" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch210:13  %featureHist_0_addr_7 = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex71

]]></node>
<StgValue><ssdm name="featureHist_0_addr_7"/></StgValue>
</operation>

<operation id="2411" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2078" bw="16" op_0_bw="9">
<![CDATA[
branch210:14  %featureHist_0_load_7 = load i16* %featureHist_0_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_7"/></StgValue>
</operation>

<operation id="2412" st_id="131" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2093" bw="8" op_0_bw="17">
<![CDATA[
branch191:0  %rgb_load_213 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_213"/></StgValue>
</operation>

<operation id="2413" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2094" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch191:1  %tmp_242 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_213, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2414" st_id="131" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2095" bw="8" op_0_bw="17">
<![CDATA[
branch191:2  %rgb_load_214 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_214"/></StgValue>
</operation>

<operation id="2415" st_id="131" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2097" bw="8" op_0_bw="17">
<![CDATA[
branch191:4  %rgb_load_215 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_215"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2416" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2064" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch210:0  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2417" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2078" bw="16" op_0_bw="9">
<![CDATA[
branch210:14  %featureHist_0_load_7 = load i16* %featureHist_0_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_7"/></StgValue>
</operation>

<operation id="2418" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2079" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch210:15  %phitmp28 = add i16 %featureHist_0_load_7, 1

]]></node>
<StgValue><ssdm name="phitmp28"/></StgValue>
</operation>

<operation id="2419" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2080" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch210:16  store i16 %phitmp28, i16* %featureHist_0_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2420" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2081" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch210:17  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_59) nounwind

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="2421" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4554">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2082" bw="0" op_0_bw="0">
<![CDATA[
branch210:18  br label %._crit_edge.7.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2422" st_id="132" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2095" bw="8" op_0_bw="17">
<![CDATA[
branch191:2  %rgb_load_214 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_214"/></StgValue>
</operation>

<operation id="2423" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2096" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch191:3  %tmp_243 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_214, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2424" st_id="132" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2097" bw="8" op_0_bw="17">
<![CDATA[
branch191:4  %rgb_load_215 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_215"/></StgValue>
</operation>

<operation id="2425" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2098" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch191:5  %tmp_244 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_215, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2426" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2099" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch191:6  %tmp_38_7_1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_242, i3 %tmp_243, i3 %tmp_244)

]]></node>
<StgValue><ssdm name="tmp_38_7_1"/></StgValue>
</operation>

<operation id="2427" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2100" bw="64" op_0_bw="9">
<![CDATA[
branch191:7  %newIndex72 = zext i9 %tmp_38_7_1 to i64

]]></node>
<StgValue><ssdm name="newIndex72"/></StgValue>
</operation>

<operation id="2428" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2101" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch191:8  %featureHist_1_addr_7 = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex72

]]></node>
<StgValue><ssdm name="featureHist_1_addr_7"/></StgValue>
</operation>

<operation id="2429" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2102" bw="16" op_0_bw="9">
<![CDATA[
branch191:9  %featureHist_1_load_7 = load i16* %featureHist_1_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_7"/></StgValue>
</operation>

<operation id="2430" st_id="132" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2116" bw="8" op_0_bw="17">
<![CDATA[
branch172:0  %rgb_load_216 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_216"/></StgValue>
</operation>

<operation id="2431" st_id="132" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2118" bw="8" op_0_bw="17">
<![CDATA[
branch172:2  %rgb_load_217 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_217"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2432" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2102" bw="16" op_0_bw="9">
<![CDATA[
branch191:9  %featureHist_1_load_7 = load i16* %featureHist_1_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_7"/></StgValue>
</operation>

<operation id="2433" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch191:10  %phitmp29 = add i16 %featureHist_1_load_7, 1

]]></node>
<StgValue><ssdm name="phitmp29"/></StgValue>
</operation>

<operation id="2434" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2104" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch191:11  store i16 %phitmp29, i16* %featureHist_1_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2435" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4555">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond71" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2105" bw="0" op_0_bw="0">
<![CDATA[
branch191:12  br label %._crit_edge.7.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2436" st_id="133" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2116" bw="8" op_0_bw="17">
<![CDATA[
branch172:0  %rgb_load_216 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_216"/></StgValue>
</operation>

<operation id="2437" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2117" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch172:1  %tmp_245 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_216, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2438" st_id="133" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2118" bw="8" op_0_bw="17">
<![CDATA[
branch172:2  %rgb_load_217 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_217"/></StgValue>
</operation>

<operation id="2439" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2119" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch172:3  %tmp_246 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_217, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2440" st_id="133" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2120" bw="8" op_0_bw="17">
<![CDATA[
branch172:4  %rgb_load_218 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_218"/></StgValue>
</operation>

<operation id="2441" st_id="133" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2139" bw="8" op_0_bw="17">
<![CDATA[
branch153:0  %rgb_load_219 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_219"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2442" st_id="134" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2120" bw="8" op_0_bw="17">
<![CDATA[
branch172:4  %rgb_load_218 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_218"/></StgValue>
</operation>

<operation id="2443" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2121" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch172:5  %tmp_247 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_218, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2444" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2122" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch172:6  %tmp_38_7_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_245, i3 %tmp_246, i3 %tmp_247)

]]></node>
<StgValue><ssdm name="tmp_38_7_2"/></StgValue>
</operation>

<operation id="2445" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2123" bw="64" op_0_bw="9">
<![CDATA[
branch172:7  %newIndex73 = zext i9 %tmp_38_7_2 to i64

]]></node>
<StgValue><ssdm name="newIndex73"/></StgValue>
</operation>

<operation id="2446" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2124" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch172:8  %featureHist_2_addr_7 = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex73

]]></node>
<StgValue><ssdm name="featureHist_2_addr_7"/></StgValue>
</operation>

<operation id="2447" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="16" op_0_bw="9">
<![CDATA[
branch172:9  %featureHist_2_load_7 = load i16* %featureHist_2_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_7"/></StgValue>
</operation>

<operation id="2448" st_id="134" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2139" bw="8" op_0_bw="17">
<![CDATA[
branch153:0  %rgb_load_219 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_219"/></StgValue>
</operation>

<operation id="2449" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2140" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch153:1  %tmp_248 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_219, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="2450" st_id="134" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2141" bw="8" op_0_bw="17">
<![CDATA[
branch153:2  %rgb_load_220 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_220"/></StgValue>
</operation>

<operation id="2451" st_id="134" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="8" op_0_bw="17">
<![CDATA[
branch153:4  %rgb_load_221 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_221"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2452" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="16" op_0_bw="9">
<![CDATA[
branch172:9  %featureHist_2_load_7 = load i16* %featureHist_2_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_7"/></StgValue>
</operation>

<operation id="2453" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch172:10  %tmp_40_7_2 = add i16 %featureHist_2_load_7, 1

]]></node>
<StgValue><ssdm name="tmp_40_7_2"/></StgValue>
</operation>

<operation id="2454" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2127" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch172:11  store i16 %tmp_40_7_2, i16* %featureHist_2_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2455" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4556">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2128" bw="0" op_0_bw="0">
<![CDATA[
branch172:12  br label %._crit_edge.7.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2456" st_id="135" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2141" bw="8" op_0_bw="17">
<![CDATA[
branch153:2  %rgb_load_220 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_220"/></StgValue>
</operation>

<operation id="2457" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2142" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch153:3  %tmp_249 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_220, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2458" st_id="135" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="8" op_0_bw="17">
<![CDATA[
branch153:4  %rgb_load_221 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_221"/></StgValue>
</operation>

<operation id="2459" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2144" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch153:5  %tmp_250 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_221, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2460" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2145" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch153:6  %tmp_38_7_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_248, i3 %tmp_249, i3 %tmp_250)

]]></node>
<StgValue><ssdm name="tmp_38_7_3"/></StgValue>
</operation>

<operation id="2461" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2146" bw="64" op_0_bw="9">
<![CDATA[
branch153:7  %newIndex74 = zext i9 %tmp_38_7_3 to i64

]]></node>
<StgValue><ssdm name="newIndex74"/></StgValue>
</operation>

<operation id="2462" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2147" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch153:8  %featureHist_3_addr_7 = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex74

]]></node>
<StgValue><ssdm name="featureHist_3_addr_7"/></StgValue>
</operation>

<operation id="2463" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2148" bw="16" op_0_bw="9">
<![CDATA[
branch153:9  %featureHist_3_load_7 = load i16* %featureHist_3_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_7"/></StgValue>
</operation>

<operation id="2464" st_id="135" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2162" bw="8" op_0_bw="17">
<![CDATA[
branch134:0  %rgb_load_222 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_222"/></StgValue>
</operation>

<operation id="2465" st_id="135" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2164" bw="8" op_0_bw="17">
<![CDATA[
branch134:2  %rgb_load_223 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_223"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2466" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2148" bw="16" op_0_bw="9">
<![CDATA[
branch153:9  %featureHist_3_load_7 = load i16* %featureHist_3_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_7"/></StgValue>
</operation>

<operation id="2467" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch153:10  %phitmp30 = add i16 %featureHist_3_load_7, 1

]]></node>
<StgValue><ssdm name="phitmp30"/></StgValue>
</operation>

<operation id="2468" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2150" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch153:11  store i16 %phitmp30, i16* %featureHist_3_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2469" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4557">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="0" op_0_bw="0">
<![CDATA[
branch153:12  br label %._crit_edge.7.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2470" st_id="136" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2162" bw="8" op_0_bw="17">
<![CDATA[
branch134:0  %rgb_load_222 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_222"/></StgValue>
</operation>

<operation id="2471" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2163" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch134:1  %tmp_251 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_222, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="2472" st_id="136" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2164" bw="8" op_0_bw="17">
<![CDATA[
branch134:2  %rgb_load_223 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_223"/></StgValue>
</operation>

<operation id="2473" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2165" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch134:3  %tmp_252 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_223, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2474" st_id="136" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="8" op_0_bw="17">
<![CDATA[
branch134:4  %rgb_load_224 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_224"/></StgValue>
</operation>

<operation id="2475" st_id="136" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2185" bw="8" op_0_bw="17">
<![CDATA[
branch115:0  %rgb_load_225 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_225"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2476" st_id="137" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="8" op_0_bw="17">
<![CDATA[
branch134:4  %rgb_load_224 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_224"/></StgValue>
</operation>

<operation id="2477" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2167" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch134:5  %tmp_253 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_224, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="2478" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2168" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch134:6  %tmp_38_7_4 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_251, i3 %tmp_252, i3 %tmp_253)

]]></node>
<StgValue><ssdm name="tmp_38_7_4"/></StgValue>
</operation>

<operation id="2479" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2169" bw="64" op_0_bw="9">
<![CDATA[
branch134:7  %newIndex75 = zext i9 %tmp_38_7_4 to i64

]]></node>
<StgValue><ssdm name="newIndex75"/></StgValue>
</operation>

<operation id="2480" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2170" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch134:8  %featureHist_4_addr_7 = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex75

]]></node>
<StgValue><ssdm name="featureHist_4_addr_7"/></StgValue>
</operation>

<operation id="2481" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2171" bw="16" op_0_bw="9">
<![CDATA[
branch134:9  %featureHist_4_load_7 = load i16* %featureHist_4_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_7"/></StgValue>
</operation>

<operation id="2482" st_id="137" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2185" bw="8" op_0_bw="17">
<![CDATA[
branch115:0  %rgb_load_225 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_225"/></StgValue>
</operation>

<operation id="2483" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2186" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch115:1  %tmp_254 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_225, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2484" st_id="137" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2187" bw="8" op_0_bw="17">
<![CDATA[
branch115:2  %rgb_load_226 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_226"/></StgValue>
</operation>

<operation id="2485" st_id="137" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2189" bw="8" op_0_bw="17">
<![CDATA[
branch115:4  %rgb_load_227 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_227"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2486" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2171" bw="16" op_0_bw="9">
<![CDATA[
branch134:9  %featureHist_4_load_7 = load i16* %featureHist_4_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_7"/></StgValue>
</operation>

<operation id="2487" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch134:10  %tmp_40_7_4 = add i16 %featureHist_4_load_7, 1

]]></node>
<StgValue><ssdm name="tmp_40_7_4"/></StgValue>
</operation>

<operation id="2488" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2173" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch134:11  store i16 %tmp_40_7_4, i16* %featureHist_4_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2489" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4558">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2174" bw="0" op_0_bw="0">
<![CDATA[
branch134:12  br label %._crit_edge.7.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2490" st_id="138" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2187" bw="8" op_0_bw="17">
<![CDATA[
branch115:2  %rgb_load_226 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_226"/></StgValue>
</operation>

<operation id="2491" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2188" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch115:3  %tmp_255 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_226, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2492" st_id="138" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2189" bw="8" op_0_bw="17">
<![CDATA[
branch115:4  %rgb_load_227 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_227"/></StgValue>
</operation>

<operation id="2493" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2190" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch115:5  %tmp_256 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_227, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2494" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2191" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch115:6  %tmp_38_7_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_254, i3 %tmp_255, i3 %tmp_256)

]]></node>
<StgValue><ssdm name="tmp_38_7_5"/></StgValue>
</operation>

<operation id="2495" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2192" bw="64" op_0_bw="9">
<![CDATA[
branch115:7  %newIndex76 = zext i9 %tmp_38_7_5 to i64

]]></node>
<StgValue><ssdm name="newIndex76"/></StgValue>
</operation>

<operation id="2496" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2193" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch115:8  %featureHist_5_addr_7 = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex76

]]></node>
<StgValue><ssdm name="featureHist_5_addr_7"/></StgValue>
</operation>

<operation id="2497" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="16" op_0_bw="9">
<![CDATA[
branch115:9  %featureHist_5_load_7 = load i16* %featureHist_5_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_7"/></StgValue>
</operation>

<operation id="2498" st_id="138" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2208" bw="8" op_0_bw="17">
<![CDATA[
branch96:0  %rgb_load_228 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_228"/></StgValue>
</operation>

<operation id="2499" st_id="138" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2210" bw="8" op_0_bw="17">
<![CDATA[
branch96:2  %rgb_load_229 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_229"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2500" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="16" op_0_bw="9">
<![CDATA[
branch115:9  %featureHist_5_load_7 = load i16* %featureHist_5_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_7"/></StgValue>
</operation>

<operation id="2501" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch115:10  %tmp_40_7_5 = add i16 %featureHist_5_load_7, 1

]]></node>
<StgValue><ssdm name="tmp_40_7_5"/></StgValue>
</operation>

<operation id="2502" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2196" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch115:11  store i16 %tmp_40_7_5, i16* %featureHist_5_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2503" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4559">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2197" bw="0" op_0_bw="0">
<![CDATA[
branch115:12  br label %._crit_edge.7.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2504" st_id="139" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2208" bw="8" op_0_bw="17">
<![CDATA[
branch96:0  %rgb_load_228 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_228"/></StgValue>
</operation>

<operation id="2505" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2209" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch96:1  %tmp_257 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_228, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2506" st_id="139" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2210" bw="8" op_0_bw="17">
<![CDATA[
branch96:2  %rgb_load_229 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_229"/></StgValue>
</operation>

<operation id="2507" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2211" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch96:3  %tmp_258 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_229, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2508" st_id="139" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2212" bw="8" op_0_bw="17">
<![CDATA[
branch96:4  %rgb_load_230 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_230"/></StgValue>
</operation>

<operation id="2509" st_id="139" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2231" bw="8" op_0_bw="17">
<![CDATA[
branch77:0  %rgb_load_231 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_231"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2510" st_id="140" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2212" bw="8" op_0_bw="17">
<![CDATA[
branch96:4  %rgb_load_230 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_230"/></StgValue>
</operation>

<operation id="2511" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2213" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch96:5  %tmp_259 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_230, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2512" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2214" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch96:6  %tmp_38_7_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_257, i3 %tmp_258, i3 %tmp_259)

]]></node>
<StgValue><ssdm name="tmp_38_7_6"/></StgValue>
</operation>

<operation id="2513" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2215" bw="64" op_0_bw="9">
<![CDATA[
branch96:7  %newIndex77 = zext i9 %tmp_38_7_6 to i64

]]></node>
<StgValue><ssdm name="newIndex77"/></StgValue>
</operation>

<operation id="2514" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2216" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch96:8  %featureHist_6_addr_7 = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex77

]]></node>
<StgValue><ssdm name="featureHist_6_addr_7"/></StgValue>
</operation>

<operation id="2515" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2217" bw="16" op_0_bw="9">
<![CDATA[
branch96:9  %featureHist_6_load_7 = load i16* %featureHist_6_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_7"/></StgValue>
</operation>

<operation id="2516" st_id="140" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2231" bw="8" op_0_bw="17">
<![CDATA[
branch77:0  %rgb_load_231 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_231"/></StgValue>
</operation>

<operation id="2517" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2232" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch77:1  %tmp_260 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_231, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2518" st_id="140" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2233" bw="8" op_0_bw="17">
<![CDATA[
branch77:2  %rgb_load_232 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_232"/></StgValue>
</operation>

<operation id="2519" st_id="140" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2235" bw="8" op_0_bw="17">
<![CDATA[
branch77:4  %rgb_load_233 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_233"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2520" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2217" bw="16" op_0_bw="9">
<![CDATA[
branch96:9  %featureHist_6_load_7 = load i16* %featureHist_6_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_7"/></StgValue>
</operation>

<operation id="2521" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch96:10  %tmp_40_7_6 = add i16 %featureHist_6_load_7, 1

]]></node>
<StgValue><ssdm name="tmp_40_7_6"/></StgValue>
</operation>

<operation id="2522" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2219" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch96:11  store i16 %tmp_40_7_6, i16* %featureHist_6_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2523" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4560">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2220" bw="0" op_0_bw="0">
<![CDATA[
branch96:12  br label %._crit_edge.7.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2524" st_id="141" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2233" bw="8" op_0_bw="17">
<![CDATA[
branch77:2  %rgb_load_232 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_232"/></StgValue>
</operation>

<operation id="2525" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2234" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch77:3  %tmp_261 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_232, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2526" st_id="141" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2235" bw="8" op_0_bw="17">
<![CDATA[
branch77:4  %rgb_load_233 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_233"/></StgValue>
</operation>

<operation id="2527" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2236" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch77:5  %tmp_262 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_233, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2528" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2237" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch77:6  %tmp_38_7_7 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_260, i3 %tmp_261, i3 %tmp_262)

]]></node>
<StgValue><ssdm name="tmp_38_7_7"/></StgValue>
</operation>

<operation id="2529" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2238" bw="64" op_0_bw="9">
<![CDATA[
branch77:7  %newIndex78 = zext i9 %tmp_38_7_7 to i64

]]></node>
<StgValue><ssdm name="newIndex78"/></StgValue>
</operation>

<operation id="2530" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2239" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch77:8  %featureHist_7_addr_7 = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex78

]]></node>
<StgValue><ssdm name="featureHist_7_addr_7"/></StgValue>
</operation>

<operation id="2531" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2240" bw="16" op_0_bw="9">
<![CDATA[
branch77:9  %featureHist_7_load_7 = load i16* %featureHist_7_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_7"/></StgValue>
</operation>

<operation id="2532" st_id="141" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2254" bw="8" op_0_bw="17">
<![CDATA[
branch58:0  %rgb_load_234 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_234"/></StgValue>
</operation>

<operation id="2533" st_id="141" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2256" bw="8" op_0_bw="17">
<![CDATA[
branch58:2  %rgb_load_235 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_235"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2534" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2240" bw="16" op_0_bw="9">
<![CDATA[
branch77:9  %featureHist_7_load_7 = load i16* %featureHist_7_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_7"/></StgValue>
</operation>

<operation id="2535" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch77:10  %phitmp31 = add i16 %featureHist_7_load_7, 1

]]></node>
<StgValue><ssdm name="phitmp31"/></StgValue>
</operation>

<operation id="2536" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2242" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch77:11  store i16 %phitmp31, i16* %featureHist_7_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2537" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4561">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2243" bw="0" op_0_bw="0">
<![CDATA[
branch77:12  br label %._crit_edge.7.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2538" st_id="142" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2254" bw="8" op_0_bw="17">
<![CDATA[
branch58:0  %rgb_load_234 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_234"/></StgValue>
</operation>

<operation id="2539" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch58:1  %tmp_263 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_234, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2540" st_id="142" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2256" bw="8" op_0_bw="17">
<![CDATA[
branch58:2  %rgb_load_235 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_235"/></StgValue>
</operation>

<operation id="2541" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch58:3  %tmp_264 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_235, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2542" st_id="142" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4562">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2258" bw="8" op_0_bw="17">
<![CDATA[
branch58:4  %rgb_load_236 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_236"/></StgValue>
</operation>

<operation id="2543" st_id="142" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4563">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="8" op_0_bw="17">
<![CDATA[
branch49:0  %rgb_load_237 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_237"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2544" st_id="143" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2258" bw="8" op_0_bw="17">
<![CDATA[
branch58:4  %rgb_load_236 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_236"/></StgValue>
</operation>

<operation id="2545" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch58:5  %tmp_265 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_236, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2546" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2260" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch58:6  %tmp_38_7_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_263, i3 %tmp_264, i3 %tmp_265)

]]></node>
<StgValue><ssdm name="tmp_38_7_8"/></StgValue>
</operation>

<operation id="2547" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="9">
<![CDATA[
branch58:7  %newIndex79 = zext i9 %tmp_38_7_8 to i64

]]></node>
<StgValue><ssdm name="newIndex79"/></StgValue>
</operation>

<operation id="2548" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2262" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch58:8  %featureHist_8_addr_7 = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex79

]]></node>
<StgValue><ssdm name="featureHist_8_addr_7"/></StgValue>
</operation>

<operation id="2549" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="16" op_0_bw="9">
<![CDATA[
branch58:9  %featureHist_8_load_8 = load i16* %featureHist_8_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_8"/></StgValue>
</operation>

<operation id="2550" st_id="143" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="8" op_0_bw="17">
<![CDATA[
branch49:0  %rgb_load_237 = load i8* %rgb_addr_22, align 1

]]></node>
<StgValue><ssdm name="rgb_load_237"/></StgValue>
</operation>

<operation id="2551" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2278" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch49:1  %tmp_266 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_237, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2552" st_id="143" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="8" op_0_bw="17">
<![CDATA[
branch49:2  %rgb_load_238 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_238"/></StgValue>
</operation>

<operation id="2553" st_id="143" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="8" op_0_bw="17">
<![CDATA[
branch49:4  %rgb_load_239 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_239"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2554" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="16" op_0_bw="9">
<![CDATA[
branch58:9  %featureHist_8_load_8 = load i16* %featureHist_8_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load_8"/></StgValue>
</operation>

<operation id="2555" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch58:10  %tmp_40_7_8 = add i16 %featureHist_8_load_8, 1

]]></node>
<StgValue><ssdm name="tmp_40_7_8"/></StgValue>
</operation>

<operation id="2556" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch58:11  store i16 %tmp_40_7_8, i16* %featureHist_8_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2557" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4564">
<or_exp><and_exp><literal name="or_cond78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2266" bw="0" op_0_bw="0">
<![CDATA[
branch58:12  br label %._crit_edge.7.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2558" st_id="144" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="8" op_0_bw="17">
<![CDATA[
branch49:2  %rgb_load_238 = load i8* %rgb_addr_23, align 2

]]></node>
<StgValue><ssdm name="rgb_load_238"/></StgValue>
</operation>

<operation id="2559" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2280" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch49:3  %tmp_267 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_238, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2560" st_id="144" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="8" op_0_bw="17">
<![CDATA[
branch49:4  %rgb_load_239 = load i8* %rgb_addr_24, align 1

]]></node>
<StgValue><ssdm name="rgb_load_239"/></StgValue>
</operation>

<operation id="2561" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2282" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch49:5  %tmp_268 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %rgb_load_239, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2562" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="3" op_3_bw="3">
<![CDATA[
branch49:6  %tmp_38_7_9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %tmp_266, i3 %tmp_267, i3 %tmp_268)

]]></node>
<StgValue><ssdm name="tmp_38_7_9"/></StgValue>
</operation>

<operation id="2563" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2284" bw="64" op_0_bw="9">
<![CDATA[
branch49:7  %newIndex80 = zext i9 %tmp_38_7_9 to i64

]]></node>
<StgValue><ssdm name="newIndex80"/></StgValue>
</operation>

<operation id="2564" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:8  %featureHist_9_addr_7 = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex80

]]></node>
<StgValue><ssdm name="featureHist_9_addr_7"/></StgValue>
</operation>

<operation id="2565" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2286" bw="16" op_0_bw="9">
<![CDATA[
branch49:9  %featureHist_9_load_8 = load i16* %featureHist_9_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_8"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2566" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2286" bw="16" op_0_bw="9">
<![CDATA[
branch49:9  %featureHist_9_load_8 = load i16* %featureHist_9_addr_7, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load_8"/></StgValue>
</operation>

<operation id="2567" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch49:10  %tmp_40_7_9 = add i16 %featureHist_9_load_8, 1

]]></node>
<StgValue><ssdm name="tmp_40_7_9"/></StgValue>
</operation>

<operation id="2568" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2288" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch49:11  store i16 %tmp_40_7_9, i16* %featureHist_9_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2569" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4645">
<or_exp><and_exp><literal name="or_cond79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="0" op_0_bw="0">
<![CDATA[
branch49:12  br label %._crit_edge.7.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2570" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2300" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar1 = phi i13 [ %indvar_next1, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="2571" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2301" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header:1  %exitcond4 = icmp eq i13 %indvar1, -3072

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="2572" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2302" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120) nounwind

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="2573" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header:3  %indvar_next1 = add i13 %indvar1, 1

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="2574" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond4, label %burst.wr.end, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2575" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.wr.body:3  %arrayNo = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %indvar1, i32 9, i32 12)

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="2576" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="9" op_0_bw="13">
<![CDATA[
burst.wr.body:5  %tmp_21 = trunc i13 %indvar1 to i9

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="2577" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2312" bw="64" op_0_bw="9">
<![CDATA[
burst.wr.body:6  %newIndex2 = zext i9 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="2578" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:7  %featureHist_0_addr_8 = getelementptr [512 x i16]* %featureHist_0, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_0_addr_8"/></StgValue>
</operation>

<operation id="2579" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2314" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:8  %featureHist_0_load_8 = load i16* %featureHist_0_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_8"/></StgValue>
</operation>

<operation id="2580" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:9  %featureHist_1_addr_8 = getelementptr [512 x i16]* %featureHist_1, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_1_addr_8"/></StgValue>
</operation>

<operation id="2581" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2316" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:10  %featureHist_1_load_8 = load i16* %featureHist_1_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_8"/></StgValue>
</operation>

<operation id="2582" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:11  %featureHist_2_addr_8 = getelementptr [512 x i16]* %featureHist_2, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_2_addr_8"/></StgValue>
</operation>

<operation id="2583" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2318" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:12  %featureHist_2_load_8 = load i16* %featureHist_2_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_8"/></StgValue>
</operation>

<operation id="2584" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:13  %featureHist_3_addr_8 = getelementptr [512 x i16]* %featureHist_3, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_3_addr_8"/></StgValue>
</operation>

<operation id="2585" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2320" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:14  %featureHist_3_load_8 = load i16* %featureHist_3_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_8"/></StgValue>
</operation>

<operation id="2586" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:15  %featureHist_4_addr_8 = getelementptr [512 x i16]* %featureHist_4, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_4_addr_8"/></StgValue>
</operation>

<operation id="2587" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2322" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:16  %featureHist_4_load_8 = load i16* %featureHist_4_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_8"/></StgValue>
</operation>

<operation id="2588" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:17  %featureHist_5_addr_8 = getelementptr [512 x i16]* %featureHist_5, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_5_addr_8"/></StgValue>
</operation>

<operation id="2589" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2324" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:18  %featureHist_5_load_8 = load i16* %featureHist_5_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_8"/></StgValue>
</operation>

<operation id="2590" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:19  %featureHist_6_addr_8 = getelementptr [512 x i16]* %featureHist_6, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_6_addr_8"/></StgValue>
</operation>

<operation id="2591" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2326" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:20  %featureHist_6_load_8 = load i16* %featureHist_6_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_8"/></StgValue>
</operation>

<operation id="2592" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:21  %featureHist_7_addr_8 = getelementptr [512 x i16]* %featureHist_7, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_7_addr_8"/></StgValue>
</operation>

<operation id="2593" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2328" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:22  %featureHist_7_load_8 = load i16* %featureHist_7_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_8"/></StgValue>
</operation>

<operation id="2594" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:23  %featureHist_8_addr_8 = getelementptr [512 x i16]* %featureHist_8, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_8_addr_8"/></StgValue>
</operation>

<operation id="2595" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2330" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:24  %featureHist_8_load = load i16* %featureHist_8_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load"/></StgValue>
</operation>

<operation id="2596" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:25  %featureHist_9_addr_8 = getelementptr [512 x i16]* %featureHist_9, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="featureHist_9_addr_8"/></StgValue>
</operation>

<operation id="2597" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2332" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:26  %featureHist_9_load = load i16* %featureHist_9_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2598" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2310" bw="32" op_0_bw="4">
<![CDATA[
burst.wr.body:4  %arrayNo_cast = zext i4 %arrayNo to i32

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="2599" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2314" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:8  %featureHist_0_load_8 = load i16* %featureHist_0_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_0_load_8"/></StgValue>
</operation>

<operation id="2600" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2316" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:10  %featureHist_1_load_8 = load i16* %featureHist_1_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_1_load_8"/></StgValue>
</operation>

<operation id="2601" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2318" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:12  %featureHist_2_load_8 = load i16* %featureHist_2_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_2_load_8"/></StgValue>
</operation>

<operation id="2602" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2320" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:14  %featureHist_3_load_8 = load i16* %featureHist_3_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_3_load_8"/></StgValue>
</operation>

<operation id="2603" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2322" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:16  %featureHist_4_load_8 = load i16* %featureHist_4_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_4_load_8"/></StgValue>
</operation>

<operation id="2604" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2324" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:18  %featureHist_5_load_8 = load i16* %featureHist_5_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_5_load_8"/></StgValue>
</operation>

<operation id="2605" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2326" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:20  %featureHist_6_load_8 = load i16* %featureHist_6_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_6_load_8"/></StgValue>
</operation>

<operation id="2606" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2328" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:22  %featureHist_7_load_8 = load i16* %featureHist_7_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_7_load_8"/></StgValue>
</operation>

<operation id="2607" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2330" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:24  %featureHist_8_load = load i16* %featureHist_8_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_8_load"/></StgValue>
</operation>

<operation id="2608" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2332" bw="16" op_0_bw="9">
<![CDATA[
burst.wr.body:26  %featureHist_9_load = load i16* %featureHist_9_addr_8, align 2

]]></node>
<StgValue><ssdm name="featureHist_9_load"/></StgValue>
</operation>

<operation id="2609" st_id="147" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="32">
<![CDATA[
burst.wr.body:27  %tmp_3_35 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i32(i16 %featureHist_0_load_8, i16 %featureHist_1_load_8, i16 %featureHist_2_load_8, i16 %featureHist_3_load_8, i16 %featureHist_4_load_8, i16 %featureHist_5_load_8, i16 %featureHist_6_load_8, i16 %featureHist_7_load_8, i16 %featureHist_8_load, i16 %featureHist_9_load, i32 %arrayNo_cast) nounwind

]]></node>
<StgValue><ssdm name="tmp_3_35"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2610" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="2611" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2612" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2308" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_featureh_OC_featureH) nounwind

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="2613" st_id="148" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
burst.wr.body:28  call void @_ssdm_op_Write.m_axi.i16P(i16* %M_OFFSET_addr_1, i16 %tmp_3_35, i2 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2614" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:29  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="2615" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2336" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:30  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2616" st_id="149" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %M_OFFSET_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2617" st_id="150" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %M_OFFSET_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2618" st_id="151" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %M_OFFSET_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2619" st_id="152" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %M_OFFSET_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2620" st_id="153" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %M_OFFSET_addr_1)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="2621" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2339" bw="0">
<![CDATA[
burst.wr.end:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
