Overriding Xilinx file <TextEditor.cfg> with local file <F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu Jul 19 01:23:20 2018
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/fpga_project/cpu/10/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\10\system.mhs line 118 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\10\system.mhs line 74
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\10\system.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - D:\fpga_project\cpu\10\system.mhs line 22 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - D:\fpga_project\cpu\10\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - D:\fpga_project\cpu\10\system.mhs line 42 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - D:\fpga_project\cpu\10\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\10\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\10\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - D:\fpga_project\cpu\10\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\10\system.mhs line 81 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - D:\fpga_project\cpu\10\system.mhs line 96 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - D:\fpga_project\cpu\10\system.mhs line 108 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\fpga_project\cpu\10\system.mhs line 22 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx9tqg144-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/10/implementation/microblaze_0_wrapper/system_microblaze_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb - D:\fpga_project\cpu\10\system.mhs
line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx9tqg144-2 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"D:/fpga_project/cpu/10/implementation/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb - D:\fpga_project\cpu\10\system.mhs
line 49 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx9tqg144-2 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"D:/fpga_project/cpu/10/implementation/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\10\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx9tqg144-2 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/10/implementation/clock_generator_0_wrapper/system_clock_ge
nerator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 156.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
Writing filter settings....
Done writing filter settings to:
	D:\fpga_project\cpu\10\etc\system.filters
Done writing Tab View settings to:
	D:\fpga_project\cpu\10\etc\system.gui
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
WARNING:EDK:3605 - Use of the repository located at F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
(equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
It is recommended that you use Global SearchPath preference to specify search paths that apply to all the projects.
ERROR:EDK - D:\fpga_project\cpu\10\pcores\pwm_peipheral_v1_00_a\data\pwm_peipheral_v2_1_0.mpd line 34	Invalid value virtex6 for address parameter C_FAMILY
ERROR:EDK:383 - 1 errors found while parsing MPD file D:\fpga_project\cpu\10\pcores\pwm_peipheral_v1_00_a\data\pwm_peipheral_v2_1_0.mpd
Writing filter settings....
Done writing filter settings to:
	D:\fpga_project\cpu\10\etc\system.filters
Done writing Tab View settings to:
	D:\fpga_project\cpu\10\etc\system.gui
Assigned Driver pwm_peipheral 1.00.a for instance pwm_peipheral_0
pwm_peipheral_0 has been added to the project
WARNING:EDK:2137 - Peripheral pwm_peipheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pwm_peipheral_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	D:\fpga_project\cpu\10\etc\system.filters
Done writing Tab View settings to:
	D:\fpga_project\cpu\10\etc\system.gui
