# Memories

This folder contains Verilog modules implementing different memory architectures, mainly focused on various RAM designs.

## Modules Included

- Single Port RAM (versions 1 to 4)
- Dual Port RAM (versions 1 and 2)
- True Dual Port RAM (versions 1 and 2)





iverilog -o <output_file> <memory_design.v> <testbench.v>
vvp <output_file>

---

Contributions to extend memory designs or improve existing code are welcome.

