Timing Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Mon Mar  2 17:15:27 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CCC_0_0/CCC_0_0/pll_inst_0/OUT0
Period (ns):                6.135
Frequency (MHz):            162.999
Required Period (ns):       9.000
Required Frequency (MHz):   111.111
External Setup (ns):        2.199
Max Clock-To-Out (ns):      11.023

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT1
Period (ns):                3.604
Frequency (MHz):            277.469
Required Period (ns):       6.000
Required Frequency (MHz):   166.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      15.775

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT2
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Period (ns):                10.000
Frequency (MHz):            100.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Period (ns):                10.000
Frequency (MHz):            100.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Period (ns):                0.422
Frequency (MHz):            2369.668
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               REF_CLK_0
Period (ns):                2.000
Frequency (MHz):            500.000
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               TCK
Period (ns):                20.000
Frequency (MHz):            50.000
Required Period (ns):       33.330
Required Frequency (MHz):   30.003
External Setup (ns):        6.819
Max Clock-To-Out (ns):      3.763

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT0
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT3
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.093
  Slack (ns):              2.865
  Arrival (ns):            9.326
  Required (ns):          12.191
  Setup (ns):              0.000
  Minimum Period (ns):     6.135
  Operating Conditions: slow_lv_ht

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              6.088
  Slack (ns):              2.872
  Arrival (ns):            9.321
  Required (ns):          12.193
  Setup (ns):              0.000
  Minimum Period (ns):     6.128
  Operating Conditions: slow_lv_ht

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[53]:D
  Delay (ns):              6.080
  Slack (ns):              2.878
  Arrival (ns):            9.313
  Required (ns):          12.191
  Setup (ns):              0.000
  Minimum Period (ns):     6.122
  Operating Conditions: slow_lv_ht

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.057
  Slack (ns):              2.904
  Arrival (ns):            9.290
  Required (ns):          12.194
  Setup (ns):              0.000
  Minimum Period (ns):     6.096
  Operating Conditions: slow_lv_ht

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              6.044
  Slack (ns):              2.917
  Arrival (ns):            9.277
  Required (ns):          12.194
  Setup (ns):              0.000
  Minimum Period (ns):     6.083
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  data required time                                 12.191
  data arrival time                          -        9.326
  slack                                               2.865
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.152          cell: ADLIB:ICB_CLKINT
  1.694                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.377          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.071                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.151          cell: ADLIB:GB
  2.222                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.388          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.610                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  2.662                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.571          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  3.233                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK (r)
               +     0.175          cell: ADLIB:SLE
  3.408                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:Q (r)
               +     0.743          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]
  4.151                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_4:A (r)
               +     0.066          cell: ADLIB:CFG4_IP_ABCD
  4.217                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_4:Y (r)
               +     0.018          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/A_net[2]
  4.235                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:A[2] (r)
               +     2.181          cell: ADLIB:MACC_IP
  6.416                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[35] (r)
               +     0.007          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0_cas[35]
  6.423                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[35] (r)
               +     1.479          cell: ADLIB:MACC_IP
  7.902                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[24] (r)
               +     0.584          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_122[41]
  8.486                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_41:A (r)
               +     0.046          cell: ADLIB:ARI1_CC
  8.532                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_41:P (f)
               +     0.014          net: NET_CC_CONFIG5820
  8.546                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:P[6] (f)
               +     0.325          cell: ADLIB:CC_CONFIG
  8.871                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG5839
  8.871                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_45:CC (r)
               +     0.055          cell: ADLIB:ARI1_CC
  8.926                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_45:S (r)
               +     0.307          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123[45]
  9.233                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[62]:D (r)
               +     0.066          cell: ADLIB:CFG4
  9.299                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[62]:Y (r)
               +     0.027          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12[62]
  9.326                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D (r)
                                    
  9.326                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  10.254                       
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.398                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  10.529                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.343          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.872                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.138          cell: ADLIB:GB
  11.010                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.350          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.360                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.047          cell: ADLIB:RGB
  11.407                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.503          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  11.910                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:CLK (r)
               +     0.281          
  12.191                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.191                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
                                    
  12.191                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: RX
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:D
  Delay (ns):              3.545
  Arrival (ns):            3.545
  Setup (ns):              0.000
  External Setup (ns):     1.792
  Operating Conditions: fast_hv_lt

Path 2
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):              3.317
  Arrival (ns):            3.317
  Setup (ns):              0.000
  External Setup (ns):     1.563
  Operating Conditions: fast_hv_lt

Path 3
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  Delay (ns):              3.195
  Arrival (ns):            3.195
  Setup (ns):              0.000
  External Setup (ns):     1.442
  Operating Conditions: fast_hv_lt

Path 4
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q1:D
  Delay (ns):              3.131
  Arrival (ns):            3.131
  Setup (ns):              0.000
  External Setup (ns):     1.377
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: RX
  To: UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:D
  data required time                                    N/C
  data arrival time                          -        3.545
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RX (f)
               +     0.000          net: RX
  0.000                        RX_ibuf/U_IOPAD:PAD (f)
               +     0.619          cell: ADLIB:IOPAD_IN
  0.619                        RX_ibuf/U_IOPAD:Y (f)
               +     0.000          net: RX_ibuf/YIN
  0.619                        RX_ibuf/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  0.750                        RX_ibuf/U_IOIN:Y (f)
               +     2.795          net: RX_c
  3.545                        UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:D (f)
                                    
  3.545                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.699          Clock generation
  N/C                          
               +     0.090          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.089          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.224          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.100          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.229          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11:A (r)
               +     0.034          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11:Y (f)
               +     0.288          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1
  N/C                          UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To:   GPIO_OUT[1]
  Delay (ns):              5.341
  Arrival (ns):            7.265
  Clock to Out (ns):       7.265
  Operating Conditions: fast_hv_lt

Path 2
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK
  To:   GPIO_OUT[2]
  Delay (ns):              5.330
  Arrival (ns):            7.254
  Clock to Out (ns):       7.254
  Operating Conditions: fast_hv_lt

Path 3
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK
  To:   GPIO_OUT[3]
  Delay (ns):              5.321
  Arrival (ns):            7.245
  Clock to Out (ns):       7.245
  Operating Conditions: fast_hv_lt

Path 4
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct:CLK
  To:   SPISDO
  Delay (ns):              5.152
  Arrival (ns):            7.087
  Clock to Out (ns):       7.087
  Operating Conditions: fast_hv_lt

Path 5
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK
  To:   GPIO_OUT[0]
  Delay (ns):              5.156
  Arrival (ns):            7.080
  Clock to Out (ns):       7.080
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To: GPIO_OUT[1]
  data required time                                    N/C
  data arrival time                          -        7.265
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.775          Clock generation
  0.775                        
               +     0.098          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  0.873                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.103          cell: ADLIB:ICB_CLKINT
  0.976                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.245          net: CCC_0_0/CCC_0_0/clkint_0_NET
  1.221                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.110          cell: ADLIB:GB
  1.331                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.254          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  1.585                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11:A (r)
               +     0.039          cell: ADLIB:RGB
  1.624                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11:Y (f)
               +     0.300          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1
  1.924                        COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK (r)
               +     0.104          cell: ADLIB:SLE
  2.028                        COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q (f)
               +     3.337          net: GPIO_OUT_c[1]
  5.365                        GPIO_OUT_obuf[1]/U_IOTRI:D (f)
               +     0.345          cell: ADLIB:IOTRI_OB_EB
  5.710                        GPIO_OUT_obuf[1]/U_IOTRI:DOUT (f)
               +     0.000          net: GPIO_OUT_obuf[1]/DOUT
  5.710                        GPIO_OUT_obuf[1]/U_IOPAD:D (f)
               +     1.555          cell: ADLIB:IOPAD_TRI
  7.265                        GPIO_OUT_obuf[1]/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_OUT[1]
  7.265                        GPIO_OUT[1] (f)
                                    
  7.265                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.699          Clock generation
  N/C                          
                                    
  N/C                          GPIO_OUT[1] (f)


Operating Conditions : fast_hv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[0]:ALn
  Delay (ns):              3.851
  Slack (ns):              4.863
  Arrival (ns):            7.023
  Required (ns):          11.886
  Recovery (ns):           0.183
  Minimum Period (ns):     4.137
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht

Path 2
  From: reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[2]:ALn
  Delay (ns):              3.851
  Slack (ns):              4.863
  Arrival (ns):            7.023
  Required (ns):          11.886
  Recovery (ns):           0.183
  Minimum Period (ns):     4.137
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht

Path 3
  From: reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[1]:ALn
  Delay (ns):              3.850
  Slack (ns):              4.864
  Arrival (ns):            7.022
  Required (ns):          11.886
  Recovery (ns):           0.183
  Minimum Period (ns):     4.136
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht

Path 4
  From: reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[3]:ALn
  Delay (ns):              3.850
  Slack (ns):              4.865
  Arrival (ns):            7.022
  Required (ns):          11.887
  Recovery (ns):           0.183
  Minimum Period (ns):     4.135
  Skew (ns):               0.102
  Operating Conditions: slow_lv_ht

Path 5
  From: reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AHBMasterCtrl/currState[1]:ALn
  Delay (ns):              3.883
  Slack (ns):              4.867
  Arrival (ns):            7.055
  Required (ns):          11.922
  Recovery (ns):           0.183
  Minimum Period (ns):     4.133
  Skew (ns):               0.067
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK
  To: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[0]:ALn
  data required time                                 11.886
  data arrival time                          -        7.023
  slack                                               4.863
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.152          cell: ADLIB:ICB_CLKINT
  1.694                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.377          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.071                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.151          cell: ADLIB:GB
  2.222                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.377          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  2.599                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11:A (r)
               +     0.052          cell: ADLIB:RGB
  2.651                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11:Y (f)
               +     0.521          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1
  3.172                        reset_syn_0_0/reset_syn_0_0/dff_1_rep:CLK (r)
               +     0.175          cell: ADLIB:SLE
  3.347                        reset_syn_0_0/reset_syn_0_0/dff_1_rep:Q (r)
               +     0.152          net: reset_syn_0_0/reset_syn_0_0/dff_1_rep_Z
  3.499                        reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM:A (r)
               +     0.046          cell: ADLIB:CFG1
  3.545                        reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM:Y (f)
               +     2.409          net: reset_syn_0_0/reset_syn_0_0/dff_1_i_0_rep
  5.954                        reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0:A (f)
               +     0.106          cell: ADLIB:GB
  6.060                        reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0:Y (f)
               +     0.385          net: reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_Y
  6.445                        reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_RGB1_RGB2:A (f)
               +     0.056          cell: ADLIB:RGB
  6.501                        reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_RGB1_RGB2:Y (r)
               +     0.522          net: reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_RGB1_RGB2_rgb_net_1
  7.023                        CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[0]:ALn (r)
                                    
  7.023                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  10.254                       
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.398                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  10.529                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.343          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.872                       CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.138          cell: ADLIB:GB
  11.010                       CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.343          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  11.353                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8:A (r)
               +     0.047          cell: ADLIB:RGB
  11.400                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8:Y (f)
               +     0.451          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8_rgb_net_1
  11.851                       CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[0]:CLK (r)
               +     0.218          
  12.069                       clock reconvergence pessimism
               -     0.183          Library recovery time: ADLIB:SLE
  11.886                       CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/beatCnt[0]:ALn
                                    
  11.886                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1:ALn
  Delay (ns):              4.086
  Arrival (ns):            4.086
  Recovery (ns):           0.097
  External Recovery (ns):   2.421
  Operating Conditions: fast_hv_lt

Path 2
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_0:ALn
  Delay (ns):              4.085
  Arrival (ns):            4.085
  Recovery (ns):           0.097
  External Recovery (ns):   2.420
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: resetn
  To: reset_syn_1_0/reset_syn_1_0/dff_1:ALn
  data required time                                    N/C
  data arrival time                          -        4.086
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        resetn (r)
               +     0.000          net: resetn
  0.000                        resetn_ibuf/U_IOPAD:PAD (r)
               +     0.363          cell: ADLIB:IOPAD_IN
  0.363                        resetn_ibuf/U_IOPAD:Y (r)
               +     0.000          net: resetn_ibuf/YIN
  0.363                        resetn_ibuf/U_IOIN:YIN (r)
               +     0.135          cell: ADLIB:IOIN_IB_E
  0.498                        resetn_ibuf/U_IOIN:Y (r)
               +     2.946          net: resetn_c
  3.444                        reset_syn_1_0/reset_syn_1_0/un1_C:A (r)
               +     0.042          cell: ADLIB:CFG3
  3.486                        reset_syn_1_0/reset_syn_1_0/un1_C:Y (r)
               +     0.600          net: reset_syn_1_0/reset_syn_1_0/un1_INTERNAL_RST_arst_i
  4.086                        reset_syn_1_0/reset_syn_1_0/dff_1:ALn (r)
                                    
  4.086                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.699          Clock generation
  N/C                          
               +     0.090          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.089          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.224          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.100          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.233          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.034          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.293          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          reset_syn_1_0/reset_syn_1_0/dff_1:CLK (r)
               -     0.097          Library recovery time: ADLIB:SLE
  N/C                          reset_syn_1_0/reset_syn_1_0/dff_1:ALn


Operating Conditions : fast_hv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.480
  Slack (ns):              2.396
  Arrival (ns):            9.982
  Required (ns):          12.378
  Setup (ns):              0.000
  Minimum Period (ns):     3.604
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.437
  Slack (ns):              2.428
  Arrival (ns):            9.950
  Required (ns):          12.378
  Setup (ns):              0.000
  Minimum Period (ns):     3.572
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.428
  Slack (ns):              2.437
  Arrival (ns):            9.941
  Required (ns):          12.378
  Setup (ns):              0.000
  Minimum Period (ns):     3.563
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[8]:D
  Delay (ns):              3.427
  Slack (ns):              2.449
  Arrival (ns):            9.929
  Required (ns):          12.378
  Setup (ns):              0.000
  Minimum Period (ns):     3.551
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[7]:D
  Delay (ns):              3.420
  Slack (ns):              2.453
  Arrival (ns):            9.922
  Required (ns):          12.375
  Setup (ns):              0.000
  Minimum Period (ns):     3.547
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/rw_queued:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  data required time                                 12.378
  data arrival time                          -        9.982
  slack                                               2.396
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.391          Clock generation
  4.391                        
               +     0.203          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.594                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.721                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.602          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.323                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.160          cell: ADLIB:GB
  5.483                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.388          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.871                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  5.923                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.579          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  6.502                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/rw_queued:CLK (r)
               +     0.175          cell: ADLIB:SLE
  6.677                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/rw_queued:Q (r)
               +     0.448          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/MSC_net_433
  7.125                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/busy:B (r)
               +     0.081          cell: ADLIB:CFG3
  7.206                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_207/busy:Y (r)
               +     0.216          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_729
  7.422                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/busy_0_m3:B (r)
               +     0.048          cell: ADLIB:CFG3
  7.470                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/busy_0_m3:Y (r)
               +     0.114          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/MSC_net_490
  7.584                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/busy_0:C (r)
               +     0.081          cell: ADLIB:CFG4
  7.665                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/busy_0:Y (r)
               +     0.323          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_net_1038
  7.988                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/burst_xfer_active_RNI7RQO:B (r)
               +     0.048          cell: ADLIB:CFG3
  8.036                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/burst_xfer_active_RNI7RQO:Y (r)
               +     0.078          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_2045
  8.114                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/state_ns_1_0_.read_count20_0_a2:A (r)
               +     0.046          cell: ADLIB:CFG2
  8.160                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/state_ns_1_0_.read_count20_0_a2:Y (f)
               +     0.619          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_2452
  8.779                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16[1]:B (f)
               +     0.045          cell: ADLIB:CFG4
  8.824                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16[1]:Y (r)
               +     0.317          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_1420
  9.141                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16_RNIGNKL2[1]:B (r)
               +     0.140          cell: ADLIB:ARI1_CC
  9.281                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16_RNIGNKL2[1]:Y (r)
               +     0.063          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_1589
  9.344                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16_RNIDDIP5[2]:A (r)
               +     0.046          cell: ADLIB:ARI1_CC
  9.390                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16_RNIDDIP5[2]:P (f)
               +     0.015          net: NET_CC_CONFIG10676
  9.405                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16_RNI7O8E[0]_CC_1:P[1] (f)
               +     0.338          cell: ADLIB:CC_CONFIG
  9.743                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16_RNI7O8E[0]_CC_1:CO (r)
               +     0.016          net: CI_TO_CO10659
  9.759                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16_RNI7O8E[0]_CC_2:CI (r)
               +     0.144          cell: ADLIB:CC_CONFIG
  9.903                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un1_read_count16_RNI7O8E[0]_CC_2:CC[5] (r)
               +     0.000          net: NET_CC_CONFIG10743
  9.903                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_RNO[10]:CC (r)
               +     0.055          cell: ADLIB:ARI1_CC
  9.958                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_RNO[10]:S (r)
               +     0.024          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_534
  9.982                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D (r)
                                    
  9.982                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.985          Clock generation
  9.985                        
               +     0.185          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.170                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.110          cell: ADLIB:ICB_CLKINT
  10.280                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.547          net: DDR3_0_0/CCC_0/clkint_4_NET
  10.827                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.146          cell: ADLIB:GB
  10.973                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.350          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.323                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.047          cell: ADLIB:RGB
  11.370                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.493          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  11.863                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:CLK (r)
               +     0.515          
  12.378                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.378                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
                                    
  12.378                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              6.344
  Arrival (ns):           10.348
  Clock to Out (ns):      10.348
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To: CTRLR_READY
  data required time                                    N/C
  data arrival time                          -       10.348
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     2.639          Clock generation
  2.639                        
               +     0.128          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  2.767                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.086          cell: ADLIB:ICB_CLKINT
  2.853                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.396          net: DDR3_0_0/CCC_0/clkint_4_NET
  3.249                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.117          cell: ADLIB:GB
  3.366                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.262          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  3.628                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.039          cell: ADLIB:RGB
  3.667                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.337          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  4.004                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK (r)
               +     0.104          cell: ADLIB:SLE
  4.108                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q (f)
               +     4.339          net: CTRLR_READY_c
  8.447                        CTRLR_READY_obuf/U_IOTRI:D (f)
               +     0.345          cell: ADLIB:IOTRI_OB_EB
  8.792                        CTRLR_READY_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: CTRLR_READY_obuf/DOUT
  8.792                        CTRLR_READY_obuf/U_IOPAD:D (f)
               +     1.556          cell: ADLIB:IOPAD_TRI
  10.348                       CTRLR_READY_obuf/U_IOPAD:PAD (f)
               +     0.000          net: CTRLR_READY
  10.348                       CTRLR_READY (f)
                                    
  10.348                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     2.387          Clock generation
  N/C                          
                                    
  N/C                          CTRLR_READY (f)


Operating Conditions : fast_hv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[5]:ALn
  Delay (ns):              1.963
  Slack (ns):              3.756
  Arrival (ns):            8.432
  Required (ns):          12.188
  Recovery (ns):           0.170
  Minimum Period (ns):     2.244
  Skew (ns):               0.111
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[3]:ALn
  Delay (ns):              1.962
  Slack (ns):              3.757
  Arrival (ns):            8.431
  Required (ns):          12.188
  Recovery (ns):           0.170
  Minimum Period (ns):     2.243
  Skew (ns):               0.111
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[4]:ALn
  Delay (ns):              1.962
  Slack (ns):              3.757
  Arrival (ns):            8.431
  Required (ns):          12.188
  Recovery (ns):           0.170
  Minimum Period (ns):     2.243
  Skew (ns):               0.111
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[2]:ALn
  Delay (ns):              1.915
  Slack (ns):              3.766
  Arrival (ns):            8.384
  Required (ns):          12.150
  Recovery (ns):           0.170
  Minimum Period (ns):     2.234
  Skew (ns):               0.149
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[4]:ALn
  Delay (ns):              1.915
  Slack (ns):              3.766
  Arrival (ns):            8.384
  Required (ns):          12.150
  Recovery (ns):           0.170
  Minimum Period (ns):     2.234
  Skew (ns):               0.149
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[5]:ALn
  data required time                                 12.188
  data arrival time                          -        8.432
  slack                                               3.756
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.391          Clock generation
  4.391                        
               +     0.203          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.594                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.721                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.602          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.323                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.160          cell: ADLIB:GB
  5.483                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.388          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.871                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  5.923                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.546          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  6.469                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK (r)
               +     0.175          cell: ADLIB:SLE
  6.644                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:Q (r)
               +     1.066          net: DDR3_0_0/un1_cal_l_r_req4_arst_i
  7.710                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATE_COUNTER_1_sqmuxa_1:C (r)
               +     0.066          cell: ADLIB:CFG3
  7.776                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATE_COUNTER_1_sqmuxa_1:Y (r)
               +     0.656          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATE_COUNTER_1_sqmuxa_1_arst_i
  8.432                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[5]:ALn (r)
                                    
  8.432                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.985          Clock generation
  9.985                        
               +     0.185          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.170                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.110          cell: ADLIB:ICB_CLKINT
  10.280                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.547          net: DDR3_0_0/CCC_0/clkint_4_NET
  10.827                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.146          cell: ADLIB:GB
  10.973                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.352          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.325                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.047          cell: ADLIB:RGB
  11.372                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.471          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  11.843                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[5]:CLK (r)
               +     0.515          
  12.358                       clock reconvergence pessimism
               -     0.170          Library recovery time: ADLIB:SLE
  12.188                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[5]:ALn
                                    
  12.188                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin DDR3_0_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain TCK

Info: The maximum frequency of this clock domain is limited by the period of pin COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK

SET Register to Register

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  Delay (ns):             11.390
  Slack (ns):              6.968
  Arrival (ns):           11.390
  Required (ns):          18.358
  Setup (ns):              0.000
  Minimum Period (ns):    19.394
  Operating Conditions: slow_lv_ht

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D
  Delay (ns):              3.851
  Slack (ns):              8.041
  Arrival (ns):           10.474
  Required (ns):          18.515
  Setup (ns):              0.000
  Minimum Period (ns):    17.248
  Operating Conditions: slow_lv_ht

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO
  Delay (ns):              1.873
  Slack (ns):             10.685
  Arrival (ns):            3.763
  Required (ns):          14.448
  Setup (ns):              2.217
  Minimum Period (ns):    11.960
  Operating Conditions: slow_lv_ht

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO
  Delay (ns):              1.725
  Slack (ns):             10.832
  Arrival (ns):            3.616
  Required (ns):          14.448
  Setup (ns):              2.217
  Minimum Period (ns):    11.666
  Operating Conditions: slow_lv_ht

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D
  Delay (ns):              9.596
  Slack (ns):             10.902
  Arrival (ns):           11.485
  Required (ns):          22.387
  Setup (ns):              0.000
  Minimum Period (ns):    11.526
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  data required time                                 18.358
  data arrival time                          -       11.390
  slack                                               6.968
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     8.220          cell: ADLIB:UJTAG_SEC
  8.220                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     1.500          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  9.720                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  9.905                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.153          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  10.058                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  10.243                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.148          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  10.391                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  10.576                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.335          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  10.911                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:C (r)
               +     0.048          cell: ADLIB:CFG4
  10.959                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_Z
  11.080                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:B (r)
               +     0.046          cell: ADLIB:CFG3
  11.126                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:Y (f)
               +     0.197          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero
  11.323                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A (f)
               +     0.047          cell: ADLIB:CFG2
  11.370                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y (f)
               +     0.020          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z
  11.390                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D (f)
                                    
  11.390                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.148          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.813                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.180          cell: ADLIB:ICB_CLKINT
  16.993                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.408                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.131          cell: ADLIB:GB
  17.539                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.339          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.878                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.049          cell: ADLIB:RGB
  17.927                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.431          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.358                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.358                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  18.358                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
                                    
  18.358                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  Delay (ns):             11.587
  Arrival (ns):           11.587
  Setup (ns):              0.000
  External Setup (ns):     6.620
  Operating Conditions: slow_lv_lt

Path 2
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/regs_4:D
  Delay (ns):             11.573
  Arrival (ns):           11.573
  Setup (ns):              0.000
  External Setup (ns):     6.582
  Operating Conditions: slow_lv_lt

Path 3
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_31:D
  Delay (ns):             11.479
  Arrival (ns):           11.479
  Setup (ns):              0.000
  External Setup (ns):     6.489
  Operating Conditions: slow_lv_lt

Path 4
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$:D
  Delay (ns):             11.408
  Arrival (ns):           11.408
  Setup (ns):              0.000
  External Setup (ns):     6.417
  Operating Conditions: slow_lv_lt

Path 5
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D
  Delay (ns):             11.239
  Arrival (ns):           11.239
  Setup (ns):              0.000
  External Setup (ns):     6.246
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: TDI
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  data required time                                    N/C
  data arrival time                          -       11.587
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (r)
               +     0.000          net: TDI
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     1.448          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  1.448                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.157          cell: ADLIB:CFG1D
  1.605                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.152          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  1.757                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.157          cell: ADLIB:CFG1D
  1.914                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.148          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  2.062                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.157          cell: ADLIB:CFG1D
  2.219                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  2.338                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  2.383                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y (r)
               +     0.102          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]
  2.485                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  2.530                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y (r)
               +     0.099          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]
  2.629                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  2.674                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y (r)
               +     0.100          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]
  2.774                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  2.819                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y (r)
               +     0.101          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]
  2.920                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  2.965                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y (r)
               +     0.060          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]
  3.025                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  3.070                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y (r)
               +     2.463          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]
  5.533                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  5.600                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y (r)
               +     0.107          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]
  5.707                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  5.774                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y (r)
               +     0.115          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]
  5.889                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  5.956                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y (r)
               +     0.115          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]
  6.071                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  6.138                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y (r)
               +     0.107          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]
  6.245                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  6.312                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y (r)
               +     0.122          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]
  6.434                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  6.501                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y (r)
               +     0.057          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]
  6.558                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  6.625                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y (r)
               +     0.074          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]
  6.699                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  6.766                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]
  6.887                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  6.954                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]
  7.063                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  7.130                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y (r)
               +     0.065          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]
  7.195                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  7.262                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y (r)
               +     0.548          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]
  7.810                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A (r)
               +     0.104          cell: ADLIB:CFG1
  7.914                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y (r)
               +     0.068          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]
  7.982                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  8.049                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y (r)
               +     0.127          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]
  8.176                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  8.243                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y (r)
               +     0.106          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]
  8.349                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  8.416                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]
  8.535                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  8.602                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y (r)
               +     0.056          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]
  8.658                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  8.725                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y (r)
               +     0.068          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]
  8.793                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  8.860                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]
  8.979                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  9.046                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]
  9.155                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  9.222                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y (r)
               +     0.069          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]
  9.291                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  9.358                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]
  9.477                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A (r)
               +     0.067          cell: ADLIB:CFG1
  9.544                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y (r)
               +     0.778          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]
  10.322                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  10.367                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y (r)
               +     0.060          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]
  10.427                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A (r)
               +     0.075          cell: ADLIB:CFG1
  10.502                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y (r)
               +     0.102          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]
  10.604                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  10.649                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y (r)
               +     0.105          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]
  10.754                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  10.799                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y (r)
               +     0.059          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]
  10.858                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A (r)
               +     0.075          cell: ADLIB:CFG1
  10.933                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y (r)
               +     0.113          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]
  11.046                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A (r)
               +     0.045          cell: ADLIB:CFG1
  11.091                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y (r)
               +     0.431          net: COREJTAGDebug_0_0_TGT_TDI_0
  11.522                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0:D (r)
               +     0.045          cell: ADLIB:CFG4
  11.567                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0:Y (r)
               +     0.020          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/N_325
  11.587                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D (r)
                                    
  11.587                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.143          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.157          cell: ADLIB:ICB_CLKINT
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.378          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.140          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.302          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.047          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.449          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A (r)
               +     0.188          cell: ADLIB:CFG4
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y (f)
               +     2.275          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A (f)
               +     0.098          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y (f)
               +     0.311          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A (f)
               +     0.050          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y (r)
               +     0.429          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   TDO
  Delay (ns):              1.790
  Arrival (ns):            3.566
  Clock to Out (ns):       3.566
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   TDO
  Delay (ns):              1.656
  Arrival (ns):            3.432
  Clock to Out (ns):       3.432
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To: TDO
  data required time                                    N/C
  data arrival time                          -        3.566
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.158          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  0.158                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.181          cell: ADLIB:ICB_CLKINT
  0.339                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  0.754                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.154          cell: ADLIB:GB
  0.908                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.335          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  1.243                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.053          cell: ADLIB:RGB
  1.296                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.480          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  1.776                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK (r)
               +     0.181          cell: ADLIB:SLE
  1.957                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q (r)
               +     0.313          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDOInt[0]
  2.270                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:B (r)
               +     0.067          cell: ADLIB:CFG2
  2.337                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y (r)
               +     1.229          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]
  3.566                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  3.566                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO (r)
               +     0.000          net: TDO
  3.566                        TDO (r)
                                    
  3.566                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
                                    
  N/C                          TDO (r)


Operating Conditions : slow_lv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
  Delay (ns):              5.915
  Slack (ns):             12.169
  Arrival (ns):            5.915
  Required (ns):          18.084
  Recovery (ns):           0.166
  Minimum Period (ns):     8.992
  Skew (ns):              -1.585
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  Delay (ns):              5.915
  Slack (ns):             12.170
  Arrival (ns):            5.915
  Required (ns):          18.085
  Recovery (ns):           0.166
  Minimum Period (ns):     8.990
  Skew (ns):              -1.586
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:ALn
  Delay (ns):             15.486
  Slack (ns):             23.254
  Arrival (ns):           15.486
  Required (ns):          38.740
  Recovery (ns):           0.170
  Minimum Period (ns):    10.076
  Skew (ns):              -5.580
  Operating Conditions: slow_lv_ht

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:ALn
  Delay (ns):             15.486
  Slack (ns):             23.254
  Arrival (ns):           15.486
  Required (ns):          38.740
  Recovery (ns):           0.170
  Minimum Period (ns):    10.076
  Skew (ns):              -5.580
  Operating Conditions: slow_lv_ht

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:ALn
  Delay (ns):             15.486
  Slack (ns):             23.254
  Arrival (ns):           15.486
  Required (ns):          38.740
  Recovery (ns):           0.170
  Minimum Period (ns):    10.076
  Skew (ns):              -5.580
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
  data required time                                 18.084
  data arrival time                          -        5.915
  slack                                              12.169
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     3.341          cell: ADLIB:UJTAG_SEC
  3.341                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB (r)
               +     1.510          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB
  4.851                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A (r)
               +     0.157          cell: ADLIB:CFG1D
  5.008                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y (r)
               +     0.153          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2
  5.161                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A (r)
               +     0.157          cell: ADLIB:CFG1D
  5.318                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y (r)
               +     0.157          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3
  5.475                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A (r)
               +     0.157          cell: ADLIB:CFG1D
  5.632                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y (r)
               +     0.283          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst
  5.915                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn (r)
                                    
  5.915                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.149          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.814                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.175          cell: ADLIB:ICB_CLKINT
  16.989                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.376          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.365                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.134          cell: ADLIB:GB
  17.499                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.308          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.807                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.050          cell: ADLIB:RGB
  17.857                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.393          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.250                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK (r)
               +     0.000          
  18.250                       clock reconvergence pessimism
               -     0.166          Library recovery time: ADLIB:SLE
  18.084                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
                                    
  18.084                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

