* Compile and Run Lab06_Group09.v
    Compile : iverilog -o Lab06_Group09.vvp Lab06_Group09.v
    Run     : vvp Lab06_Group09.vvp

* Lab-06 Part-3 Completed.
* Instruction Memory Cache & Instruction Memory module is connected to CPU.

Instruction Sequence
00000000000000000000000001110000		loadi 0 X 0x70 	- 112
00000101000110100000000000000000		store 0x1A X 0 	- "DM addr26"
00000000000000000000000011111111		loadi 0 X 0xFF 	- 255
00000101000110110000000000000000		store 0x1B X 0 	- "DM addr27"

00000000000000000000000001001111		loadi 0 X 0x4F 	- 79
00000101000111000000000000000000		store 0x1C X 0 	- "DM addr28"
00000000000000000000000011001000		loadi 0 X 0xC8 	- 200
00000101000111010000000000000000		store 0x1D X 0 	- "DM addr29"

00000000000000000000000000011101		loadi 0 X 0x1D 	- 29
00000101000111100000000000000000		store 0x1E X 0 	- "DM addr30"
00000000000000010000000000000000		loadi 1 X 0x00 	- 00
00000100000001010000000000011010		load 5 X 0x1A 	- 112

00000100000001100000000000011011		load 6 X 0x1B 	- 255
00000100000001110000000000011100		load 7 X 0x1C 	- 79
00000100000010000000000000011101		load 8 X 0x1D 	- 200
00000100000001000000000000011110		load 4 X 0x1E 	- 29

00001001000000010000011000000101		sub 1 6 5	- (255 - 112) = 143
00000001000000000000000000000001		add 0 0 1	- (0 + 143) = 143
00000001000000100000011100000100		add 2 7 4	- (79 + 29) = 108
00000010000000110000011000000101		and 3 6 5	- (255 & 112) = 112

00000011000000100000011100000100		or 12 7 4	- (79 | 29) = 95
