#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Mar 14 21:33:01 2017
# Process ID: 12841
# Current directory: /home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_aes_basic_0_1/design_1_aes_basic_0_1.dcp' for cell 'design_1_i/aes_basic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_secure_enclave_0_0/design_1_secure_enclave_0_0.dcp' for cell 'design_1_i/secure_enclave_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_aes_basic_0_1/design_1_aes_basic_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_secure_enclave_0_0/design_1_secure_enclave_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1766.121 ; gain = 758.141 ; free physical = 1840 ; free virtual = 15415
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1867.156 ; gain = 93.031 ; free physical = 1808 ; free virtual = 15384
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 112b5f3b3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 1600 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d7706729

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2373.203 ; gain = 0.000 ; free physical = 1359 ; free virtual = 14935

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 68 cells.
Phase 2 Constant propagation | Checksum: 906b1b73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2373.203 ; gain = 0.000 ; free physical = 1353 ; free virtual = 14930

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 667 unconnected nets.
INFO: [Opt 31-11] Eliminated 611 unconnected cells.
Phase 3 Sweep | Checksum: 1da9da8f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2373.203 ; gain = 0.000 ; free physical = 1353 ; free virtual = 14930

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: fb3975e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2373.203 ; gain = 0.000 ; free physical = 1353 ; free virtual = 14930

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2373.203 ; gain = 0.000 ; free physical = 1353 ; free virtual = 14929
Ending Logic Optimization Task | Checksum: fb3975e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2373.203 ; gain = 0.000 ; free physical = 1353 ; free virtual = 14930

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 108 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 216
Ending PowerOpt Patch Enables Task | Checksum: 1941c64e2

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3112.855 ; gain = 0.000 ; free physical = 695 ; free virtual = 14276
Ending Power Optimization Task | Checksum: 1941c64e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3112.855 ; gain = 739.652 ; free physical = 695 ; free virtual = 14276
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 3112.855 ; gain = 1346.734 ; free physical = 695 ; free virtual = 14276
INFO: [Common 17-1381] The checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3112.855 ; gain = 0.000 ; free physical = 435 ; free virtual = 14024
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3112.855 ; gain = 0.000 ; free physical = 591 ; free virtual = 14273

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0c8813a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 3516.926 ; gain = 404.070 ; free physical = 192 ; free virtual = 13780

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: f6ca5c77

Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 3548.941 ; gain = 436.086 ; free physical = 191 ; free virtual = 13782

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: f6ca5c77

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 3548.941 ; gain = 436.086 ; free physical = 190 ; free virtual = 13781
Phase 1 Placer Initialization | Checksum: f6ca5c77

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 3548.941 ; gain = 436.086 ; free physical = 190 ; free virtual = 13781

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18143af80

Time (s): cpu = 00:01:39 ; elapsed = 00:01:04 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 840 ; free virtual = 13789

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18143af80

Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 840 ; free virtual = 13789

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 164806c2b

Time (s): cpu = 00:01:43 ; elapsed = 00:01:06 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 839 ; free virtual = 13788

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21c846731

Time (s): cpu = 00:01:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 840 ; free virtual = 13790

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21c846731

Time (s): cpu = 00:01:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 840 ; free virtual = 13790

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 161027b75

Time (s): cpu = 00:01:45 ; elapsed = 00:01:07 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 840 ; free virtual = 13790

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 161027b75

Time (s): cpu = 00:01:45 ; elapsed = 00:01:07 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 839 ; free virtual = 13790

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2127bd866

Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 838 ; free virtual = 13789

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1fb4f7288

Time (s): cpu = 00:01:54 ; elapsed = 00:01:11 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 837 ; free virtual = 13788

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1fb4f7288

Time (s): cpu = 00:01:54 ; elapsed = 00:01:12 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 837 ; free virtual = 13788
Phase 3 Detail Placement | Checksum: 1fb4f7288

Time (s): cpu = 00:01:54 ; elapsed = 00:01:12 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 837 ; free virtual = 13788

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.503. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1600ab48d

Time (s): cpu = 00:02:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 835 ; free virtual = 13787
Phase 4.1 Post Commit Optimization | Checksum: 1600ab48d

Time (s): cpu = 00:02:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 835 ; free virtual = 13787

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1600ab48d

Time (s): cpu = 00:02:05 ; elapsed = 00:01:15 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 835 ; free virtual = 13787

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a06512a8

Time (s): cpu = 00:02:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 835 ; free virtual = 13787

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21f1c5ed2

Time (s): cpu = 00:02:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 835 ; free virtual = 13787
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21f1c5ed2

Time (s): cpu = 00:02:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 835 ; free virtual = 13787
Ending Placer Task | Checksum: 1e7546461

Time (s): cpu = 00:02:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 835 ; free virtual = 13787
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:19 . Memory (MB): peak = 3604.969 ; gain = 492.113 ; free physical = 836 ; free virtual = 13787
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3604.969 ; gain = 0.000 ; free physical = 818 ; free virtual = 13788
INFO: [Common 17-1381] The checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3604.969 ; gain = 0.000 ; free physical = 830 ; free virtual = 13787
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3604.969 ; gain = 0.000 ; free physical = 829 ; free virtual = 13786
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3604.969 ; gain = 0.000 ; free physical = 829 ; free virtual = 13786
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a87f8d7d ConstDB: 0 ShapeSum: fe7a78c9 RouteDB: 405a5e1b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ffa0e4a4

Time (s): cpu = 00:01:54 ; elapsed = 00:01:45 . Memory (MB): peak = 3778.988 ; gain = 174.020 ; free physical = 296 ; free virtual = 13259

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cb0878d4

Time (s): cpu = 00:01:54 ; elapsed = 00:01:45 . Memory (MB): peak = 3778.988 ; gain = 174.020 ; free physical = 402 ; free virtual = 13366

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cb0878d4

Time (s): cpu = 00:01:54 ; elapsed = 00:01:45 . Memory (MB): peak = 3778.988 ; gain = 174.020 ; free physical = 368 ; free virtual = 13333

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cb0878d4

Time (s): cpu = 00:01:54 ; elapsed = 00:01:46 . Memory (MB): peak = 3778.988 ; gain = 174.020 ; free physical = 355 ; free virtual = 13319

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 197affb75

Time (s): cpu = 00:01:57 ; elapsed = 00:01:48 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 378 ; free virtual = 13446

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 23ee4c74a

Time (s): cpu = 00:02:16 ; elapsed = 00:01:52 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 524 ; free virtual = 13520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.609  | TNS=0.000  | WHS=-0.053 | THS=-14.591|

Phase 2 Router Initialization | Checksum: 238d6e415

Time (s): cpu = 00:02:20 ; elapsed = 00:01:54 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13520

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c085b020

Time (s): cpu = 00:02:30 ; elapsed = 00:01:56 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 524 ; free virtual = 13520

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2177
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16dd2c49f

Time (s): cpu = 00:03:27 ; elapsed = 00:02:09 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 521 ; free virtual = 13518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 16dd2c49f

Time (s): cpu = 00:03:27 ; elapsed = 00:02:09 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 521 ; free virtual = 13518
Phase 4 Rip-up And Reroute | Checksum: 16dd2c49f

Time (s): cpu = 00:03:27 ; elapsed = 00:02:09 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 522 ; free virtual = 13518

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16dd2c49f

Time (s): cpu = 00:03:27 ; elapsed = 00:02:09 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 522 ; free virtual = 13518

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16dd2c49f

Time (s): cpu = 00:03:27 ; elapsed = 00:02:09 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 522 ; free virtual = 13518
Phase 5 Delay and Skew Optimization | Checksum: 16dd2c49f

Time (s): cpu = 00:03:27 ; elapsed = 00:02:09 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13518

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1328f4efe

Time (s): cpu = 00:03:30 ; elapsed = 00:02:10 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.176  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 177aaa0ea

Time (s): cpu = 00:03:30 ; elapsed = 00:02:11 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13518
Phase 6 Post Hold Fix | Checksum: 177aaa0ea

Time (s): cpu = 00:03:30 ; elapsed = 00:02:11 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13518

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.01915 %
  Global Horizontal Routing Utilization  = 0.919434 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b432e20a

Time (s): cpu = 00:03:32 ; elapsed = 00:02:11 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13518

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b432e20a

Time (s): cpu = 00:03:32 ; elapsed = 00:02:11 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 522 ; free virtual = 13518

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b432e20a

Time (s): cpu = 00:03:33 ; elapsed = 00:02:12 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13519

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.176  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b432e20a

Time (s): cpu = 00:03:33 ; elapsed = 00:02:12 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13519
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:35 ; elapsed = 00:02:13 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13519

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:41 ; elapsed = 00:02:16 . Memory (MB): peak = 3782.961 ; gain = 177.992 ; free physical = 523 ; free virtual = 13519
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3782.961 ; gain = 0.000 ; free physical = 499 ; free virtual = 13519
INFO: [Common 17-1381] The checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3814.977 ; gain = 0.000 ; free physical = 516 ; free virtual = 13520
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3871.020 ; gain = 56.043 ; free physical = 376 ; free virtual = 13484
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 42 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i (the first 15 of 42 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar 14 21:38:35 2017. For additional details about this file, please refer to the WebTalk help file at /Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4164.617 ; gain = 293.598 ; free physical = 180 ; free virtual = 13143
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 21:38:35 2017...
