# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../xdu_4channel.srcs/sources_1/ip/DAC_fifo/sim/DAC_fifo.v" \
"../../../../xdu_4channel.srcs/sources_1/ip/uart_send_fifo/sim/uart_send_fifo.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Contorl.v" \
"../../../../xdu_4channel.srcs/sources_1/src/DAC/DAC_5676.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Uart/Uart_Output.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Voltage2Temp.v" \
"../../../../xdu_4channel.srcs/sources_1/src/ADC/ad7606.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Uart/uart_sub/uart_rx.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Uart/uart_sub/uart_sub.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Uart/uart_top.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Uart/uart_sub/uart_tx.v" \
"../../../../xdu_4channel.srcs/sources_1/src/ADC/volt_cal.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Multi_Channel_top.v" \
"../../../../xdu_4channel.srcs/sources_1/src/Pid.v" \
"../../../../xdu_4channel.srcs/sources_1/src/test.v" \
"../../../../xdu_4channel.srcs/sim_1/new/test_dac.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
