# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/circuito.vhd" \
"../../../../project_2.srcs/sources_1/new/control.vhd" \
"../../../../project_2.srcs/sources_1/new/datapath.vhd" \
"../../../../project_2.srcs/sources_1/new/fpga_basicIO.vhd" \
"../../../../project_2.srcs/sources_1/new/memIN1.vhd" \
"../../../../project_2.srcs/sources_1/new/memOUT.vhd" \
"../../../../project_2.srcs/sim_1/new/fpga_IO_tb.vhd" \

# Do not sort compile order
nosort
