
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:    21M    21M    21M    21M ]
	progress: ..................................................
CYCLE =  100M [ INST:    50M    50M    50M    50M ]
	progress: ..................................................
CYCLE =  150M [ INST:    74M    74M    74M    74M ]
	progress: ..................................................
CYCLE =  200M [ INST:    96M    96M    96M    96M ]
	progress: ........

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	56.0211
SIM_TIME_IN_MEM         	330.272
SYS_CYCLES              	207240967

CORE_0_INST             	100000000
CORE_0_IPC              	0.48253
CORE_0_MISSES           	4230254
CORE_0_ACCESSES         	4817220
CORE_0_MPKI             	42.3025
CORE_0_APKI             	48.1722

CORE_1_INST             	100008376
CORE_1_IPC              	0.48257
CORE_1_MISSES           	4230549
CORE_1_ACCESSES         	4817654
CORE_1_MPKI             	42.3019
CORE_1_APKI             	48.1725

CORE_2_INST             	100067495
CORE_2_IPC              	0.482856
CORE_2_MISSES           	4232988
CORE_2_ACCESSES         	4820470
CORE_2_MPKI             	42.3013
CORE_2_APKI             	48.1722

CORE_3_INST             	100010864
CORE_3_IPC              	0.482583
CORE_3_MISSES           	4230474
CORE_3_ACCESSES         	4817784
CORE_3_MPKI             	42.3001
CORE_3_APKI             	48.1726

LLC_MISSES              	16924265
LLC_ACCESSES            	19273128
LLC_MISS_RATE           	87.8128
LLC_LRU_WB_AVOIDED      	0

LLC_MISS_PENALTY        	483.056

OS_MAPPED_PAGES         	237558
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	1

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =       125053   # ACTs Counter
acts.0.7.1                     =       125090   # ACTs Counter
acts.0.7.0                     =       124985   # ACTs Counter
acts.0.6.2                     =       124692   # ACTs Counter
acts.0.6.1                     =       124912   # ACTs Counter
acts.0.5.2                     =       124669   # ACTs Counter
acts.0.5.1                     =       125030   # ACTs Counter
acts.0.4.3                     =       124764   # ACTs Counter
acts.0.4.2                     =       124666   # ACTs Counter
acts.0.4.1                     =       124843   # ACTs Counter
acts.0.4.0                     =       124693   # ACTs Counter
acts.0.3.3                     =       124833   # ACTs Counter
acts.0.3.1                     =       125103   # ACTs Counter
acts.0.3.0                     =       124934   # ACTs Counter
acts.0.2.3                     =       124516   # ACTs Counter
acts.0.2.2                     =       124770   # ACTs Counter
num_ondemand_pres              =      3603063   # Number of ondemend PRE commands
num_pre_cmds                   =      3995941   # Number of PRE commands
num_act_cmds                   =      3995954   # Number of ACT commands
num_write_row_hits             =         1235   # Number of write row buffer hits
num_writes_done                =       507619   # Number of read requests issued
acts.0.5.0                     =       125034   # ACTs Counter
num_read_cmds                  =      8462056   # Number of READ/READP commands
num_refab_cmds                 =        13242   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       124859   # ACTs Counter
acts.0.1.2                     =       125002   # ACTs Counter
num_read_row_hits              =      4499655   # Number of read row buffer hits
num_reads_done                 =      8462055   # Number of read requests issued
acts.0.7.2                     =       125101   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       124722   # ACTs Counter
acts.0.2.1                     =       124702   # ACTs Counter
num_write_cmds                 =        11551   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       125017   # ACTs Counter
num_cycles                     =    124344581   # Number of DRAM cycles
acts.0.5.3                     =       124997   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       124615   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       124691   # ACTs Counter
acts.0.0.2                     =       124675   # ACTs Counter
acts.0.1.0                     =       125037   # ACTs Counter
acts.0.0.1                     =       124843   # ACTs Counter
acts.0.1.1                     =       125233   # ACTs Counter
acts.0.2.0                     =       124805   # ACTs Counter
acts.0.1.3                     =       125068   # ACTs Counter
rank_active_cycles.0           =    110756292   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     13588289   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      5583345   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =       196163   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       759626   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       181639   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =        44411   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =        14431   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =          153   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =          135   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            1   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      7794537   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       473229   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       109934   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        59409   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        30966   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        29260   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        30352   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        28218   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        25477   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        24732   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       363566   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =            5   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            2   # Write cmd latency (cycles)
write_latency[140-159]         =            5   # Write cmd latency (cycles)
write_latency[160-179]         =            5   # Write cmd latency (cycles)
write_latency[180-199]         =            1   # Write cmd latency (cycles)
write_latency[200-]            =        11530   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       362960   # Read request latency (cycles)
read_latency[60-79]            =       262182   # Read request latency (cycles)
read_latency[80-99]            =       390017   # Read request latency (cycles)
read_latency[100-119]          =       408747   # Read request latency (cycles)
read_latency[120-139]          =      1020945   # Read request latency (cycles)
read_latency[140-159]          =       841235   # Read request latency (cycles)
read_latency[160-179]          =       475203   # Read request latency (cycles)
read_latency[180-199]          =       335841   # Read request latency (cycles)
read_latency[200-]             =      4364925   # Read request latency (cycles)
refab_energy                   =  2.47677e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.69374e+07   # Write energy
read_energy                    =  7.53868e+10   # Read energy
act_energy                     =   4.5458e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.82656e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.52895e+10   # Active standby energy rank.0
average_read_latency           =      289.612   # Average read request latency (cycles)
average_interarrival           =      13.8628   # Average request interarrival latency (cycles)
total_energy                   =  1.81048e+11   # Total energy (pJ)
average_power                  =      1456.02   # Average power (mW)
average_bandwidth              =      11.0978   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =       124549   # ACTs Counter
acts.0.7.1                     =       124615   # ACTs Counter
acts.0.7.0                     =       124406   # ACTs Counter
acts.0.6.2                     =       124151   # ACTs Counter
acts.0.6.1                     =       124368   # ACTs Counter
acts.0.5.2                     =       124414   # ACTs Counter
acts.0.5.1                     =       124618   # ACTs Counter
acts.0.4.3                     =       124356   # ACTs Counter
acts.0.4.2                     =       124058   # ACTs Counter
acts.0.4.1                     =       124413   # ACTs Counter
acts.0.4.0                     =       124161   # ACTs Counter
acts.0.3.3                     =       124257   # ACTs Counter
acts.0.3.1                     =       124719   # ACTs Counter
acts.0.3.0                     =       124202   # ACTs Counter
acts.0.2.3                     =       124103   # ACTs Counter
acts.0.2.2                     =       124105   # ACTs Counter
num_ondemand_pres              =      3586684   # Number of ondemend PRE commands
num_pre_cmds                   =      3979962   # Number of PRE commands
num_act_cmds                   =      3979976   # Number of ACT commands
num_write_row_hits             =         1300   # Number of write row buffer hits
num_writes_done                =       512675   # Number of read requests issued
acts.0.5.0                     =       124549   # ACTs Counter
num_read_cmds                  =      8462037   # Number of READ/READP commands
num_refab_cmds                 =        13242   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       124391   # ACTs Counter
acts.0.1.2                     =       124186   # ACTs Counter
num_read_row_hits              =      4515639   # Number of read row buffer hits
num_reads_done                 =      8462036   # Number of read requests issued
acts.0.7.2                     =       124498   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       124723   # ACTs Counter
acts.0.2.1                     =       124202   # ACTs Counter
num_write_cmds                 =        12036   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       124504   # ACTs Counter
num_cycles                     =    124344581   # Number of DRAM cycles
acts.0.5.3                     =       124171   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       124286   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       124507   # ACTs Counter
acts.0.0.2                     =       124330   # ACTs Counter
acts.0.1.0                     =       124413   # ACTs Counter
acts.0.0.1                     =       124631   # ACTs Counter
acts.0.1.1                     =       124659   # ACTs Counter
acts.0.2.0                     =       124304   # ACTs Counter
acts.0.1.3                     =       124127   # ACTs Counter
rank_active_cycles.0           =    110747598   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     13596983   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      5583346   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =       198704   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       758738   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       179763   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =        46665   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =        12404   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =          127   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =          156   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            1   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      7799820   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       472631   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       109434   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        59526   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        31110   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        29497   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        31387   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        28250   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        25770   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        24482   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       362832   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            3   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            2   # Write cmd latency (cycles)
write_latency[140-159]         =            9   # Write cmd latency (cycles)
write_latency[160-179]         =            7   # Write cmd latency (cycles)
write_latency[180-199]         =            6   # Write cmd latency (cycles)
write_latency[200-]            =        12008   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       374501   # Read request latency (cycles)
read_latency[60-79]            =       264640   # Read request latency (cycles)
read_latency[80-99]            =       393495   # Read request latency (cycles)
read_latency[100-119]          =       416119   # Read request latency (cycles)
read_latency[120-139]          =      1021836   # Read request latency (cycles)
read_latency[140-159]          =       836874   # Read request latency (cycles)
read_latency[160-179]          =       472203   # Read request latency (cycles)
read_latency[180-199]          =       332386   # Read request latency (cycles)
read_latency[200-]             =      4349981   # Read request latency (cycles)
refab_energy                   =  2.47677e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.05878e+07   # Write energy
read_energy                    =  7.53866e+10   # Read energy
act_energy                     =  4.52762e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.82965e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.52852e+10   # Active standby energy rank.0
average_read_latency           =      288.464   # Average read request latency (cycles)
average_interarrival           =       13.855   # Average request interarrival latency (cycles)
total_energy                   =  1.80868e+11   # Total energy (pJ)
average_power                  =      1454.57   # Average power (mW)
average_bandwidth              =       11.104   # Average bandwidth
