#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jan 15 16:09:17 2018
# Process ID: 22625
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado
# Command line: vivado
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.log
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_msg_config -suppress -id {DRC LUTLP-1} -string {{ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any net in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [net_nets <myHier/myNet>'. The cells in the loop are: netW/N1/R1/r0/g1/inv1_inferred_i_1.} } 
set_msg_config -suppress -id {DRC LUTLP-1} 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_msg_config  -ruleid {1} -suppress
reset_msg_config  -ruleid {2} -suppress
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
