###################################################################

# Created by write_sdc on Sat Jan 31 00:15:57 2026

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current uA
set_max_area 0
create_clock [get_ports i_clk]  -period 2000  -waveform {0 1000}
set_clock_uncertainty -setup 100  [get_clocks i_clk]
set_input_delay -clock i_clk  280  [get_ports i_clk]
set_input_delay -clock i_clk  280  [get_ports i_rst]
set_input_delay -clock i_clk  280  [get_ports i_core_stall]
set_input_delay -clock i_clk  280  [get_ports i_mem_stall]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[31]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[30]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[29]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[28]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[27]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[26]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[25]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[24]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[23]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[22]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[21]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[20]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[19]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[18]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[17]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[16]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[15]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[14]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[13]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[12]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[11]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[10]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[9]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[8]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[7]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[6]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[5]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[4]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_read_data[0]}]
set_input_delay -clock i_clk  280  [get_ports i_wb_read_data_valid]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[10]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[9]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[8]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[7]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[6]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[5]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[4]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_wb_load_rd[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[31]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[30]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[29]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[28]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[27]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[26]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[25]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[24]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[23]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[22]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[21]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[20]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[19]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[18]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[17]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[16]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[15]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[14]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[13]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[12]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[11]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[10]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[9]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[8]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[7]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[6]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[5]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[4]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_copro_read_data[0]}]
set_input_delay -clock i_clk  280  [get_ports i_decode_iaccess]
set_input_delay -clock i_clk  280  [get_ports i_decode_daccess]
set_input_delay -clock i_clk  280  [get_ports {i_decode_load_rd[7]}]
set_input_delay -clock i_clk  280  [get_ports {i_decode_load_rd[6]}]
set_input_delay -clock i_clk  280  [get_ports {i_decode_load_rd[5]}]
set_input_delay -clock i_clk  280  [get_ports {i_decode_load_rd[4]}]
set_input_delay -clock i_clk  280  [get_ports {i_decode_load_rd[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_decode_load_rd[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_decode_load_rd[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_decode_load_rd[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_status_bits_mode[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_status_bits_mode[0]}]
set_input_delay -clock i_clk  280  [get_ports i_status_bits_irq_mask]
set_input_delay -clock i_clk  280  [get_ports i_status_bits_firq_mask]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[31]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[30]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[29]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[28]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[27]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[26]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[25]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[24]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[23]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[22]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[21]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[20]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[19]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[18]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[17]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[16]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[15]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[14]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[13]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[12]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[11]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[10]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[9]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[8]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[7]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[6]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[5]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[4]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm32[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm_shift_amount[4]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm_shift_amount[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm_shift_amount[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm_shift_amount[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_imm_shift_amount[0]}]
set_input_delay -clock i_clk  280  [get_ports i_shift_imm_zero]
set_input_delay -clock i_clk  280  [get_ports {i_condition[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_condition[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_condition[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_condition[0]}]
set_input_delay -clock i_clk  280  [get_ports i_decode_exclusive]
set_input_delay -clock i_clk  280  [get_ports {i_rm_sel[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_rm_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_rm_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_rm_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_rs_sel[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_rs_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_rs_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_rs_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_rn_sel[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_rn_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_rn_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_rn_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_barrel_shift_amount_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_barrel_shift_amount_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_barrel_shift_data_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_barrel_shift_data_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_barrel_shift_function[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_barrel_shift_function[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[8]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[7]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[6]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[5]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[4]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_alu_function[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_multiply_function[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_multiply_function[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_interrupt_vector_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_interrupt_vector_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_interrupt_vector_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_iaddress_sel[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_iaddress_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_iaddress_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_iaddress_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_daddress_sel[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_daddress_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_daddress_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_daddress_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_pc_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_pc_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_pc_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_byte_enable_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_byte_enable_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_status_bits_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_status_bits_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_status_bits_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_write_sel[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_write_sel[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_write_sel[0]}]
set_input_delay -clock i_clk  280  [get_ports i_user_mode_regs_store_nxt]
set_input_delay -clock i_clk  280  [get_ports i_firq_not_user_mode]
set_input_delay -clock i_clk  280  [get_ports i_write_data_wen]
set_input_delay -clock i_clk  280  [get_ports i_base_address_wen]
set_input_delay -clock i_clk  280  [get_ports i_pc_wen]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[14]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[13]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[12]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[11]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[10]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[9]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[8]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[7]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[6]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[5]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[4]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[3]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[2]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[1]}]
set_input_delay -clock i_clk  280  [get_ports {i_reg_bank_wen[0]}]
set_input_delay -clock i_clk  280  [get_ports i_status_bits_flags_wen]
set_input_delay -clock i_clk  280  [get_ports i_status_bits_mode_wen]
set_input_delay -clock i_clk  280  [get_ports i_status_bits_irq_mask_wen]
set_input_delay -clock i_clk  280  [get_ports i_status_bits_firq_mask_wen]
set_input_delay -clock i_clk  280  [get_ports i_copro_write_data_wen]
set_input_delay -clock i_clk  280  [get_ports i_conflict]
set_input_delay -clock i_clk  280  [get_ports i_rn_use_read]
set_input_delay -clock i_clk  280  [get_ports i_rm_use_read]
set_input_delay -clock i_clk  280  [get_ports i_rs_use_read]
set_input_delay -clock i_clk  280  [get_ports i_rd_use_read]
set_output_delay -clock i_clk  280  [get_ports o_exec_stall]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[31]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[30]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[29]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[28]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[27]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[26]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[25]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[24]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[23]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[22]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[21]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[20]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[19]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[18]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[17]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[16]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[15]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[14]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[13]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[12]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[11]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[10]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[9]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[8]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[7]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[6]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[5]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[4]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_copro_write_data[0]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[31]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[30]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[29]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[28]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[27]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[26]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[25]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[24]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[23]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[22]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[21]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[20]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[19]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[18]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[17]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[16]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[15]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[14]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[13]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[12]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[11]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[10]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[9]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[8]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[7]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[6]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[5]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[4]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_write_data[0]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[31]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[30]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[29]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[28]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[27]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[26]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[25]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[24]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[23]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[22]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[21]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[20]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[19]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[18]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[17]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[16]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[15]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[14]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[13]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[12]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[11]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[10]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[9]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[8]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[7]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[6]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[5]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[4]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress[0]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[31]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[30]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[29]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[28]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[27]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[26]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[25]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[24]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[23]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[22]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[21]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[20]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[19]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[18]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[17]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[16]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[15]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[14]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[13]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[12]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[11]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[10]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[9]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[8]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[7]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[6]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[5]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[4]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_iaddress_nxt[0]}]
set_output_delay -clock i_clk  280  [get_ports o_iaddress_valid]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[31]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[30]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[29]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[28]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[27]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[26]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[25]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[24]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[23]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[22]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[21]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[20]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[19]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[18]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[17]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[16]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[15]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[14]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[13]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[12]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[11]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[10]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[9]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[8]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[7]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[6]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[5]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[4]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress[0]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[31]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[30]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[29]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[28]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[27]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[26]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[25]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[24]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[23]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[22]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[21]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[20]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[19]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[18]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[17]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[16]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[15]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[14]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[13]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[12]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[11]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[10]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[9]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[8]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[7]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[6]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[5]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[4]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_daddress_nxt[0]}]
set_output_delay -clock i_clk  280  [get_ports o_daddress_valid]
set_output_delay -clock i_clk  280  [get_ports o_adex]
set_output_delay -clock i_clk  280  [get_ports o_priviledged]
set_output_delay -clock i_clk  280  [get_ports o_exclusive]
set_output_delay -clock i_clk  280  [get_ports o_write_enable]
set_output_delay -clock i_clk  280  [get_ports {o_byte_enable[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_byte_enable[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_byte_enable[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_byte_enable[0]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[8]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[7]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[6]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[5]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[4]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_exec_load_rd[0]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[31]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[30]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[29]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[28]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[27]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[26]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[25]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[24]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[23]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[22]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[21]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[20]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[19]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[18]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[17]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[16]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[15]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[14]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[13]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[12]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[11]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[10]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[9]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[8]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[7]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[6]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[5]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[4]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[3]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[2]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[1]}]
set_output_delay -clock i_clk  280  [get_ports {o_status_bits[0]}]
set_output_delay -clock i_clk  280  [get_ports o_multiply_done]
