Analysis & Synthesis report for Ver2
Thu Apr 27 13:26:00 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 27 13:25:56 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Ver2                                        ;
; Top-level Entity Name              ; shiftReqisterFFT                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 226,944                                     ;
;     Total combinational functions  ; 226,943                                     ;
;     Dedicated logic registers      ; 50                                          ;
; Total registers                    ; 50                                          ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; shiftReqisterFFT   ; Ver2               ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Maximum processors allowed for parallel compilation              ; 4                  ; 1                  ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                    ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                                                               ; Library      ;
+---------------------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v ; yes             ; User Verilog HDL File  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v ; DE2_115_SOPC ;
; shiftReqisterFFT.v                                                  ; yes             ; User Verilog HDL File  ; C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v                                                  ;              ;
+---------------------------------------------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 226,944    ;
;                                             ;            ;
; Total combinational functions               ; 226943     ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 87934      ;
;     -- 3 input functions                    ; 138896     ;
;     -- <=2 input functions                  ; 113        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 226912     ;
;     -- arithmetic mode                      ; 31         ;
;                                             ;            ;
; Total registers                             ; 50         ;
;     -- Dedicated logic registers            ; 50         ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 37         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; counter[2] ;
; Maximum fan-out                             ; 11024      ;
; Total fan-out                               ; 768869     ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+------------------+--------------+
; |shiftReqisterFFT          ; 226943 (226943)     ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 37   ; 0            ; |shiftReqisterFFT   ; shiftReqisterFFT ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+---------------------------------------------------------+---------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal ; Free of Timing Hazards ;
+---------------------------------------------------------+---------------------+------------------------+
; dataTemp~42336                                          ; rtl~0               ; yes                    ;
; counter[2]                                              ; always1             ; yes                    ;
; dataTemp~42400                                          ; rtl~1               ; yes                    ;
; counter[3]                                              ; always1             ; yes                    ;
; dataTemp~42272                                          ; rtl~2               ; yes                    ;
; dataTemp~42464                                          ; rtl~3               ; yes                    ;
; counter[1]                                              ; always1             ; yes                    ;
; dataTemp~42384                                          ; rtl~4               ; yes                    ;
; dataTemp~42320                                          ; rtl~5               ; yes                    ;
; dataTemp~42256                                          ; rtl~6               ; yes                    ;
; dataTemp~42448                                          ; rtl~7               ; yes                    ;
; counter[0]                                              ; always1             ; yes                    ;
; dataTemp~42304                                          ; rtl~8               ; yes                    ;
; dataTemp~42368                                          ; rtl~9               ; yes                    ;
; dataTemp~42240                                          ; rtl~10              ; yes                    ;
; dataTemp~42432                                          ; rtl~11              ; yes                    ;
; dataTemp~42416                                          ; rtl~12              ; yes                    ;
; dataTemp~42352                                          ; rtl~13              ; yes                    ;
; dataTemp~42288                                          ; rtl~14              ; yes                    ;
; dataTemp~42480                                          ; rtl~15              ; yes                    ;
; counter[9]                                              ; always1             ; yes                    ;
; dataTemp~38288                                          ; rtl~16              ; yes                    ;
; dataTemp~38224                                          ; rtl~17              ; yes                    ;
; dataTemp~38160                                          ; rtl~18              ; yes                    ;
; dataTemp~38352                                          ; rtl~19              ; yes                    ;
; dataTemp~38240                                          ; rtl~20              ; yes                    ;
; dataTemp~38304                                          ; rtl~21              ; yes                    ;
; dataTemp~38176                                          ; rtl~22              ; yes                    ;
; dataTemp~38368                                          ; rtl~23              ; yes                    ;
; dataTemp~38208                                          ; rtl~24              ; yes                    ;
; dataTemp~38272                                          ; rtl~25              ; yes                    ;
; dataTemp~38144                                          ; rtl~26              ; yes                    ;
; dataTemp~38336                                          ; rtl~27              ; yes                    ;
; dataTemp~38320                                          ; rtl~28              ; yes                    ;
; dataTemp~38256                                          ; rtl~29              ; yes                    ;
; dataTemp~38192                                          ; rtl~30              ; yes                    ;
; dataTemp~38384                                          ; rtl~31              ; yes                    ;
; counter[8]                                              ; always1             ; yes                    ;
; dataTemp~34144                                          ; rtl~32              ; yes                    ;
; dataTemp~34208                                          ; rtl~33              ; yes                    ;
; dataTemp~34080                                          ; rtl~34              ; yes                    ;
; dataTemp~34272                                          ; rtl~35              ; yes                    ;
; dataTemp~34192                                          ; rtl~36              ; yes                    ;
; dataTemp~34128                                          ; rtl~37              ; yes                    ;
; dataTemp~34064                                          ; rtl~38              ; yes                    ;
; dataTemp~34256                                          ; rtl~39              ; yes                    ;
; dataTemp~34112                                          ; rtl~40              ; yes                    ;
; dataTemp~34176                                          ; rtl~41              ; yes                    ;
; dataTemp~34048                                          ; rtl~42              ; yes                    ;
; dataTemp~34240                                          ; rtl~43              ; yes                    ;
; dataTemp~34224                                          ; rtl~44              ; yes                    ;
; dataTemp~34160                                          ; rtl~45              ; yes                    ;
; dataTemp~34096                                          ; rtl~46              ; yes                    ;
; dataTemp~34288                                          ; rtl~47              ; yes                    ;
; dataTemp~46480                                          ; rtl~48              ; yes                    ;
; dataTemp~46416                                          ; rtl~49              ; yes                    ;
; dataTemp~46352                                          ; rtl~50              ; yes                    ;
; dataTemp~46544                                          ; rtl~51              ; yes                    ;
; dataTemp~46432                                          ; rtl~52              ; yes                    ;
; dataTemp~46496                                          ; rtl~53              ; yes                    ;
; dataTemp~46368                                          ; rtl~54              ; yes                    ;
; dataTemp~46560                                          ; rtl~55              ; yes                    ;
; dataTemp~46400                                          ; rtl~56              ; yes                    ;
; dataTemp~46464                                          ; rtl~57              ; yes                    ;
; dataTemp~46336                                          ; rtl~58              ; yes                    ;
; dataTemp~46528                                          ; rtl~59              ; yes                    ;
; dataTemp~46512                                          ; rtl~60              ; yes                    ;
; dataTemp~46448                                          ; rtl~61              ; yes                    ;
; dataTemp~46384                                          ; rtl~62              ; yes                    ;
; dataTemp~46576                                          ; rtl~63              ; yes                    ;
; counter[6]                                              ; always1             ; yes                    ;
; dataTemp~39264                                          ; rtl~64              ; yes                    ;
; dataTemp~39248                                          ; rtl~65              ; yes                    ;
; dataTemp~39232                                          ; rtl~66              ; yes                    ;
; dataTemp~39280                                          ; rtl~67              ; yes                    ;
; dataTemp~39312                                          ; rtl~68              ; yes                    ;
; dataTemp~39328                                          ; rtl~69              ; yes                    ;
; dataTemp~39296                                          ; rtl~70              ; yes                    ;
; dataTemp~39344                                          ; rtl~71              ; yes                    ;
; dataTemp~39184                                          ; rtl~72              ; yes                    ;
; dataTemp~39200                                          ; rtl~73              ; yes                    ;
; dataTemp~39168                                          ; rtl~74              ; yes                    ;
; dataTemp~39216                                          ; rtl~75              ; yes                    ;
; dataTemp~39392                                          ; rtl~76              ; yes                    ;
; dataTemp~39376                                          ; rtl~77              ; yes                    ;
; dataTemp~39360                                          ; rtl~78              ; yes                    ;
; dataTemp~39408                                          ; rtl~79              ; yes                    ;
; dataTemp~43344                                          ; rtl~80              ; yes                    ;
; dataTemp~43408                                          ; rtl~81              ; yes                    ;
; dataTemp~43280                                          ; rtl~82              ; yes                    ;
; dataTemp~43472                                          ; rtl~83              ; yes                    ;
; dataTemp~43424                                          ; rtl~84              ; yes                    ;
; dataTemp~43360                                          ; rtl~85              ; yes                    ;
; dataTemp~43296                                          ; rtl~86              ; yes                    ;
; dataTemp~43488                                          ; rtl~87              ; yes                    ;
; dataTemp~43392                                          ; rtl~88              ; yes                    ;
; dataTemp~43328                                          ; rtl~89              ; yes                    ;
; dataTemp~43264                                          ; rtl~90              ; yes                    ;
; dataTemp~43456                                          ; rtl~91              ; yes                    ;
; dataTemp~43376                                          ; rtl~92              ; yes                    ;
; Number of user-specified and inferred latches = 131105  ;                     ;                        ;
+---------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 49    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 50                          ;
;     CLR               ; 33                          ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 16                          ;
; cycloneiii_lcell_comb ; 226943                      ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 226912                      ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 138896                      ;
;         4 data inputs ; 87934                       ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 7.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:14:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 27 13:11:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testProject -c Ver2
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v
    Info (12023): Found entity 1: DE2_115_SOPC File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv
    Info (12023): Found entity 1: DE2_115_SOPC_irq_mapper File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE2_115_SOPC_mm_interconnect_0_router File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v
    Info (12023): Found entity 1: DE2_115_SOPC_pio_led File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v
    Info (12023): Found entity 1: DE2_115_SOPC_onchip_memory2 File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v
    Info (12023): Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE2_115_SOPC_jtag_uart File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/getmax_custom_instruction.v
    Info (12023): Found entity 1: getMax_Custom_Instruction File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/getMax_Custom_Instruction.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: DE2_115_SOPC_cpu_cpu File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab7.bdf
    Info (12023): Found entity 1: Lab7
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: DeBounce-behav File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/debounce.vhd Line: 13
    Info (12023): Found entity 1: DeBounce File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/debounce.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file wb_processor.bdf
    Info (12023): Found entity 1: wb_processor
Info (12021): Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd
    Info (12022): Found design unit 1: wb_cpu_package File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_package.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd
    Info (12022): Found design unit 1: wb_cpu_regfile-regfile_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_regfile.vhd Line: 54
    Info (12023): Found entity 1: wb_cpu_regfile File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_regfile.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd
    Info (12022): Found design unit 1: wb_cpu_alu-alu_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_alu.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_alu File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_alu.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd
    Info (12022): Found design unit 1: wb_cpu_control-control_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_control.vhd Line: 43
    Info (12023): Found entity 1: wb_cpu_control File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_control.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd
    Info (12022): Found design unit 1: wb_cpu_io-io_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_io.vhd Line: 49
    Info (12023): Found entity 1: wb_cpu_io File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_io.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd
    Info (12022): Found design unit 1: wb_cpu_mem-mem_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_mem.vhd Line: 40
    Info (12023): Found entity 1: wb_cpu_mem File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_mem.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd
    Info (12022): Found design unit 1: wb_cpu_programcounter-programcounter_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_programcounter.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_programcounter File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_programcounter.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file mul_fsm.vhd
    Info (12022): Found design unit 1: mul_fsm-fsm_arch File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/mul_fsm.vhd Line: 52
    Info (12023): Found entity 1: mul_fsm File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/mul_fsm.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd
    Info (12022): Found design unit 1: wb_hexTo7segAll-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segAll.vhd Line: 20
    Info (12023): Found entity 1: wb_hexTo7segAll File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segAll.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd
    Info (12022): Found design unit 1: wb_hexTo7segOne-behavior File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segOne.vhd Line: 17
    Info (12023): Found entity 1: wb_hexTo7segOne File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segOne.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file generatetestinput.v
    Info (12023): Found entity 1: generateTestInput File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/generateTestInput.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file codectofft.bdf
    Info (12023): Found entity 1: codecToFFT
Info (12021): Found 1 design units, including 1 entities, in source file shiftreqisterfft.v
    Info (12023): Found entity 1: shiftReqisterFFT File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 1
Info (12127): Elaborating entity "shiftReqisterFFT" for the top level hierarchy
Critical Warning (10237): Verilog HDL warning at shiftReqisterFFT.v(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 58
Critical Warning (10237): Verilog HDL warning at shiftReqisterFFT.v(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 59
Warning (10240): Verilog HDL Always Construct warning at shiftReqisterFFT.v(49): inferring latch(es) for variable "counter", which holds its previous value in one or more paths through the always construct File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at shiftReqisterFFT.v(49): inferring latch(es) for variable "DVI_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "DVI_reg" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[0]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[1]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[2]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[3]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[4]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[5]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[6]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[7]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[8]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[9]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[10]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[11]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[12]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[13]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[14]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[15]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[16]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[17]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[18]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[19]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[20]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[21]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[22]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[23]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[24]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[25]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[26]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[27]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[28]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[29]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[30]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Info (10041): Inferred latch for "counter[31]" at shiftReqisterFFT.v(49) File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 49
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "counter_next[2]" is converted into an equivalent circuit using register "counter_next[2]~_emulated" and latch "counter_next[2]~1" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[3]" is converted into an equivalent circuit using register "counter_next[3]~_emulated" and latch "counter_next[3]~6" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[1]" is converted into an equivalent circuit using register "counter_next[1]~_emulated" and latch "counter_next[1]~11" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[0]" is converted into an equivalent circuit using register "counter_next[0]~_emulated" and latch "counter_next[0]~16" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[9]" is converted into an equivalent circuit using register "counter_next[9]~_emulated" and latch "counter_next[9]~21" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[8]" is converted into an equivalent circuit using register "counter_next[8]~_emulated" and latch "counter_next[8]~26" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[6]" is converted into an equivalent circuit using register "counter_next[6]~_emulated" and latch "counter_next[6]~31" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[7]" is converted into an equivalent circuit using register "counter_next[7]~_emulated" and latch "counter_next[7]~36" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[4]" is converted into an equivalent circuit using register "counter_next[4]~_emulated" and latch "counter_next[4]~41" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[5]" is converted into an equivalent circuit using register "counter_next[5]~_emulated" and latch "counter_next[5]~46" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[11]" is converted into an equivalent circuit using register "counter_next[11]~_emulated" and latch "counter_next[11]~51" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[10]" is converted into an equivalent circuit using register "counter_next[10]~_emulated" and latch "counter_next[10]~56" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[12]" is converted into an equivalent circuit using register "counter_next[12]~_emulated" and latch "counter_next[12]~61" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[13]" is converted into an equivalent circuit using register "counter_next[13]~_emulated" and latch "counter_next[13]~66" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[14]" is converted into an equivalent circuit using register "counter_next[14]~_emulated" and latch "counter_next[14]~71" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[15]" is converted into an equivalent circuit using register "counter_next[15]~_emulated" and latch "counter_next[15]~76" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[16]" is converted into an equivalent circuit using register "counter_next[16]~_emulated" and latch "counter_next[16]~81" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[17]" is converted into an equivalent circuit using register "counter_next[17]~_emulated" and latch "counter_next[17]~86" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[18]" is converted into an equivalent circuit using register "counter_next[18]~_emulated" and latch "counter_next[18]~91" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[19]" is converted into an equivalent circuit using register "counter_next[19]~_emulated" and latch "counter_next[19]~96" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[20]" is converted into an equivalent circuit using register "counter_next[20]~_emulated" and latch "counter_next[20]~101" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[21]" is converted into an equivalent circuit using register "counter_next[21]~_emulated" and latch "counter_next[21]~106" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[22]" is converted into an equivalent circuit using register "counter_next[22]~_emulated" and latch "counter_next[22]~111" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[23]" is converted into an equivalent circuit using register "counter_next[23]~_emulated" and latch "counter_next[23]~116" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[24]" is converted into an equivalent circuit using register "counter_next[24]~_emulated" and latch "counter_next[24]~121" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[25]" is converted into an equivalent circuit using register "counter_next[25]~_emulated" and latch "counter_next[25]~126" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[26]" is converted into an equivalent circuit using register "counter_next[26]~_emulated" and latch "counter_next[26]~131" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[27]" is converted into an equivalent circuit using register "counter_next[27]~_emulated" and latch "counter_next[27]~136" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[28]" is converted into an equivalent circuit using register "counter_next[28]~_emulated" and latch "counter_next[28]~141" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[29]" is converted into an equivalent circuit using register "counter_next[29]~_emulated" and latch "counter_next[29]~146" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[30]" is converted into an equivalent circuit using register "counter_next[30]~_emulated" and latch "counter_next[30]~151" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
    Warning (13310): Register "counter_next[31]" is converted into an equivalent circuit using register "counter_next[31]~_emulated" and latch "counter_next[31]~156" File: C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v Line: 37
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "DE2_115_SOPC_cpu" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "DE2_115_SOPC_cpu_cpu" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "DE2_115_SOPC_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "DE2_115_SOPC_jtag_uart" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "DE2_115_SOPC_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "DE2_115_SOPC_onchip_memory2" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "DE2_115_SOPC_pio_led" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 28 assignments for entity "altera_customins_master_translator" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_customins_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/Ver2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 226981 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 226944 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 5602 megabytes
    Info: Processing ended: Thu Apr 27 13:26:01 2023
    Info: Elapsed time: 00:14:59
    Info: Total CPU time (on all processors): 00:15:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/Ver2.map.smsg.


