

================================================================
== Vitis HLS Report for 'LSTM_Top_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Wed May 15 15:49:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.249 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |      100|      100|         1|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, void @empty_8"   --->   Operation 5 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_r_V_dest_V, i1 %in_r_V_id_V, i1 %in_r_V_last_V, i1 %in_r_V_user_V, i4 %in_r_V_strb_V, i4 %in_r_V_keep_V, i32 %in_r_V_data_V, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_11 = load i7 %i" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 9 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.89ns)   --->   "%icmp_ln10 = icmp_eq  i7 %i_11, i7 100" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.89ns)   --->   "%add_ln10 = add i7 %i_11, i7 1" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 11 'add' 'add_ln10' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.i.split, void %_Z10mnist_lstmIfLi1ELi1ELi1EEvRN3hls6streamINS0_4axisI7ap_uintILi32EELm1ELm1ELm1EEELi0EEES7_.exit.exitStub" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 12 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %i_11" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 13 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [lstm_hls/rnn_top.cpp:12->lstm_hls/rnn_top.cpp:38]   --->   Operation 14 'specpipeline' 'specpipeline_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 16 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 17 'read' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%converter = extractvalue i44 %empty" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 18 'extractvalue' 'converter' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %converter" [lstm_hls/utils.h:25->lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 19 'bitcast' 'ret' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_in_addr = getelementptr i32 %buf_in, i64 0, i64 %zext_ln10" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 20 'getelementptr' 'buf_in_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.35ns)   --->   "%store_ln13 = store i32 %ret, i7 %buf_in_addr" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 21 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln10 = store i7 %add_ln10, i7 %i" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 22 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc.i" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 23 'br' 'br_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.249ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0.000 ns)
	'load' operation ('i', lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38) on local variable 'i' [15]  (0.000 ns)
	'add' operation ('add_ln10', lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38) [17]  (0.897 ns)
	'store' operation ('store_ln10', lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38) of variable 'add_ln10', lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38 on local variable 'i' [29]  (0.489 ns)
	blocking operation 0.863 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
