#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000220371dd240 .scope module, "alu4_tb" "alu4_tb" 2 4;
 .timescale -9 -12;
v000002203723aa30_0 .var "A", 3 0;
v000002203723b070_0 .var "B", 3 0;
v000002203723b110_0 .net "Y", 3 0, v0000022037236b70_0;  1 drivers
v000002203723a530_0 .net "carry_out", 0 0, L_00000220371df290;  1 drivers
v000002203723b7f0_0 .var "expected_carry", 0 0;
v000002203723a3f0_0 .var "expected_diff", 4 0;
v000002203723a0d0_0 .var "expected_logic", 3 0;
v000002203723b390_0 .var "expected_ovf", 0 0;
v000002203723b4d0_0 .var "expected_sign", 0 0;
v000002203723b1b0_0 .var "expected_sum", 4 0;
v000002203723b570_0 .var "expected_zero", 0 0;
v000002203723aad0_0 .var/i "i", 31 0;
v000002203723bb10_0 .var/i "j", 31 0;
v000002203723b250_0 .var "op", 2 0;
v000002203723bc50_0 .var/i "outfile", 31 0;
v000002203723b890_0 .net "overflow", 0 0, L_00000220371df530;  1 drivers
v000002203723bbb0_0 .net "sign", 0 0, L_000002203723eef0;  1 drivers
v000002203723be30_0 .net "zero", 0 0, L_000002203723dff0;  1 drivers
S_00000220371e33c0 .scope module, "dut" "alu_4bit" 2 12, 3 4 0, S_00000220371dd240;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 4 "Y";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "sign";
    .port_info 7 /OUTPUT 1 "overflow";
v00000220372376b0_0 .net "A", 3 0, v000002203723aa30_0;  1 drivers
v000002203723acb0_0 .net "B", 3 0, v000002203723b070_0;  1 drivers
v000002203723a8f0_0 .net "Y", 3 0, v0000022037236b70_0;  alias, 1 drivers
v000002203723b430_0 .net "add_cout", 0 0, L_000002203723a210;  1 drivers
v000002203723b6b0_0 .net "add_ovf", 0 0, L_00000220371dfd80;  1 drivers
v000002203723af30_0 .net "add_res", 3 0, L_000002203723ad50;  1 drivers
v000002203723ba70_0 .net "and_r", 3 0, L_00000220371dfd10;  1 drivers
v000002203723ab70_0 .net "arith_carry_borrow", 0 0, v0000022037235ef0_0;  1 drivers
v000002203723a850_0 .net "arith_overflow", 0 0, v0000022037237c50_0;  1 drivers
v000002203723bcf0_0 .net "carry_out", 0 0, L_00000220371df290;  alias, 1 drivers
v000002203723b930_0 .net "op", 2 0, v000002203723b250_0;  1 drivers
v000002203723b2f0_0 .net "or_r", 3 0, L_00000220371dfed0;  1 drivers
v000002203723a710_0 .net "overflow", 0 0, L_00000220371df530;  alias, 1 drivers
v000002203723a990_0 .net "sign", 0 0, L_000002203723eef0;  alias, 1 drivers
v000002203723b9d0_0 .net "sub_borrow", 0 0, L_00000220371df450;  1 drivers
v000002203723a7b0_0 .net "sub_ovf", 0 0, L_00000220371df370;  1 drivers
v000002203723a670_0 .net "sub_res", 3 0, L_000002203723adf0;  1 drivers
v000002203723afd0_0 .net "xor_r", 3 0, L_00000220371dfdf0;  1 drivers
v000002203723bed0_0 .net "zero", 0 0, L_000002203723dff0;  alias, 1 drivers
S_00000220371e3550 .scope module, "u_add" "add4" 3 21, 4 3 0, S_00000220371e33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
    .port_info 3 /OUTPUT 1 "COUT";
    .port_info 4 /OUTPUT 1 "OVF";
L_00000220371dfca0 .functor XOR 1, L_000002203723ac10, L_000002203723a2b0, C4<0>, C4<0>;
L_00000220371dfae0 .functor NOT 1, L_00000220371dfca0, C4<0>, C4<0>, C4<0>;
L_00000220371df610 .functor XOR 1, L_000002203723b610, L_000002203723b750, C4<0>, C4<0>;
L_00000220371dfd80 .functor AND 1, L_00000220371dfae0, L_00000220371df610, C4<1>, C4<1>;
v00000220371b10e0_0 .net "A", 3 0, v000002203723aa30_0;  alias, 1 drivers
v00000220371b17c0_0 .net "B", 3 0, v000002203723b070_0;  alias, 1 drivers
v00000220371b1ae0_0 .net "COUT", 0 0, L_000002203723a210;  alias, 1 drivers
v00000220371b1860_0 .net "OVF", 0 0, L_00000220371dfd80;  alias, 1 drivers
v00000220371b0c80_0 .net "SUM", 3 0, L_000002203723ad50;  alias, 1 drivers
L_0000022037270088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000220371b1220_0 .net/2u *"_ivl_0", 0 0, L_0000022037270088;  1 drivers
v00000220371b0d20_0 .net *"_ivl_15", 0 0, L_000002203723ac10;  1 drivers
v00000220371b14a0_0 .net *"_ivl_17", 0 0, L_000002203723a2b0;  1 drivers
v00000220371b1180_0 .net *"_ivl_18", 0 0, L_00000220371dfca0;  1 drivers
v00000220371b1540_0 .net *"_ivl_2", 4 0, L_000002203723bd90;  1 drivers
v00000220371b12c0_0 .net *"_ivl_20", 0 0, L_00000220371dfae0;  1 drivers
v00000220371b15e0_0 .net *"_ivl_23", 0 0, L_000002203723b610;  1 drivers
v0000022037237570_0 .net *"_ivl_25", 0 0, L_000002203723b750;  1 drivers
v0000022037237070_0 .net *"_ivl_26", 0 0, L_00000220371df610;  1 drivers
L_00000220372700d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022037236a30_0 .net/2u *"_ivl_4", 0 0, L_00000220372700d0;  1 drivers
v0000022037236fd0_0 .net *"_ivl_6", 4 0, L_000002203723a030;  1 drivers
v0000022037237930_0 .net "full_sum", 4 0, L_000002203723a170;  1 drivers
L_000002203723bd90 .concat [ 4 1 0 0], v000002203723aa30_0, L_0000022037270088;
L_000002203723a030 .concat [ 4 1 0 0], v000002203723b070_0, L_00000220372700d0;
L_000002203723a170 .arith/sum 5, L_000002203723bd90, L_000002203723a030;
L_000002203723ad50 .part L_000002203723a170, 0, 4;
L_000002203723a210 .part L_000002203723a170, 4, 1;
L_000002203723ac10 .part v000002203723aa30_0, 3, 1;
L_000002203723a2b0 .part v000002203723b070_0, 3, 1;
L_000002203723b610 .part L_000002203723ad50, 3, 1;
L_000002203723b750 .part v000002203723aa30_0, 3, 1;
S_00000220371dd660 .scope module, "u_flags" "flag_unit" 3 61, 5 4 0, S_00000220371e33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Y";
    .port_info 1 /INPUT 1 "arith_carry_borrow";
    .port_info 2 /INPUT 1 "arith_overflow";
    .port_info 3 /INPUT 3 "op";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "sign";
    .port_info 7 /OUTPUT 1 "overflow";
L_00000220371df290 .functor BUFZ 1, v0000022037235ef0_0, C4<0>, C4<0>, C4<0>;
L_00000220371df530 .functor BUFZ 1, v0000022037237c50_0, C4<0>, C4<0>, C4<0>;
v00000220372372f0_0 .net "Y", 3 0, v0000022037236b70_0;  alias, 1 drivers
L_00000220372701a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000022037237d90_0 .net/2u *"_ivl_0", 3 0, L_00000220372701a8;  1 drivers
v0000022037237b10_0 .net "arith_carry_borrow", 0 0, v0000022037235ef0_0;  alias, 1 drivers
v0000022037236210_0 .net "arith_overflow", 0 0, v0000022037237c50_0;  alias, 1 drivers
v00000220372365d0_0 .net "carry_out", 0 0, L_00000220371df290;  alias, 1 drivers
v00000220372362b0_0 .net "op", 2 0, v000002203723b250_0;  alias, 1 drivers
v0000022037237110_0 .net "overflow", 0 0, L_00000220371df530;  alias, 1 drivers
v0000022037237430_0 .net "sign", 0 0, L_000002203723eef0;  alias, 1 drivers
v0000022037237cf0_0 .net "zero", 0 0, L_000002203723dff0;  alias, 1 drivers
L_000002203723dff0 .cmp/eq 4, v0000022037236b70_0, L_00000220372701a8;
L_000002203723eef0 .part v0000022037236b70_0, 3, 1;
S_00000220371dd7f0 .scope module, "u_logic" "logic4" 3 37, 6 4 0, S_00000220371e33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "AND_R";
    .port_info 3 /OUTPUT 4 "OR_R";
    .port_info 4 /OUTPUT 4 "XOR_R";
L_00000220371dfd10 .functor AND 4, v000002203723aa30_0, v000002203723b070_0, C4<1111>, C4<1111>;
L_00000220371dfed0 .functor OR 4, v000002203723aa30_0, v000002203723b070_0, C4<0000>, C4<0000>;
L_00000220371dfdf0 .functor XOR 4, v000002203723aa30_0, v000002203723b070_0, C4<0000>, C4<0000>;
v0000022037237750_0 .net "A", 3 0, v000002203723aa30_0;  alias, 1 drivers
v0000022037237390_0 .net "AND_R", 3 0, L_00000220371dfd10;  alias, 1 drivers
v0000022037237bb0_0 .net "B", 3 0, v000002203723b070_0;  alias, 1 drivers
v0000022037236d50_0 .net "OR_R", 3 0, L_00000220371dfed0;  alias, 1 drivers
v0000022037237890_0 .net "XOR_R", 3 0, L_00000220371dfdf0;  alias, 1 drivers
S_00000220371c7c40 .scope module, "u_mux" "alu_mux" 3 45, 7 4 0, S_00000220371e33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "op";
    .port_info 1 /INPUT 4 "ADD_RES";
    .port_info 2 /INPUT 4 "SUB_RES";
    .port_info 3 /INPUT 4 "AND_R";
    .port_info 4 /INPUT 4 "OR_R";
    .port_info 5 /INPUT 4 "XOR_R";
    .port_info 6 /INPUT 1 "ADD_COUT";
    .port_info 7 /INPUT 1 "SUB_BORROW";
    .port_info 8 /INPUT 1 "ADD_OVF";
    .port_info 9 /INPUT 1 "SUB_OVF";
    .port_info 10 /OUTPUT 4 "Y";
    .port_info 11 /OUTPUT 1 "arith_carry_borrow";
    .port_info 12 /OUTPUT 1 "arith_overflow";
v00000220372379d0_0 .net "ADD_COUT", 0 0, L_000002203723a210;  alias, 1 drivers
v00000220372363f0_0 .net "ADD_OVF", 0 0, L_00000220371dfd80;  alias, 1 drivers
v0000022037236ad0_0 .net "ADD_RES", 3 0, L_000002203723ad50;  alias, 1 drivers
v00000220372377f0_0 .net "AND_R", 3 0, L_00000220371dfd10;  alias, 1 drivers
v0000022037237a70_0 .net "OR_R", 3 0, L_00000220371dfed0;  alias, 1 drivers
v0000022037236170_0 .net "SUB_BORROW", 0 0, L_00000220371df450;  alias, 1 drivers
v0000022037236490_0 .net "SUB_OVF", 0 0, L_00000220371df370;  alias, 1 drivers
v0000022037236530_0 .net "SUB_RES", 3 0, L_000002203723adf0;  alias, 1 drivers
v00000220372360d0_0 .net "XOR_R", 3 0, L_00000220371dfdf0;  alias, 1 drivers
v0000022037236b70_0 .var "Y", 3 0;
v0000022037235ef0_0 .var "arith_carry_borrow", 0 0;
v0000022037237c50_0 .var "arith_overflow", 0 0;
v0000022037235f90_0 .net "op", 2 0, v000002203723b250_0;  alias, 1 drivers
E_00000220371e0570/0 .event anyedge, v00000220372362b0_0, v00000220371b0c80_0, v00000220371b1ae0_0, v00000220371b1860_0;
E_00000220371e0570/1 .event anyedge, v0000022037236530_0, v0000022037236170_0, v0000022037236490_0, v0000022037237390_0;
E_00000220371e0570/2 .event anyedge, v0000022037236d50_0, v0000022037237890_0;
E_00000220371e0570 .event/or E_00000220371e0570/0, E_00000220371e0570/1, E_00000220371e0570/2;
S_00000220371c7dd0 .scope module, "u_sub" "sub4" 3 29, 8 4 0, S_00000220371e33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "DIFF";
    .port_info 3 /OUTPUT 1 "BORROW";
    .port_info 4 /OUTPUT 1 "OVF";
L_00000220371df450 .functor NOT 1, L_000002203723ae90, C4<0>, C4<0>, C4<0>;
L_00000220371dfe60 .functor XOR 1, L_000002203723da50, L_000002203723e3b0, C4<0>, C4<0>;
L_00000220371df220 .functor XOR 1, L_000002203723d5f0, L_000002203723daf0, C4<0>, C4<0>;
L_00000220371df370 .functor AND 1, L_00000220371dfe60, L_00000220371df220, C4<1>, C4<1>;
v0000022037236e90_0 .net "A", 3 0, v000002203723aa30_0;  alias, 1 drivers
v0000022037236670_0 .net "B", 3 0, v000002203723b070_0;  alias, 1 drivers
v0000022037236030_0 .net "BORROW", 0 0, L_00000220371df450;  alias, 1 drivers
v0000022037236350_0 .net "DIFF", 3 0, L_000002203723adf0;  alias, 1 drivers
v0000022037236710_0 .net "OVF", 0 0, L_00000220371df370;  alias, 1 drivers
L_0000022037270118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000220372367b0_0 .net/2u *"_ivl_0", 0 0, L_0000022037270118;  1 drivers
v0000022037236850_0 .net *"_ivl_13", 0 0, L_000002203723ae90;  1 drivers
v0000022037236c10_0 .net *"_ivl_17", 0 0, L_000002203723da50;  1 drivers
v00000220372368f0_0 .net *"_ivl_19", 0 0, L_000002203723e3b0;  1 drivers
v0000022037236990_0 .net *"_ivl_2", 4 0, L_000002203723a350;  1 drivers
v00000220372374d0_0 .net *"_ivl_20", 0 0, L_00000220371dfe60;  1 drivers
v0000022037236cb0_0 .net *"_ivl_23", 0 0, L_000002203723d5f0;  1 drivers
v0000022037236df0_0 .net *"_ivl_25", 0 0, L_000002203723daf0;  1 drivers
v0000022037236f30_0 .net *"_ivl_26", 0 0, L_00000220371df220;  1 drivers
L_0000022037270160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000220372371b0_0 .net/2u *"_ivl_4", 0 0, L_0000022037270160;  1 drivers
v0000022037237610_0 .net *"_ivl_6", 4 0, L_000002203723a490;  1 drivers
v0000022037237250_0 .net "full_diff", 4 0, L_000002203723a5d0;  1 drivers
L_000002203723a350 .concat [ 4 1 0 0], v000002203723aa30_0, L_0000022037270118;
L_000002203723a490 .concat [ 4 1 0 0], v000002203723b070_0, L_0000022037270160;
L_000002203723a5d0 .arith/sub 5, L_000002203723a350, L_000002203723a490;
L_000002203723adf0 .part L_000002203723a5d0, 0, 4;
L_000002203723ae90 .part L_000002203723a5d0, 4, 1;
L_000002203723da50 .part v000002203723aa30_0, 3, 1;
L_000002203723e3b0 .part v000002203723b070_0, 3, 1;
L_000002203723d5f0 .part L_000002203723adf0, 3, 1;
L_000002203723daf0 .part v000002203723aa30_0, 3, 1;
    .scope S_00000220371c7c40;
T_0 ;
    %wait E_00000220371e0570;
    %load/vec4 v0000022037235f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022037236b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022037235ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022037237c50_0, 0, 1;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0000022037236ad0_0;
    %store/vec4 v0000022037236b70_0, 0, 4;
    %load/vec4 v00000220372379d0_0;
    %store/vec4 v0000022037235ef0_0, 0, 1;
    %load/vec4 v00000220372363f0_0;
    %store/vec4 v0000022037237c50_0, 0, 1;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000022037236530_0;
    %store/vec4 v0000022037236b70_0, 0, 4;
    %load/vec4 v0000022037236170_0;
    %store/vec4 v0000022037235ef0_0, 0, 1;
    %load/vec4 v0000022037236490_0;
    %store/vec4 v0000022037237c50_0, 0, 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000220372377f0_0;
    %store/vec4 v0000022037236b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022037235ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022037237c50_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000022037237a70_0;
    %store/vec4 v0000022037236b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022037235ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022037237c50_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000220372360d0_0;
    %store/vec4 v0000022037236b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022037235ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022037237c50_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000220371dd240;
T_1 ;
    %vpi_call 2 30 "$dumpfile", "alu4_tb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000220371dd240 {0 0 0};
    %vpi_func 2 34 "$fopen" 32, "alu4_results.txt", "w" {0 0 0};
    %store/vec4 v000002203723bc50_0, 0, 32;
    %load/vec4 v000002203723bc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 36 "$display", "Error: Could not open file!" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_1.0 ;
    %vpi_call 2 40 "$fdisplay", v000002203723bc50_0, "Starting ALU Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002203723b250_0, 0, 3;
T_1.2 ;
    %load/vec4 v000002203723b250_0;
    %cmpi/u 4, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002203723aad0_0, 0, 32;
T_1.4 ;
    %load/vec4 v000002203723aad0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002203723bb10_0, 0, 32;
T_1.6 ;
    %load/vec4 v000002203723bb10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v000002203723aad0_0;
    %pad/s 4;
    %store/vec4 v000002203723aa30_0, 0, 4;
    %load/vec4 v000002203723bb10_0;
    %pad/s 4;
    %store/vec4 v000002203723b070_0, 0, 4;
    %delay 5000, 0;
    %load/vec4 v000002203723b250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002203723a0d0_0, 0, 4;
    %jmp T_1.14;
T_1.8 ;
    %load/vec4 v000002203723aa30_0;
    %pad/u 5;
    %load/vec4 v000002203723b070_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002203723b1b0_0, 0, 5;
    %load/vec4 v000002203723b1b0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002203723a0d0_0, 0, 4;
    %load/vec4 v000002203723b1b0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000002203723b7f0_0, 0, 1;
    %load/vec4 v000002203723aa30_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002203723b070_0;
    %parti/s 1, 3, 3;
    %xor;
    %inv;
    %load/vec4 v000002203723a0d0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002203723aa30_0;
    %parti/s 1, 3, 3;
    %xor;
    %and;
    %store/vec4 v000002203723b390_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %load/vec4 v000002203723aa30_0;
    %pad/u 5;
    %load/vec4 v000002203723b070_0;
    %pad/u 5;
    %sub;
    %store/vec4 v000002203723a3f0_0, 0, 5;
    %load/vec4 v000002203723a3f0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002203723a0d0_0, 0, 4;
    %load/vec4 v000002203723a3f0_0;
    %parti/s 1, 4, 4;
    %inv;
    %store/vec4 v000002203723b7f0_0, 0, 1;
    %load/vec4 v000002203723aa30_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002203723b070_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v000002203723a0d0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002203723aa30_0;
    %parti/s 1, 3, 3;
    %xor;
    %and;
    %store/vec4 v000002203723b390_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v000002203723aa30_0;
    %load/vec4 v000002203723b070_0;
    %and;
    %store/vec4 v000002203723a0d0_0, 0, 4;
    %jmp T_1.14;
T_1.11 ;
    %load/vec4 v000002203723aa30_0;
    %load/vec4 v000002203723b070_0;
    %or;
    %store/vec4 v000002203723a0d0_0, 0, 4;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v000002203723aa30_0;
    %load/vec4 v000002203723b070_0;
    %xor;
    %store/vec4 v000002203723a0d0_0, 0, 4;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %load/vec4 v000002203723b250_0;
    %cmpi/u 1, 0, 3;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.15, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203723b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203723b390_0, 0, 1;
T_1.15 ;
    %load/vec4 v000002203723a0d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002203723b570_0, 0, 1;
    %load/vec4 v000002203723a0d0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000002203723b4d0_0, 0, 1;
    %vpi_call 2 78 "$fdisplay", v000002203723bc50_0, "op=%b, A=%d, B=%d => Y=%b, C=%b, OVF=%b, Z=%b, S=%b", v000002203723b250_0, v000002203723aa30_0, v000002203723b070_0, v000002203723b110_0, v000002203723a530_0, v000002203723b890_0, v000002203723be30_0, v000002203723bbb0_0 {0 0 0};
    %load/vec4 v000002203723bb10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002203723bb10_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %load/vec4 v000002203723aad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002203723aad0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v000002203723b250_0;
    %addi 1, 0, 3;
    %store/vec4 v000002203723b250_0, 0, 3;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 85 "$fdisplay", v000002203723bc50_0, "ALU Testbench completed." {0 0 0};
    %vpi_call 2 86 "$fclose", v000002203723bc50_0 {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb/alu4_tb.v";
    "src/alu_4bit.v";
    "src/add4.v";
    "src/flag_unit.v";
    "src/logic4.v";
    "src/alu_mux.v";
    "src/sub4.v";
