{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702470081409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702470081409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 13:21:21 2023 " "Processing started: Wed Dec 13 13:21:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702470081409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702470081409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zegar -c zegar " "Command: quartus_map --read_settings_files=on --write_settings_files=off zegar -c zegar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702470081409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702470081888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702470081888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dzielnik_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dzielnik_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dzielnik_2 " "Found entity 1: dzielnik_2" {  } { { "dzielnik_2.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/dzielnik_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702470088431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702470088431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "zegar.bdf 1 1 " "Using design file zegar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 zegar " "Found entity 1: zegar" {  } { { "zegar.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702470088478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702470088478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zegar " "Elaborating entity \"zegar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702470088478 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "zegar.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { 376 8 56 408 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1702470088486 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst24 " "Primitive \"AND2\" of instance \"inst24\" not used" {  } { { "zegar.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { 176 1584 1648 224 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1702470088486 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "zegar.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { 392 104 152 424 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1702470088489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst4 " "Elaborating entity \"7447\" for hierarchy \"7447:inst4\"" {  } { { "zegar.bdf" "inst4" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { -144 880 1040 -24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst4 " "Elaborated megafunction instantiation \"7447:inst4\"" {  } { { "zegar.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { -144 880 1040 -24 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74162 74162:inst6 " "Elaborating entity \"74162\" for hierarchy \"74162:inst6\"" {  } { { "zegar.bdf" "inst6" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { 232 768 888 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74162:inst6 " "Elaborated megafunction instantiation \"74162:inst6\"" {  } { { "zegar.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { 232 768 888 416 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst9 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst9\"" {  } { { "zegar.bdf" "inst9" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { 416 520 640 496 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst9 " "Elaborated megafunction instantiation \"21mux:inst9\"" {  } { { "zegar.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { 416 520 640 496 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dzielnik_2 dzielnik_2:inst_d2 " "Elaborating entity \"dzielnik_2\" for hierarchy \"dzielnik_2:inst_d2\"" {  } { { "zegar.bdf" "inst_d2" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { -112 240 440 80 "inst_d2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7490 dzielnik_2:inst_d2\|7490:inst " "Elaborating entity \"7490\" for hierarchy \"dzielnik_2:inst_d2\|7490:inst\"" {  } { { "dzielnik_2.bdf" "inst" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/dzielnik_2.bdf" { { 240 768 872 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dzielnik_2:inst_d2\|7490:inst " "Elaborated megafunction instantiation \"dzielnik_2:inst_d2\|7490:inst\"" {  } { { "dzielnik_2.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/dzielnik_2.bdf" { { 240 768 872 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dzielnik.bdf 1 1 " "Using design file dzielnik.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dzielnik " "Found entity 1: dzielnik" {  } { { "dzielnik.bdf" "" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/dzielnik.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702470088585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702470088585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dzielnik dzielnik:inst_d " "Elaborating entity \"dzielnik\" for hierarchy \"dzielnik:inst_d\"" {  } { { "zegar.bdf" "inst_d" { Schematic "D:/KwPUC/sekcja6_g2/zaj_5/zegar.bdf" { { -328 240 440 -136 "inst_d" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470088585 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst9\|5~0 " "Found clock multiplexer 21mux:inst9\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1702470088947 "|zegar|21mux:inst9|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1702470088947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702470089224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702470089540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702470089540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702470089576 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702470089576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702470089576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702470089576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702470089576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 13:21:29 2023 " "Processing ended: Wed Dec 13 13:21:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702470089576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702470089576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702470089576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702470089576 ""}
