{"vcs1":{"timestamp_begin":1735216943.191148970, "rt":1.68, "ut":0.73, "st":0.29}}
{"vcselab":{"timestamp_begin":1735216944.974939244, "rt":1.03, "ut":0.30, "st":0.18}}
{"link":{"timestamp_begin":1735216946.087586220, "rt":0.37, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735216942.352119298}
{"VCS_COMP_START_TIME": 1735216942.352119298}
{"VCS_COMP_END_TIME": 1735216950.222929635}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331892}}
{"stitch_vcselab": {"peak_mem": 223364}}
