// Seed: 4112403104
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    output id_9
);
  type_16(
      1'h0, (1'b0)
  );
  logic id_10;
  logic id_11 = id_3;
  always @(1 == id_3) begin
    id_1 <= id_2;
  end
  logic id_12;
endmodule
