library ieee ;
use ieee.std_logic_1164.all ;
use ieee.std_logic_unsigned.all ;
entity Tempo_umMs is
port(
	clk : in std_logic;
	umMs : out std_logic := '0';
	)
architecture Comportamento of Tempo_umMs is
	signal count : std_logic_vector (15 downto 0) := "0000000000000000";
begin
	process (clk)
		begin
		if(rising_edge(clk)) then
			if(count = 10) then
				count <= 0
				umMs <= not umMs
			else
				count <= count + 1;
			end if
		end if
	end process
end Comportamento
				