0.7
2020.1
May 27 2020
19:59:15
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/AESL_automem_layer2_out.v,1731948659,systemVerilog,,,,AESL_automem_layer2_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/AESL_automem_layer_normalization_input.v,1731948659,systemVerilog,,,,AESL_automem_layer_normalization_input,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1731948659,systemVerilog,,,,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/myproject.v,1731948633,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v,1731948633,systemVerilog,,,,myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v,1731948634,systemVerilog,,,,myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb;myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/myproject_mul_27ns_19s_46_1_1.v,1731948634,systemVerilog,,,,myproject_mul_27ns_19s_46_1_1;myproject_mul_27ns_19s_46_1_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/myproject_mul_mul_12ns_19s_31_1_1.v,1731948634,systemVerilog,,,,myproject_mul_mul_12ns_19s_31_1_1;myproject_mul_mul_12ns_19s_31_1_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_uniform/myproject_prj/solution1/sim/verilog/myproject_mul_mul_19s_19s_32_1_1.v,1731948634,systemVerilog,,,,myproject_mul_mul_19s_19s_32_1_1;myproject_mul_mul_19s_19s_32_1_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
