read -sv run_verilog_mid/adder_32b_10_64_7f3d8c88754caa7196c8806c42db1113.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_64_7f3d8c88754caa7196c8806c42db1113_yosys.v
