Loading plugins phase: Elapsed time ==> 0s.187ms
Initializing data phase: Elapsed time ==> 1s.368ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Bootloadable Blinking LED.cyprj -d CY8C4245AXI-483 -s C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.499ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.051ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Bootloadable Blinking LED.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Bootloadable Blinking LED.cyprj -dcpsoc3 Bootloadable Blinking LED.v -verilog
======================================================================

======================================================================
Compiling:  Bootloadable Blinking LED.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Bootloadable Blinking LED.cyprj -dcpsoc3 Bootloadable Blinking LED.v -verilog
======================================================================

======================================================================
Compiling:  Bootloadable Blinking LED.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Bootloadable Blinking LED.cyprj -dcpsoc3 -verilog Bootloadable Blinking LED.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Aug 01 11:59:11 2014


======================================================================
Compiling:  Bootloadable Blinking LED.v
Program  :   vpp
Options  :    -yv2 -q10 Bootloadable Blinking LED.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Aug 01 11:59:11 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Bootloadable Blinking LED.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Bootloadable Blinking LED.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Bootloadable Blinking LED.cyprj -dcpsoc3 -verilog Bootloadable Blinking LED.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Aug 01 11:59:12 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\codegentemp\Bootloadable Blinking LED.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\codegentemp\Bootloadable Blinking LED.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Bootloadable Blinking LED.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Bootloadable Blinking LED.cyprj -dcpsoc3 -verilog Bootloadable Blinking LED.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Aug 01 11:59:13 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\codegentemp\Bootloadable Blinking LED.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\codegentemp\Bootloadable Blinking LED.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_GreenYellow:PWMUDB:km_run\
	\PWM_GreenYellow:PWMUDB:ctrl_cmpmode2_2\
	\PWM_GreenYellow:PWMUDB:ctrl_cmpmode2_1\
	\PWM_GreenYellow:PWMUDB:ctrl_cmpmode2_0\
	\PWM_GreenYellow:PWMUDB:ctrl_cmpmode1_2\
	\PWM_GreenYellow:PWMUDB:ctrl_cmpmode1_1\
	\PWM_GreenYellow:PWMUDB:ctrl_cmpmode1_0\
	\PWM_GreenYellow:PWMUDB:capt_rising\
	\PWM_GreenYellow:PWMUDB:capt_falling\
	\PWM_GreenYellow:PWMUDB:trig_rise\
	\PWM_GreenYellow:PWMUDB:trig_fall\
	\PWM_GreenYellow:PWMUDB:sc_kill\
	\PWM_GreenYellow:PWMUDB:min_kill\
	\PWM_GreenYellow:PWMUDB:km_tc\
	\PWM_GreenYellow:PWMUDB:db_tc\
	\PWM_GreenYellow:PWMUDB:dith_sel\
	Net_637
	Net_644
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_31\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_30\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_29\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_28\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_27\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_26\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_25\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_24\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_23\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_22\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_21\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_20\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_19\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_18\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_17\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_16\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_15\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_14\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_13\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_12\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_11\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_10\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_9\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_8\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_7\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_6\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_5\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_4\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_3\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_2\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_1\
	\PWM_GreenYellow:PWMUDB:MODULE_1:b_0\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_Red:PWMUDB:km_run\
	\PWM_Red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Red:PWMUDB:capt_rising\
	\PWM_Red:PWMUDB:capt_falling\
	\PWM_Red:PWMUDB:trig_rise\
	\PWM_Red:PWMUDB:trig_fall\
	\PWM_Red:PWMUDB:sc_kill\
	\PWM_Red:PWMUDB:min_kill\
	\PWM_Red:PWMUDB:km_tc\
	\PWM_Red:PWMUDB:db_tc\
	\PWM_Red:PWMUDB:dith_sel\
	\PWM_Red:PWMUDB:compare2\
	Net_686
	Net_687
	Net_688
	\PWM_Red:PWMUDB:MODULE_2:b_31\
	\PWM_Red:PWMUDB:MODULE_2:b_30\
	\PWM_Red:PWMUDB:MODULE_2:b_29\
	\PWM_Red:PWMUDB:MODULE_2:b_28\
	\PWM_Red:PWMUDB:MODULE_2:b_27\
	\PWM_Red:PWMUDB:MODULE_2:b_26\
	\PWM_Red:PWMUDB:MODULE_2:b_25\
	\PWM_Red:PWMUDB:MODULE_2:b_24\
	\PWM_Red:PWMUDB:MODULE_2:b_23\
	\PWM_Red:PWMUDB:MODULE_2:b_22\
	\PWM_Red:PWMUDB:MODULE_2:b_21\
	\PWM_Red:PWMUDB:MODULE_2:b_20\
	\PWM_Red:PWMUDB:MODULE_2:b_19\
	\PWM_Red:PWMUDB:MODULE_2:b_18\
	\PWM_Red:PWMUDB:MODULE_2:b_17\
	\PWM_Red:PWMUDB:MODULE_2:b_16\
	\PWM_Red:PWMUDB:MODULE_2:b_15\
	\PWM_Red:PWMUDB:MODULE_2:b_14\
	\PWM_Red:PWMUDB:MODULE_2:b_13\
	\PWM_Red:PWMUDB:MODULE_2:b_12\
	\PWM_Red:PWMUDB:MODULE_2:b_11\
	\PWM_Red:PWMUDB:MODULE_2:b_10\
	\PWM_Red:PWMUDB:MODULE_2:b_9\
	\PWM_Red:PWMUDB:MODULE_2:b_8\
	\PWM_Red:PWMUDB:MODULE_2:b_7\
	\PWM_Red:PWMUDB:MODULE_2:b_6\
	\PWM_Red:PWMUDB:MODULE_2:b_5\
	\PWM_Red:PWMUDB:MODULE_2:b_4\
	\PWM_Red:PWMUDB:MODULE_2:b_3\
	\PWM_Red:PWMUDB:MODULE_2:b_2\
	\PWM_Red:PWMUDB:MODULE_2:b_1\
	\PWM_Red:PWMUDB:MODULE_2:b_0\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_BlueWhite:PWMUDB:km_run\
	\PWM_BlueWhite:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BlueWhite:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BlueWhite:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BlueWhite:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BlueWhite:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BlueWhite:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BlueWhite:PWMUDB:capt_rising\
	\PWM_BlueWhite:PWMUDB:capt_falling\
	\PWM_BlueWhite:PWMUDB:trig_rise\
	\PWM_BlueWhite:PWMUDB:trig_fall\
	\PWM_BlueWhite:PWMUDB:sc_kill\
	\PWM_BlueWhite:PWMUDB:min_kill\
	\PWM_BlueWhite:PWMUDB:km_tc\
	\PWM_BlueWhite:PWMUDB:db_tc\
	\PWM_BlueWhite:PWMUDB:dith_sel\
	Net_512
	Net_520
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_31\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_30\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_29\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_28\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_27\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_26\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_25\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_24\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_23\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_22\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_21\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_20\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_19\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_18\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_17\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_16\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_15\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_14\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_13\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_12\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_11\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_10\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_9\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_8\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_7\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_6\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_5\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_4\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_3\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_2\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_1\
	\PWM_BlueWhite:PWMUDB:MODULE_3:b_0\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 383 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Green_net_0
Aliasing \PWM_GreenYellow:PWMUDB:hwCapture\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:trig_out\ to tmpOE__Green_net_0
Aliasing \PWM_GreenYellow:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:final_kill\ to tmpOE__Green_net_0
Aliasing \PWM_GreenYellow:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:reset\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:status_6\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:status_4\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:cs_addr_2\ to \PWM_GreenYellow:PWMUDB:status_2\
Aliasing \PWM_GreenYellow:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Green_net_0
Aliasing tmpOE__White_net_0 to tmpOE__Green_net_0
Aliasing \PWM_Red:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Red:PWMUDB:trig_out\ to tmpOE__Green_net_0
Aliasing \PWM_Red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Red:PWMUDB:final_kill\ to tmpOE__Green_net_0
Aliasing \PWM_Red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Red:PWMUDB:reset\ to zero
Aliasing \PWM_Red:PWMUDB:status_6\ to zero
Aliasing \PWM_Red:PWMUDB:status_4\ to zero
Aliasing \PWM_Red:PWMUDB:cmp2\ to zero
Aliasing \PWM_Red:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Red:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Red:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Red:PWMUDB:cs_addr_2\ to \PWM_Red:PWMUDB:status_2\
Aliasing \PWM_Red:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Red:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Red:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Green_net_0
Aliasing \PWM_BlueWhite:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:trig_out\ to tmpOE__Green_net_0
Aliasing \PWM_BlueWhite:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:final_kill\ to tmpOE__Green_net_0
Aliasing \PWM_BlueWhite:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:reset\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:status_6\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:status_4\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:cs_addr_2\ to \PWM_BlueWhite:PWMUDB:status_2\
Aliasing \PWM_BlueWhite:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Green_net_0
Aliasing tmpOE__Yellow_net_0 to tmpOE__Green_net_0
Aliasing tmpOE__Blue_net_0 to tmpOE__Green_net_0
Aliasing tmpOE__Red_net_0 to tmpOE__Green_net_0
Aliasing \PWM_GreenYellow:PWMUDB:min_kill_reg\\D\ to tmpOE__Green_net_0
Aliasing \PWM_GreenYellow:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Green_net_0
Aliasing \PWM_Red:PWMUDB:min_kill_reg\\D\ to tmpOE__Green_net_0
Aliasing \PWM_Red:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Red:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Green_net_0
Aliasing \PWM_Red:PWMUDB:prevCompare1\\D\ to \PWM_Red:PWMUDB:pwm_temp\
Aliasing \PWM_BlueWhite:PWMUDB:min_kill_reg\\D\ to tmpOE__Green_net_0
Aliasing \PWM_BlueWhite:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Green_net_0
Removing Rhs of wire Net_610[4] = \PWM_GreenYellow:PWMUDB:pwm1_reg_i\[132]
Removing Lhs of wire one[9] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:ctrl_enable\[26] = \PWM_GreenYellow:PWMUDB:control_7\[18]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:hwCapture\[36] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:hwEnable\[37] = \PWM_GreenYellow:PWMUDB:control_7\[18]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:trig_out\[41] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:runmode_enable\\R\[43] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:runmode_enable\\S\[44] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:final_enable\[45] = \PWM_GreenYellow:PWMUDB:runmode_enable\[42]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:ltch_kill_reg\\R\[49] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:ltch_kill_reg\\S\[50] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:min_kill_reg\\R\[51] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:min_kill_reg\\S\[52] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:final_kill\[55] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_1\[59] = \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_1\[299]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:add_vi_vv_MODGEN_1_0\[61] = \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_0\[300]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:dith_count_1\\R\[62] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:dith_count_1\\S\[63] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:dith_count_0\\R\[64] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:dith_count_0\\S\[65] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:reset\[68] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:status_6\[69] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:status_4\[71] = zero[8]
Removing Rhs of wire \PWM_GreenYellow:PWMUDB:status_3\[72] = \PWM_GreenYellow:PWMUDB:fifo_full\[92]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:status_2\[73] = \PWM_GreenYellow:PWMUDB:tc_i\[47]
Removing Rhs of wire \PWM_GreenYellow:PWMUDB:status_1\[74] = \PWM_GreenYellow:PWMUDB:cmp2_status_reg\[84]
Removing Rhs of wire \PWM_GreenYellow:PWMUDB:status_0\[75] = \PWM_GreenYellow:PWMUDB:cmp1_status_reg\[83]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cmp1_status_reg\\R\[86] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cmp1_status_reg\\S\[87] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cmp2_status_reg\\R\[88] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cmp2_status_reg\\S\[89] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:final_kill_reg\\R\[90] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:final_kill_reg\\S\[91] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cs_addr_2\[93] = \PWM_GreenYellow:PWMUDB:tc_i\[47]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cs_addr_1\[94] = \PWM_GreenYellow:PWMUDB:runmode_enable\[42]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cs_addr_0\[95] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:compare1\[128] = \PWM_GreenYellow:PWMUDB:cmp1_less\[99]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:compare2\[129] = \PWM_GreenYellow:PWMUDB:cmp2_less\[102]
Removing Rhs of wire Net_608[139] = \PWM_GreenYellow:PWMUDB:pwm2_reg_i\[134]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:pwm_temp\[140] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_23\[181] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_22\[182] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_21\[183] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_20\[184] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_19\[185] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_18\[186] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_17\[187] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_16\[188] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_15\[189] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_14\[190] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_13\[191] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_12\[192] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_11\[193] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_10\[194] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_9\[195] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_8\[196] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_7\[197] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_6\[198] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_5\[199] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_4\[200] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_3\[201] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_2\[202] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_1\[203] = \PWM_GreenYellow:PWMUDB:MODIN1_1\[204]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODIN1_1\[204] = \PWM_GreenYellow:PWMUDB:dith_count_1\[58]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:a_0\[205] = \PWM_GreenYellow:PWMUDB:MODIN1_0\[206]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODIN1_0\[206] = \PWM_GreenYellow:PWMUDB:dith_count_0\[60]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[338] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[339] = tmpOE__Green_net_0[3]
Removing Lhs of wire tmpOE__White_net_0[341] = tmpOE__Green_net_0[3]
Removing Rhs of wire Net_513[342] = \PWM_BlueWhite:PWMUDB:pwm2_reg_i\[802]
Removing Lhs of wire \PWM_Red:PWMUDB:ctrl_enable\[363] = \PWM_Red:PWMUDB:control_7\[355]
Removing Lhs of wire \PWM_Red:PWMUDB:hwCapture\[373] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:hwEnable\[374] = \PWM_Red:PWMUDB:control_7\[355]
Removing Lhs of wire \PWM_Red:PWMUDB:trig_out\[378] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_Red:PWMUDB:runmode_enable\\R\[380] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:runmode_enable\\S\[381] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:final_enable\[382] = \PWM_Red:PWMUDB:runmode_enable\[379]
Removing Lhs of wire \PWM_Red:PWMUDB:ltch_kill_reg\\R\[386] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:ltch_kill_reg\\S\[387] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:min_kill_reg\\R\[388] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:min_kill_reg\\S\[389] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:final_kill\[392] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_1\[396] = \PWM_Red:PWMUDB:MODULE_2:g2:a0:s_1\[636]
Removing Lhs of wire \PWM_Red:PWMUDB:add_vi_vv_MODGEN_2_0\[398] = \PWM_Red:PWMUDB:MODULE_2:g2:a0:s_0\[637]
Removing Lhs of wire \PWM_Red:PWMUDB:dith_count_1\\R\[399] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:dith_count_1\\S\[400] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:dith_count_0\\R\[401] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:dith_count_0\\S\[402] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:reset\[405] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:status_6\[406] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:status_4\[408] = zero[8]
Removing Rhs of wire \PWM_Red:PWMUDB:status_3\[409] = \PWM_Red:PWMUDB:fifo_full\[428]
Removing Lhs of wire \PWM_Red:PWMUDB:status_2\[410] = \PWM_Red:PWMUDB:tc_i\[384]
Removing Rhs of wire \PWM_Red:PWMUDB:status_1\[411] = \PWM_Red:PWMUDB:cmp2_status_reg\[420]
Removing Rhs of wire \PWM_Red:PWMUDB:status_0\[412] = \PWM_Red:PWMUDB:cmp1_status_reg\[419]
Removing Lhs of wire \PWM_Red:PWMUDB:cmp2_status\[417] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:cmp2\[418] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:cmp1_status_reg\\R\[422] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:cmp1_status_reg\\S\[423] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:cmp2_status_reg\\R\[424] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:cmp2_status_reg\\S\[425] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:final_kill_reg\\R\[426] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:final_kill_reg\\S\[427] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:cs_addr_2\[429] = \PWM_Red:PWMUDB:tc_i\[384]
Removing Lhs of wire \PWM_Red:PWMUDB:cs_addr_1\[430] = \PWM_Red:PWMUDB:runmode_enable\[379]
Removing Lhs of wire \PWM_Red:PWMUDB:cs_addr_0\[431] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:compare1\[464] = \PWM_Red:PWMUDB:cmp1_less\[435]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm1_i\[469] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm2_i\[471] = zero[8]
Removing Rhs of wire Net_682[474] = \PWM_Red:PWMUDB:pwm_reg_i\[466]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm_temp\[477] = \PWM_Red:PWMUDB:cmp1\[415]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_23\[518] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_22\[519] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_21\[520] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_20\[521] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_19\[522] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_18\[523] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_17\[524] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_16\[525] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_15\[526] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_14\[527] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_13\[528] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_12\[529] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_11\[530] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_10\[531] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_9\[532] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_8\[533] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_7\[534] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_6\[535] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_5\[536] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_4\[537] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_3\[538] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_2\[539] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_1\[540] = \PWM_Red:PWMUDB:MODIN2_1\[541]
Removing Lhs of wire \PWM_Red:PWMUDB:MODIN2_1\[541] = \PWM_Red:PWMUDB:dith_count_1\[395]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:a_0\[542] = \PWM_Red:PWMUDB:MODIN2_0\[543]
Removing Lhs of wire \PWM_Red:PWMUDB:MODIN2_0\[543] = \PWM_Red:PWMUDB:dith_count_0\[397]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[675] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[676] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:ctrl_enable\[694] = \PWM_BlueWhite:PWMUDB:control_7\[686]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:hwCapture\[704] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:hwEnable\[705] = \PWM_BlueWhite:PWMUDB:control_7\[686]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:trig_out\[709] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:runmode_enable\\R\[711] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:runmode_enable\\S\[712] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:final_enable\[713] = \PWM_BlueWhite:PWMUDB:runmode_enable\[710]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:ltch_kill_reg\\R\[717] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:ltch_kill_reg\\S\[718] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:min_kill_reg\\R\[719] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:min_kill_reg\\S\[720] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:final_kill\[723] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_1\[727] = \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_1\[967]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:add_vi_vv_MODGEN_3_0\[729] = \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_0\[968]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:dith_count_1\\R\[730] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:dith_count_1\\S\[731] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:dith_count_0\\R\[732] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:dith_count_0\\S\[733] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:reset\[736] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:status_6\[737] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:status_4\[739] = zero[8]
Removing Rhs of wire \PWM_BlueWhite:PWMUDB:status_3\[740] = \PWM_BlueWhite:PWMUDB:fifo_full\[760]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:status_2\[741] = \PWM_BlueWhite:PWMUDB:tc_i\[715]
Removing Rhs of wire \PWM_BlueWhite:PWMUDB:status_1\[742] = \PWM_BlueWhite:PWMUDB:cmp2_status_reg\[752]
Removing Rhs of wire \PWM_BlueWhite:PWMUDB:status_0\[743] = \PWM_BlueWhite:PWMUDB:cmp1_status_reg\[751]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cmp1_status_reg\\R\[754] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cmp1_status_reg\\S\[755] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cmp2_status_reg\\R\[756] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cmp2_status_reg\\S\[757] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:final_kill_reg\\R\[758] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:final_kill_reg\\S\[759] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cs_addr_2\[761] = \PWM_BlueWhite:PWMUDB:tc_i\[715]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cs_addr_1\[762] = \PWM_BlueWhite:PWMUDB:runmode_enable\[710]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cs_addr_0\[763] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:compare1\[796] = \PWM_BlueWhite:PWMUDB:cmp1_less\[767]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:compare2\[797] = \PWM_BlueWhite:PWMUDB:cmp2_less\[770]
Removing Rhs of wire Net_280[807] = \PWM_BlueWhite:PWMUDB:pwm1_reg_i\[800]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:pwm_temp\[808] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_23\[849] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_22\[850] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_21\[851] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_20\[852] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_19\[853] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_18\[854] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_17\[855] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_16\[856] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_15\[857] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_14\[858] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_13\[859] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_12\[860] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_11\[861] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_10\[862] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_9\[863] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_8\[864] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_7\[865] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_6\[866] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_5\[867] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_4\[868] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_3\[869] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_2\[870] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_1\[871] = \PWM_BlueWhite:PWMUDB:MODIN3_1\[872]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODIN3_1\[872] = \PWM_BlueWhite:PWMUDB:dith_count_1\[726]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:a_0\[873] = \PWM_BlueWhite:PWMUDB:MODIN3_0\[874]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODIN3_0\[874] = \PWM_BlueWhite:PWMUDB:dith_count_0\[728]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1006] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1007] = tmpOE__Green_net_0[3]
Removing Lhs of wire tmpOE__Yellow_net_0[1010] = tmpOE__Green_net_0[3]
Removing Lhs of wire tmpOE__Blue_net_0[1016] = tmpOE__Green_net_0[3]
Removing Lhs of wire tmpOE__Red_net_0[1022] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:min_kill_reg\\D\[1027] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:prevCapture\\D\[1028] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:trig_last\\D\[1029] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:ltch_kill_reg\\D\[1032] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:prevCompare1\\D\[1035] = \PWM_GreenYellow:PWMUDB:cmp1\[78]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:prevCompare2\\D\[1036] = \PWM_GreenYellow:PWMUDB:cmp2\[81]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cmp1_status_reg\\D\[1037] = \PWM_GreenYellow:PWMUDB:cmp1_status\[79]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:cmp2_status_reg\\D\[1038] = \PWM_GreenYellow:PWMUDB:cmp2_status\[82]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:final_kill_reg\\D\[1039] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:pwm_reg_i\\D\[1040] = \PWM_GreenYellow:PWMUDB:pwm_i\[131]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:pwm1_reg_i\\D\[1041] = \PWM_GreenYellow:PWMUDB:pwm1_i\[133]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:pwm2_reg_i\\D\[1042] = \PWM_GreenYellow:PWMUDB:pwm2_i\[135]
Removing Lhs of wire \PWM_Red:PWMUDB:min_kill_reg\\D\[1044] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_Red:PWMUDB:prevCapture\\D\[1045] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:trig_last\\D\[1046] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:ltch_kill_reg\\D\[1049] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_Red:PWMUDB:prevCompare1\\D\[1052] = \PWM_Red:PWMUDB:cmp1\[415]
Removing Lhs of wire \PWM_Red:PWMUDB:cmp1_status_reg\\D\[1053] = \PWM_Red:PWMUDB:cmp1_status\[416]
Removing Lhs of wire \PWM_Red:PWMUDB:cmp2_status_reg\\D\[1054] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:final_kill_reg\\D\[1055] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm_reg_i\\D\[1056] = \PWM_Red:PWMUDB:pwm_i\[467]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm1_reg_i\\D\[1057] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:pwm2_reg_i\\D\[1058] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:min_kill_reg\\D\[1060] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:prevCapture\\D\[1061] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:trig_last\\D\[1062] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:ltch_kill_reg\\D\[1065] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:prevCompare1\\D\[1068] = \PWM_BlueWhite:PWMUDB:cmp1\[746]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:prevCompare2\\D\[1069] = \PWM_BlueWhite:PWMUDB:cmp2\[749]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cmp1_status_reg\\D\[1070] = \PWM_BlueWhite:PWMUDB:cmp1_status\[747]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:cmp2_status_reg\\D\[1071] = \PWM_BlueWhite:PWMUDB:cmp2_status\[750]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:final_kill_reg\\D\[1072] = tmpOE__Green_net_0[3]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:pwm_reg_i\\D\[1073] = \PWM_BlueWhite:PWMUDB:pwm_i\[799]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:pwm1_reg_i\\D\[1074] = \PWM_BlueWhite:PWMUDB:pwm1_i\[801]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:pwm2_reg_i\\D\[1075] = \PWM_BlueWhite:PWMUDB:pwm2_i\[803]

------------------------------------------------------
Aliased 0 equations, 243 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Green_net_0' (cost = 0):
tmpOE__Green_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:cmp1\' (cost = 0):
\PWM_GreenYellow:PWMUDB:cmp1\ <= (\PWM_GreenYellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:cmp2\' (cost = 0):
\PWM_GreenYellow:PWMUDB:cmp2\ <= (\PWM_GreenYellow:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_GreenYellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_GreenYellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_GreenYellow:PWMUDB:dith_count_1\ and \PWM_GreenYellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:cmp1\' (cost = 0):
\PWM_Red:PWMUDB:cmp1\ <= (\PWM_Red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_Red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Red:PWMUDB:dith_count_1\ and \PWM_Red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:cmp1\' (cost = 0):
\PWM_BlueWhite:PWMUDB:cmp1\ <= (\PWM_BlueWhite:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:cmp2\' (cost = 0):
\PWM_BlueWhite:PWMUDB:cmp2\ <= (\PWM_BlueWhite:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BlueWhite:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_BlueWhite:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BlueWhite:PWMUDB:dith_count_1\ and \PWM_BlueWhite:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_GreenYellow:PWMUDB:dith_count_0\ and \PWM_GreenYellow:PWMUDB:dith_count_1\)
	OR (not \PWM_GreenYellow:PWMUDB:dith_count_1\ and \PWM_GreenYellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_Red:PWMUDB:dith_count_0\ and \PWM_Red:PWMUDB:dith_count_1\)
	OR (not \PWM_Red:PWMUDB:dith_count_1\ and \PWM_Red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_BlueWhite:PWMUDB:dith_count_0\ and \PWM_BlueWhite:PWMUDB:dith_count_1\)
	OR (not \PWM_BlueWhite:PWMUDB:dith_count_1\ and \PWM_BlueWhite:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 76 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_GreenYellow:PWMUDB:final_capture\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:pwm_i\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Red:PWMUDB:final_capture\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:final_capture\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:pwm_i\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:final_capture\[97] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:pwm_i\[131] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[309] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[319] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[329] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:final_capture\[433] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[646] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[656] = zero[8]
Removing Lhs of wire \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[666] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:final_capture\[765] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:pwm_i\[799] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[977] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[987] = zero[8]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[997] = zero[8]
Removing Lhs of wire \PWM_GreenYellow:PWMUDB:runmode_enable\\D\[1030] = \PWM_GreenYellow:PWMUDB:control_7\[18]
Removing Lhs of wire \PWM_Red:PWMUDB:runmode_enable\\D\[1047] = \PWM_Red:PWMUDB:control_7\[355]
Removing Lhs of wire \PWM_BlueWhite:PWMUDB:runmode_enable\\D\[1063] = \PWM_BlueWhite:PWMUDB:control_7\[686]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Bootloadable Blinking LED.cyprj" -dcpsoc3 "Bootloadable Blinking LED.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.675ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Friday, 01 August 2014 11:59:14
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Terrance\Documents\PSoC Creator\SCB_Bootloader_42xx\Bootloadable Blinking LED.cydsn\Bootloadable Blinking LED.cyprj -d CY8C4245AXI-483 Bootloadable Blinking LED.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BlueWhite:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_GreenYellow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Red:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_BlueWhite:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BlueWhite:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BlueWhite:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GreenYellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GreenYellow:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GreenYellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Red:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_623_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_242_digital
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_225_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_BlueWhite:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_BlueWhite:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_GreenYellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_GreenYellow:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Red:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_BlueWhite:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_GreenYellow:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_Red:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue(0)__PA ,
            input => Net_280 ,
            pad => Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Green(0)__PA ,
            input => Net_610 ,
            pad => Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Red(0)__PA ,
            input => Net_682 ,
            pad => Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = White(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => White(0)__PA ,
            input => Net_513 ,
            pad => White(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Yellow(0)__PA ,
            input => Net_608 ,
            pad => Yellow(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_280, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:control_7\ * 
              \PWM_BlueWhite:PWMUDB:cmp1_less\
        );
        Output = Net_280 (fanout=1)

    MacroCell: Name=Net_513, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:control_7\ * 
              \PWM_BlueWhite:PWMUDB:cmp2_less\
        );
        Output = Net_513 (fanout=1)

    MacroCell: Name=Net_608, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:control_7\ * 
              \PWM_GreenYellow:PWMUDB:cmp2_less\
        );
        Output = Net_608 (fanout=1)

    MacroCell: Name=Net_610, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:control_7\ * 
              \PWM_GreenYellow:PWMUDB:cmp1_less\
        );
        Output = Net_610 (fanout=1)

    MacroCell: Name=Net_682, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:control_7\ * \PWM_Red:PWMUDB:cmp1_less\
        );
        Output = Net_682 (fanout=1)

    MacroCell: Name=\PWM_BlueWhite:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_BlueWhite:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_BlueWhite:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:cmp1_less\
        );
        Output = \PWM_BlueWhite:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BlueWhite:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:cmp2_less\
        );
        Output = \PWM_BlueWhite:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_BlueWhite:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:control_7\
        );
        Output = \PWM_BlueWhite:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_BlueWhite:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BlueWhite:PWMUDB:prevCompare1\ * 
              \PWM_BlueWhite:PWMUDB:cmp1_less\
        );
        Output = \PWM_BlueWhite:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_BlueWhite:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BlueWhite:PWMUDB:prevCompare2\ * 
              \PWM_BlueWhite:PWMUDB:cmp2_less\
        );
        Output = \PWM_BlueWhite:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\PWM_BlueWhite:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BlueWhite:PWMUDB:final_kill_reg\
        );
        Output = \PWM_BlueWhite:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PWM_GreenYellow:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_GreenYellow:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_GreenYellow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_GreenYellow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_GreenYellow:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:cmp2_less\
        );
        Output = \PWM_GreenYellow:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_GreenYellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:control_7\
        );
        Output = \PWM_GreenYellow:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_GreenYellow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GreenYellow:PWMUDB:prevCompare1\ * 
              \PWM_GreenYellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_GreenYellow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_GreenYellow:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GreenYellow:PWMUDB:prevCompare2\ * 
              \PWM_GreenYellow:PWMUDB:cmp2_less\
        );
        Output = \PWM_GreenYellow:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\PWM_GreenYellow:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GreenYellow:PWMUDB:final_kill_reg\
        );
        Output = \PWM_GreenYellow:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PWM_Red:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Red:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_Red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:cmp1_less\
        );
        Output = \PWM_Red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:control_7\
        );
        Output = \PWM_Red:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_Red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Red:PWMUDB:prevCompare1\ * \PWM_Red:PWMUDB:cmp1_less\
        );
        Output = \PWM_Red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Red:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Red:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Red:PWMUDB:status_5\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_BlueWhite:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_242_digital ,
            cs_addr_2 => \PWM_BlueWhite:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BlueWhite:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BlueWhite:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_BlueWhite:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_BlueWhite:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_BlueWhite:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_GreenYellow:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_623_digital ,
            cs_addr_2 => \PWM_GreenYellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_GreenYellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_GreenYellow:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_GreenYellow:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_GreenYellow:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_GreenYellow:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_225_digital ,
            cs_addr_2 => \PWM_Red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Red:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_BlueWhite:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_242_digital ,
            status_5 => \PWM_BlueWhite:PWMUDB:status_5\ ,
            status_3 => \PWM_BlueWhite:PWMUDB:status_3\ ,
            status_2 => \PWM_BlueWhite:PWMUDB:tc_i\ ,
            status_1 => \PWM_BlueWhite:PWMUDB:status_1\ ,
            status_0 => \PWM_BlueWhite:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_GreenYellow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_623_digital ,
            status_5 => \PWM_GreenYellow:PWMUDB:status_5\ ,
            status_3 => \PWM_GreenYellow:PWMUDB:status_3\ ,
            status_2 => \PWM_GreenYellow:PWMUDB:tc_i\ ,
            status_1 => \PWM_GreenYellow:PWMUDB:status_1\ ,
            status_0 => \PWM_GreenYellow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_225_digital ,
            status_5 => \PWM_Red:PWMUDB:status_5\ ,
            status_3 => \PWM_Red:PWMUDB:status_3\ ,
            status_2 => \PWM_Red:PWMUDB:tc_i\ ,
            status_0 => \PWM_Red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_BlueWhite:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_242_digital ,
            control_7 => \PWM_BlueWhite:PWMUDB:control_7\ ,
            control_6 => \PWM_BlueWhite:PWMUDB:control_6\ ,
            control_5 => \PWM_BlueWhite:PWMUDB:control_5\ ,
            control_4 => \PWM_BlueWhite:PWMUDB:control_4\ ,
            control_3 => \PWM_BlueWhite:PWMUDB:control_3\ ,
            control_2 => \PWM_BlueWhite:PWMUDB:control_2\ ,
            control_1 => \PWM_BlueWhite:PWMUDB:control_1\ ,
            control_0 => \PWM_BlueWhite:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_GreenYellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_623_digital ,
            control_7 => \PWM_GreenYellow:PWMUDB:control_7\ ,
            control_6 => \PWM_GreenYellow:PWMUDB:control_6\ ,
            control_5 => \PWM_GreenYellow:PWMUDB:control_5\ ,
            control_4 => \PWM_GreenYellow:PWMUDB:control_4\ ,
            control_3 => \PWM_GreenYellow:PWMUDB:control_3\ ,
            control_2 => \PWM_GreenYellow:PWMUDB:control_2\ ,
            control_1 => \PWM_GreenYellow:PWMUDB:control_1\ ,
            control_0 => \PWM_GreenYellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_225_digital ,
            control_7 => \PWM_Red:PWMUDB:control_7\ ,
            control_6 => \PWM_Red:PWMUDB:control_6\ ,
            control_5 => \PWM_Red:PWMUDB:control_5\ ,
            control_4 => \PWM_Red:PWMUDB:control_4\ ,
            control_3 => \PWM_Red:PWMUDB:control_3\ ,
            control_2 => \PWM_Red:PWMUDB:control_2\ ,
            control_1 => \PWM_Red:PWMUDB:control_1\ ,
            control_0 => \PWM_Red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    3 :    1 :    4 :  75.00%
Pins                          :    7 :   29 :   36 :  19.44%
UDB Macrocells                :   24 :    8 :   32 :  75.00%
UDB Unique Pterms             :   21 :   43 :   64 :  32.81%
UDB Total Pterms              :   21 :      :      : 
UDB Datapath Cells            :    3 :    1 :    4 :  75.00%
UDB Status Cells              :    3 :    1 :    4 :  75.00%
            StatusI Registers :    3 
UDB Control Cells             :    3 :    1 :    4 :  75.00%
            Control Registers :    3 
Interrupts                    :    0 :   32 :   32 :   0.00%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0045994s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0002505 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.102ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.25
                   Pterms :            2.63
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 83, final cost is 83 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       4.25 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_610, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:control_7\ * 
              \PWM_GreenYellow:PWMUDB:cmp1_less\
        );
        Output = Net_610 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GreenYellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:control_7\
        );
        Output = \PWM_GreenYellow:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_GreenYellow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_GreenYellow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_GreenYellow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GreenYellow:PWMUDB:prevCompare1\ * 
              \PWM_GreenYellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_GreenYellow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BlueWhite:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_BlueWhite:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_GreenYellow:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_623_digital ,
        cs_addr_2 => \PWM_GreenYellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_GreenYellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_GreenYellow:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_GreenYellow:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_GreenYellow:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_GreenYellow:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_GreenYellow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_623_digital ,
        status_5 => \PWM_GreenYellow:PWMUDB:status_5\ ,
        status_3 => \PWM_GreenYellow:PWMUDB:status_3\ ,
        status_2 => \PWM_GreenYellow:PWMUDB:tc_i\ ,
        status_1 => \PWM_GreenYellow:PWMUDB:status_1\ ,
        status_0 => \PWM_GreenYellow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_GreenYellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_623_digital ,
        control_7 => \PWM_GreenYellow:PWMUDB:control_7\ ,
        control_6 => \PWM_GreenYellow:PWMUDB:control_6\ ,
        control_5 => \PWM_GreenYellow:PWMUDB:control_5\ ,
        control_4 => \PWM_GreenYellow:PWMUDB:control_4\ ,
        control_3 => \PWM_GreenYellow:PWMUDB:control_3\ ,
        control_2 => \PWM_GreenYellow:PWMUDB:control_2\ ,
        control_1 => \PWM_GreenYellow:PWMUDB:control_1\ ,
        control_0 => \PWM_GreenYellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_280, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:control_7\ * 
              \PWM_BlueWhite:PWMUDB:cmp1_less\
        );
        Output = Net_280 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BlueWhite:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:control_7\
        );
        Output = \PWM_BlueWhite:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BlueWhite:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:cmp1_less\
        );
        Output = \PWM_BlueWhite:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_BlueWhite:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BlueWhite:PWMUDB:prevCompare1\ * 
              \PWM_BlueWhite:PWMUDB:cmp1_less\
        );
        Output = \PWM_BlueWhite:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_513, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:control_7\ * 
              \PWM_BlueWhite:PWMUDB:cmp2_less\
        );
        Output = Net_513 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_BlueWhite:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BlueWhite:PWMUDB:cmp2_less\
        );
        Output = \PWM_BlueWhite:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BlueWhite:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_242_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BlueWhite:PWMUDB:prevCompare2\ * 
              \PWM_BlueWhite:PWMUDB:cmp2_less\
        );
        Output = \PWM_BlueWhite:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_BlueWhite:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BlueWhite:PWMUDB:final_kill_reg\
        );
        Output = \PWM_BlueWhite:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_BlueWhite:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_242_digital ,
        cs_addr_2 => \PWM_BlueWhite:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BlueWhite:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BlueWhite:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_BlueWhite:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_BlueWhite:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_BlueWhite:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_BlueWhite:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_242_digital ,
        status_5 => \PWM_BlueWhite:PWMUDB:status_5\ ,
        status_3 => \PWM_BlueWhite:PWMUDB:status_3\ ,
        status_2 => \PWM_BlueWhite:PWMUDB:tc_i\ ,
        status_1 => \PWM_BlueWhite:PWMUDB:status_1\ ,
        status_0 => \PWM_BlueWhite:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_BlueWhite:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_242_digital ,
        control_7 => \PWM_BlueWhite:PWMUDB:control_7\ ,
        control_6 => \PWM_BlueWhite:PWMUDB:control_6\ ,
        control_5 => \PWM_BlueWhite:PWMUDB:control_5\ ,
        control_4 => \PWM_BlueWhite:PWMUDB:control_4\ ,
        control_3 => \PWM_BlueWhite:PWMUDB:control_3\ ,
        control_2 => \PWM_BlueWhite:PWMUDB:control_2\ ,
        control_1 => \PWM_BlueWhite:PWMUDB:control_1\ ,
        control_0 => \PWM_BlueWhite:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Red:PWMUDB:prevCompare1\ * \PWM_Red:PWMUDB:cmp1_less\
        );
        Output = \PWM_Red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:cmp1_less\
        );
        Output = \PWM_Red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_682, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:control_7\ * \PWM_Red:PWMUDB:cmp1_less\
        );
        Output = Net_682 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Red:PWMUDB:control_7\
        );
        Output = \PWM_Red:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_GreenYellow:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GreenYellow:PWMUDB:prevCompare2\ * 
              \PWM_GreenYellow:PWMUDB:cmp2_less\
        );
        Output = \PWM_GreenYellow:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GreenYellow:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:cmp2_less\
        );
        Output = \PWM_GreenYellow:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_608, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GreenYellow:PWMUDB:control_7\ * 
              \PWM_GreenYellow:PWMUDB:cmp2_less\
        );
        Output = Net_608 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_225_digital ,
        cs_addr_2 => \PWM_Red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Red:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_225_digital ,
        status_5 => \PWM_Red:PWMUDB:status_5\ ,
        status_3 => \PWM_Red:PWMUDB:status_3\ ,
        status_2 => \PWM_Red:PWMUDB:tc_i\ ,
        status_0 => \PWM_Red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_225_digital ,
        control_7 => \PWM_Red:PWMUDB:control_7\ ,
        control_6 => \PWM_Red:PWMUDB:control_6\ ,
        control_5 => \PWM_Red:PWMUDB:control_5\ ,
        control_4 => \PWM_Red:PWMUDB:control_4\ ,
        control_3 => \PWM_Red:PWMUDB:control_3\ ,
        control_2 => \PWM_Red:PWMUDB:control_2\ ,
        control_1 => \PWM_Red:PWMUDB:control_1\ ,
        control_0 => \PWM_Red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_GreenYellow:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GreenYellow:PWMUDB:final_kill_reg\
        );
        Output = \PWM_GreenYellow:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GreenYellow:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_623_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_GreenYellow:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Red:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Red:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Red:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Red:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_225_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Red:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr hod @ [IntrHod=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Blue(0)__PA ,
        input => Net_280 ,
        pad => Blue(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Red(0)__PA ,
        input => Net_682 ,
        pad => Red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = White(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => White(0)__PA ,
        input => Net_513 ,
        pad => White(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Green(0)__PA ,
        input => Net_610 ,
        pad => Green(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Yellow(0)__PA ,
        input => Net_608 ,
        pad => Yellow(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            udb_div_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: empty
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: empty
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_623_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_242_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => Net_225_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+------------
   1 |   4 |     * |      NONE |         CMOS_OUT |   Blue(0) | In(Net_280)
     |   6 |     * |      NONE |         CMOS_OUT |    Red(0) | In(Net_682)
     |   7 |     * |      NONE |         CMOS_OUT |  White(0) | In(Net_513)
-----+-----+-------+-----------+------------------+-----------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |  Green(0) | In(Net_610)
     |   3 |     * |      NONE |         CMOS_OUT | Yellow(0) | In(Net_608)
---------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.462ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.465ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Bootloadable Blinking LED_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.183ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.147ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.701ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.728ms
API generation phase: Elapsed time ==> 0s.520ms
Dependency generation phase: Elapsed time ==> 0s.003ms
Cleanup phase: Elapsed time ==> 0s.000ms
