{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658366922633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658366922641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 22:28:42 2022 " "Processing started: Wed Jul 20 22:28:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658366922641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366922641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366922641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658366923332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658366923332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "K k Control_MULTI_TB.v(5) " "Verilog HDL Declaration information at Control_MULTI_TB.v(5): object \"K\" differs only in case from object \"k\" in the same scope" {  } { { "Control_MULTI/Control_MULTI_TB.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Control_MULTI/Control_MULTI_TB.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1658366934144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_multi/control_multi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_multi/control_multi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI_TB " "Found entity 1: Control_MULTI_TB" {  } { { "Control_MULTI/Control_MULTI_TB.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Control_MULTI/Control_MULTI_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_multi/control_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file control_multi/control_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "Control_MULTI/Control_MULTI.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Control_MULTI/Control_MULTI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_TB " "Found entity 1: Multiplicador_TB" {  } { { "Multiplicador_TB.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Multiplicador_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC/ACC.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/ACC/ACC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc/acc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file acc/acc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_TB " "Found entity 1: ACC_TB" {  } { { "ACC/ACC_TB.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/ACC/ACC_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder/Adder.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_TB " "Found entity 1: Adder_TB" {  } { { "Adder/Adder_TB.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Adder/Adder_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "K k Control_TB.v(5) " "Verilog HDL Declaration information at Control_TB.v(5): object \"K\" differs only in case from object \"k\" in the same scope" {  } { { "Control/Control_TB.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Control/Control_TB.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1658366934230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_TB " "Found entity 1: Control_TB" {  } { { "Control/Control_TB.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Control/Control_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter/Counter.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter/counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file counter/counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_TB " "Found entity 1: Counter_TB" {  } { { "Counter/Counter_TB.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Counter/Counter_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658366934243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366934243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplicador " "Elaborating entity \"Multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658366934300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:ACC0 " "Elaborating entity \"ACC\" for hierarchy \"ACC:ACC0\"" {  } { { "Multiplicador.v" "ACC0" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Multiplicador.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658366934332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:ADD0 " "Elaborating entity \"Adder\" for hierarchy \"Adder:ADD0\"" {  } { { "Multiplicador.v" "ADD0" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Multiplicador.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658366934346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:COUNT0 " "Elaborating entity \"Counter\" for hierarchy \"Counter:COUNT0\"" {  } { { "Multiplicador.v" "COUNT0" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Multiplicador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658366934358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Counter.v(20) " "Verilog HDL assignment warning at Counter.v(20): truncated value with size 32 to match size of target (6)" {  } { { "Counter/Counter.v" "" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Counter/Counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658366934361 "|Multiplicador|Counter:COUNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_MULTI Control_MULTI:CON0 " "Elaborating entity \"Control_MULTI\" for hierarchy \"Control_MULTI:CON0\"" {  } { { "Multiplicador.v" "CON0" { Text "C:/Users/ysmai/Documents/MIPS/Multiplicador/Multiplicador.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658366934364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658366934941 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658366935347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ysmai/Documents/MIPS/Multiplicador/output_files/Multiplicador.map.smsg " "Generated suppressed messages file C:/Users/ysmai/Documents/MIPS/Multiplicador/output_files/Multiplicador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366935447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658366935559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658366935559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658366935621 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658366935621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658366935621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658366935621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658366935648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 22:28:55 2022 " "Processing ended: Wed Jul 20 22:28:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658366935648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658366935648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658366935648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658366935648 ""}
