{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701489193142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701489193142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 22:53:13 2023 " "Processing started: Fri Dec 01 22:53:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701489193142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701489193142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701489193142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701489193447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch1-Behaviour " "Found design unit 1: Latch1-Behaviour" {  } { { "latch1.vhd" "" { Text "D:/University/COE 328/Lab6/latch1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193891 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "D:/University/COE 328/Lab6/latch1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch2-Behaviour " "Found design unit 1: Latch2-Behaviour" {  } { { "latch2.vhd" "" { Text "D:/University/COE 328/Lab6/latch2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193893 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.vhd" "" { Text "D:/University/COE 328/Lab6/latch2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode2to4-Behaviour " "Found design unit 1: decode2to4-Behaviour" {  } { { "decode2to4.vhd" "" { Text "D:/University/COE 328/Lab6/decode2to4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193895 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode2to4 " "Found entity 1: decode2to4" {  } { { "decode2to4.vhd" "" { Text "D:/University/COE 328/Lab6/decode2to4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode3to8 " "Found entity 1: decode3to8" {  } { { "decode3to8.bdf" "" { Schematic "D:/University/COE 328/Lab6/decode3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193897 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder4to16.bdf " "Can't analyze file -- file decoder4to16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1701489193899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4to16-Behavior " "Found design unit 1: decoder4to16-Behavior" {  } { { "decoder4to16.vhd" "" { Text "D:/University/COE 328/Lab6/decoder4to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193901 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.vhd" "" { Text "D:/University/COE 328/Lab6/decoder4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode4to16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Found entity 1: decode4to16" {  } { { "decode4to16.bdf" "" { Schematic "D:/University/COE 328/Lab6/decode4to16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore-fsm " "Found design unit 1: moore-fsm" {  } { { "moore.vhd" "" { Text "D:/University/COE 328/Lab6/moore.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193906 ""} { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.vhd" "" { Text "D:/University/COE 328/Lab6/moore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "D:/University/COE 328/Lab6/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193908 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/University/COE 328/Lab6/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part1alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part1ALU " "Found entity 1: Part1ALU" {  } { { "Part1ALU.bdf" "" { Schematic "D:/University/COE 328/Lab6/Part1ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "D:/University/COE 328/Lab6/sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193912 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "D:/University/COE 328/Lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alubasic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alubasic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbasic " "Found entity 1: ALUbasic" {  } { { "ALUbasic.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALUbasic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193914 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sseg.bdf " "Can't analyze file -- file sseg.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1701489193915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ssegblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ssegblock " "Found entity 1: ssegblock" {  } { { "ssegblock.bdf" "" { Schematic "D:/University/COE 328/Lab6/ssegblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-Behavior " "Found design unit 1: ALU2-Behavior" {  } { { "ALU2.vhd" "" { Text "D:/University/COE 328/Lab6/ALU2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "D:/University/COE 328/Lab6/ALU2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu2block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2Block " "Found entity 1: ALU2Block" {  } { { "ALU2Block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU2Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2basic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu2basic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2basic " "Found entity 1: ALU2basic" {  } { { "ALU2basic.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU2basic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu3-calculation " "Found design unit 1: Alu3-calculation" {  } { { "ALU3.vhd" "" { Text "D:/University/COE 328/Lab6/ALU3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193925 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "D:/University/COE 328/Lab6/ALU3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegmodified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegmodified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegmodified-Behaviour " "Found design unit 1: ssegmodified-Behaviour" {  } { { "ssegmodified.vhd" "" { Text "D:/University/COE 328/Lab6/ssegmodified.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193927 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegmodified " "Found entity 1: ssegmodified" {  } { { "ssegmodified.vhd" "" { Text "D:/University/COE 328/Lab6/ssegmodified.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu3block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU3block " "Found entity 1: ALU3block" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701489193928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701489193928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU3block " "Elaborating entity \"ALU3block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701489193962 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst7 " "Primitive \"GND\" of instance \"inst7\" not used" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 128 472 504 160 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701489194062 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 240 784 816 272 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701489194062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6\"" {  } { { "ALU3block.bdf" "inst6" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 200 304 480 280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701489194085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore moore:inst5 " "Elaborating entity \"moore\" for hierarchy \"moore:inst5\"" {  } { { "ALU3block.bdf" "inst5" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 320 88 288 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701489194097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssegmodified ssegmodified:inst1 " "Elaborating entity \"ssegmodified\" for hierarchy \"ssegmodified:inst1\"" {  } { { "ALU3block.bdf" "inst1" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 176 952 1120 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701489194200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:inst " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:inst\"" {  } { { "ALU3block.bdf" "inst" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 176 584 776 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701489194257 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Neg ALU3.vhd(10) " "VHDL Signal Declaration warning at ALU3.vhd(10): used implicit default value for signal \"Neg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU3.vhd" "" { Text "D:/University/COE 328/Lab6/ALU3.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701489194258 "|ALU3block|ALU3:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R2 ALU3.vhd(12) " "VHDL Signal Declaration warning at ALU3.vhd(12): used implicit default value for signal \"R2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU3.vhd" "" { Text "D:/University/COE 328/Lab6/ALU3.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701489194258 "|ALU3block|ALU3:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg1 ALU3.vhd(15) " "Verilog HDL or VHDL warning at ALU3.vhd(15): object \"Reg1\" assigned a value but never read" {  } { { "ALU3.vhd" "" { Text "D:/University/COE 328/Lab6/ALU3.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701489194258 "|ALU3block|ALU3:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst4 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst4\"" {  } { { "ALU3block.bdf" "inst4" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 40 232 392 152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701489194277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 latch2:inst3 " "Elaborating entity \"latch2\" for hierarchy \"latch2:inst3\"" {  } { { "ALU3block.bdf" "inst3" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 360 752 904 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701489194307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 decoder4to16:inst2 " "Elaborating entity \"decoder4to16\" for hierarchy \"decoder4to16:inst2\"" {  } { { "ALU3block.bdf" "inst2" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 336 312 472 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701489194333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[2\] VCC " "Pin \"student_id\[2\]\" is stuck at VCC" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 528 552 728 544 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701489194720 "|ALU3block|student_id[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yesorno\[0\] GND " "Pin \"yesorno\[0\]\" is stuck at GND" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 200 1160 1336 216 "yesorno\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701489194720 "|ALU3block|yesorno[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yesorno\[2\] VCC " "Pin \"yesorno\[2\]\" is stuck at VCC" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 200 1160 1336 216 "yesorno\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701489194720 "|ALU3block|yesorno[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yesorno\[6\] VCC " "Pin \"yesorno\[6\]\" is stuck at VCC" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 200 1160 1336 216 "yesorno\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701489194720 "|ALU3block|yesorno[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701489194720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701489194912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResetA " "No output dependent on input pin \"ResetA\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 80 32 200 96 "ResetA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|ResetA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 64 40 208 80 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 64 40 208 80 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 64 40 208 80 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 64 40 208 80 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 64 40 208 80 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 64 40 208 80 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 64 40 208 80 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 64 40 208 80 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En " "No output dependent on input pin \"En\"" {  } { { "ALU3block.bdf" "" { Schematic "D:/University/COE 328/Lab6/ALU3block.bdf" { { 576 32 200 592 "En" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701489194938 "|ALU3block|En"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1701489194938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701489194939 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701489194939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701489194939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701489194939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701489194961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 22:53:14 2023 " "Processing ended: Fri Dec 01 22:53:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701489194961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701489194961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701489194961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701489194961 ""}
