#-----------------------------------------------------------
# xsim v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Jun  5 14:23:58 2019
# Process ID: 45998
# Current directory: /home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/sum_io_top/xsim_script.tcl}
# Log file: /home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog/xsim.log
# Journal file: /home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/sum_io_top/xsim_script.tcl
# xsim {sum_io_top} -autoloadwcfg -tclbatch {sum_io_top.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source sum_io_top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_start -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_done -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_idle -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sum_io_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sum_io_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sum_io_top_top/done_cnt -into $tb_simstatus_group -radix hex
## save_wave_config sum_io_top.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "110000"
// RTL Simulation : 1 / 1 [n/a] @ "118000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 134 ns : File "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution1/sim/verilog/sum_io_top.autotb.v" Line 155
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun  5 14:24:04 2019...
