
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b29c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  0800b43c  0800b43c  0000c43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b480  0800b480  0000d084  2**0
                  CONTENTS
  4 .ARM          00000008  0800b480  0800b480  0000c480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b488  0800b488  0000d084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b488  0800b488  0000c488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b48c  0800b48c  0000c48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800b490  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013850  20000084  0800b514  0000d084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200138d4  0800b514  0000d8d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f4e3  00000000  00000000  0000d0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f78  00000000  00000000  0002c597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bf8  00000000  00000000  00031510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001595  00000000  00000000  00033108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b30b  00000000  00000000  0003469d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024202  00000000  00000000  0004f9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a02f5  00000000  00000000  00073baa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00113e9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007954  00000000  00000000  00113ee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0011b838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b424 	.word	0x0800b424

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	0800b424 	.word	0x0800b424

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <vTask1>:
static void MX_I2S3_Init(void);
static void MX_SPI1_Init(void);
void MX_USB_HOST_Process(void);

/* USER CODE BEGIN PFP */
void vTask1(void *pvParameters){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	for(;;){
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);  // Toggle an LED
 80004d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004dc:	4804      	ldr	r0, [pc, #16]	@ (80004f0 <vTask1+0x20>)
 80004de:	f001 f816 	bl	800150e <HAL_GPIO_TogglePin>
		vTaskDelay(500 / portTICK_PERIOD_MS);  // Delay for 500ms
 80004e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80004e6:	f006 fe0d 	bl	8007104 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);  // Toggle an LED
 80004ea:	bf00      	nop
 80004ec:	e7f4      	b.n	80004d8 <vTask1+0x8>
 80004ee:	bf00      	nop
 80004f0:	40020c00 	.word	0x40020c00

080004f4 <vTask2>:
	}
}

void vTask2(void *pvParameters){
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	for(;;){
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);  // Toggle an LED
 80004fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000500:	4804      	ldr	r0, [pc, #16]	@ (8000514 <vTask2+0x20>)
 8000502:	f001 f804 	bl	800150e <HAL_GPIO_TogglePin>
		vTaskDelay(1000 / portTICK_PERIOD_MS);  // Delay for 500ms
 8000506:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800050a:	f006 fdfb 	bl	8007104 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);  // Toggle an LED
 800050e:	bf00      	nop
 8000510:	e7f4      	b.n	80004fc <vTask2+0x8>
 8000512:	bf00      	nop
 8000514:	40020c00 	.word	0x40020c00

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051e:	f000 fd11 	bl	8000f44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000522:	f000 f82f 	bl	8000584 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000526:	f000 f895 	bl	8000654 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052a:	f000 f975 	bl	8000818 <MX_GPIO_Init>
  MX_I2C1_Init();
 800052e:	f000 f8b1 	bl	8000694 <MX_I2C1_Init>
  MX_I2S2_Init();
 8000532:	f000 f8dd 	bl	80006f0 <MX_I2S2_Init>
  MX_I2S3_Init();
 8000536:	f000 f909 	bl	800074c <MX_I2S3_Init>
  MX_SPI1_Init();
 800053a:	f000 f937 	bl	80007ac <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800053e:	f00a fb0d 	bl	800ab5c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  xTaskCreate(
 8000542:	2300      	movs	r3, #0
 8000544:	9301      	str	r3, [sp, #4]
 8000546:	2301      	movs	r3, #1
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	2300      	movs	r3, #0
 800054c:	2280      	movs	r2, #128	@ 0x80
 800054e:	4909      	ldr	r1, [pc, #36]	@ (8000574 <main+0x5c>)
 8000550:	4809      	ldr	r0, [pc, #36]	@ (8000578 <main+0x60>)
 8000552:	f006 fc6b 	bl	8006e2c <xTaskCreate>
   		  "vTask1",          /* Text name for the task. */
   		  128,      /* Stack size in words, not bytes. */
   		  NULL,    /* Parameter passed into the task. */
   		  1,/* Priority at which the task is created. */
   		  NULL);      /* Used to pass out the created task's handle. */
 xTaskCreate(
 8000556:	2300      	movs	r3, #0
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	2302      	movs	r3, #2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	2300      	movs	r3, #0
 8000560:	2280      	movs	r2, #128	@ 0x80
 8000562:	4906      	ldr	r1, [pc, #24]	@ (800057c <main+0x64>)
 8000564:	4806      	ldr	r0, [pc, #24]	@ (8000580 <main+0x68>)
 8000566:	f006 fc61 	bl	8006e2c <xTaskCreate>
		  "vTask2",          /* Text name for the task. */
		  128,      /* Stack size in words, not bytes. */
		  NULL,    /* Parameter passed into the task. */
		  2,/* Priority at which the task is created. */
		  NULL);      /* Used to pass out the created task's handle. */
 vTaskStartScheduler();
 800056a:	f006 fe01 	bl	8007170 <vTaskStartScheduler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800056e:	f00a fb1b 	bl	800aba8 <MX_USB_HOST_Process>
 8000572:	e7fc      	b.n	800056e <main+0x56>
 8000574:	0800b43c 	.word	0x0800b43c
 8000578:	080004d1 	.word	0x080004d1
 800057c:	0800b444 	.word	0x0800b444
 8000580:	080004f5 	.word	0x080004f5

08000584 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b094      	sub	sp, #80	@ 0x50
 8000588:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058a:	f107 0320 	add.w	r3, r7, #32
 800058e:	2230      	movs	r2, #48	@ 0x30
 8000590:	2100      	movs	r1, #0
 8000592:	4618      	mov	r0, r3
 8000594:	f00a feaa 	bl	800b2ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000598:	f107 030c 	add.w	r3, r7, #12
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a8:	2300      	movs	r3, #0
 80005aa:	60bb      	str	r3, [r7, #8]
 80005ac:	4b27      	ldr	r3, [pc, #156]	@ (800064c <SystemClock_Config+0xc8>)
 80005ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005b0:	4a26      	ldr	r2, [pc, #152]	@ (800064c <SystemClock_Config+0xc8>)
 80005b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005b8:	4b24      	ldr	r3, [pc, #144]	@ (800064c <SystemClock_Config+0xc8>)
 80005ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005c4:	2300      	movs	r3, #0
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <SystemClock_Config+0xcc>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a20      	ldr	r2, [pc, #128]	@ (8000650 <SystemClock_Config+0xcc>)
 80005ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005d2:	6013      	str	r3, [r2, #0]
 80005d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <SystemClock_Config+0xcc>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005e0:	2301      	movs	r3, #1
 80005e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ea:	2302      	movs	r3, #2
 80005ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005f4:	2304      	movs	r3, #4
 80005f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80005f8:	23c0      	movs	r3, #192	@ 0xc0
 80005fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80005fc:	2304      	movs	r3, #4
 80005fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000600:	2308      	movs	r3, #8
 8000602:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000604:	f107 0320 	add.w	r3, r7, #32
 8000608:	4618      	mov	r0, r3
 800060a:	f003 feb3 	bl	8004374 <HAL_RCC_OscConfig>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000614:	f000 f9ec 	bl	80009f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000618:	230f      	movs	r3, #15
 800061a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061c:	2302      	movs	r3, #2
 800061e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000624:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000628:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	2103      	movs	r1, #3
 8000634:	4618      	mov	r0, r3
 8000636:	f004 f915 	bl	8004864 <HAL_RCC_ClockConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000640:	f000 f9d6 	bl	80009f0 <Error_Handler>
  }
}
 8000644:	bf00      	nop
 8000646:	3750      	adds	r7, #80	@ 0x50
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40023800 	.word	0x40023800
 8000650:	40007000 	.word	0x40007000

08000654 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800065a:	463b      	mov	r3, r7
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
 8000668:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800066a:	2301      	movs	r3, #1
 800066c:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 800066e:	23c8      	movs	r3, #200	@ 0xc8
 8000670:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8000672:	2305      	movs	r3, #5
 8000674:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000676:	2302      	movs	r3, #2
 8000678:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800067a:	463b      	mov	r3, r7
 800067c:	4618      	mov	r0, r3
 800067e:	f004 fb2f 	bl	8004ce0 <HAL_RCCEx_PeriphCLKConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8000688:	f000 f9b2 	bl	80009f0 <Error_Handler>
  }
}
 800068c:	bf00      	nop
 800068e:	3718      	adds	r7, #24
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}

08000694 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <MX_I2C1_Init+0x50>)
 800069a:	4a13      	ldr	r2, [pc, #76]	@ (80006e8 <MX_I2C1_Init+0x54>)
 800069c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800069e:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006a0:	4a12      	ldr	r2, [pc, #72]	@ (80006ec <MX_I2C1_Init+0x58>)
 80006a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006aa:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006b0:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006ca:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006d0:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006d2:	f003 f86b 	bl	80037ac <HAL_I2C_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006dc:	f000 f988 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	200000a0 	.word	0x200000a0
 80006e8:	40005400 	.word	0x40005400
 80006ec:	000186a0 	.word	0x000186a0

080006f0 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80006f4:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <MX_I2S2_Init+0x50>)
 80006f6:	4a13      	ldr	r2, [pc, #76]	@ (8000744 <MX_I2S2_Init+0x54>)
 80006f8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <MX_I2S2_Init+0x50>)
 80006fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000700:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000702:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <MX_I2S2_Init+0x50>)
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000708:	4b0d      	ldr	r3, [pc, #52]	@ (8000740 <MX_I2S2_Init+0x50>)
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800070e:	4b0c      	ldr	r3, [pc, #48]	@ (8000740 <MX_I2S2_Init+0x50>)
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000714:	4b0a      	ldr	r3, [pc, #40]	@ (8000740 <MX_I2S2_Init+0x50>)
 8000716:	4a0c      	ldr	r2, [pc, #48]	@ (8000748 <MX_I2S2_Init+0x58>)
 8000718:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800071a:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <MX_I2S2_Init+0x50>)
 800071c:	2200      	movs	r2, #0
 800071e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000720:	4b07      	ldr	r3, [pc, #28]	@ (8000740 <MX_I2S2_Init+0x50>)
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000726:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <MX_I2S2_Init+0x50>)
 8000728:	2201      	movs	r2, #1
 800072a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800072c:	4804      	ldr	r0, [pc, #16]	@ (8000740 <MX_I2S2_Init+0x50>)
 800072e:	f003 f981 	bl	8003a34 <HAL_I2S_Init>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8000738:	f000 f95a 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 800073c:	bf00      	nop
 800073e:	bd80      	pop	{r7, pc}
 8000740:	200000f4 	.word	0x200000f4
 8000744:	40003800 	.word	0x40003800
 8000748:	00017700 	.word	0x00017700

0800074c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000750:	4b13      	ldr	r3, [pc, #76]	@ (80007a0 <MX_I2S3_Init+0x54>)
 8000752:	4a14      	ldr	r2, [pc, #80]	@ (80007a4 <MX_I2S3_Init+0x58>)
 8000754:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000756:	4b12      	ldr	r3, [pc, #72]	@ (80007a0 <MX_I2S3_Init+0x54>)
 8000758:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800075c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800075e:	4b10      	ldr	r3, [pc, #64]	@ (80007a0 <MX_I2S3_Init+0x54>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000764:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <MX_I2S3_Init+0x54>)
 8000766:	2200      	movs	r2, #0
 8000768:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800076a:	4b0d      	ldr	r3, [pc, #52]	@ (80007a0 <MX_I2S3_Init+0x54>)
 800076c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000770:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000772:	4b0b      	ldr	r3, [pc, #44]	@ (80007a0 <MX_I2S3_Init+0x54>)
 8000774:	4a0c      	ldr	r2, [pc, #48]	@ (80007a8 <MX_I2S3_Init+0x5c>)
 8000776:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000778:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <MX_I2S3_Init+0x54>)
 800077a:	2200      	movs	r2, #0
 800077c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800077e:	4b08      	ldr	r3, [pc, #32]	@ (80007a0 <MX_I2S3_Init+0x54>)
 8000780:	2200      	movs	r2, #0
 8000782:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000784:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <MX_I2S3_Init+0x54>)
 8000786:	2200      	movs	r2, #0
 8000788:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800078a:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <MX_I2S3_Init+0x54>)
 800078c:	f003 f952 	bl	8003a34 <HAL_I2S_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000796:	f000 f92b 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	2000013c 	.word	0x2000013c
 80007a4:	40003c00 	.word	0x40003c00
 80007a8:	00017700 	.word	0x00017700

080007ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007b0:	4b17      	ldr	r3, [pc, #92]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007b2:	4a18      	ldr	r2, [pc, #96]	@ (8000814 <MX_SPI1_Init+0x68>)
 80007b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007b6:	4b16      	ldr	r3, [pc, #88]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007be:	4b14      	ldr	r3, [pc, #80]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007c4:	4b12      	ldr	r3, [pc, #72]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007ca:	4b11      	ldr	r3, [pc, #68]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007de:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007ea:	4b09      	ldr	r3, [pc, #36]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007f0:	4b07      	ldr	r3, [pc, #28]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007f6:	4b06      	ldr	r3, [pc, #24]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007f8:	220a      	movs	r2, #10
 80007fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007fc:	4804      	ldr	r0, [pc, #16]	@ (8000810 <MX_SPI1_Init+0x64>)
 80007fe:	f004 fbc1 	bl	8004f84 <HAL_SPI_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000808:	f000 f8f2 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20000184 	.word	0x20000184
 8000814:	40013000 	.word	0x40013000

08000818 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08c      	sub	sp, #48	@ 0x30
 800081c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081e:	f107 031c 	add.w	r3, r7, #28
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	61bb      	str	r3, [r7, #24]
 8000832:	4b61      	ldr	r3, [pc, #388]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a60      	ldr	r2, [pc, #384]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000838:	f043 0310 	orr.w	r3, r3, #16
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b5e      	ldr	r3, [pc, #376]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f003 0310 	and.w	r3, r3, #16
 8000846:	61bb      	str	r3, [r7, #24]
 8000848:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	617b      	str	r3, [r7, #20]
 800084e:	4b5a      	ldr	r3, [pc, #360]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a59      	ldr	r2, [pc, #356]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000854:	f043 0304 	orr.w	r3, r3, #4
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b57      	ldr	r3, [pc, #348]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	617b      	str	r3, [r7, #20]
 8000864:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	613b      	str	r3, [r7, #16]
 800086a:	4b53      	ldr	r3, [pc, #332]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a52      	ldr	r2, [pc, #328]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b50      	ldr	r3, [pc, #320]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800087e:	613b      	str	r3, [r7, #16]
 8000880:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	4b4c      	ldr	r3, [pc, #304]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	4a4b      	ldr	r2, [pc, #300]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6313      	str	r3, [r2, #48]	@ 0x30
 8000892:	4b49      	ldr	r3, [pc, #292]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	60bb      	str	r3, [r7, #8]
 80008a2:	4b45      	ldr	r3, [pc, #276]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a44      	ldr	r2, [pc, #272]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b42      	ldr	r3, [pc, #264]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	60bb      	str	r3, [r7, #8]
 80008b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	4b3e      	ldr	r3, [pc, #248]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a3d      	ldr	r2, [pc, #244]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 80008c4:	f043 0308 	orr.w	r3, r3, #8
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b3b      	ldr	r3, [pc, #236]	@ (80009b8 <MX_GPIO_Init+0x1a0>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0308 	and.w	r3, r3, #8
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2108      	movs	r1, #8
 80008da:	4838      	ldr	r0, [pc, #224]	@ (80009bc <MX_GPIO_Init+0x1a4>)
 80008dc:	f000 fdfe 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008e0:	2201      	movs	r2, #1
 80008e2:	2101      	movs	r1, #1
 80008e4:	4836      	ldr	r0, [pc, #216]	@ (80009c0 <MX_GPIO_Init+0x1a8>)
 80008e6:	f000 fdf9 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008ea:	2200      	movs	r2, #0
 80008ec:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008f0:	4834      	ldr	r0, [pc, #208]	@ (80009c4 <MX_GPIO_Init+0x1ac>)
 80008f2:	f000 fdf3 	bl	80014dc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 80008f6:	2304      	movs	r3, #4
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fa:	2300      	movs	r3, #0
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	482c      	ldr	r0, [pc, #176]	@ (80009bc <MX_GPIO_Init+0x1a4>)
 800090a:	f000 fc63 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800090e:	2308      	movs	r3, #8
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000912:	2301      	movs	r3, #1
 8000914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091a:	2300      	movs	r3, #0
 800091c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	4619      	mov	r1, r3
 8000924:	4825      	ldr	r0, [pc, #148]	@ (80009bc <MX_GPIO_Init+0x1a4>)
 8000926:	f000 fc55 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 800092a:	2332      	movs	r3, #50	@ 0x32
 800092c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800092e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000932:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	481f      	ldr	r0, [pc, #124]	@ (80009bc <MX_GPIO_Init+0x1a4>)
 8000940:	f000 fc48 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000944:	2301      	movs	r3, #1
 8000946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000948:	2301      	movs	r3, #1
 800094a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000950:	2300      	movs	r3, #0
 8000952:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000954:	f107 031c 	add.w	r3, r7, #28
 8000958:	4619      	mov	r1, r3
 800095a:	4819      	ldr	r0, [pc, #100]	@ (80009c0 <MX_GPIO_Init+0x1a8>)
 800095c:	f000 fc3a 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000960:	2301      	movs	r3, #1
 8000962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000964:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000968:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	4814      	ldr	r0, [pc, #80]	@ (80009c8 <MX_GPIO_Init+0x1b0>)
 8000976:	f000 fc2d 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800097a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800097e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000980:	2301      	movs	r3, #1
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <MX_GPIO_Init+0x1ac>)
 8000994:	f000 fc1e 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000998:	2320      	movs	r3, #32
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099c:	2300      	movs	r3, #0
 800099e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009a4:	f107 031c 	add.w	r3, r7, #28
 80009a8:	4619      	mov	r1, r3
 80009aa:	4806      	ldr	r0, [pc, #24]	@ (80009c4 <MX_GPIO_Init+0x1ac>)
 80009ac:	f000 fc12 	bl	80011d4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009b0:	bf00      	nop
 80009b2:	3730      	adds	r7, #48	@ 0x30
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40021000 	.word	0x40021000
 80009c0:	40020800 	.word	0x40020800
 80009c4:	40020c00 	.word	0x40020c00
 80009c8:	40020000 	.word	0x40020000

080009cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a04      	ldr	r2, [pc, #16]	@ (80009ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d101      	bne.n	80009e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009de:	f000 fad3 	bl	8000f88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40000c00 	.word	0x40000c00

080009f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f4:	b672      	cpsid	i
}
 80009f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <Error_Handler+0x8>

080009fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	607b      	str	r3, [r7, #4]
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <HAL_MspInit+0x4c>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a48 <HAL_MspInit+0x4c>)
 8000a0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a12:	4b0d      	ldr	r3, [pc, #52]	@ (8000a48 <HAL_MspInit+0x4c>)
 8000a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	603b      	str	r3, [r7, #0]
 8000a22:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <HAL_MspInit+0x4c>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a26:	4a08      	ldr	r2, [pc, #32]	@ (8000a48 <HAL_MspInit+0x4c>)
 8000a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a2e:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <HAL_MspInit+0x4c>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a36:	603b      	str	r3, [r7, #0]
 8000a38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800

08000a4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08a      	sub	sp, #40	@ 0x28
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a19      	ldr	r2, [pc, #100]	@ (8000ad0 <HAL_I2C_MspInit+0x84>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d12c      	bne.n	8000ac8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
 8000a72:	4b18      	ldr	r3, [pc, #96]	@ (8000ad4 <HAL_I2C_MspInit+0x88>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	4a17      	ldr	r2, [pc, #92]	@ (8000ad4 <HAL_I2C_MspInit+0x88>)
 8000a78:	f043 0302 	orr.w	r3, r3, #2
 8000a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <HAL_I2C_MspInit+0x88>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	f003 0302 	and.w	r3, r3, #2
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a8a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a90:	2312      	movs	r3, #18
 8000a92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a94:	2301      	movs	r3, #1
 8000a96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a9c:	2304      	movs	r3, #4
 8000a9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	480c      	ldr	r0, [pc, #48]	@ (8000ad8 <HAL_I2C_MspInit+0x8c>)
 8000aa8:	f000 fb94 	bl	80011d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aac:	2300      	movs	r3, #0
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <HAL_I2C_MspInit+0x88>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab4:	4a07      	ldr	r2, [pc, #28]	@ (8000ad4 <HAL_I2C_MspInit+0x88>)
 8000ab6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000aba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <HAL_I2C_MspInit+0x88>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ac8:	bf00      	nop
 8000aca:	3728      	adds	r7, #40	@ 0x28
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40005400 	.word	0x40005400
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40020400 	.word	0x40020400

08000adc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08e      	sub	sp, #56	@ 0x38
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a59      	ldr	r2, [pc, #356]	@ (8000c60 <HAL_I2S_MspInit+0x184>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d15b      	bne.n	8000bb6 <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	623b      	str	r3, [r7, #32]
 8000b02:	4b58      	ldr	r3, [pc, #352]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b06:	4a57      	ldr	r2, [pc, #348]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b0e:	4b55      	ldr	r3, [pc, #340]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b16:	623b      	str	r3, [r7, #32]
 8000b18:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	61fb      	str	r3, [r7, #28]
 8000b1e:	4b51      	ldr	r3, [pc, #324]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	4a50      	ldr	r2, [pc, #320]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b24:	f043 0304 	orr.w	r3, r3, #4
 8000b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2a:	4b4e      	ldr	r3, [pc, #312]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2e:	f003 0304 	and.w	r3, r3, #4
 8000b32:	61fb      	str	r3, [r7, #28]
 8000b34:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	61bb      	str	r3, [r7, #24]
 8000b3a:	4b4a      	ldr	r3, [pc, #296]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	4a49      	ldr	r2, [pc, #292]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b40:	f043 0302 	orr.w	r3, r3, #2
 8000b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b46:	4b47      	ldr	r3, [pc, #284]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	f003 0302 	and.w	r3, r3, #2
 8000b4e:	61bb      	str	r3, [r7, #24]
 8000b50:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b52:	2304      	movs	r3, #4
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000b62:	2306      	movs	r3, #6
 8000b64:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	483e      	ldr	r0, [pc, #248]	@ (8000c68 <HAL_I2S_MspInit+0x18c>)
 8000b6e:	f000 fb31 	bl	80011d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000b72:	2308      	movs	r3, #8
 8000b74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b76:	2302      	movs	r3, #2
 8000b78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b82:	2305      	movs	r3, #5
 8000b84:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4836      	ldr	r0, [pc, #216]	@ (8000c68 <HAL_I2S_MspInit+0x18c>)
 8000b8e:	f000 fb21 	bl	80011d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000b92:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ba4:	2305      	movs	r3, #5
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bac:	4619      	mov	r1, r3
 8000bae:	482f      	ldr	r0, [pc, #188]	@ (8000c6c <HAL_I2S_MspInit+0x190>)
 8000bb0:	f000 fb10 	bl	80011d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000bb4:	e04f      	b.n	8000c56 <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a2d      	ldr	r2, [pc, #180]	@ (8000c70 <HAL_I2S_MspInit+0x194>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d14a      	bne.n	8000c56 <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	4b27      	ldr	r3, [pc, #156]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc8:	4a26      	ldr	r2, [pc, #152]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000bca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bce:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bd0:	4b24      	ldr	r3, [pc, #144]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bd8:	617b      	str	r3, [r7, #20]
 8000bda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bdc:	2300      	movs	r3, #0
 8000bde:	613b      	str	r3, [r7, #16]
 8000be0:	4b20      	ldr	r3, [pc, #128]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bec:	4b1d      	ldr	r3, [pc, #116]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	613b      	str	r3, [r7, #16]
 8000bf6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	4b19      	ldr	r3, [pc, #100]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c00:	4a18      	ldr	r2, [pc, #96]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000c02:	f043 0304 	orr.w	r3, r3, #4
 8000c06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c08:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <HAL_I2S_MspInit+0x188>)
 8000c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0c:	f003 0304 	and.w	r3, r3, #4
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000c14:	2310      	movs	r3, #16
 8000c16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2300      	movs	r3, #0
 8000c22:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c24:	2306      	movs	r3, #6
 8000c26:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4811      	ldr	r0, [pc, #68]	@ (8000c74 <HAL_I2S_MspInit+0x198>)
 8000c30:	f000 fad0 	bl	80011d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c34:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000c38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	2300      	movs	r3, #0
 8000c44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c46:	2306      	movs	r3, #6
 8000c48:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4805      	ldr	r0, [pc, #20]	@ (8000c68 <HAL_I2S_MspInit+0x18c>)
 8000c52:	f000 fabf 	bl	80011d4 <HAL_GPIO_Init>
}
 8000c56:	bf00      	nop
 8000c58:	3738      	adds	r7, #56	@ 0x38
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40003800 	.word	0x40003800
 8000c64:	40023800 	.word	0x40023800
 8000c68:	40020800 	.word	0x40020800
 8000c6c:	40020400 	.word	0x40020400
 8000c70:	40003c00 	.word	0x40003c00
 8000c74:	40020000 	.word	0x40020000

08000c78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08a      	sub	sp, #40	@ 0x28
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
 8000c8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a19      	ldr	r2, [pc, #100]	@ (8000cfc <HAL_SPI_MspInit+0x84>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d12b      	bne.n	8000cf2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	613b      	str	r3, [r7, #16]
 8000c9e:	4b18      	ldr	r3, [pc, #96]	@ (8000d00 <HAL_SPI_MspInit+0x88>)
 8000ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ca2:	4a17      	ldr	r2, [pc, #92]	@ (8000d00 <HAL_SPI_MspInit+0x88>)
 8000ca4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000caa:	4b15      	ldr	r3, [pc, #84]	@ (8000d00 <HAL_SPI_MspInit+0x88>)
 8000cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cb2:	613b      	str	r3, [r7, #16]
 8000cb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <HAL_SPI_MspInit+0x88>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	4a10      	ldr	r2, [pc, #64]	@ (8000d00 <HAL_SPI_MspInit+0x88>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d00 <HAL_SPI_MspInit+0x88>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cd2:	23e0      	movs	r3, #224	@ 0xe0
 8000cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ce2:	2305      	movs	r3, #5
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce6:	f107 0314 	add.w	r3, r7, #20
 8000cea:	4619      	mov	r1, r3
 8000cec:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <HAL_SPI_MspInit+0x8c>)
 8000cee:	f000 fa71 	bl	80011d4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000cf2:	bf00      	nop
 8000cf4:	3728      	adds	r7, #40	@ 0x28
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40013000 	.word	0x40013000
 8000d00:	40023800 	.word	0x40023800
 8000d04:	40020000 	.word	0x40020000

08000d08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08e      	sub	sp, #56	@ 0x38
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d14:	2300      	movs	r3, #0
 8000d16:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	4b33      	ldr	r3, [pc, #204]	@ (8000dec <HAL_InitTick+0xe4>)
 8000d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d20:	4a32      	ldr	r2, [pc, #200]	@ (8000dec <HAL_InitTick+0xe4>)
 8000d22:	f043 0308 	orr.w	r3, r3, #8
 8000d26:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d28:	4b30      	ldr	r3, [pc, #192]	@ (8000dec <HAL_InitTick+0xe4>)
 8000d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2c:	f003 0308 	and.w	r3, r3, #8
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d34:	f107 0210 	add.w	r2, r7, #16
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	4611      	mov	r1, r2
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f003 ff9c 	bl	8004c7c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d44:	6a3b      	ldr	r3, [r7, #32]
 8000d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d103      	bne.n	8000d56 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d4e:	f003 ff81 	bl	8004c54 <HAL_RCC_GetPCLK1Freq>
 8000d52:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d54:	e004      	b.n	8000d60 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d56:	f003 ff7d 	bl	8004c54 <HAL_RCC_GetPCLK1Freq>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	005b      	lsls	r3, r3, #1
 8000d5e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d62:	4a23      	ldr	r2, [pc, #140]	@ (8000df0 <HAL_InitTick+0xe8>)
 8000d64:	fba2 2303 	umull	r2, r3, r2, r3
 8000d68:	0c9b      	lsrs	r3, r3, #18
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8000d6e:	4b21      	ldr	r3, [pc, #132]	@ (8000df4 <HAL_InitTick+0xec>)
 8000d70:	4a21      	ldr	r2, [pc, #132]	@ (8000df8 <HAL_InitTick+0xf0>)
 8000d72:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000d74:	4b1f      	ldr	r3, [pc, #124]	@ (8000df4 <HAL_InitTick+0xec>)
 8000d76:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d7a:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8000d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8000df4 <HAL_InitTick+0xec>)
 8000d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d80:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000d82:	4b1c      	ldr	r3, [pc, #112]	@ (8000df4 <HAL_InitTick+0xec>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d88:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <HAL_InitTick+0xec>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d8e:	4b19      	ldr	r3, [pc, #100]	@ (8000df4 <HAL_InitTick+0xec>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8000d94:	4817      	ldr	r0, [pc, #92]	@ (8000df4 <HAL_InitTick+0xec>)
 8000d96:	f004 f97e 	bl	8005096 <HAL_TIM_Base_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000da0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d11b      	bne.n	8000de0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8000da8:	4812      	ldr	r0, [pc, #72]	@ (8000df4 <HAL_InitTick+0xec>)
 8000daa:	f004 f9cd 	bl	8005148 <HAL_TIM_Base_Start_IT>
 8000dae:	4603      	mov	r3, r0
 8000db0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000db4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d111      	bne.n	8000de0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000dbc:	2032      	movs	r0, #50	@ 0x32
 8000dbe:	f000 f9fb 	bl	80011b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2b0f      	cmp	r3, #15
 8000dc6:	d808      	bhi.n	8000dda <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	6879      	ldr	r1, [r7, #4]
 8000dcc:	2032      	movs	r0, #50	@ 0x32
 8000dce:	f000 f9d7 	bl	8001180 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dfc <HAL_InitTick+0xf4>)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6013      	str	r3, [r2, #0]
 8000dd8:	e002      	b.n	8000de0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000de0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3738      	adds	r7, #56	@ 0x38
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40023800 	.word	0x40023800
 8000df0:	431bde83 	.word	0x431bde83
 8000df4:	200001dc 	.word	0x200001dc
 8000df8:	40000c00 	.word	0x40000c00
 8000dfc:	20000004 	.word	0x20000004

08000e00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <NMI_Handler+0x4>

08000e08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <HardFault_Handler+0x4>

08000e10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <MemManage_Handler+0x4>

08000e18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <BusFault_Handler+0x4>

08000e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <UsageFault_Handler+0x4>

08000e28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
	...

08000e38 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000e3c:	4802      	ldr	r0, [pc, #8]	@ (8000e48 <TIM5_IRQHandler+0x10>)
 8000e3e:	f004 f9e5 	bl	800520c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	200001dc 	.word	0x200001dc

08000e4c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e50:	4802      	ldr	r0, [pc, #8]	@ (8000e5c <OTG_FS_IRQHandler+0x10>)
 8000e52:	f000 fe57 	bl	8001b04 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200133ac 	.word	0x200133ac

08000e60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e68:	4a14      	ldr	r2, [pc, #80]	@ (8000ebc <_sbrk+0x5c>)
 8000e6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <_sbrk+0x60>)
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e74:	4b13      	ldr	r3, [pc, #76]	@ (8000ec4 <_sbrk+0x64>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d102      	bne.n	8000e82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <_sbrk+0x64>)
 8000e7e:	4a12      	ldr	r2, [pc, #72]	@ (8000ec8 <_sbrk+0x68>)
 8000e80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e82:	4b10      	ldr	r3, [pc, #64]	@ (8000ec4 <_sbrk+0x64>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4413      	add	r3, r2
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d207      	bcs.n	8000ea0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e90:	f00a fa44 	bl	800b31c <__errno>
 8000e94:	4603      	mov	r3, r0
 8000e96:	220c      	movs	r2, #12
 8000e98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9e:	e009      	b.n	8000eb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ea0:	4b08      	ldr	r3, [pc, #32]	@ (8000ec4 <_sbrk+0x64>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ea6:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <_sbrk+0x64>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	4a05      	ldr	r2, [pc, #20]	@ (8000ec4 <_sbrk+0x64>)
 8000eb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3718      	adds	r7, #24
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20020000 	.word	0x20020000
 8000ec0:	00000400 	.word	0x00000400
 8000ec4:	20000224 	.word	0x20000224
 8000ec8:	200138d8 	.word	0x200138d8

08000ecc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ed0:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <SystemInit+0x20>)
 8000ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ed6:	4a05      	ldr	r2, [pc, #20]	@ (8000eec <SystemInit+0x20>)
 8000ed8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000edc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ef0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f28 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ef4:	f7ff ffea 	bl	8000ecc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ef8:	480c      	ldr	r0, [pc, #48]	@ (8000f2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000efa:	490d      	ldr	r1, [pc, #52]	@ (8000f30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000efc:	4a0d      	ldr	r2, [pc, #52]	@ (8000f34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000efe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f00:	e002      	b.n	8000f08 <LoopCopyDataInit>

08000f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f06:	3304      	adds	r3, #4

08000f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f0c:	d3f9      	bcc.n	8000f02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f10:	4c0a      	ldr	r4, [pc, #40]	@ (8000f3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f14:	e001      	b.n	8000f1a <LoopFillZerobss>

08000f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f18:	3204      	adds	r2, #4

08000f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f1c:	d3fb      	bcc.n	8000f16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f1e:	f00a fa03 	bl	800b328 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f22:	f7ff faf9 	bl	8000518 <main>
  bx  lr    
 8000f26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f30:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000f34:	0800b490 	.word	0x0800b490
  ldr r2, =_sbss
 8000f38:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000f3c:	200138d4 	.word	0x200138d4

08000f40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f40:	e7fe      	b.n	8000f40 <ADC_IRQHandler>
	...

08000f44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f48:	4b0e      	ldr	r3, [pc, #56]	@ (8000f84 <HAL_Init+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f84 <HAL_Init+0x40>)
 8000f4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f54:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <HAL_Init+0x40>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0a      	ldr	r2, [pc, #40]	@ (8000f84 <HAL_Init+0x40>)
 8000f5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f60:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <HAL_Init+0x40>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a07      	ldr	r2, [pc, #28]	@ (8000f84 <HAL_Init+0x40>)
 8000f66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f000 f8fc 	bl	800116a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f72:	2000      	movs	r0, #0
 8000f74:	f7ff fec8 	bl	8000d08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f78:	f7ff fd40 	bl	80009fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40023c00 	.word	0x40023c00

08000f88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <HAL_IncTick+0x20>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	461a      	mov	r2, r3
 8000f92:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <HAL_IncTick+0x24>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4413      	add	r3, r2
 8000f98:	4a04      	ldr	r2, [pc, #16]	@ (8000fac <HAL_IncTick+0x24>)
 8000f9a:	6013      	str	r3, [r2, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20000008 	.word	0x20000008
 8000fac:	20000228 	.word	0x20000228

08000fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb4:	4b03      	ldr	r3, [pc, #12]	@ (8000fc4 <HAL_GetTick+0x14>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	20000228 	.word	0x20000228

08000fc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd0:	f7ff ffee 	bl	8000fb0 <HAL_GetTick>
 8000fd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fe0:	d005      	beq.n	8000fee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <HAL_Delay+0x44>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	4413      	add	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fee:	bf00      	nop
 8000ff0:	f7ff ffde 	bl	8000fb0 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	68fa      	ldr	r2, [r7, #12]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d8f7      	bhi.n	8000ff0 <HAL_Delay+0x28>
  {
  }
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000008 	.word	0x20000008

08001010 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <__NVIC_SetPriorityGrouping+0x44>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800102c:	4013      	ands	r3, r2
 800102e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001038:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800103c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001040:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001042:	4a04      	ldr	r2, [pc, #16]	@ (8001054 <__NVIC_SetPriorityGrouping+0x44>)
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	60d3      	str	r3, [r2, #12]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800105c:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <__NVIC_GetPriorityGrouping+0x18>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	0a1b      	lsrs	r3, r3, #8
 8001062:	f003 0307 	and.w	r3, r3, #7
}
 8001066:	4618      	mov	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	2b00      	cmp	r3, #0
 8001084:	db0b      	blt.n	800109e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	f003 021f 	and.w	r2, r3, #31
 800108c:	4907      	ldr	r1, [pc, #28]	@ (80010ac <__NVIC_EnableIRQ+0x38>)
 800108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001092:	095b      	lsrs	r3, r3, #5
 8001094:	2001      	movs	r0, #1
 8001096:	fa00 f202 	lsl.w	r2, r0, r2
 800109a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	e000e100 	.word	0xe000e100

080010b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	6039      	str	r1, [r7, #0]
 80010ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	db0a      	blt.n	80010da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	490c      	ldr	r1, [pc, #48]	@ (80010fc <__NVIC_SetPriority+0x4c>)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	0112      	lsls	r2, r2, #4
 80010d0:	b2d2      	uxtb	r2, r2
 80010d2:	440b      	add	r3, r1
 80010d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d8:	e00a      	b.n	80010f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4908      	ldr	r1, [pc, #32]	@ (8001100 <__NVIC_SetPriority+0x50>)
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	f003 030f 	and.w	r3, r3, #15
 80010e6:	3b04      	subs	r3, #4
 80010e8:	0112      	lsls	r2, r2, #4
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	440b      	add	r3, r1
 80010ee:	761a      	strb	r2, [r3, #24]
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000e100 	.word	0xe000e100
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001104:	b480      	push	{r7}
 8001106:	b089      	sub	sp, #36	@ 0x24
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	f1c3 0307 	rsb	r3, r3, #7
 800111e:	2b04      	cmp	r3, #4
 8001120:	bf28      	it	cs
 8001122:	2304      	movcs	r3, #4
 8001124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	3304      	adds	r3, #4
 800112a:	2b06      	cmp	r3, #6
 800112c:	d902      	bls.n	8001134 <NVIC_EncodePriority+0x30>
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	3b03      	subs	r3, #3
 8001132:	e000      	b.n	8001136 <NVIC_EncodePriority+0x32>
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	f04f 32ff 	mov.w	r2, #4294967295
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	43da      	mvns	r2, r3
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	401a      	ands	r2, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800114c:	f04f 31ff 	mov.w	r1, #4294967295
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	fa01 f303 	lsl.w	r3, r1, r3
 8001156:	43d9      	mvns	r1, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800115c:	4313      	orrs	r3, r2
         );
}
 800115e:	4618      	mov	r0, r3
 8001160:	3724      	adds	r7, #36	@ 0x24
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ff4c 	bl	8001010 <__NVIC_SetPriorityGrouping>
}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
 800118c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001192:	f7ff ff61 	bl	8001058 <__NVIC_GetPriorityGrouping>
 8001196:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	68b9      	ldr	r1, [r7, #8]
 800119c:	6978      	ldr	r0, [r7, #20]
 800119e:	f7ff ffb1 	bl	8001104 <NVIC_EncodePriority>
 80011a2:	4602      	mov	r2, r0
 80011a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a8:	4611      	mov	r1, r2
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ff80 	bl	80010b0 <__NVIC_SetPriority>
}
 80011b0:	bf00      	nop
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ff54 	bl	8001074 <__NVIC_EnableIRQ>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b089      	sub	sp, #36	@ 0x24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
 80011ee:	e159      	b.n	80014a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011f0:	2201      	movs	r2, #1
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	429a      	cmp	r2, r3
 800120a:	f040 8148 	bne.w	800149e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	2b01      	cmp	r3, #1
 8001218:	d005      	beq.n	8001226 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001222:	2b02      	cmp	r3, #2
 8001224:	d130      	bne.n	8001288 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	2203      	movs	r2, #3
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4013      	ands	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	68da      	ldr	r2, [r3, #12]
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4313      	orrs	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800125c:	2201      	movs	r2, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	091b      	lsrs	r3, r3, #4
 8001272:	f003 0201 	and.w	r2, r3, #1
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 0303 	and.w	r3, r3, #3
 8001290:	2b03      	cmp	r3, #3
 8001292:	d017      	beq.n	80012c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	2203      	movs	r2, #3
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 0303 	and.w	r3, r3, #3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d123      	bne.n	8001318 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	08da      	lsrs	r2, r3, #3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3208      	adds	r2, #8
 80012d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	f003 0307 	and.w	r3, r3, #7
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	220f      	movs	r2, #15
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	4013      	ands	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	691a      	ldr	r2, [r3, #16]
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	08da      	lsrs	r2, r3, #3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3208      	adds	r2, #8
 8001312:	69b9      	ldr	r1, [r7, #24]
 8001314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	2203      	movs	r2, #3
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f003 0203 	and.w	r2, r3, #3
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001354:	2b00      	cmp	r3, #0
 8001356:	f000 80a2 	beq.w	800149e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	4b57      	ldr	r3, [pc, #348]	@ (80014bc <HAL_GPIO_Init+0x2e8>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001362:	4a56      	ldr	r2, [pc, #344]	@ (80014bc <HAL_GPIO_Init+0x2e8>)
 8001364:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001368:	6453      	str	r3, [r2, #68]	@ 0x44
 800136a:	4b54      	ldr	r3, [pc, #336]	@ (80014bc <HAL_GPIO_Init+0x2e8>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001376:	4a52      	ldr	r2, [pc, #328]	@ (80014c0 <HAL_GPIO_Init+0x2ec>)
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	089b      	lsrs	r3, r3, #2
 800137c:	3302      	adds	r3, #2
 800137e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001382:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	f003 0303 	and.w	r3, r3, #3
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	220f      	movs	r2, #15
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	43db      	mvns	r3, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4013      	ands	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a49      	ldr	r2, [pc, #292]	@ (80014c4 <HAL_GPIO_Init+0x2f0>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d019      	beq.n	80013d6 <HAL_GPIO_Init+0x202>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a48      	ldr	r2, [pc, #288]	@ (80014c8 <HAL_GPIO_Init+0x2f4>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d013      	beq.n	80013d2 <HAL_GPIO_Init+0x1fe>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a47      	ldr	r2, [pc, #284]	@ (80014cc <HAL_GPIO_Init+0x2f8>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d00d      	beq.n	80013ce <HAL_GPIO_Init+0x1fa>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a46      	ldr	r2, [pc, #280]	@ (80014d0 <HAL_GPIO_Init+0x2fc>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d007      	beq.n	80013ca <HAL_GPIO_Init+0x1f6>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a45      	ldr	r2, [pc, #276]	@ (80014d4 <HAL_GPIO_Init+0x300>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d101      	bne.n	80013c6 <HAL_GPIO_Init+0x1f2>
 80013c2:	2304      	movs	r3, #4
 80013c4:	e008      	b.n	80013d8 <HAL_GPIO_Init+0x204>
 80013c6:	2307      	movs	r3, #7
 80013c8:	e006      	b.n	80013d8 <HAL_GPIO_Init+0x204>
 80013ca:	2303      	movs	r3, #3
 80013cc:	e004      	b.n	80013d8 <HAL_GPIO_Init+0x204>
 80013ce:	2302      	movs	r3, #2
 80013d0:	e002      	b.n	80013d8 <HAL_GPIO_Init+0x204>
 80013d2:	2301      	movs	r3, #1
 80013d4:	e000      	b.n	80013d8 <HAL_GPIO_Init+0x204>
 80013d6:	2300      	movs	r3, #0
 80013d8:	69fa      	ldr	r2, [r7, #28]
 80013da:	f002 0203 	and.w	r2, r2, #3
 80013de:	0092      	lsls	r2, r2, #2
 80013e0:	4093      	lsls	r3, r2
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013e8:	4935      	ldr	r1, [pc, #212]	@ (80014c0 <HAL_GPIO_Init+0x2ec>)
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	089b      	lsrs	r3, r3, #2
 80013ee:	3302      	adds	r3, #2
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013f6:	4b38      	ldr	r3, [pc, #224]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	4313      	orrs	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800141a:	4a2f      	ldr	r2, [pc, #188]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001420:	4b2d      	ldr	r3, [pc, #180]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	43db      	mvns	r3, r3
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4013      	ands	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	4313      	orrs	r3, r2
 8001442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001444:	4a24      	ldr	r2, [pc, #144]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800144a:	4b23      	ldr	r3, [pc, #140]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	43db      	mvns	r3, r3
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	4013      	ands	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d003      	beq.n	800146e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	4313      	orrs	r3, r2
 800146c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800146e:	4a1a      	ldr	r2, [pc, #104]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001474:	4b18      	ldr	r3, [pc, #96]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	43db      	mvns	r3, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d003      	beq.n	8001498 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	4313      	orrs	r3, r2
 8001496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001498:	4a0f      	ldr	r2, [pc, #60]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	3301      	adds	r3, #1
 80014a2:	61fb      	str	r3, [r7, #28]
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	2b0f      	cmp	r3, #15
 80014a8:	f67f aea2 	bls.w	80011f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014ac:	bf00      	nop
 80014ae:	bf00      	nop
 80014b0:	3724      	adds	r7, #36	@ 0x24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40013800 	.word	0x40013800
 80014c4:	40020000 	.word	0x40020000
 80014c8:	40020400 	.word	0x40020400
 80014cc:	40020800 	.word	0x40020800
 80014d0:	40020c00 	.word	0x40020c00
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40013c00 	.word	0x40013c00

080014dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	807b      	strh	r3, [r7, #2]
 80014e8:	4613      	mov	r3, r2
 80014ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014ec:	787b      	ldrb	r3, [r7, #1]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014f2:	887a      	ldrh	r2, [r7, #2]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014f8:	e003      	b.n	8001502 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014fa:	887b      	ldrh	r3, [r7, #2]
 80014fc:	041a      	lsls	r2, r3, #16
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	619a      	str	r2, [r3, #24]
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800150e:	b480      	push	{r7}
 8001510:	b085      	sub	sp, #20
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
 8001516:	460b      	mov	r3, r1
 8001518:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001520:	887a      	ldrh	r2, [r7, #2]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	4013      	ands	r3, r2
 8001526:	041a      	lsls	r2, r3, #16
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	43d9      	mvns	r1, r3
 800152c:	887b      	ldrh	r3, [r7, #2]
 800152e:	400b      	ands	r3, r1
 8001530:	431a      	orrs	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	619a      	str	r2, [r3, #24]
}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b086      	sub	sp, #24
 8001546:	af02      	add	r7, sp, #8
 8001548:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d101      	bne.n	8001554 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e059      	b.n	8001608 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d106      	bne.n	8001574 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f009 fb52 	bl	800ac18 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2203      	movs	r2, #3
 8001578:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001582:	d102      	bne.n	800158a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4618      	mov	r0, r3
 8001590:	f004 f869 	bl	8005666 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6818      	ldr	r0, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	7c1a      	ldrb	r2, [r3, #16]
 800159c:	f88d 2000 	strb.w	r2, [sp]
 80015a0:	3304      	adds	r3, #4
 80015a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015a4:	f003 ffea 	bl	800557c <USB_CoreInit>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d005      	beq.n	80015ba <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2202      	movs	r2, #2
 80015b2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e026      	b.n	8001608 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2101      	movs	r1, #1
 80015c0:	4618      	mov	r0, r3
 80015c2:	f004 f861 	bl	8005688 <USB_SetCurrentMode>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d005      	beq.n	80015d8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2202      	movs	r2, #2
 80015d0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e017      	b.n	8001608 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6818      	ldr	r0, [r3, #0]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	7c1a      	ldrb	r2, [r3, #16]
 80015e0:	f88d 2000 	strb.w	r2, [sp]
 80015e4:	3304      	adds	r3, #4
 80015e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015e8:	f004 fa04 	bl	80059f4 <USB_HostInit>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d005      	beq.n	80015fe <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2202      	movs	r2, #2
 80015f6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e004      	b.n	8001608 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2201      	movs	r2, #1
 8001602:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b08b      	sub	sp, #44	@ 0x2c
 8001614:	af04      	add	r7, sp, #16
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	4608      	mov	r0, r1
 800161a:	4611      	mov	r1, r2
 800161c:	461a      	mov	r2, r3
 800161e:	4603      	mov	r3, r0
 8001620:	70fb      	strb	r3, [r7, #3]
 8001622:	460b      	mov	r3, r1
 8001624:	70bb      	strb	r3, [r7, #2]
 8001626:	4613      	mov	r3, r2
 8001628:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800162a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800162c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001634:	2b01      	cmp	r3, #1
 8001636:	d101      	bne.n	800163c <HAL_HCD_HC_Init+0x2c>
 8001638:	2302      	movs	r3, #2
 800163a:	e09d      	b.n	8001778 <HAL_HCD_HC_Init+0x168>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2201      	movs	r2, #1
 8001640:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001644:	78fa      	ldrb	r2, [r7, #3]
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	4613      	mov	r3, r2
 800164a:	011b      	lsls	r3, r3, #4
 800164c:	1a9b      	subs	r3, r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	440b      	add	r3, r1
 8001652:	3319      	adds	r3, #25
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001658:	78fa      	ldrb	r2, [r7, #3]
 800165a:	6879      	ldr	r1, [r7, #4]
 800165c:	4613      	mov	r3, r2
 800165e:	011b      	lsls	r3, r3, #4
 8001660:	1a9b      	subs	r3, r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	440b      	add	r3, r1
 8001666:	3314      	adds	r3, #20
 8001668:	787a      	ldrb	r2, [r7, #1]
 800166a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800166c:	78fa      	ldrb	r2, [r7, #3]
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	4613      	mov	r3, r2
 8001672:	011b      	lsls	r3, r3, #4
 8001674:	1a9b      	subs	r3, r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	440b      	add	r3, r1
 800167a:	3315      	adds	r3, #21
 800167c:	78fa      	ldrb	r2, [r7, #3]
 800167e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001680:	78fa      	ldrb	r2, [r7, #3]
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	4613      	mov	r3, r2
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	1a9b      	subs	r3, r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	440b      	add	r3, r1
 800168e:	3326      	adds	r3, #38	@ 0x26
 8001690:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001694:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001696:	78fa      	ldrb	r2, [r7, #3]
 8001698:	78bb      	ldrb	r3, [r7, #2]
 800169a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800169e:	b2d8      	uxtb	r0, r3
 80016a0:	6879      	ldr	r1, [r7, #4]
 80016a2:	4613      	mov	r3, r2
 80016a4:	011b      	lsls	r3, r3, #4
 80016a6:	1a9b      	subs	r3, r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	440b      	add	r3, r1
 80016ac:	3316      	adds	r3, #22
 80016ae:	4602      	mov	r2, r0
 80016b0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	4619      	mov	r1, r3
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f000 fbc8 	bl	8001e4c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80016bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	da0a      	bge.n	80016da <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80016c4:	78fa      	ldrb	r2, [r7, #3]
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	4613      	mov	r3, r2
 80016ca:	011b      	lsls	r3, r3, #4
 80016cc:	1a9b      	subs	r3, r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	440b      	add	r3, r1
 80016d2:	3317      	adds	r3, #23
 80016d4:	2201      	movs	r2, #1
 80016d6:	701a      	strb	r2, [r3, #0]
 80016d8:	e009      	b.n	80016ee <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80016da:	78fa      	ldrb	r2, [r7, #3]
 80016dc:	6879      	ldr	r1, [r7, #4]
 80016de:	4613      	mov	r3, r2
 80016e0:	011b      	lsls	r3, r3, #4
 80016e2:	1a9b      	subs	r3, r3, r2
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	440b      	add	r3, r1
 80016e8:	3317      	adds	r3, #23
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f004 facc 	bl	8005c90 <USB_GetHostSpeed>
 80016f8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80016fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d10b      	bne.n	800171a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001702:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001706:	2b01      	cmp	r3, #1
 8001708:	d107      	bne.n	800171a <HAL_HCD_HC_Init+0x10a>
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d104      	bne.n	800171a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	2bbc      	cmp	r3, #188	@ 0xbc
 8001714:	d901      	bls.n	800171a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001716:	23bc      	movs	r3, #188	@ 0xbc
 8001718:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800171a:	78fa      	ldrb	r2, [r7, #3]
 800171c:	6879      	ldr	r1, [r7, #4]
 800171e:	4613      	mov	r3, r2
 8001720:	011b      	lsls	r3, r3, #4
 8001722:	1a9b      	subs	r3, r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	440b      	add	r3, r1
 8001728:	3318      	adds	r3, #24
 800172a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800172e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001730:	78fa      	ldrb	r2, [r7, #3]
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	b298      	uxth	r0, r3
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	4613      	mov	r3, r2
 800173a:	011b      	lsls	r3, r3, #4
 800173c:	1a9b      	subs	r3, r3, r2
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	440b      	add	r3, r1
 8001742:	3328      	adds	r3, #40	@ 0x28
 8001744:	4602      	mov	r2, r0
 8001746:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6818      	ldr	r0, [r3, #0]
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	b29b      	uxth	r3, r3
 8001750:	787c      	ldrb	r4, [r7, #1]
 8001752:	78ba      	ldrb	r2, [r7, #2]
 8001754:	78f9      	ldrb	r1, [r7, #3]
 8001756:	9302      	str	r3, [sp, #8]
 8001758:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	4623      	mov	r3, r4
 8001766:	f004 fabb 	bl	8005ce0 <USB_HC_Init>
 800176a:	4603      	mov	r3, r0
 800176c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001776:	7bfb      	ldrb	r3, [r7, #15]
}
 8001778:	4618      	mov	r0, r3
 800177a:	371c      	adds	r7, #28
 800177c:	46bd      	mov	sp, r7
 800177e:	bd90      	pop	{r4, r7, pc}

08001780 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	460b      	mov	r3, r1
 800178a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001796:	2b01      	cmp	r3, #1
 8001798:	d101      	bne.n	800179e <HAL_HCD_HC_Halt+0x1e>
 800179a:	2302      	movs	r3, #2
 800179c:	e00f      	b.n	80017be <HAL_HCD_HC_Halt+0x3e>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2201      	movs	r2, #1
 80017a2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	78fa      	ldrb	r2, [r7, #3]
 80017ac:	4611      	mov	r1, r2
 80017ae:	4618      	mov	r0, r3
 80017b0:	f004 fe01 	bl	80063b6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80017bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	4608      	mov	r0, r1
 80017d2:	4611      	mov	r1, r2
 80017d4:	461a      	mov	r2, r3
 80017d6:	4603      	mov	r3, r0
 80017d8:	70fb      	strb	r3, [r7, #3]
 80017da:	460b      	mov	r3, r1
 80017dc:	70bb      	strb	r3, [r7, #2]
 80017de:	4613      	mov	r3, r2
 80017e0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80017e2:	78fa      	ldrb	r2, [r7, #3]
 80017e4:	6879      	ldr	r1, [r7, #4]
 80017e6:	4613      	mov	r3, r2
 80017e8:	011b      	lsls	r3, r3, #4
 80017ea:	1a9b      	subs	r3, r3, r2
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	440b      	add	r3, r1
 80017f0:	3317      	adds	r3, #23
 80017f2:	78ba      	ldrb	r2, [r7, #2]
 80017f4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80017f6:	78fa      	ldrb	r2, [r7, #3]
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	4613      	mov	r3, r2
 80017fc:	011b      	lsls	r3, r3, #4
 80017fe:	1a9b      	subs	r3, r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	440b      	add	r3, r1
 8001804:	3326      	adds	r3, #38	@ 0x26
 8001806:	787a      	ldrb	r2, [r7, #1]
 8001808:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800180a:	7c3b      	ldrb	r3, [r7, #16]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d114      	bne.n	800183a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001810:	78fa      	ldrb	r2, [r7, #3]
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	4613      	mov	r3, r2
 8001816:	011b      	lsls	r3, r3, #4
 8001818:	1a9b      	subs	r3, r3, r2
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	440b      	add	r3, r1
 800181e:	332a      	adds	r3, #42	@ 0x2a
 8001820:	2203      	movs	r2, #3
 8001822:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001824:	78fa      	ldrb	r2, [r7, #3]
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	4613      	mov	r3, r2
 800182a:	011b      	lsls	r3, r3, #4
 800182c:	1a9b      	subs	r3, r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	440b      	add	r3, r1
 8001832:	3319      	adds	r3, #25
 8001834:	7f3a      	ldrb	r2, [r7, #28]
 8001836:	701a      	strb	r2, [r3, #0]
 8001838:	e009      	b.n	800184e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800183a:	78fa      	ldrb	r2, [r7, #3]
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	4613      	mov	r3, r2
 8001840:	011b      	lsls	r3, r3, #4
 8001842:	1a9b      	subs	r3, r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	440b      	add	r3, r1
 8001848:	332a      	adds	r3, #42	@ 0x2a
 800184a:	2202      	movs	r2, #2
 800184c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800184e:	787b      	ldrb	r3, [r7, #1]
 8001850:	2b03      	cmp	r3, #3
 8001852:	f200 8102 	bhi.w	8001a5a <HAL_HCD_HC_SubmitRequest+0x292>
 8001856:	a201      	add	r2, pc, #4	@ (adr r2, 800185c <HAL_HCD_HC_SubmitRequest+0x94>)
 8001858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185c:	0800186d 	.word	0x0800186d
 8001860:	08001a45 	.word	0x08001a45
 8001864:	08001931 	.word	0x08001931
 8001868:	080019bb 	.word	0x080019bb
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800186c:	7c3b      	ldrb	r3, [r7, #16]
 800186e:	2b01      	cmp	r3, #1
 8001870:	f040 80f5 	bne.w	8001a5e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001874:	78bb      	ldrb	r3, [r7, #2]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d12d      	bne.n	80018d6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800187a:	8b3b      	ldrh	r3, [r7, #24]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d109      	bne.n	8001894 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001880:	78fa      	ldrb	r2, [r7, #3]
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	4613      	mov	r3, r2
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	1a9b      	subs	r3, r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	440b      	add	r3, r1
 800188e:	333d      	adds	r3, #61	@ 0x3d
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001894:	78fa      	ldrb	r2, [r7, #3]
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	4613      	mov	r3, r2
 800189a:	011b      	lsls	r3, r3, #4
 800189c:	1a9b      	subs	r3, r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	440b      	add	r3, r1
 80018a2:	333d      	adds	r3, #61	@ 0x3d
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10a      	bne.n	80018c0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018aa:	78fa      	ldrb	r2, [r7, #3]
 80018ac:	6879      	ldr	r1, [r7, #4]
 80018ae:	4613      	mov	r3, r2
 80018b0:	011b      	lsls	r3, r3, #4
 80018b2:	1a9b      	subs	r3, r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	440b      	add	r3, r1
 80018b8:	332a      	adds	r3, #42	@ 0x2a
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80018be:	e0ce      	b.n	8001a5e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018c0:	78fa      	ldrb	r2, [r7, #3]
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	4613      	mov	r3, r2
 80018c6:	011b      	lsls	r3, r3, #4
 80018c8:	1a9b      	subs	r3, r3, r2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	440b      	add	r3, r1
 80018ce:	332a      	adds	r3, #42	@ 0x2a
 80018d0:	2202      	movs	r2, #2
 80018d2:	701a      	strb	r2, [r3, #0]
      break;
 80018d4:	e0c3      	b.n	8001a5e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80018d6:	78fa      	ldrb	r2, [r7, #3]
 80018d8:	6879      	ldr	r1, [r7, #4]
 80018da:	4613      	mov	r3, r2
 80018dc:	011b      	lsls	r3, r3, #4
 80018de:	1a9b      	subs	r3, r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	440b      	add	r3, r1
 80018e4:	331a      	adds	r3, #26
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	f040 80b8 	bne.w	8001a5e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80018ee:	78fa      	ldrb	r2, [r7, #3]
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	4613      	mov	r3, r2
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	1a9b      	subs	r3, r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	440b      	add	r3, r1
 80018fc:	333c      	adds	r3, #60	@ 0x3c
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10a      	bne.n	800191a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001904:	78fa      	ldrb	r2, [r7, #3]
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	4613      	mov	r3, r2
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	1a9b      	subs	r3, r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	332a      	adds	r3, #42	@ 0x2a
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
      break;
 8001918:	e0a1      	b.n	8001a5e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800191a:	78fa      	ldrb	r2, [r7, #3]
 800191c:	6879      	ldr	r1, [r7, #4]
 800191e:	4613      	mov	r3, r2
 8001920:	011b      	lsls	r3, r3, #4
 8001922:	1a9b      	subs	r3, r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	440b      	add	r3, r1
 8001928:	332a      	adds	r3, #42	@ 0x2a
 800192a:	2202      	movs	r2, #2
 800192c:	701a      	strb	r2, [r3, #0]
      break;
 800192e:	e096      	b.n	8001a5e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001930:	78bb      	ldrb	r3, [r7, #2]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d120      	bne.n	8001978 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001936:	78fa      	ldrb	r2, [r7, #3]
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	4613      	mov	r3, r2
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	1a9b      	subs	r3, r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	333d      	adds	r3, #61	@ 0x3d
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d10a      	bne.n	8001962 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800194c:	78fa      	ldrb	r2, [r7, #3]
 800194e:	6879      	ldr	r1, [r7, #4]
 8001950:	4613      	mov	r3, r2
 8001952:	011b      	lsls	r3, r3, #4
 8001954:	1a9b      	subs	r3, r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	440b      	add	r3, r1
 800195a:	332a      	adds	r3, #42	@ 0x2a
 800195c:	2200      	movs	r2, #0
 800195e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001960:	e07e      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001962:	78fa      	ldrb	r2, [r7, #3]
 8001964:	6879      	ldr	r1, [r7, #4]
 8001966:	4613      	mov	r3, r2
 8001968:	011b      	lsls	r3, r3, #4
 800196a:	1a9b      	subs	r3, r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	440b      	add	r3, r1
 8001970:	332a      	adds	r3, #42	@ 0x2a
 8001972:	2202      	movs	r2, #2
 8001974:	701a      	strb	r2, [r3, #0]
      break;
 8001976:	e073      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001978:	78fa      	ldrb	r2, [r7, #3]
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	4613      	mov	r3, r2
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	333c      	adds	r3, #60	@ 0x3c
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10a      	bne.n	80019a4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800198e:	78fa      	ldrb	r2, [r7, #3]
 8001990:	6879      	ldr	r1, [r7, #4]
 8001992:	4613      	mov	r3, r2
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	1a9b      	subs	r3, r3, r2
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	440b      	add	r3, r1
 800199c:	332a      	adds	r3, #42	@ 0x2a
 800199e:	2200      	movs	r2, #0
 80019a0:	701a      	strb	r2, [r3, #0]
      break;
 80019a2:	e05d      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019a4:	78fa      	ldrb	r2, [r7, #3]
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	4613      	mov	r3, r2
 80019aa:	011b      	lsls	r3, r3, #4
 80019ac:	1a9b      	subs	r3, r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	440b      	add	r3, r1
 80019b2:	332a      	adds	r3, #42	@ 0x2a
 80019b4:	2202      	movs	r2, #2
 80019b6:	701a      	strb	r2, [r3, #0]
      break;
 80019b8:	e052      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80019ba:	78bb      	ldrb	r3, [r7, #2]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d120      	bne.n	8001a02 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80019c0:	78fa      	ldrb	r2, [r7, #3]
 80019c2:	6879      	ldr	r1, [r7, #4]
 80019c4:	4613      	mov	r3, r2
 80019c6:	011b      	lsls	r3, r3, #4
 80019c8:	1a9b      	subs	r3, r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	440b      	add	r3, r1
 80019ce:	333d      	adds	r3, #61	@ 0x3d
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d10a      	bne.n	80019ec <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019d6:	78fa      	ldrb	r2, [r7, #3]
 80019d8:	6879      	ldr	r1, [r7, #4]
 80019da:	4613      	mov	r3, r2
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	1a9b      	subs	r3, r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	440b      	add	r3, r1
 80019e4:	332a      	adds	r3, #42	@ 0x2a
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80019ea:	e039      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019ec:	78fa      	ldrb	r2, [r7, #3]
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	4613      	mov	r3, r2
 80019f2:	011b      	lsls	r3, r3, #4
 80019f4:	1a9b      	subs	r3, r3, r2
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	440b      	add	r3, r1
 80019fa:	332a      	adds	r3, #42	@ 0x2a
 80019fc:	2202      	movs	r2, #2
 80019fe:	701a      	strb	r2, [r3, #0]
      break;
 8001a00:	e02e      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a02:	78fa      	ldrb	r2, [r7, #3]
 8001a04:	6879      	ldr	r1, [r7, #4]
 8001a06:	4613      	mov	r3, r2
 8001a08:	011b      	lsls	r3, r3, #4
 8001a0a:	1a9b      	subs	r3, r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	440b      	add	r3, r1
 8001a10:	333c      	adds	r3, #60	@ 0x3c
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10a      	bne.n	8001a2e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a18:	78fa      	ldrb	r2, [r7, #3]
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	011b      	lsls	r3, r3, #4
 8001a20:	1a9b      	subs	r3, r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	440b      	add	r3, r1
 8001a26:	332a      	adds	r3, #42	@ 0x2a
 8001a28:	2200      	movs	r2, #0
 8001a2a:	701a      	strb	r2, [r3, #0]
      break;
 8001a2c:	e018      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a2e:	78fa      	ldrb	r2, [r7, #3]
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	4613      	mov	r3, r2
 8001a34:	011b      	lsls	r3, r3, #4
 8001a36:	1a9b      	subs	r3, r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	440b      	add	r3, r1
 8001a3c:	332a      	adds	r3, #42	@ 0x2a
 8001a3e:	2202      	movs	r2, #2
 8001a40:	701a      	strb	r2, [r3, #0]
      break;
 8001a42:	e00d      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a44:	78fa      	ldrb	r2, [r7, #3]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	011b      	lsls	r3, r3, #4
 8001a4c:	1a9b      	subs	r3, r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	440b      	add	r3, r1
 8001a52:	332a      	adds	r3, #42	@ 0x2a
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
      break;
 8001a58:	e002      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001a5a:	bf00      	nop
 8001a5c:	e000      	b.n	8001a60 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001a5e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001a60:	78fa      	ldrb	r2, [r7, #3]
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	4613      	mov	r3, r2
 8001a66:	011b      	lsls	r3, r3, #4
 8001a68:	1a9b      	subs	r3, r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	440b      	add	r3, r1
 8001a6e:	332c      	adds	r3, #44	@ 0x2c
 8001a70:	697a      	ldr	r2, [r7, #20]
 8001a72:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001a74:	78fa      	ldrb	r2, [r7, #3]
 8001a76:	8b39      	ldrh	r1, [r7, #24]
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	011b      	lsls	r3, r3, #4
 8001a7e:	1a9b      	subs	r3, r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4403      	add	r3, r0
 8001a84:	3334      	adds	r3, #52	@ 0x34
 8001a86:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001a88:	78fa      	ldrb	r2, [r7, #3]
 8001a8a:	6879      	ldr	r1, [r7, #4]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	011b      	lsls	r3, r3, #4
 8001a90:	1a9b      	subs	r3, r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	440b      	add	r3, r1
 8001a96:	334c      	adds	r3, #76	@ 0x4c
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001a9c:	78fa      	ldrb	r2, [r7, #3]
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	011b      	lsls	r3, r3, #4
 8001aa4:	1a9b      	subs	r3, r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	440b      	add	r3, r1
 8001aaa:	3338      	adds	r3, #56	@ 0x38
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001ab0:	78fa      	ldrb	r2, [r7, #3]
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	1a9b      	subs	r3, r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	440b      	add	r3, r1
 8001abe:	3315      	adds	r3, #21
 8001ac0:	78fa      	ldrb	r2, [r7, #3]
 8001ac2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001ac4:	78fa      	ldrb	r2, [r7, #3]
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	011b      	lsls	r3, r3, #4
 8001acc:	1a9b      	subs	r3, r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	334d      	adds	r3, #77	@ 0x4d
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6818      	ldr	r0, [r3, #0]
 8001adc:	78fa      	ldrb	r2, [r7, #3]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	011b      	lsls	r3, r3, #4
 8001ae2:	1a9b      	subs	r3, r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	3310      	adds	r3, #16
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	4413      	add	r3, r2
 8001aec:	1d19      	adds	r1, r3, #4
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	799b      	ldrb	r3, [r3, #6]
 8001af2:	461a      	mov	r2, r3
 8001af4:	f004 fa0a 	bl	8005f0c <USB_HC_StartXfer>
 8001af8:	4603      	mov	r3, r0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop

08001b04 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 ff2a 	bl	8005974 <USB_GetMode>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	f040 80fb 	bne.w	8001d1e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f003 feed 	bl	800590c <USB_ReadInterrupts>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 80f1 	beq.w	8001d1c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f003 fee4 	bl	800590c <USB_ReadInterrupts>
 8001b44:	4603      	mov	r3, r0
 8001b46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b4e:	d104      	bne.n	8001b5a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b58:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f003 fed4 	bl	800590c <USB_ReadInterrupts>
 8001b64:	4603      	mov	r3, r0
 8001b66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b6e:	d104      	bne.n	8001b7a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b78:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f003 fec4 	bl	800590c <USB_ReadInterrupts>
 8001b84:	4603      	mov	r3, r0
 8001b86:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001b8e:	d104      	bne.n	8001b9a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b98:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f003 feb4 	bl	800590c <USB_ReadInterrupts>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d103      	bne.n	8001bb6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f003 fea6 	bl	800590c <USB_ReadInterrupts>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001bc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001bca:	d120      	bne.n	8001c0e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001bd4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d113      	bne.n	8001c0e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001be6:	2110      	movs	r1, #16
 8001be8:	6938      	ldr	r0, [r7, #16]
 8001bea:	f003 fd99 	bl	8005720 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001bee:	6938      	ldr	r0, [r7, #16]
 8001bf0:	f003 fdc8 	bl	8005784 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	7a5b      	ldrb	r3, [r3, #9]
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d105      	bne.n	8001c08 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2101      	movs	r1, #1
 8001c02:	4618      	mov	r0, r3
 8001c04:	f003 ffa4 	bl	8005b50 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f009 f883 	bl	800ad14 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f003 fe7a 	bl	800590c <USB_ReadInterrupts>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c22:	d102      	bne.n	8001c2a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f001 fd4d 	bl	80036c4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f003 fe6c 	bl	800590c <USB_ReadInterrupts>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d106      	bne.n	8001c4c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f009 f84c 	bl	800acdc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2208      	movs	r2, #8
 8001c4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f003 fe5b 	bl	800590c <USB_ReadInterrupts>
 8001c56:	4603      	mov	r3, r0
 8001c58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001c60:	d139      	bne.n	8001cd6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f004 fb94 	bl	8006394 <USB_HC_ReadInterrupt>
 8001c6c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	e025      	b.n	8001cc0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f003 030f 	and.w	r3, r3, #15
 8001c7a:	68ba      	ldr	r2, [r7, #8]
 8001c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d018      	beq.n	8001cba <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	015a      	lsls	r2, r3, #5
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	4413      	add	r3, r2
 8001c90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c9e:	d106      	bne.n	8001cae <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f905 	bl	8001eb6 <HCD_HC_IN_IRQHandler>
 8001cac:	e005      	b.n	8001cba <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 ff67 	bl	8002b88 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	795b      	ldrb	r3, [r3, #5]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d3d3      	bcc.n	8001c74 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f003 fe16 	bl	800590c <USB_ReadInterrupts>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	f003 0310 	and.w	r3, r3, #16
 8001ce6:	2b10      	cmp	r3, #16
 8001ce8:	d101      	bne.n	8001cee <HAL_HCD_IRQHandler+0x1ea>
 8001cea:	2301      	movs	r3, #1
 8001cec:	e000      	b.n	8001cf0 <HAL_HCD_IRQHandler+0x1ec>
 8001cee:	2300      	movs	r3, #0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d014      	beq.n	8001d1e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	699a      	ldr	r2, [r3, #24]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f022 0210 	bic.w	r2, r2, #16
 8001d02:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f001 fbfe 	bl	8003506 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	699a      	ldr	r2, [r3, #24]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f042 0210 	orr.w	r2, r2, #16
 8001d18:	619a      	str	r2, [r3, #24]
 8001d1a:	e000      	b.n	8001d1e <HAL_HCD_IRQHandler+0x21a>
      return;
 8001d1c:	bf00      	nop
    }
  }
}
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d101      	bne.n	8001d3a <HAL_HCD_Start+0x16>
 8001d36:	2302      	movs	r3, #2
 8001d38:	e013      	b.n	8001d62 <HAL_HCD_Start+0x3e>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2101      	movs	r1, #1
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f003 ff68 	bl	8005c1e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f003 fc76 	bl	8005644 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d101      	bne.n	8001d80 <HAL_HCD_Stop+0x16>
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	e00d      	b.n	8001d9c <HAL_HCD_Stop+0x32>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f004 fc32 	bl	80065f6 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f003 ff0a 	bl	8005bca <USB_ResetPort>
 8001db6:	4603      	mov	r3, r0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	460b      	mov	r3, r1
 8001dca:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001dcc:	78fa      	ldrb	r2, [r7, #3]
 8001dce:	6879      	ldr	r1, [r7, #4]
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	011b      	lsls	r3, r3, #4
 8001dd4:	1a9b      	subs	r3, r3, r2
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	440b      	add	r3, r1
 8001dda:	334c      	adds	r3, #76	@ 0x4c
 8001ddc:	781b      	ldrb	r3, [r3, #0]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
 8001df2:	460b      	mov	r3, r1
 8001df4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001df6:	78fa      	ldrb	r2, [r7, #3]
 8001df8:	6879      	ldr	r1, [r7, #4]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	011b      	lsls	r3, r3, #4
 8001dfe:	1a9b      	subs	r3, r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	440b      	add	r3, r1
 8001e04:	3338      	adds	r3, #56	@ 0x38
 8001e06:	681b      	ldr	r3, [r3, #0]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f003 ff4c 	bl	8005cbe <USB_GetCurrentFrame>
 8001e26:	4603      	mov	r3, r0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f003 ff27 	bl	8005c90 <USB_GetHostSpeed>
 8001e42:	4603      	mov	r3, r0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001e58:	78fa      	ldrb	r2, [r7, #3]
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	011b      	lsls	r3, r3, #4
 8001e60:	1a9b      	subs	r3, r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	440b      	add	r3, r1
 8001e66:	331a      	adds	r3, #26
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001e6c:	78fa      	ldrb	r2, [r7, #3]
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	4613      	mov	r3, r2
 8001e72:	011b      	lsls	r3, r3, #4
 8001e74:	1a9b      	subs	r3, r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	440b      	add	r3, r1
 8001e7a:	331b      	adds	r3, #27
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001e80:	78fa      	ldrb	r2, [r7, #3]
 8001e82:	6879      	ldr	r1, [r7, #4]
 8001e84:	4613      	mov	r3, r2
 8001e86:	011b      	lsls	r3, r3, #4
 8001e88:	1a9b      	subs	r3, r3, r2
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	440b      	add	r3, r1
 8001e8e:	3325      	adds	r3, #37	@ 0x25
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001e94:	78fa      	ldrb	r2, [r7, #3]
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	011b      	lsls	r3, r3, #4
 8001e9c:	1a9b      	subs	r3, r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	3324      	adds	r3, #36	@ 0x24
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b086      	sub	sp, #24
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	78fa      	ldrb	r2, [r7, #3]
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f003 fd2c 	bl	8005932 <USB_ReadChInterrupts>
 8001eda:	4603      	mov	r3, r0
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	2b04      	cmp	r3, #4
 8001ee2:	d11a      	bne.n	8001f1a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001ee4:	78fb      	ldrb	r3, [r7, #3]
 8001ee6:	015a      	lsls	r2, r3, #5
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	4413      	add	r3, r2
 8001eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	2304      	movs	r3, #4
 8001ef4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001ef6:	78fa      	ldrb	r2, [r7, #3]
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	011b      	lsls	r3, r3, #4
 8001efe:	1a9b      	subs	r3, r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	440b      	add	r3, r1
 8001f04:	334d      	adds	r3, #77	@ 0x4d
 8001f06:	2207      	movs	r2, #7
 8001f08:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	78fa      	ldrb	r2, [r7, #3]
 8001f10:	4611      	mov	r1, r2
 8001f12:	4618      	mov	r0, r3
 8001f14:	f004 fa4f 	bl	80063b6 <USB_HC_Halt>
 8001f18:	e09e      	b.n	8002058 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	78fa      	ldrb	r2, [r7, #3]
 8001f20:	4611      	mov	r1, r2
 8001f22:	4618      	mov	r0, r3
 8001f24:	f003 fd05 	bl	8005932 <USB_ReadChInterrupts>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f32:	d11b      	bne.n	8001f6c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001f34:	78fb      	ldrb	r3, [r7, #3]
 8001f36:	015a      	lsls	r2, r3, #5
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f40:	461a      	mov	r2, r3
 8001f42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f46:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001f48:	78fa      	ldrb	r2, [r7, #3]
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	011b      	lsls	r3, r3, #4
 8001f50:	1a9b      	subs	r3, r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	440b      	add	r3, r1
 8001f56:	334d      	adds	r3, #77	@ 0x4d
 8001f58:	2208      	movs	r2, #8
 8001f5a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	78fa      	ldrb	r2, [r7, #3]
 8001f62:	4611      	mov	r1, r2
 8001f64:	4618      	mov	r0, r3
 8001f66:	f004 fa26 	bl	80063b6 <USB_HC_Halt>
 8001f6a:	e075      	b.n	8002058 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	78fa      	ldrb	r2, [r7, #3]
 8001f72:	4611      	mov	r1, r2
 8001f74:	4618      	mov	r0, r3
 8001f76:	f003 fcdc 	bl	8005932 <USB_ReadChInterrupts>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b08      	cmp	r3, #8
 8001f82:	d11a      	bne.n	8001fba <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001f84:	78fb      	ldrb	r3, [r7, #3]
 8001f86:	015a      	lsls	r2, r3, #5
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f90:	461a      	mov	r2, r3
 8001f92:	2308      	movs	r3, #8
 8001f94:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001f96:	78fa      	ldrb	r2, [r7, #3]
 8001f98:	6879      	ldr	r1, [r7, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	011b      	lsls	r3, r3, #4
 8001f9e:	1a9b      	subs	r3, r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	334d      	adds	r3, #77	@ 0x4d
 8001fa6:	2206      	movs	r2, #6
 8001fa8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	78fa      	ldrb	r2, [r7, #3]
 8001fb0:	4611      	mov	r1, r2
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f004 f9ff 	bl	80063b6 <USB_HC_Halt>
 8001fb8:	e04e      	b.n	8002058 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	78fa      	ldrb	r2, [r7, #3]
 8001fc0:	4611      	mov	r1, r2
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f003 fcb5 	bl	8005932 <USB_ReadChInterrupts>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fd2:	d11b      	bne.n	800200c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001fd4:	78fb      	ldrb	r3, [r7, #3]
 8001fd6:	015a      	lsls	r2, r3, #5
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	4413      	add	r3, r2
 8001fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fe6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001fe8:	78fa      	ldrb	r2, [r7, #3]
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	011b      	lsls	r3, r3, #4
 8001ff0:	1a9b      	subs	r3, r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	334d      	adds	r3, #77	@ 0x4d
 8001ff8:	2209      	movs	r2, #9
 8001ffa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	78fa      	ldrb	r2, [r7, #3]
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f004 f9d6 	bl	80063b6 <USB_HC_Halt>
 800200a:	e025      	b.n	8002058 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	78fa      	ldrb	r2, [r7, #3]
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f003 fc8c 	bl	8005932 <USB_ReadChInterrupts>
 800201a:	4603      	mov	r3, r0
 800201c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002020:	2b80      	cmp	r3, #128	@ 0x80
 8002022:	d119      	bne.n	8002058 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002024:	78fb      	ldrb	r3, [r7, #3]
 8002026:	015a      	lsls	r2, r3, #5
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	4413      	add	r3, r2
 800202c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002030:	461a      	mov	r2, r3
 8002032:	2380      	movs	r3, #128	@ 0x80
 8002034:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002036:	78fa      	ldrb	r2, [r7, #3]
 8002038:	6879      	ldr	r1, [r7, #4]
 800203a:	4613      	mov	r3, r2
 800203c:	011b      	lsls	r3, r3, #4
 800203e:	1a9b      	subs	r3, r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	440b      	add	r3, r1
 8002044:	334d      	adds	r3, #77	@ 0x4d
 8002046:	2207      	movs	r2, #7
 8002048:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	78fa      	ldrb	r2, [r7, #3]
 8002050:	4611      	mov	r1, r2
 8002052:	4618      	mov	r0, r3
 8002054:	f004 f9af 	bl	80063b6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	78fa      	ldrb	r2, [r7, #3]
 800205e:	4611      	mov	r1, r2
 8002060:	4618      	mov	r0, r3
 8002062:	f003 fc66 	bl	8005932 <USB_ReadChInterrupts>
 8002066:	4603      	mov	r3, r0
 8002068:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800206c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002070:	d112      	bne.n	8002098 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	78fa      	ldrb	r2, [r7, #3]
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f004 f99b 	bl	80063b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	015a      	lsls	r2, r3, #5
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4413      	add	r3, r2
 8002088:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800208c:	461a      	mov	r2, r3
 800208e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002092:	6093      	str	r3, [r2, #8]
 8002094:	f000 bd75 	b.w	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	78fa      	ldrb	r2, [r7, #3]
 800209e:	4611      	mov	r1, r2
 80020a0:	4618      	mov	r0, r3
 80020a2:	f003 fc46 	bl	8005932 <USB_ReadChInterrupts>
 80020a6:	4603      	mov	r3, r0
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	f040 8128 	bne.w	8002302 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80020b2:	78fb      	ldrb	r3, [r7, #3]
 80020b4:	015a      	lsls	r2, r3, #5
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4413      	add	r3, r2
 80020ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020be:	461a      	mov	r2, r3
 80020c0:	2320      	movs	r3, #32
 80020c2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	6879      	ldr	r1, [r7, #4]
 80020c8:	4613      	mov	r3, r2
 80020ca:	011b      	lsls	r3, r3, #4
 80020cc:	1a9b      	subs	r3, r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	440b      	add	r3, r1
 80020d2:	331b      	adds	r3, #27
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d119      	bne.n	800210e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80020da:	78fa      	ldrb	r2, [r7, #3]
 80020dc:	6879      	ldr	r1, [r7, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	011b      	lsls	r3, r3, #4
 80020e2:	1a9b      	subs	r3, r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	440b      	add	r3, r1
 80020e8:	331b      	adds	r3, #27
 80020ea:	2200      	movs	r2, #0
 80020ec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	015a      	lsls	r2, r3, #5
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	4413      	add	r3, r2
 80020f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	78fa      	ldrb	r2, [r7, #3]
 80020fe:	0151      	lsls	r1, r2, #5
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	440a      	add	r2, r1
 8002104:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002108:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800210c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	799b      	ldrb	r3, [r3, #6]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d01b      	beq.n	800214e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002116:	78fa      	ldrb	r2, [r7, #3]
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	011b      	lsls	r3, r3, #4
 800211e:	1a9b      	subs	r3, r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	3330      	adds	r3, #48	@ 0x30
 8002126:	6819      	ldr	r1, [r3, #0]
 8002128:	78fb      	ldrb	r3, [r7, #3]
 800212a:	015a      	lsls	r2, r3, #5
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	4413      	add	r3, r2
 8002130:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800213a:	78fa      	ldrb	r2, [r7, #3]
 800213c:	1ac9      	subs	r1, r1, r3
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	011b      	lsls	r3, r3, #4
 8002144:	1a9b      	subs	r3, r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4403      	add	r3, r0
 800214a:	3338      	adds	r3, #56	@ 0x38
 800214c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800214e:	78fa      	ldrb	r2, [r7, #3]
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	1a9b      	subs	r3, r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	440b      	add	r3, r1
 800215c:	334d      	adds	r3, #77	@ 0x4d
 800215e:	2201      	movs	r2, #1
 8002160:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002162:	78fa      	ldrb	r2, [r7, #3]
 8002164:	6879      	ldr	r1, [r7, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	011b      	lsls	r3, r3, #4
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	440b      	add	r3, r1
 8002170:	3344      	adds	r3, #68	@ 0x44
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002176:	78fb      	ldrb	r3, [r7, #3]
 8002178:	015a      	lsls	r2, r3, #5
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	4413      	add	r3, r2
 800217e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002182:	461a      	mov	r2, r3
 8002184:	2301      	movs	r3, #1
 8002186:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002188:	78fa      	ldrb	r2, [r7, #3]
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	4613      	mov	r3, r2
 800218e:	011b      	lsls	r3, r3, #4
 8002190:	1a9b      	subs	r3, r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	3326      	adds	r3, #38	@ 0x26
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00a      	beq.n	80021b4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800219e:	78fa      	ldrb	r2, [r7, #3]
 80021a0:	6879      	ldr	r1, [r7, #4]
 80021a2:	4613      	mov	r3, r2
 80021a4:	011b      	lsls	r3, r3, #4
 80021a6:	1a9b      	subs	r3, r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	3326      	adds	r3, #38	@ 0x26
 80021ae:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d110      	bne.n	80021d6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	78fa      	ldrb	r2, [r7, #3]
 80021ba:	4611      	mov	r1, r2
 80021bc:	4618      	mov	r0, r3
 80021be:	f004 f8fa 	bl	80063b6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80021c2:	78fb      	ldrb	r3, [r7, #3]
 80021c4:	015a      	lsls	r2, r3, #5
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	4413      	add	r3, r2
 80021ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021ce:	461a      	mov	r2, r3
 80021d0:	2310      	movs	r3, #16
 80021d2:	6093      	str	r3, [r2, #8]
 80021d4:	e03d      	b.n	8002252 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80021d6:	78fa      	ldrb	r2, [r7, #3]
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	4613      	mov	r3, r2
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	1a9b      	subs	r3, r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	440b      	add	r3, r1
 80021e4:	3326      	adds	r3, #38	@ 0x26
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d00a      	beq.n	8002202 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80021ec:	78fa      	ldrb	r2, [r7, #3]
 80021ee:	6879      	ldr	r1, [r7, #4]
 80021f0:	4613      	mov	r3, r2
 80021f2:	011b      	lsls	r3, r3, #4
 80021f4:	1a9b      	subs	r3, r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	3326      	adds	r3, #38	@ 0x26
 80021fc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d127      	bne.n	8002252 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002202:	78fb      	ldrb	r3, [r7, #3]
 8002204:	015a      	lsls	r2, r3, #5
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4413      	add	r3, r2
 800220a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	78fa      	ldrb	r2, [r7, #3]
 8002212:	0151      	lsls	r1, r2, #5
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	440a      	add	r2, r1
 8002218:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800221c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002220:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002222:	78fa      	ldrb	r2, [r7, #3]
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	4613      	mov	r3, r2
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	1a9b      	subs	r3, r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	334c      	adds	r3, #76	@ 0x4c
 8002232:	2201      	movs	r2, #1
 8002234:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	011b      	lsls	r3, r3, #4
 800223e:	1a9b      	subs	r3, r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	334c      	adds	r3, #76	@ 0x4c
 8002246:	781a      	ldrb	r2, [r3, #0]
 8002248:	78fb      	ldrb	r3, [r7, #3]
 800224a:	4619      	mov	r1, r3
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f008 fd6f 	bl	800ad30 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	799b      	ldrb	r3, [r3, #6]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d13b      	bne.n	80022d2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800225a:	78fa      	ldrb	r2, [r7, #3]
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	4613      	mov	r3, r2
 8002260:	011b      	lsls	r3, r3, #4
 8002262:	1a9b      	subs	r3, r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	440b      	add	r3, r1
 8002268:	3338      	adds	r3, #56	@ 0x38
 800226a:	6819      	ldr	r1, [r3, #0]
 800226c:	78fa      	ldrb	r2, [r7, #3]
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	4613      	mov	r3, r2
 8002272:	011b      	lsls	r3, r3, #4
 8002274:	1a9b      	subs	r3, r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4403      	add	r3, r0
 800227a:	3328      	adds	r3, #40	@ 0x28
 800227c:	881b      	ldrh	r3, [r3, #0]
 800227e:	440b      	add	r3, r1
 8002280:	1e59      	subs	r1, r3, #1
 8002282:	78fa      	ldrb	r2, [r7, #3]
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	1a9b      	subs	r3, r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4403      	add	r3, r0
 8002290:	3328      	adds	r3, #40	@ 0x28
 8002292:	881b      	ldrh	r3, [r3, #0]
 8002294:	fbb1 f3f3 	udiv	r3, r1, r3
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 8470 	beq.w	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80022a2:	78fa      	ldrb	r2, [r7, #3]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	333c      	adds	r3, #60	@ 0x3c
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	78fa      	ldrb	r2, [r7, #3]
 80022b6:	f083 0301 	eor.w	r3, r3, #1
 80022ba:	b2d8      	uxtb	r0, r3
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	1a9b      	subs	r3, r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	440b      	add	r3, r1
 80022c8:	333c      	adds	r3, #60	@ 0x3c
 80022ca:	4602      	mov	r2, r0
 80022cc:	701a      	strb	r2, [r3, #0]
 80022ce:	f000 bc58 	b.w	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80022d2:	78fa      	ldrb	r2, [r7, #3]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	011b      	lsls	r3, r3, #4
 80022da:	1a9b      	subs	r3, r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	333c      	adds	r3, #60	@ 0x3c
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	78fa      	ldrb	r2, [r7, #3]
 80022e6:	f083 0301 	eor.w	r3, r3, #1
 80022ea:	b2d8      	uxtb	r0, r3
 80022ec:	6879      	ldr	r1, [r7, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	011b      	lsls	r3, r3, #4
 80022f2:	1a9b      	subs	r3, r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	333c      	adds	r3, #60	@ 0x3c
 80022fa:	4602      	mov	r2, r0
 80022fc:	701a      	strb	r2, [r3, #0]
 80022fe:	f000 bc40 	b.w	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	78fa      	ldrb	r2, [r7, #3]
 8002308:	4611      	mov	r1, r2
 800230a:	4618      	mov	r0, r3
 800230c:	f003 fb11 	bl	8005932 <USB_ReadChInterrupts>
 8002310:	4603      	mov	r3, r0
 8002312:	f003 0320 	and.w	r3, r3, #32
 8002316:	2b20      	cmp	r3, #32
 8002318:	d131      	bne.n	800237e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800231a:	78fb      	ldrb	r3, [r7, #3]
 800231c:	015a      	lsls	r2, r3, #5
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	4413      	add	r3, r2
 8002322:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002326:	461a      	mov	r2, r3
 8002328:	2320      	movs	r3, #32
 800232a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800232c:	78fa      	ldrb	r2, [r7, #3]
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	1a9b      	subs	r3, r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	440b      	add	r3, r1
 800233a:	331a      	adds	r3, #26
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2b01      	cmp	r3, #1
 8002340:	f040 841f 	bne.w	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002344:	78fa      	ldrb	r2, [r7, #3]
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	4613      	mov	r3, r2
 800234a:	011b      	lsls	r3, r3, #4
 800234c:	1a9b      	subs	r3, r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	331b      	adds	r3, #27
 8002354:	2201      	movs	r2, #1
 8002356:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002358:	78fa      	ldrb	r2, [r7, #3]
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	4613      	mov	r3, r2
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	1a9b      	subs	r3, r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	440b      	add	r3, r1
 8002366:	334d      	adds	r3, #77	@ 0x4d
 8002368:	2203      	movs	r2, #3
 800236a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	78fa      	ldrb	r2, [r7, #3]
 8002372:	4611      	mov	r1, r2
 8002374:	4618      	mov	r0, r3
 8002376:	f004 f81e 	bl	80063b6 <USB_HC_Halt>
 800237a:	f000 bc02 	b.w	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	78fa      	ldrb	r2, [r7, #3]
 8002384:	4611      	mov	r1, r2
 8002386:	4618      	mov	r0, r3
 8002388:	f003 fad3 	bl	8005932 <USB_ReadChInterrupts>
 800238c:	4603      	mov	r3, r0
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b02      	cmp	r3, #2
 8002394:	f040 8305 	bne.w	80029a2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002398:	78fb      	ldrb	r3, [r7, #3]
 800239a:	015a      	lsls	r2, r3, #5
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	4413      	add	r3, r2
 80023a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023a4:	461a      	mov	r2, r3
 80023a6:	2302      	movs	r3, #2
 80023a8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80023aa:	78fa      	ldrb	r2, [r7, #3]
 80023ac:	6879      	ldr	r1, [r7, #4]
 80023ae:	4613      	mov	r3, r2
 80023b0:	011b      	lsls	r3, r3, #4
 80023b2:	1a9b      	subs	r3, r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	440b      	add	r3, r1
 80023b8:	334d      	adds	r3, #77	@ 0x4d
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d114      	bne.n	80023ea <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023c0:	78fa      	ldrb	r2, [r7, #3]
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	4613      	mov	r3, r2
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	1a9b      	subs	r3, r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	334d      	adds	r3, #77	@ 0x4d
 80023d0:	2202      	movs	r2, #2
 80023d2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80023d4:	78fa      	ldrb	r2, [r7, #3]
 80023d6:	6879      	ldr	r1, [r7, #4]
 80023d8:	4613      	mov	r3, r2
 80023da:	011b      	lsls	r3, r3, #4
 80023dc:	1a9b      	subs	r3, r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	440b      	add	r3, r1
 80023e2:	334c      	adds	r3, #76	@ 0x4c
 80023e4:	2201      	movs	r2, #1
 80023e6:	701a      	strb	r2, [r3, #0]
 80023e8:	e2cc      	b.n	8002984 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80023ea:	78fa      	ldrb	r2, [r7, #3]
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	4613      	mov	r3, r2
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	1a9b      	subs	r3, r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	440b      	add	r3, r1
 80023f8:	334d      	adds	r3, #77	@ 0x4d
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b06      	cmp	r3, #6
 80023fe:	d114      	bne.n	800242a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002400:	78fa      	ldrb	r2, [r7, #3]
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	4613      	mov	r3, r2
 8002406:	011b      	lsls	r3, r3, #4
 8002408:	1a9b      	subs	r3, r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	440b      	add	r3, r1
 800240e:	334d      	adds	r3, #77	@ 0x4d
 8002410:	2202      	movs	r2, #2
 8002412:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002414:	78fa      	ldrb	r2, [r7, #3]
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	4613      	mov	r3, r2
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	334c      	adds	r3, #76	@ 0x4c
 8002424:	2205      	movs	r2, #5
 8002426:	701a      	strb	r2, [r3, #0]
 8002428:	e2ac      	b.n	8002984 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800242a:	78fa      	ldrb	r2, [r7, #3]
 800242c:	6879      	ldr	r1, [r7, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	011b      	lsls	r3, r3, #4
 8002432:	1a9b      	subs	r3, r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	440b      	add	r3, r1
 8002438:	334d      	adds	r3, #77	@ 0x4d
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b07      	cmp	r3, #7
 800243e:	d00b      	beq.n	8002458 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002440:	78fa      	ldrb	r2, [r7, #3]
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	011b      	lsls	r3, r3, #4
 8002448:	1a9b      	subs	r3, r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	440b      	add	r3, r1
 800244e:	334d      	adds	r3, #77	@ 0x4d
 8002450:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002452:	2b09      	cmp	r3, #9
 8002454:	f040 80a6 	bne.w	80025a4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002458:	78fa      	ldrb	r2, [r7, #3]
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	4613      	mov	r3, r2
 800245e:	011b      	lsls	r3, r3, #4
 8002460:	1a9b      	subs	r3, r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	440b      	add	r3, r1
 8002466:	334d      	adds	r3, #77	@ 0x4d
 8002468:	2202      	movs	r2, #2
 800246a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	6879      	ldr	r1, [r7, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	3344      	adds	r3, #68	@ 0x44
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	1c59      	adds	r1, r3, #1
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	4613      	mov	r3, r2
 8002484:	011b      	lsls	r3, r3, #4
 8002486:	1a9b      	subs	r3, r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4403      	add	r3, r0
 800248c:	3344      	adds	r3, #68	@ 0x44
 800248e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002490:	78fa      	ldrb	r2, [r7, #3]
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	011b      	lsls	r3, r3, #4
 8002498:	1a9b      	subs	r3, r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	3344      	adds	r3, #68	@ 0x44
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d943      	bls.n	800252e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80024a6:	78fa      	ldrb	r2, [r7, #3]
 80024a8:	6879      	ldr	r1, [r7, #4]
 80024aa:	4613      	mov	r3, r2
 80024ac:	011b      	lsls	r3, r3, #4
 80024ae:	1a9b      	subs	r3, r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	3344      	adds	r3, #68	@ 0x44
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80024ba:	78fa      	ldrb	r2, [r7, #3]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	011b      	lsls	r3, r3, #4
 80024c2:	1a9b      	subs	r3, r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	331a      	adds	r3, #26
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d123      	bne.n	8002518 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	331b      	adds	r3, #27
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	6879      	ldr	r1, [r7, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	331c      	adds	r3, #28
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024f8:	78fb      	ldrb	r3, [r7, #3]
 80024fa:	015a      	lsls	r2, r3, #5
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4413      	add	r3, r2
 8002500:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	78fa      	ldrb	r2, [r7, #3]
 8002508:	0151      	lsls	r1, r2, #5
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	440a      	add	r2, r1
 800250e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002512:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002516:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002518:	78fa      	ldrb	r2, [r7, #3]
 800251a:	6879      	ldr	r1, [r7, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	011b      	lsls	r3, r3, #4
 8002520:	1a9b      	subs	r3, r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	334c      	adds	r3, #76	@ 0x4c
 8002528:	2204      	movs	r2, #4
 800252a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800252c:	e229      	b.n	8002982 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800252e:	78fa      	ldrb	r2, [r7, #3]
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	4613      	mov	r3, r2
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	1a9b      	subs	r3, r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	440b      	add	r3, r1
 800253c:	334c      	adds	r3, #76	@ 0x4c
 800253e:	2202      	movs	r2, #2
 8002540:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002542:	78fa      	ldrb	r2, [r7, #3]
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	3326      	adds	r3, #38	@ 0x26
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00b      	beq.n	8002570 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002558:	78fa      	ldrb	r2, [r7, #3]
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	4613      	mov	r3, r2
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	1a9b      	subs	r3, r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	440b      	add	r3, r1
 8002566:	3326      	adds	r3, #38	@ 0x26
 8002568:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800256a:	2b02      	cmp	r3, #2
 800256c:	f040 8209 	bne.w	8002982 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002570:	78fb      	ldrb	r3, [r7, #3]
 8002572:	015a      	lsls	r2, r3, #5
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4413      	add	r3, r2
 8002578:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002586:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800258e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002590:	78fb      	ldrb	r3, [r7, #3]
 8002592:	015a      	lsls	r2, r3, #5
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4413      	add	r3, r2
 8002598:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800259c:	461a      	mov	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025a2:	e1ee      	b.n	8002982 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80025a4:	78fa      	ldrb	r2, [r7, #3]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	1a9b      	subs	r3, r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	334d      	adds	r3, #77	@ 0x4d
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	2b05      	cmp	r3, #5
 80025b8:	f040 80c8 	bne.w	800274c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80025bc:	78fa      	ldrb	r2, [r7, #3]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	011b      	lsls	r3, r3, #4
 80025c4:	1a9b      	subs	r3, r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	334d      	adds	r3, #77	@ 0x4d
 80025cc:	2202      	movs	r2, #2
 80025ce:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80025d0:	78fa      	ldrb	r2, [r7, #3]
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	4613      	mov	r3, r2
 80025d6:	011b      	lsls	r3, r3, #4
 80025d8:	1a9b      	subs	r3, r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	440b      	add	r3, r1
 80025de:	331b      	adds	r3, #27
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	f040 81ce 	bne.w	8002984 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	3326      	adds	r3, #38	@ 0x26
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d16b      	bne.n	80026d6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80025fe:	78fa      	ldrb	r2, [r7, #3]
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	4613      	mov	r3, r2
 8002604:	011b      	lsls	r3, r3, #4
 8002606:	1a9b      	subs	r3, r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	3348      	adds	r3, #72	@ 0x48
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	1c59      	adds	r1, r3, #1
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4403      	add	r3, r0
 800261e:	3348      	adds	r3, #72	@ 0x48
 8002620:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002622:	78fa      	ldrb	r2, [r7, #3]
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	4613      	mov	r3, r2
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	1a9b      	subs	r3, r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	440b      	add	r3, r1
 8002630:	3348      	adds	r3, #72	@ 0x48
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b02      	cmp	r3, #2
 8002636:	d943      	bls.n	80026c0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002638:	78fa      	ldrb	r2, [r7, #3]
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	4613      	mov	r3, r2
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	1a9b      	subs	r3, r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	3348      	adds	r3, #72	@ 0x48
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800264c:	78fa      	ldrb	r2, [r7, #3]
 800264e:	6879      	ldr	r1, [r7, #4]
 8002650:	4613      	mov	r3, r2
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	1a9b      	subs	r3, r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	331b      	adds	r3, #27
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	011b      	lsls	r3, r3, #4
 8002668:	1a9b      	subs	r3, r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	3344      	adds	r3, #68	@ 0x44
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2b02      	cmp	r3, #2
 8002674:	d809      	bhi.n	800268a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002676:	78fa      	ldrb	r2, [r7, #3]
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	4613      	mov	r3, r2
 800267c:	011b      	lsls	r3, r3, #4
 800267e:	1a9b      	subs	r3, r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	440b      	add	r3, r1
 8002684:	331c      	adds	r3, #28
 8002686:	2201      	movs	r2, #1
 8002688:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800268a:	78fb      	ldrb	r3, [r7, #3]
 800268c:	015a      	lsls	r2, r3, #5
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	4413      	add	r3, r2
 8002692:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	78fa      	ldrb	r2, [r7, #3]
 800269a:	0151      	lsls	r1, r2, #5
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	440a      	add	r2, r1
 80026a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80026a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026a8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80026aa:	78fa      	ldrb	r2, [r7, #3]
 80026ac:	6879      	ldr	r1, [r7, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	1a9b      	subs	r3, r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	440b      	add	r3, r1
 80026b8:	334c      	adds	r3, #76	@ 0x4c
 80026ba:	2204      	movs	r2, #4
 80026bc:	701a      	strb	r2, [r3, #0]
 80026be:	e014      	b.n	80026ea <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026c0:	78fa      	ldrb	r2, [r7, #3]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	011b      	lsls	r3, r3, #4
 80026c8:	1a9b      	subs	r3, r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	334c      	adds	r3, #76	@ 0x4c
 80026d0:	2202      	movs	r2, #2
 80026d2:	701a      	strb	r2, [r3, #0]
 80026d4:	e009      	b.n	80026ea <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026d6:	78fa      	ldrb	r2, [r7, #3]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	1a9b      	subs	r3, r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	334c      	adds	r3, #76	@ 0x4c
 80026e6:	2202      	movs	r2, #2
 80026e8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026ea:	78fa      	ldrb	r2, [r7, #3]
 80026ec:	6879      	ldr	r1, [r7, #4]
 80026ee:	4613      	mov	r3, r2
 80026f0:	011b      	lsls	r3, r3, #4
 80026f2:	1a9b      	subs	r3, r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	440b      	add	r3, r1
 80026f8:	3326      	adds	r3, #38	@ 0x26
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00b      	beq.n	8002718 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002700:	78fa      	ldrb	r2, [r7, #3]
 8002702:	6879      	ldr	r1, [r7, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	1a9b      	subs	r3, r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	3326      	adds	r3, #38	@ 0x26
 8002710:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002712:	2b02      	cmp	r3, #2
 8002714:	f040 8136 	bne.w	8002984 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002718:	78fb      	ldrb	r3, [r7, #3]
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	4413      	add	r3, r2
 8002720:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800272e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002736:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002738:	78fb      	ldrb	r3, [r7, #3]
 800273a:	015a      	lsls	r2, r3, #5
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	4413      	add	r3, r2
 8002740:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002744:	461a      	mov	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	e11b      	b.n	8002984 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800274c:	78fa      	ldrb	r2, [r7, #3]
 800274e:	6879      	ldr	r1, [r7, #4]
 8002750:	4613      	mov	r3, r2
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	1a9b      	subs	r3, r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	334d      	adds	r3, #77	@ 0x4d
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b03      	cmp	r3, #3
 8002760:	f040 8081 	bne.w	8002866 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002764:	78fa      	ldrb	r2, [r7, #3]
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	1a9b      	subs	r3, r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	334d      	adds	r3, #77	@ 0x4d
 8002774:	2202      	movs	r2, #2
 8002776:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002778:	78fa      	ldrb	r2, [r7, #3]
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	1a9b      	subs	r3, r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	331b      	adds	r3, #27
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b01      	cmp	r3, #1
 800278c:	f040 80fa 	bne.w	8002984 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	1a9b      	subs	r3, r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	334c      	adds	r3, #76	@ 0x4c
 80027a0:	2202      	movs	r2, #2
 80027a2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	015a      	lsls	r2, r3, #5
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4413      	add	r3, r2
 80027ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	78fa      	ldrb	r2, [r7, #3]
 80027b4:	0151      	lsls	r1, r2, #5
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	440a      	add	r2, r1
 80027ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80027c4:	78fb      	ldrb	r3, [r7, #3]
 80027c6:	015a      	lsls	r2, r3, #5
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	4413      	add	r3, r2
 80027cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	78fa      	ldrb	r2, [r7, #3]
 80027d4:	0151      	lsls	r1, r2, #5
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	440a      	add	r2, r1
 80027da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027e2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80027e4:	78fb      	ldrb	r3, [r7, #3]
 80027e6:	015a      	lsls	r2, r3, #5
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	4413      	add	r3, r2
 80027ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	78fa      	ldrb	r2, [r7, #3]
 80027f4:	0151      	lsls	r1, r2, #5
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	440a      	add	r2, r1
 80027fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027fe:	f023 0320 	bic.w	r3, r3, #32
 8002802:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	1a9b      	subs	r3, r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	3326      	adds	r3, #38	@ 0x26
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00b      	beq.n	8002832 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800281a:	78fa      	ldrb	r2, [r7, #3]
 800281c:	6879      	ldr	r1, [r7, #4]
 800281e:	4613      	mov	r3, r2
 8002820:	011b      	lsls	r3, r3, #4
 8002822:	1a9b      	subs	r3, r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	440b      	add	r3, r1
 8002828:	3326      	adds	r3, #38	@ 0x26
 800282a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800282c:	2b02      	cmp	r3, #2
 800282e:	f040 80a9 	bne.w	8002984 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002832:	78fb      	ldrb	r3, [r7, #3]
 8002834:	015a      	lsls	r2, r3, #5
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	4413      	add	r3, r2
 800283a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002848:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002850:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002852:	78fb      	ldrb	r3, [r7, #3]
 8002854:	015a      	lsls	r2, r3, #5
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	4413      	add	r3, r2
 800285a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800285e:	461a      	mov	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e08e      	b.n	8002984 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002866:	78fa      	ldrb	r2, [r7, #3]
 8002868:	6879      	ldr	r1, [r7, #4]
 800286a:	4613      	mov	r3, r2
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	1a9b      	subs	r3, r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	440b      	add	r3, r1
 8002874:	334d      	adds	r3, #77	@ 0x4d
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	2b04      	cmp	r3, #4
 800287a:	d143      	bne.n	8002904 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800287c:	78fa      	ldrb	r2, [r7, #3]
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	4613      	mov	r3, r2
 8002882:	011b      	lsls	r3, r3, #4
 8002884:	1a9b      	subs	r3, r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	440b      	add	r3, r1
 800288a:	334d      	adds	r3, #77	@ 0x4d
 800288c:	2202      	movs	r2, #2
 800288e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002890:	78fa      	ldrb	r2, [r7, #3]
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	4613      	mov	r3, r2
 8002896:	011b      	lsls	r3, r3, #4
 8002898:	1a9b      	subs	r3, r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	440b      	add	r3, r1
 800289e:	334c      	adds	r3, #76	@ 0x4c
 80028a0:	2202      	movs	r2, #2
 80028a2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	6879      	ldr	r1, [r7, #4]
 80028a8:	4613      	mov	r3, r2
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	1a9b      	subs	r3, r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	3326      	adds	r3, #38	@ 0x26
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00a      	beq.n	80028d0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80028ba:	78fa      	ldrb	r2, [r7, #3]
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	4613      	mov	r3, r2
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	1a9b      	subs	r3, r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	440b      	add	r3, r1
 80028c8:	3326      	adds	r3, #38	@ 0x26
 80028ca:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d159      	bne.n	8002984 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80028d0:	78fb      	ldrb	r3, [r7, #3]
 80028d2:	015a      	lsls	r2, r3, #5
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	4413      	add	r3, r2
 80028d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80028e6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028ee:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80028f0:	78fb      	ldrb	r3, [r7, #3]
 80028f2:	015a      	lsls	r2, r3, #5
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	4413      	add	r3, r2
 80028f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028fc:	461a      	mov	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	e03f      	b.n	8002984 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002904:	78fa      	ldrb	r2, [r7, #3]
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	4613      	mov	r3, r2
 800290a:	011b      	lsls	r3, r3, #4
 800290c:	1a9b      	subs	r3, r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	334d      	adds	r3, #77	@ 0x4d
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b08      	cmp	r3, #8
 8002918:	d126      	bne.n	8002968 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800291a:	78fa      	ldrb	r2, [r7, #3]
 800291c:	6879      	ldr	r1, [r7, #4]
 800291e:	4613      	mov	r3, r2
 8002920:	011b      	lsls	r3, r3, #4
 8002922:	1a9b      	subs	r3, r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	440b      	add	r3, r1
 8002928:	334d      	adds	r3, #77	@ 0x4d
 800292a:	2202      	movs	r2, #2
 800292c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800292e:	78fa      	ldrb	r2, [r7, #3]
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	1a9b      	subs	r3, r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	3344      	adds	r3, #68	@ 0x44
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	1c59      	adds	r1, r3, #1
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	4613      	mov	r3, r2
 8002946:	011b      	lsls	r3, r3, #4
 8002948:	1a9b      	subs	r3, r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	4403      	add	r3, r0
 800294e:	3344      	adds	r3, #68	@ 0x44
 8002950:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002952:	78fa      	ldrb	r2, [r7, #3]
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	4613      	mov	r3, r2
 8002958:	011b      	lsls	r3, r3, #4
 800295a:	1a9b      	subs	r3, r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	440b      	add	r3, r1
 8002960:	334c      	adds	r3, #76	@ 0x4c
 8002962:	2204      	movs	r2, #4
 8002964:	701a      	strb	r2, [r3, #0]
 8002966:	e00d      	b.n	8002984 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002968:	78fa      	ldrb	r2, [r7, #3]
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	1a9b      	subs	r3, r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	440b      	add	r3, r1
 8002976:	334d      	adds	r3, #77	@ 0x4d
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b02      	cmp	r3, #2
 800297c:	f000 8100 	beq.w	8002b80 <HCD_HC_IN_IRQHandler+0xcca>
 8002980:	e000      	b.n	8002984 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002982:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002984:	78fa      	ldrb	r2, [r7, #3]
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	4613      	mov	r3, r2
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	1a9b      	subs	r3, r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	440b      	add	r3, r1
 8002992:	334c      	adds	r3, #76	@ 0x4c
 8002994:	781a      	ldrb	r2, [r3, #0]
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	4619      	mov	r1, r3
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f008 f9c8 	bl	800ad30 <HAL_HCD_HC_NotifyURBChange_Callback>
 80029a0:	e0ef      	b.n	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	78fa      	ldrb	r2, [r7, #3]
 80029a8:	4611      	mov	r1, r2
 80029aa:	4618      	mov	r0, r3
 80029ac:	f002 ffc1 	bl	8005932 <USB_ReadChInterrupts>
 80029b0:	4603      	mov	r3, r0
 80029b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029b6:	2b40      	cmp	r3, #64	@ 0x40
 80029b8:	d12f      	bne.n	8002a1a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80029ba:	78fb      	ldrb	r3, [r7, #3]
 80029bc:	015a      	lsls	r2, r3, #5
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	4413      	add	r3, r2
 80029c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029c6:	461a      	mov	r2, r3
 80029c8:	2340      	movs	r3, #64	@ 0x40
 80029ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	334d      	adds	r3, #77	@ 0x4d
 80029dc:	2205      	movs	r2, #5
 80029de:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80029e0:	78fa      	ldrb	r2, [r7, #3]
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	4613      	mov	r3, r2
 80029e6:	011b      	lsls	r3, r3, #4
 80029e8:	1a9b      	subs	r3, r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	331a      	adds	r3, #26
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d109      	bne.n	8002a0a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80029f6:	78fa      	ldrb	r2, [r7, #3]
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	4613      	mov	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	440b      	add	r3, r1
 8002a04:	3344      	adds	r3, #68	@ 0x44
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	78fa      	ldrb	r2, [r7, #3]
 8002a10:	4611      	mov	r1, r2
 8002a12:	4618      	mov	r0, r3
 8002a14:	f003 fccf 	bl	80063b6 <USB_HC_Halt>
 8002a18:	e0b3      	b.n	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	78fa      	ldrb	r2, [r7, #3]
 8002a20:	4611      	mov	r1, r2
 8002a22:	4618      	mov	r0, r3
 8002a24:	f002 ff85 	bl	8005932 <USB_ReadChInterrupts>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f003 0310 	and.w	r3, r3, #16
 8002a2e:	2b10      	cmp	r3, #16
 8002a30:	f040 80a7 	bne.w	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	011b      	lsls	r3, r3, #4
 8002a3c:	1a9b      	subs	r3, r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	440b      	add	r3, r1
 8002a42:	3326      	adds	r3, #38	@ 0x26
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	2b03      	cmp	r3, #3
 8002a48:	d11b      	bne.n	8002a82 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a4a:	78fa      	ldrb	r2, [r7, #3]
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	1a9b      	subs	r3, r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	440b      	add	r3, r1
 8002a58:	3344      	adds	r3, #68	@ 0x44
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002a5e:	78fa      	ldrb	r2, [r7, #3]
 8002a60:	6879      	ldr	r1, [r7, #4]
 8002a62:	4613      	mov	r3, r2
 8002a64:	011b      	lsls	r3, r3, #4
 8002a66:	1a9b      	subs	r3, r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	440b      	add	r3, r1
 8002a6c:	334d      	adds	r3, #77	@ 0x4d
 8002a6e:	2204      	movs	r2, #4
 8002a70:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	78fa      	ldrb	r2, [r7, #3]
 8002a78:	4611      	mov	r1, r2
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f003 fc9b 	bl	80063b6 <USB_HC_Halt>
 8002a80:	e03f      	b.n	8002b02 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	4613      	mov	r3, r2
 8002a88:	011b      	lsls	r3, r3, #4
 8002a8a:	1a9b      	subs	r3, r3, r2
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	440b      	add	r3, r1
 8002a90:	3326      	adds	r3, #38	@ 0x26
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00a      	beq.n	8002aae <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a98:	78fa      	ldrb	r2, [r7, #3]
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	1a9b      	subs	r3, r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	3326      	adds	r3, #38	@ 0x26
 8002aa8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d129      	bne.n	8002b02 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002aae:	78fa      	ldrb	r2, [r7, #3]
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	1a9b      	subs	r3, r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	440b      	add	r3, r1
 8002abc:	3344      	adds	r3, #68	@ 0x44
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	799b      	ldrb	r3, [r3, #6]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00a      	beq.n	8002ae0 <HCD_HC_IN_IRQHandler+0xc2a>
 8002aca:	78fa      	ldrb	r2, [r7, #3]
 8002acc:	6879      	ldr	r1, [r7, #4]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	011b      	lsls	r3, r3, #4
 8002ad2:	1a9b      	subs	r3, r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	440b      	add	r3, r1
 8002ad8:	331b      	adds	r3, #27
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d110      	bne.n	8002b02 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002ae0:	78fa      	ldrb	r2, [r7, #3]
 8002ae2:	6879      	ldr	r1, [r7, #4]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	011b      	lsls	r3, r3, #4
 8002ae8:	1a9b      	subs	r3, r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	334d      	adds	r3, #77	@ 0x4d
 8002af0:	2204      	movs	r2, #4
 8002af2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	78fa      	ldrb	r2, [r7, #3]
 8002afa:	4611      	mov	r1, r2
 8002afc:	4618      	mov	r0, r3
 8002afe:	f003 fc5a 	bl	80063b6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002b02:	78fa      	ldrb	r2, [r7, #3]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	011b      	lsls	r3, r3, #4
 8002b0a:	1a9b      	subs	r3, r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	440b      	add	r3, r1
 8002b10:	331b      	adds	r3, #27
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d129      	bne.n	8002b6c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002b18:	78fa      	ldrb	r2, [r7, #3]
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	011b      	lsls	r3, r3, #4
 8002b20:	1a9b      	subs	r3, r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	440b      	add	r3, r1
 8002b26:	331b      	adds	r3, #27
 8002b28:	2200      	movs	r2, #0
 8002b2a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002b2c:	78fb      	ldrb	r3, [r7, #3]
 8002b2e:	015a      	lsls	r2, r3, #5
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	4413      	add	r3, r2
 8002b34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	78fa      	ldrb	r2, [r7, #3]
 8002b3c:	0151      	lsls	r1, r2, #5
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	440a      	add	r2, r1
 8002b42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b4a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002b4c:	78fb      	ldrb	r3, [r7, #3]
 8002b4e:	015a      	lsls	r2, r3, #5
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	4413      	add	r3, r2
 8002b54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	0151      	lsls	r1, r2, #5
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	440a      	add	r2, r1
 8002b62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b66:	f043 0320 	orr.w	r3, r3, #32
 8002b6a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002b6c:	78fb      	ldrb	r3, [r7, #3]
 8002b6e:	015a      	lsls	r2, r3, #5
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4413      	add	r3, r2
 8002b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b78:	461a      	mov	r2, r3
 8002b7a:	2310      	movs	r3, #16
 8002b7c:	6093      	str	r3, [r2, #8]
 8002b7e:	e000      	b.n	8002b82 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002b80:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	460b      	mov	r3, r1
 8002b92:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	78fa      	ldrb	r2, [r7, #3]
 8002ba4:	4611      	mov	r1, r2
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f002 fec3 	bl	8005932 <USB_ReadChInterrupts>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f003 0304 	and.w	r3, r3, #4
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d11b      	bne.n	8002bee <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002bb6:	78fb      	ldrb	r3, [r7, #3]
 8002bb8:	015a      	lsls	r2, r3, #5
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	2304      	movs	r3, #4
 8002bc6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002bc8:	78fa      	ldrb	r2, [r7, #3]
 8002bca:	6879      	ldr	r1, [r7, #4]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	011b      	lsls	r3, r3, #4
 8002bd0:	1a9b      	subs	r3, r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	440b      	add	r3, r1
 8002bd6:	334d      	adds	r3, #77	@ 0x4d
 8002bd8:	2207      	movs	r2, #7
 8002bda:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	78fa      	ldrb	r2, [r7, #3]
 8002be2:	4611      	mov	r1, r2
 8002be4:	4618      	mov	r0, r3
 8002be6:	f003 fbe6 	bl	80063b6 <USB_HC_Halt>
 8002bea:	f000 bc89 	b.w	8003500 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	78fa      	ldrb	r2, [r7, #3]
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f002 fe9b 	bl	8005932 <USB_ReadChInterrupts>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	f003 0320 	and.w	r3, r3, #32
 8002c02:	2b20      	cmp	r3, #32
 8002c04:	f040 8082 	bne.w	8002d0c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002c08:	78fb      	ldrb	r3, [r7, #3]
 8002c0a:	015a      	lsls	r2, r3, #5
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	4413      	add	r3, r2
 8002c10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c14:	461a      	mov	r2, r3
 8002c16:	2320      	movs	r3, #32
 8002c18:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002c1a:	78fa      	ldrb	r2, [r7, #3]
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	011b      	lsls	r3, r3, #4
 8002c22:	1a9b      	subs	r3, r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	440b      	add	r3, r1
 8002c28:	3319      	adds	r3, #25
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d124      	bne.n	8002c7a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002c30:	78fa      	ldrb	r2, [r7, #3]
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	4613      	mov	r3, r2
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	1a9b      	subs	r3, r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	440b      	add	r3, r1
 8002c3e:	3319      	adds	r3, #25
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c44:	78fa      	ldrb	r2, [r7, #3]
 8002c46:	6879      	ldr	r1, [r7, #4]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	1a9b      	subs	r3, r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	440b      	add	r3, r1
 8002c52:	334c      	adds	r3, #76	@ 0x4c
 8002c54:	2202      	movs	r2, #2
 8002c56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002c58:	78fa      	ldrb	r2, [r7, #3]
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	1a9b      	subs	r3, r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	334d      	adds	r3, #77	@ 0x4d
 8002c68:	2203      	movs	r2, #3
 8002c6a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	78fa      	ldrb	r2, [r7, #3]
 8002c72:	4611      	mov	r1, r2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f003 fb9e 	bl	80063b6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002c7a:	78fa      	ldrb	r2, [r7, #3]
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	011b      	lsls	r3, r3, #4
 8002c82:	1a9b      	subs	r3, r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	440b      	add	r3, r1
 8002c88:	331a      	adds	r3, #26
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	f040 8437 	bne.w	8003500 <HCD_HC_OUT_IRQHandler+0x978>
 8002c92:	78fa      	ldrb	r2, [r7, #3]
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	1a9b      	subs	r3, r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	331b      	adds	r3, #27
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	f040 842b 	bne.w	8003500 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002caa:	78fa      	ldrb	r2, [r7, #3]
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	1a9b      	subs	r3, r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	440b      	add	r3, r1
 8002cb8:	3326      	adds	r3, #38	@ 0x26
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d009      	beq.n	8002cd4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	1a9b      	subs	r3, r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	331b      	adds	r3, #27
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002cd4:	78fa      	ldrb	r2, [r7, #3]
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	011b      	lsls	r3, r3, #4
 8002cdc:	1a9b      	subs	r3, r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	334d      	adds	r3, #77	@ 0x4d
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	78fa      	ldrb	r2, [r7, #3]
 8002cee:	4611      	mov	r1, r2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f003 fb60 	bl	80063b6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002cf6:	78fa      	ldrb	r2, [r7, #3]
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	1a9b      	subs	r3, r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	440b      	add	r3, r1
 8002d04:	3344      	adds	r3, #68	@ 0x44
 8002d06:	2200      	movs	r2, #0
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	e3f9      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	78fa      	ldrb	r2, [r7, #3]
 8002d12:	4611      	mov	r1, r2
 8002d14:	4618      	mov	r0, r3
 8002d16:	f002 fe0c 	bl	8005932 <USB_ReadChInterrupts>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d24:	d111      	bne.n	8002d4a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	015a      	lsls	r2, r3, #5
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d32:	461a      	mov	r2, r3
 8002d34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d38:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	78fa      	ldrb	r2, [r7, #3]
 8002d40:	4611      	mov	r1, r2
 8002d42:	4618      	mov	r0, r3
 8002d44:	f003 fb37 	bl	80063b6 <USB_HC_Halt>
 8002d48:	e3da      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	78fa      	ldrb	r2, [r7, #3]
 8002d50:	4611      	mov	r1, r2
 8002d52:	4618      	mov	r0, r3
 8002d54:	f002 fded 	bl	8005932 <USB_ReadChInterrupts>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d168      	bne.n	8002e34 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	1a9b      	subs	r3, r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	440b      	add	r3, r1
 8002d70:	3344      	adds	r3, #68	@ 0x44
 8002d72:	2200      	movs	r2, #0
 8002d74:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	78fa      	ldrb	r2, [r7, #3]
 8002d7c:	4611      	mov	r1, r2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f002 fdd7 	bl	8005932 <USB_ReadChInterrupts>
 8002d84:	4603      	mov	r3, r0
 8002d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d8a:	2b40      	cmp	r3, #64	@ 0x40
 8002d8c:	d112      	bne.n	8002db4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002d8e:	78fa      	ldrb	r2, [r7, #3]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	1a9b      	subs	r3, r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	440b      	add	r3, r1
 8002d9c:	3319      	adds	r3, #25
 8002d9e:	2201      	movs	r2, #1
 8002da0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002da2:	78fb      	ldrb	r3, [r7, #3]
 8002da4:	015a      	lsls	r2, r3, #5
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	4413      	add	r3, r2
 8002daa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dae:	461a      	mov	r2, r3
 8002db0:	2340      	movs	r3, #64	@ 0x40
 8002db2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002db4:	78fa      	ldrb	r2, [r7, #3]
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	011b      	lsls	r3, r3, #4
 8002dbc:	1a9b      	subs	r3, r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	331b      	adds	r3, #27
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d019      	beq.n	8002dfe <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002dca:	78fa      	ldrb	r2, [r7, #3]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	1a9b      	subs	r3, r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	331b      	adds	r3, #27
 8002dda:	2200      	movs	r2, #0
 8002ddc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002dde:	78fb      	ldrb	r3, [r7, #3]
 8002de0:	015a      	lsls	r2, r3, #5
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4413      	add	r3, r2
 8002de6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	0151      	lsls	r1, r2, #5
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	440a      	add	r2, r1
 8002df4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002df8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dfc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002dfe:	78fb      	ldrb	r3, [r7, #3]
 8002e00:	015a      	lsls	r2, r3, #5
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4413      	add	r3, r2
 8002e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002e10:	78fa      	ldrb	r2, [r7, #3]
 8002e12:	6879      	ldr	r1, [r7, #4]
 8002e14:	4613      	mov	r3, r2
 8002e16:	011b      	lsls	r3, r3, #4
 8002e18:	1a9b      	subs	r3, r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	334d      	adds	r3, #77	@ 0x4d
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	78fa      	ldrb	r2, [r7, #3]
 8002e2a:	4611      	mov	r1, r2
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f003 fac2 	bl	80063b6 <USB_HC_Halt>
 8002e32:	e365      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	78fa      	ldrb	r2, [r7, #3]
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f002 fd78 	bl	8005932 <USB_ReadChInterrupts>
 8002e42:	4603      	mov	r3, r0
 8002e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e48:	2b40      	cmp	r3, #64	@ 0x40
 8002e4a:	d139      	bne.n	8002ec0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002e4c:	78fa      	ldrb	r2, [r7, #3]
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	4613      	mov	r3, r2
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	1a9b      	subs	r3, r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	334d      	adds	r3, #77	@ 0x4d
 8002e5c:	2205      	movs	r2, #5
 8002e5e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002e60:	78fa      	ldrb	r2, [r7, #3]
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	4613      	mov	r3, r2
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	1a9b      	subs	r3, r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	331a      	adds	r3, #26
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d109      	bne.n	8002e8a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e76:	78fa      	ldrb	r2, [r7, #3]
 8002e78:	6879      	ldr	r1, [r7, #4]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	011b      	lsls	r3, r3, #4
 8002e7e:	1a9b      	subs	r3, r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	440b      	add	r3, r1
 8002e84:	3319      	adds	r3, #25
 8002e86:	2201      	movs	r2, #1
 8002e88:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002e8a:	78fa      	ldrb	r2, [r7, #3]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	440b      	add	r3, r1
 8002e98:	3344      	adds	r3, #68	@ 0x44
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f003 fa85 	bl	80063b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	015a      	lsls	r2, r3, #5
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eb8:	461a      	mov	r2, r3
 8002eba:	2340      	movs	r3, #64	@ 0x40
 8002ebc:	6093      	str	r3, [r2, #8]
 8002ebe:	e31f      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	78fa      	ldrb	r2, [r7, #3]
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f002 fd32 	bl	8005932 <USB_ReadChInterrupts>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b08      	cmp	r3, #8
 8002ed6:	d11a      	bne.n	8002f0e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002ed8:	78fb      	ldrb	r3, [r7, #3]
 8002eda:	015a      	lsls	r2, r3, #5
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	4413      	add	r3, r2
 8002ee0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	2308      	movs	r3, #8
 8002ee8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002eea:	78fa      	ldrb	r2, [r7, #3]
 8002eec:	6879      	ldr	r1, [r7, #4]
 8002eee:	4613      	mov	r3, r2
 8002ef0:	011b      	lsls	r3, r3, #4
 8002ef2:	1a9b      	subs	r3, r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	440b      	add	r3, r1
 8002ef8:	334d      	adds	r3, #77	@ 0x4d
 8002efa:	2206      	movs	r2, #6
 8002efc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	78fa      	ldrb	r2, [r7, #3]
 8002f04:	4611      	mov	r1, r2
 8002f06:	4618      	mov	r0, r3
 8002f08:	f003 fa55 	bl	80063b6 <USB_HC_Halt>
 8002f0c:	e2f8      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	78fa      	ldrb	r2, [r7, #3]
 8002f14:	4611      	mov	r1, r2
 8002f16:	4618      	mov	r0, r3
 8002f18:	f002 fd0b 	bl	8005932 <USB_ReadChInterrupts>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	f003 0310 	and.w	r3, r3, #16
 8002f22:	2b10      	cmp	r3, #16
 8002f24:	d144      	bne.n	8002fb0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002f26:	78fa      	ldrb	r2, [r7, #3]
 8002f28:	6879      	ldr	r1, [r7, #4]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	011b      	lsls	r3, r3, #4
 8002f2e:	1a9b      	subs	r3, r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	440b      	add	r3, r1
 8002f34:	3344      	adds	r3, #68	@ 0x44
 8002f36:	2200      	movs	r2, #0
 8002f38:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002f3a:	78fa      	ldrb	r2, [r7, #3]
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	011b      	lsls	r3, r3, #4
 8002f42:	1a9b      	subs	r3, r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	440b      	add	r3, r1
 8002f48:	334d      	adds	r3, #77	@ 0x4d
 8002f4a:	2204      	movs	r2, #4
 8002f4c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	3319      	adds	r3, #25
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d114      	bne.n	8002f8e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	3318      	adds	r3, #24
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	1a9b      	subs	r3, r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	3319      	adds	r3, #25
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	78fa      	ldrb	r2, [r7, #3]
 8002f94:	4611      	mov	r1, r2
 8002f96:	4618      	mov	r0, r3
 8002f98:	f003 fa0d 	bl	80063b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	015a      	lsls	r2, r3, #5
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fa8:	461a      	mov	r2, r3
 8002faa:	2310      	movs	r3, #16
 8002fac:	6093      	str	r3, [r2, #8]
 8002fae:	e2a7      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f002 fcba 	bl	8005932 <USB_ReadChInterrupts>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fc4:	2b80      	cmp	r3, #128	@ 0x80
 8002fc6:	f040 8083 	bne.w	80030d0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	799b      	ldrb	r3, [r3, #6]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d111      	bne.n	8002ff6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002fd2:	78fa      	ldrb	r2, [r7, #3]
 8002fd4:	6879      	ldr	r1, [r7, #4]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	1a9b      	subs	r3, r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	440b      	add	r3, r1
 8002fe0:	334d      	adds	r3, #77	@ 0x4d
 8002fe2:	2207      	movs	r2, #7
 8002fe4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	78fa      	ldrb	r2, [r7, #3]
 8002fec:	4611      	mov	r1, r2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f003 f9e1 	bl	80063b6 <USB_HC_Halt>
 8002ff4:	e062      	b.n	80030bc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	3344      	adds	r3, #68	@ 0x44
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	1c59      	adds	r1, r3, #1
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	1a9b      	subs	r3, r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4403      	add	r3, r0
 8003016:	3344      	adds	r3, #68	@ 0x44
 8003018:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800301a:	78fa      	ldrb	r2, [r7, #3]
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	4613      	mov	r3, r2
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	1a9b      	subs	r3, r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	440b      	add	r3, r1
 8003028:	3344      	adds	r3, #68	@ 0x44
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2b02      	cmp	r3, #2
 800302e:	d922      	bls.n	8003076 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003030:	78fa      	ldrb	r2, [r7, #3]
 8003032:	6879      	ldr	r1, [r7, #4]
 8003034:	4613      	mov	r3, r2
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	1a9b      	subs	r3, r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	440b      	add	r3, r1
 800303e:	3344      	adds	r3, #68	@ 0x44
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	011b      	lsls	r3, r3, #4
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	334c      	adds	r3, #76	@ 0x4c
 8003054:	2204      	movs	r2, #4
 8003056:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	1a9b      	subs	r3, r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	334c      	adds	r3, #76	@ 0x4c
 8003068:	781a      	ldrb	r2, [r3, #0]
 800306a:	78fb      	ldrb	r3, [r7, #3]
 800306c:	4619      	mov	r1, r3
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f007 fe5e 	bl	800ad30 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003074:	e022      	b.n	80030bc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003076:	78fa      	ldrb	r2, [r7, #3]
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	334c      	adds	r3, #76	@ 0x4c
 8003086:	2202      	movs	r2, #2
 8003088:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800308a:	78fb      	ldrb	r3, [r7, #3]
 800308c:	015a      	lsls	r2, r3, #5
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	4413      	add	r3, r2
 8003092:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030a0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030a8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80030aa:	78fb      	ldrb	r3, [r7, #3]
 80030ac:	015a      	lsls	r2, r3, #5
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	4413      	add	r3, r2
 80030b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030b6:	461a      	mov	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80030bc:	78fb      	ldrb	r3, [r7, #3]
 80030be:	015a      	lsls	r2, r3, #5
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	4413      	add	r3, r2
 80030c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030c8:	461a      	mov	r2, r3
 80030ca:	2380      	movs	r3, #128	@ 0x80
 80030cc:	6093      	str	r3, [r2, #8]
 80030ce:	e217      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	78fa      	ldrb	r2, [r7, #3]
 80030d6:	4611      	mov	r1, r2
 80030d8:	4618      	mov	r0, r3
 80030da:	f002 fc2a 	bl	8005932 <USB_ReadChInterrupts>
 80030de:	4603      	mov	r3, r0
 80030e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030e8:	d11b      	bne.n	8003122 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80030ea:	78fa      	ldrb	r2, [r7, #3]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	1a9b      	subs	r3, r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	334d      	adds	r3, #77	@ 0x4d
 80030fa:	2209      	movs	r2, #9
 80030fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	78fa      	ldrb	r2, [r7, #3]
 8003104:	4611      	mov	r1, r2
 8003106:	4618      	mov	r0, r3
 8003108:	f003 f955 	bl	80063b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	015a      	lsls	r2, r3, #5
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	4413      	add	r3, r2
 8003114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003118:	461a      	mov	r2, r3
 800311a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800311e:	6093      	str	r3, [r2, #8]
 8003120:	e1ee      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	78fa      	ldrb	r2, [r7, #3]
 8003128:	4611      	mov	r1, r2
 800312a:	4618      	mov	r0, r3
 800312c:	f002 fc01 	bl	8005932 <USB_ReadChInterrupts>
 8003130:	4603      	mov	r3, r0
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b02      	cmp	r3, #2
 8003138:	f040 81df 	bne.w	80034fa <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800313c:	78fb      	ldrb	r3, [r7, #3]
 800313e:	015a      	lsls	r2, r3, #5
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	4413      	add	r3, r2
 8003144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003148:	461a      	mov	r2, r3
 800314a:	2302      	movs	r3, #2
 800314c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800314e:	78fa      	ldrb	r2, [r7, #3]
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	1a9b      	subs	r3, r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	334d      	adds	r3, #77	@ 0x4d
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	2b01      	cmp	r3, #1
 8003162:	f040 8093 	bne.w	800328c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003166:	78fa      	ldrb	r2, [r7, #3]
 8003168:	6879      	ldr	r1, [r7, #4]
 800316a:	4613      	mov	r3, r2
 800316c:	011b      	lsls	r3, r3, #4
 800316e:	1a9b      	subs	r3, r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	440b      	add	r3, r1
 8003174:	334d      	adds	r3, #77	@ 0x4d
 8003176:	2202      	movs	r2, #2
 8003178:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800317a:	78fa      	ldrb	r2, [r7, #3]
 800317c:	6879      	ldr	r1, [r7, #4]
 800317e:	4613      	mov	r3, r2
 8003180:	011b      	lsls	r3, r3, #4
 8003182:	1a9b      	subs	r3, r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	440b      	add	r3, r1
 8003188:	334c      	adds	r3, #76	@ 0x4c
 800318a:	2201      	movs	r2, #1
 800318c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800318e:	78fa      	ldrb	r2, [r7, #3]
 8003190:	6879      	ldr	r1, [r7, #4]
 8003192:	4613      	mov	r3, r2
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	1a9b      	subs	r3, r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	440b      	add	r3, r1
 800319c:	3326      	adds	r3, #38	@ 0x26
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d00b      	beq.n	80031bc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80031a4:	78fa      	ldrb	r2, [r7, #3]
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	011b      	lsls	r3, r3, #4
 80031ac:	1a9b      	subs	r3, r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	3326      	adds	r3, #38	@ 0x26
 80031b4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80031b6:	2b03      	cmp	r3, #3
 80031b8:	f040 8190 	bne.w	80034dc <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	799b      	ldrb	r3, [r3, #6]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d115      	bne.n	80031f0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80031c4:	78fa      	ldrb	r2, [r7, #3]
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	4613      	mov	r3, r2
 80031ca:	011b      	lsls	r3, r3, #4
 80031cc:	1a9b      	subs	r3, r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	333d      	adds	r3, #61	@ 0x3d
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	78fa      	ldrb	r2, [r7, #3]
 80031d8:	f083 0301 	eor.w	r3, r3, #1
 80031dc:	b2d8      	uxtb	r0, r3
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	4613      	mov	r3, r2
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	1a9b      	subs	r3, r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	333d      	adds	r3, #61	@ 0x3d
 80031ec:	4602      	mov	r2, r0
 80031ee:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	799b      	ldrb	r3, [r3, #6]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	f040 8171 	bne.w	80034dc <HCD_HC_OUT_IRQHandler+0x954>
 80031fa:	78fa      	ldrb	r2, [r7, #3]
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	011b      	lsls	r3, r3, #4
 8003202:	1a9b      	subs	r3, r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	440b      	add	r3, r1
 8003208:	3334      	adds	r3, #52	@ 0x34
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 8165 	beq.w	80034dc <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003212:	78fa      	ldrb	r2, [r7, #3]
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	1a9b      	subs	r3, r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	3334      	adds	r3, #52	@ 0x34
 8003222:	6819      	ldr	r1, [r3, #0]
 8003224:	78fa      	ldrb	r2, [r7, #3]
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	1a9b      	subs	r3, r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4403      	add	r3, r0
 8003232:	3328      	adds	r3, #40	@ 0x28
 8003234:	881b      	ldrh	r3, [r3, #0]
 8003236:	440b      	add	r3, r1
 8003238:	1e59      	subs	r1, r3, #1
 800323a:	78fa      	ldrb	r2, [r7, #3]
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	1a9b      	subs	r3, r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	4403      	add	r3, r0
 8003248:	3328      	adds	r3, #40	@ 0x28
 800324a:	881b      	ldrh	r3, [r3, #0]
 800324c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003250:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 813f 	beq.w	80034dc <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	333d      	adds	r3, #61	@ 0x3d
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	78fa      	ldrb	r2, [r7, #3]
 8003272:	f083 0301 	eor.w	r3, r3, #1
 8003276:	b2d8      	uxtb	r0, r3
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	1a9b      	subs	r3, r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	333d      	adds	r3, #61	@ 0x3d
 8003286:	4602      	mov	r2, r0
 8003288:	701a      	strb	r2, [r3, #0]
 800328a:	e127      	b.n	80034dc <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800328c:	78fa      	ldrb	r2, [r7, #3]
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	4613      	mov	r3, r2
 8003292:	011b      	lsls	r3, r3, #4
 8003294:	1a9b      	subs	r3, r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	440b      	add	r3, r1
 800329a:	334d      	adds	r3, #77	@ 0x4d
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d120      	bne.n	80032e4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032a2:	78fa      	ldrb	r2, [r7, #3]
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4613      	mov	r3, r2
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	1a9b      	subs	r3, r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	440b      	add	r3, r1
 80032b0:	334d      	adds	r3, #77	@ 0x4d
 80032b2:	2202      	movs	r2, #2
 80032b4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	331b      	adds	r3, #27
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	f040 8107 	bne.w	80034dc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032ce:	78fa      	ldrb	r2, [r7, #3]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	1a9b      	subs	r3, r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	440b      	add	r3, r1
 80032dc:	334c      	adds	r3, #76	@ 0x4c
 80032de:	2202      	movs	r2, #2
 80032e0:	701a      	strb	r2, [r3, #0]
 80032e2:	e0fb      	b.n	80034dc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80032e4:	78fa      	ldrb	r2, [r7, #3]
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	4613      	mov	r3, r2
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	1a9b      	subs	r3, r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	440b      	add	r3, r1
 80032f2:	334d      	adds	r3, #77	@ 0x4d
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	2b04      	cmp	r3, #4
 80032f8:	d13a      	bne.n	8003370 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032fa:	78fa      	ldrb	r2, [r7, #3]
 80032fc:	6879      	ldr	r1, [r7, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	011b      	lsls	r3, r3, #4
 8003302:	1a9b      	subs	r3, r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	440b      	add	r3, r1
 8003308:	334d      	adds	r3, #77	@ 0x4d
 800330a:	2202      	movs	r2, #2
 800330c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	334c      	adds	r3, #76	@ 0x4c
 800331e:	2202      	movs	r2, #2
 8003320:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003322:	78fa      	ldrb	r2, [r7, #3]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	331b      	adds	r3, #27
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	2b01      	cmp	r3, #1
 8003336:	f040 80d1 	bne.w	80034dc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800333a:	78fa      	ldrb	r2, [r7, #3]
 800333c:	6879      	ldr	r1, [r7, #4]
 800333e:	4613      	mov	r3, r2
 8003340:	011b      	lsls	r3, r3, #4
 8003342:	1a9b      	subs	r3, r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	440b      	add	r3, r1
 8003348:	331b      	adds	r3, #27
 800334a:	2200      	movs	r2, #0
 800334c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800334e:	78fb      	ldrb	r3, [r7, #3]
 8003350:	015a      	lsls	r2, r3, #5
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	4413      	add	r3, r2
 8003356:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	78fa      	ldrb	r2, [r7, #3]
 800335e:	0151      	lsls	r1, r2, #5
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	440a      	add	r2, r1
 8003364:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003368:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800336c:	6053      	str	r3, [r2, #4]
 800336e:	e0b5      	b.n	80034dc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003370:	78fa      	ldrb	r2, [r7, #3]
 8003372:	6879      	ldr	r1, [r7, #4]
 8003374:	4613      	mov	r3, r2
 8003376:	011b      	lsls	r3, r3, #4
 8003378:	1a9b      	subs	r3, r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	440b      	add	r3, r1
 800337e:	334d      	adds	r3, #77	@ 0x4d
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	2b05      	cmp	r3, #5
 8003384:	d114      	bne.n	80033b0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003386:	78fa      	ldrb	r2, [r7, #3]
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	4613      	mov	r3, r2
 800338c:	011b      	lsls	r3, r3, #4
 800338e:	1a9b      	subs	r3, r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	440b      	add	r3, r1
 8003394:	334d      	adds	r3, #77	@ 0x4d
 8003396:	2202      	movs	r2, #2
 8003398:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800339a:	78fa      	ldrb	r2, [r7, #3]
 800339c:	6879      	ldr	r1, [r7, #4]
 800339e:	4613      	mov	r3, r2
 80033a0:	011b      	lsls	r3, r3, #4
 80033a2:	1a9b      	subs	r3, r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	440b      	add	r3, r1
 80033a8:	334c      	adds	r3, #76	@ 0x4c
 80033aa:	2202      	movs	r2, #2
 80033ac:	701a      	strb	r2, [r3, #0]
 80033ae:	e095      	b.n	80034dc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80033b0:	78fa      	ldrb	r2, [r7, #3]
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	334d      	adds	r3, #77	@ 0x4d
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	2b06      	cmp	r3, #6
 80033c4:	d114      	bne.n	80033f0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033c6:	78fa      	ldrb	r2, [r7, #3]
 80033c8:	6879      	ldr	r1, [r7, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	334d      	adds	r3, #77	@ 0x4d
 80033d6:	2202      	movs	r2, #2
 80033d8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80033da:	78fa      	ldrb	r2, [r7, #3]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	1a9b      	subs	r3, r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	334c      	adds	r3, #76	@ 0x4c
 80033ea:	2205      	movs	r2, #5
 80033ec:	701a      	strb	r2, [r3, #0]
 80033ee:	e075      	b.n	80034dc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	334d      	adds	r3, #77	@ 0x4d
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	2b07      	cmp	r3, #7
 8003404:	d00a      	beq.n	800341c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003406:	78fa      	ldrb	r2, [r7, #3]
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	1a9b      	subs	r3, r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	334d      	adds	r3, #77	@ 0x4d
 8003416:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003418:	2b09      	cmp	r3, #9
 800341a:	d170      	bne.n	80034fe <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800341c:	78fa      	ldrb	r2, [r7, #3]
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	334d      	adds	r3, #77	@ 0x4d
 800342c:	2202      	movs	r2, #2
 800342e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003430:	78fa      	ldrb	r2, [r7, #3]
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	1a9b      	subs	r3, r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	3344      	adds	r3, #68	@ 0x44
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	1c59      	adds	r1, r3, #1
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	4613      	mov	r3, r2
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	1a9b      	subs	r3, r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	4403      	add	r3, r0
 8003450:	3344      	adds	r3, #68	@ 0x44
 8003452:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003454:	78fa      	ldrb	r2, [r7, #3]
 8003456:	6879      	ldr	r1, [r7, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	1a9b      	subs	r3, r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	3344      	adds	r3, #68	@ 0x44
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d914      	bls.n	8003494 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800346a:	78fa      	ldrb	r2, [r7, #3]
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	011b      	lsls	r3, r3, #4
 8003472:	1a9b      	subs	r3, r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	440b      	add	r3, r1
 8003478:	3344      	adds	r3, #68	@ 0x44
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800347e:	78fa      	ldrb	r2, [r7, #3]
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	4613      	mov	r3, r2
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	1a9b      	subs	r3, r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	440b      	add	r3, r1
 800348c:	334c      	adds	r3, #76	@ 0x4c
 800348e:	2204      	movs	r2, #4
 8003490:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003492:	e022      	b.n	80034da <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003494:	78fa      	ldrb	r2, [r7, #3]
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	4613      	mov	r3, r2
 800349a:	011b      	lsls	r3, r3, #4
 800349c:	1a9b      	subs	r3, r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	440b      	add	r3, r1
 80034a2:	334c      	adds	r3, #76	@ 0x4c
 80034a4:	2202      	movs	r2, #2
 80034a6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80034a8:	78fb      	ldrb	r3, [r7, #3]
 80034aa:	015a      	lsls	r2, r3, #5
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	4413      	add	r3, r2
 80034b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80034be:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034c6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80034c8:	78fb      	ldrb	r3, [r7, #3]
 80034ca:	015a      	lsls	r2, r3, #5
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4413      	add	r3, r2
 80034d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034d4:	461a      	mov	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034da:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80034dc:	78fa      	ldrb	r2, [r7, #3]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	334c      	adds	r3, #76	@ 0x4c
 80034ec:	781a      	ldrb	r2, [r3, #0]
 80034ee:	78fb      	ldrb	r3, [r7, #3]
 80034f0:	4619      	mov	r1, r3
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f007 fc1c 	bl	800ad30 <HAL_HCD_HC_NotifyURBChange_Callback>
 80034f8:	e002      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80034fa:	bf00      	nop
 80034fc:	e000      	b.n	8003500 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80034fe:	bf00      	nop
  }
}
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b08a      	sub	sp, #40	@ 0x28
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003516:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	0c5b      	lsrs	r3, r3, #17
 800352c:	f003 030f 	and.w	r3, r3, #15
 8003530:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800353a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	2b02      	cmp	r3, #2
 8003540:	d004      	beq.n	800354c <HCD_RXQLVL_IRQHandler+0x46>
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	2b05      	cmp	r3, #5
 8003546:	f000 80b6 	beq.w	80036b6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800354a:	e0b7      	b.n	80036bc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	2b00      	cmp	r3, #0
 8003550:	f000 80b3 	beq.w	80036ba <HCD_RXQLVL_IRQHandler+0x1b4>
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4613      	mov	r3, r2
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	332c      	adds	r3, #44	@ 0x2c
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 80a7 	beq.w	80036ba <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4613      	mov	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	1a9b      	subs	r3, r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	3338      	adds	r3, #56	@ 0x38
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	18d1      	adds	r1, r2, r3
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4403      	add	r3, r0
 8003590:	3334      	adds	r3, #52	@ 0x34
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4299      	cmp	r1, r3
 8003596:	f200 8083 	bhi.w	80036a0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6818      	ldr	r0, [r3, #0]
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4613      	mov	r3, r2
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	332c      	adds	r3, #44	@ 0x2c
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	b292      	uxth	r2, r2
 80035b4:	4619      	mov	r1, r3
 80035b6:	f002 f951 	bl	800585c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80035ba:	6879      	ldr	r1, [r7, #4]
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	4613      	mov	r3, r2
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	1a9b      	subs	r3, r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	332c      	adds	r3, #44	@ 0x2c
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	18d1      	adds	r1, r2, r3
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4613      	mov	r3, r2
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	1a9b      	subs	r3, r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	4403      	add	r3, r0
 80035de:	332c      	adds	r3, #44	@ 0x2c
 80035e0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80035e2:	6879      	ldr	r1, [r7, #4]
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	4613      	mov	r3, r2
 80035e8:	011b      	lsls	r3, r3, #4
 80035ea:	1a9b      	subs	r3, r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	440b      	add	r3, r1
 80035f0:	3338      	adds	r3, #56	@ 0x38
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	18d1      	adds	r1, r2, r3
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4613      	mov	r3, r2
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	1a9b      	subs	r3, r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4403      	add	r3, r0
 8003606:	3338      	adds	r3, #56	@ 0x38
 8003608:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	015a      	lsls	r2, r3, #5
 800360e:	6a3b      	ldr	r3, [r7, #32]
 8003610:	4413      	add	r3, r2
 8003612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	0cdb      	lsrs	r3, r3, #19
 800361a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800361e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003620:	6879      	ldr	r1, [r7, #4]
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4613      	mov	r3, r2
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	1a9b      	subs	r3, r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	440b      	add	r3, r1
 800362e:	3328      	adds	r3, #40	@ 0x28
 8003630:	881b      	ldrh	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	4293      	cmp	r3, r2
 8003638:	d13f      	bne.n	80036ba <HCD_RXQLVL_IRQHandler+0x1b4>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d03c      	beq.n	80036ba <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	015a      	lsls	r2, r3, #5
 8003644:	6a3b      	ldr	r3, [r7, #32]
 8003646:	4413      	add	r3, r2
 8003648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003656:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800365e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	015a      	lsls	r2, r3, #5
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	4413      	add	r3, r2
 8003668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800366c:	461a      	mov	r2, r3
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003672:	6879      	ldr	r1, [r7, #4]
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4613      	mov	r3, r2
 8003678:	011b      	lsls	r3, r3, #4
 800367a:	1a9b      	subs	r3, r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	440b      	add	r3, r1
 8003680:	333c      	adds	r3, #60	@ 0x3c
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	f083 0301 	eor.w	r3, r3, #1
 8003688:	b2d8      	uxtb	r0, r3
 800368a:	6879      	ldr	r1, [r7, #4]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4613      	mov	r3, r2
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	1a9b      	subs	r3, r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	333c      	adds	r3, #60	@ 0x3c
 800369a:	4602      	mov	r2, r0
 800369c:	701a      	strb	r2, [r3, #0]
      break;
 800369e:	e00c      	b.n	80036ba <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80036a0:	6879      	ldr	r1, [r7, #4]
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4613      	mov	r3, r2
 80036a6:	011b      	lsls	r3, r3, #4
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	440b      	add	r3, r1
 80036ae:	334c      	adds	r3, #76	@ 0x4c
 80036b0:	2204      	movs	r2, #4
 80036b2:	701a      	strb	r2, [r3, #0]
      break;
 80036b4:	e001      	b.n	80036ba <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80036b6:	bf00      	nop
 80036b8:	e000      	b.n	80036bc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80036ba:	bf00      	nop
  }
}
 80036bc:	bf00      	nop
 80036be:	3728      	adds	r7, #40	@ 0x28
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80036f0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d10b      	bne.n	8003714 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b01      	cmp	r3, #1
 8003704:	d102      	bne.n	800370c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f007 faf6 	bl	800acf8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f043 0302 	orr.w	r3, r3, #2
 8003712:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f003 0308 	and.w	r3, r3, #8
 800371a:	2b08      	cmp	r3, #8
 800371c:	d132      	bne.n	8003784 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	f043 0308 	orr.w	r3, r3, #8
 8003724:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f003 0304 	and.w	r3, r3, #4
 800372c:	2b04      	cmp	r3, #4
 800372e:	d126      	bne.n	800377e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	7a5b      	ldrb	r3, [r3, #9]
 8003734:	2b02      	cmp	r3, #2
 8003736:	d113      	bne.n	8003760 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800373e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003742:	d106      	bne.n	8003752 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2102      	movs	r1, #2
 800374a:	4618      	mov	r0, r3
 800374c:	f002 fa00 	bl	8005b50 <USB_InitFSLSPClkSel>
 8003750:	e011      	b.n	8003776 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2101      	movs	r1, #1
 8003758:	4618      	mov	r0, r3
 800375a:	f002 f9f9 	bl	8005b50 <USB_InitFSLSPClkSel>
 800375e:	e00a      	b.n	8003776 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	79db      	ldrb	r3, [r3, #7]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d106      	bne.n	8003776 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800376e:	461a      	mov	r2, r3
 8003770:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003774:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f007 fae8 	bl	800ad4c <HAL_HCD_PortEnabled_Callback>
 800377c:	e002      	b.n	8003784 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f007 faf2 	bl	800ad68 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 0320 	and.w	r3, r3, #32
 800378a:	2b20      	cmp	r3, #32
 800378c:	d103      	bne.n	8003796 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	f043 0320 	orr.w	r3, r3, #32
 8003794:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800379c:	461a      	mov	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	6013      	str	r3, [r2, #0]
}
 80037a2:	bf00      	nop
 80037a4:	3718      	adds	r7, #24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d101      	bne.n	80037be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e12b      	b.n	8003a16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d106      	bne.n	80037d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7fd f93a 	bl	8000a4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2224      	movs	r2, #36	@ 0x24
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0201 	bic.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800380e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003810:	f001 fa20 	bl	8004c54 <HAL_RCC_GetPCLK1Freq>
 8003814:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	4a81      	ldr	r2, [pc, #516]	@ (8003a20 <HAL_I2C_Init+0x274>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d807      	bhi.n	8003830 <HAL_I2C_Init+0x84>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	4a80      	ldr	r2, [pc, #512]	@ (8003a24 <HAL_I2C_Init+0x278>)
 8003824:	4293      	cmp	r3, r2
 8003826:	bf94      	ite	ls
 8003828:	2301      	movls	r3, #1
 800382a:	2300      	movhi	r3, #0
 800382c:	b2db      	uxtb	r3, r3
 800382e:	e006      	b.n	800383e <HAL_I2C_Init+0x92>
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	4a7d      	ldr	r2, [pc, #500]	@ (8003a28 <HAL_I2C_Init+0x27c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	bf94      	ite	ls
 8003838:	2301      	movls	r3, #1
 800383a:	2300      	movhi	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e0e7      	b.n	8003a16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	4a78      	ldr	r2, [pc, #480]	@ (8003a2c <HAL_I2C_Init+0x280>)
 800384a:	fba2 2303 	umull	r2, r3, r2, r3
 800384e:	0c9b      	lsrs	r3, r3, #18
 8003850:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	430a      	orrs	r2, r1
 8003864:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4a6a      	ldr	r2, [pc, #424]	@ (8003a20 <HAL_I2C_Init+0x274>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d802      	bhi.n	8003880 <HAL_I2C_Init+0xd4>
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	3301      	adds	r3, #1
 800387e:	e009      	b.n	8003894 <HAL_I2C_Init+0xe8>
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003886:	fb02 f303 	mul.w	r3, r2, r3
 800388a:	4a69      	ldr	r2, [pc, #420]	@ (8003a30 <HAL_I2C_Init+0x284>)
 800388c:	fba2 2303 	umull	r2, r3, r2, r3
 8003890:	099b      	lsrs	r3, r3, #6
 8003892:	3301      	adds	r3, #1
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6812      	ldr	r2, [r2, #0]
 8003898:	430b      	orrs	r3, r1
 800389a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80038a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	495c      	ldr	r1, [pc, #368]	@ (8003a20 <HAL_I2C_Init+0x274>)
 80038b0:	428b      	cmp	r3, r1
 80038b2:	d819      	bhi.n	80038e8 <HAL_I2C_Init+0x13c>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	1e59      	subs	r1, r3, #1
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	fbb1 f3f3 	udiv	r3, r1, r3
 80038c2:	1c59      	adds	r1, r3, #1
 80038c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80038c8:	400b      	ands	r3, r1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00a      	beq.n	80038e4 <HAL_I2C_Init+0x138>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	1e59      	subs	r1, r3, #1
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80038dc:	3301      	adds	r3, #1
 80038de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038e2:	e051      	b.n	8003988 <HAL_I2C_Init+0x1dc>
 80038e4:	2304      	movs	r3, #4
 80038e6:	e04f      	b.n	8003988 <HAL_I2C_Init+0x1dc>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d111      	bne.n	8003914 <HAL_I2C_Init+0x168>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	1e58      	subs	r0, r3, #1
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6859      	ldr	r1, [r3, #4]
 80038f8:	460b      	mov	r3, r1
 80038fa:	005b      	lsls	r3, r3, #1
 80038fc:	440b      	add	r3, r1
 80038fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003902:	3301      	adds	r3, #1
 8003904:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003908:	2b00      	cmp	r3, #0
 800390a:	bf0c      	ite	eq
 800390c:	2301      	moveq	r3, #1
 800390e:	2300      	movne	r3, #0
 8003910:	b2db      	uxtb	r3, r3
 8003912:	e012      	b.n	800393a <HAL_I2C_Init+0x18e>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	1e58      	subs	r0, r3, #1
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6859      	ldr	r1, [r3, #4]
 800391c:	460b      	mov	r3, r1
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	440b      	add	r3, r1
 8003922:	0099      	lsls	r1, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	fbb0 f3f3 	udiv	r3, r0, r3
 800392a:	3301      	adds	r3, #1
 800392c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003930:	2b00      	cmp	r3, #0
 8003932:	bf0c      	ite	eq
 8003934:	2301      	moveq	r3, #1
 8003936:	2300      	movne	r3, #0
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_I2C_Init+0x196>
 800393e:	2301      	movs	r3, #1
 8003940:	e022      	b.n	8003988 <HAL_I2C_Init+0x1dc>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d10e      	bne.n	8003968 <HAL_I2C_Init+0x1bc>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	1e58      	subs	r0, r3, #1
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6859      	ldr	r1, [r3, #4]
 8003952:	460b      	mov	r3, r1
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	440b      	add	r3, r1
 8003958:	fbb0 f3f3 	udiv	r3, r0, r3
 800395c:	3301      	adds	r3, #1
 800395e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003962:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003966:	e00f      	b.n	8003988 <HAL_I2C_Init+0x1dc>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	1e58      	subs	r0, r3, #1
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6859      	ldr	r1, [r3, #4]
 8003970:	460b      	mov	r3, r1
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	440b      	add	r3, r1
 8003976:	0099      	lsls	r1, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	fbb0 f3f3 	udiv	r3, r0, r3
 800397e:	3301      	adds	r3, #1
 8003980:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003984:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	6809      	ldr	r1, [r1, #0]
 800398c:	4313      	orrs	r3, r2
 800398e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	69da      	ldr	r2, [r3, #28]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
 80039a2:	431a      	orrs	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	430a      	orrs	r2, r1
 80039aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80039b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	6911      	ldr	r1, [r2, #16]
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	68d2      	ldr	r2, [r2, #12]
 80039c2:	4311      	orrs	r1, r2
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6812      	ldr	r2, [r2, #0]
 80039c8:	430b      	orrs	r3, r1
 80039ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	695a      	ldr	r2, [r3, #20]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	431a      	orrs	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0201 	orr.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	000186a0 	.word	0x000186a0
 8003a24:	001e847f 	.word	0x001e847f
 8003a28:	003d08ff 	.word	0x003d08ff
 8003a2c:	431bde83 	.word	0x431bde83
 8003a30:	10624dd3 	.word	0x10624dd3

08003a34 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b088      	sub	sp, #32
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e128      	b.n	8003c98 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d109      	bne.n	8003a66 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a90      	ldr	r2, [pc, #576]	@ (8003ca0 <HAL_I2S_Init+0x26c>)
 8003a5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f7fd f83b 	bl	8000adc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	6812      	ldr	r2, [r2, #0]
 8003a78:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003a7c:	f023 030f 	bic.w	r3, r3, #15
 8003a80:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2202      	movs	r2, #2
 8003a88:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d060      	beq.n	8003b54 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d102      	bne.n	8003aa0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003a9a:	2310      	movs	r3, #16
 8003a9c:	617b      	str	r3, [r7, #20]
 8003a9e:	e001      	b.n	8003aa4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003aa0:	2320      	movs	r3, #32
 8003aa2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	2b20      	cmp	r3, #32
 8003aaa:	d802      	bhi.n	8003ab2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003ab2:	2001      	movs	r0, #1
 8003ab4:	f001 fa04 	bl	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003ab8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ac2:	d125      	bne.n	8003b10 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d010      	beq.n	8003aee <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	4413      	add	r3, r2
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	461a      	mov	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae8:	3305      	adds	r3, #5
 8003aea:	613b      	str	r3, [r7, #16]
 8003aec:	e01f      	b.n	8003b2e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003af8:	4613      	mov	r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	4413      	add	r3, r2
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	461a      	mov	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0a:	3305      	adds	r3, #5
 8003b0c:	613b      	str	r3, [r7, #16]
 8003b0e:	e00e      	b.n	8003b2e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b18:	4613      	mov	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	4413      	add	r3, r2
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	461a      	mov	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2a:	3305      	adds	r3, #5
 8003b2c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	4a5c      	ldr	r2, [pc, #368]	@ (8003ca4 <HAL_I2S_Init+0x270>)
 8003b32:	fba2 2303 	umull	r2, r3, r2, r3
 8003b36:	08db      	lsrs	r3, r3, #3
 8003b38:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	085b      	lsrs	r3, r3, #1
 8003b4a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	021b      	lsls	r3, r3, #8
 8003b50:	61bb      	str	r3, [r7, #24]
 8003b52:	e003      	b.n	8003b5c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003b54:	2302      	movs	r3, #2
 8003b56:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d902      	bls.n	8003b68 <HAL_I2S_Init+0x134>
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	2bff      	cmp	r3, #255	@ 0xff
 8003b66:	d907      	bls.n	8003b78 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6c:	f043 0210 	orr.w	r2, r3, #16
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e08f      	b.n	8003c98 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691a      	ldr	r2, [r3, #16]
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	ea42 0103 	orr.w	r1, r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	69fa      	ldr	r2, [r7, #28]
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b96:	f023 030f 	bic.w	r3, r3, #15
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6851      	ldr	r1, [r2, #4]
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6892      	ldr	r2, [r2, #8]
 8003ba2:	4311      	orrs	r1, r2
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	68d2      	ldr	r2, [r2, #12]
 8003ba8:	4311      	orrs	r1, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6992      	ldr	r2, [r2, #24]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bba:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d161      	bne.n	8003c88 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a38      	ldr	r2, [pc, #224]	@ (8003ca8 <HAL_I2S_Init+0x274>)
 8003bc8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a37      	ldr	r2, [pc, #220]	@ (8003cac <HAL_I2S_Init+0x278>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d101      	bne.n	8003bd8 <HAL_I2S_Init+0x1a4>
 8003bd4:	4b36      	ldr	r3, [pc, #216]	@ (8003cb0 <HAL_I2S_Init+0x27c>)
 8003bd6:	e001      	b.n	8003bdc <HAL_I2S_Init+0x1a8>
 8003bd8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6812      	ldr	r2, [r2, #0]
 8003be2:	4932      	ldr	r1, [pc, #200]	@ (8003cac <HAL_I2S_Init+0x278>)
 8003be4:	428a      	cmp	r2, r1
 8003be6:	d101      	bne.n	8003bec <HAL_I2S_Init+0x1b8>
 8003be8:	4a31      	ldr	r2, [pc, #196]	@ (8003cb0 <HAL_I2S_Init+0x27c>)
 8003bea:	e001      	b.n	8003bf0 <HAL_I2S_Init+0x1bc>
 8003bec:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003bf0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003bf4:	f023 030f 	bic.w	r3, r3, #15
 8003bf8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a2b      	ldr	r2, [pc, #172]	@ (8003cac <HAL_I2S_Init+0x278>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d101      	bne.n	8003c08 <HAL_I2S_Init+0x1d4>
 8003c04:	4b2a      	ldr	r3, [pc, #168]	@ (8003cb0 <HAL_I2S_Init+0x27c>)
 8003c06:	e001      	b.n	8003c0c <HAL_I2S_Init+0x1d8>
 8003c08:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a25      	ldr	r2, [pc, #148]	@ (8003cac <HAL_I2S_Init+0x278>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d101      	bne.n	8003c1e <HAL_I2S_Init+0x1ea>
 8003c1a:	4b25      	ldr	r3, [pc, #148]	@ (8003cb0 <HAL_I2S_Init+0x27c>)
 8003c1c:	e001      	b.n	8003c22 <HAL_I2S_Init+0x1ee>
 8003c1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c2e:	d003      	beq.n	8003c38 <HAL_I2S_Init+0x204>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d103      	bne.n	8003c40 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003c38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c3c:	613b      	str	r3, [r7, #16]
 8003c3e:	e001      	b.n	8003c44 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003c40:	2300      	movs	r3, #0
 8003c42:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c62:	4313      	orrs	r3, r2
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	897b      	ldrh	r3, [r7, #10]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c70:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a0d      	ldr	r2, [pc, #52]	@ (8003cac <HAL_I2S_Init+0x278>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d101      	bne.n	8003c80 <HAL_I2S_Init+0x24c>
 8003c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb0 <HAL_I2S_Init+0x27c>)
 8003c7e:	e001      	b.n	8003c84 <HAL_I2S_Init+0x250>
 8003c80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c84:	897a      	ldrh	r2, [r7, #10]
 8003c86:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003c96:	2300      	movs	r3, #0
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3720      	adds	r7, #32
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	08003dab 	.word	0x08003dab
 8003ca4:	cccccccd 	.word	0xcccccccd
 8003ca8:	08003ec1 	.word	0x08003ec1
 8003cac:	40003800 	.word	0x40003800
 8003cb0:	40003400 	.word	0x40003400

08003cb4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfc:	881a      	ldrh	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d08:	1c9a      	adds	r2, r3, #2
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	3b01      	subs	r3, #1
 8003d16:	b29a      	uxth	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10e      	bne.n	8003d44 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	685a      	ldr	r2, [r3, #4]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d34:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7ff ffb8 	bl	8003cb4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68da      	ldr	r2, [r3, #12]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5e:	b292      	uxth	r2, r2
 8003d60:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d66:	1c9a      	adds	r2, r3, #2
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10e      	bne.n	8003da2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685a      	ldr	r2, [r3, #4]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d92:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f7ff ff93 	bl	8003cc8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b086      	sub	sp, #24
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d13a      	bne.n	8003e3c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d109      	bne.n	8003de4 <I2S_IRQHandler+0x3a>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dda:	2b40      	cmp	r3, #64	@ 0x40
 8003ddc:	d102      	bne.n	8003de4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f7ff ffb4 	bl	8003d4c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dea:	2b40      	cmp	r3, #64	@ 0x40
 8003dec:	d126      	bne.n	8003e3c <I2S_IRQHandler+0x92>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f003 0320 	and.w	r3, r3, #32
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	d11f      	bne.n	8003e3c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e0a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	613b      	str	r3, [r7, #16]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	613b      	str	r3, [r7, #16]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	613b      	str	r3, [r7, #16]
 8003e20:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2e:	f043 0202 	orr.w	r2, r3, #2
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f7ff ff50 	bl	8003cdc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d136      	bne.n	8003eb6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d109      	bne.n	8003e66 <I2S_IRQHandler+0xbc>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e5c:	2b80      	cmp	r3, #128	@ 0x80
 8003e5e:	d102      	bne.n	8003e66 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7ff ff45 	bl	8003cf0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f003 0308 	and.w	r3, r3, #8
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	d122      	bne.n	8003eb6 <I2S_IRQHandler+0x10c>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f003 0320 	and.w	r3, r3, #32
 8003e7a:	2b20      	cmp	r3, #32
 8003e7c:	d11b      	bne.n	8003eb6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e8c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea8:	f043 0204 	orr.w	r2, r3, #4
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7ff ff13 	bl	8003cdc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003eb6:	bf00      	nop
 8003eb8:	3718      	adds	r7, #24
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
	...

08003ec0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a92      	ldr	r2, [pc, #584]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d101      	bne.n	8003ede <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003eda:	4b92      	ldr	r3, [pc, #584]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003edc:	e001      	b.n	8003ee2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003ede:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a8b      	ldr	r2, [pc, #556]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d101      	bne.n	8003efc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003ef8:	4b8a      	ldr	r3, [pc, #552]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003efa:	e001      	b.n	8003f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003efc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f0c:	d004      	beq.n	8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f040 8099 	bne.w	800404a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d107      	bne.n	8003f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d002      	beq.n	8003f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f925 	bl	800417c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d107      	bne.n	8003f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d002      	beq.n	8003f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f9c8 	bl	80042dc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f52:	2b40      	cmp	r3, #64	@ 0x40
 8003f54:	d13a      	bne.n	8003fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	f003 0320 	and.w	r3, r3, #32
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d035      	beq.n	8003fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a6e      	ldr	r2, [pc, #440]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d101      	bne.n	8003f6e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003f6a:	4b6e      	ldr	r3, [pc, #440]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f6c:	e001      	b.n	8003f72 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003f6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4969      	ldr	r1, [pc, #420]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f7a:	428b      	cmp	r3, r1
 8003f7c:	d101      	bne.n	8003f82 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003f7e:	4b69      	ldr	r3, [pc, #420]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f80:	e001      	b.n	8003f86 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003f82:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f86:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f8a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	685a      	ldr	r2, [r3, #4]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f9a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbe:	f043 0202 	orr.w	r2, r3, #2
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7ff fe88 	bl	8003cdc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	2b08      	cmp	r3, #8
 8003fd4:	f040 80c3 	bne.w	800415e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f003 0320 	and.w	r3, r3, #32
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 80bd 	beq.w	800415e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	685a      	ldr	r2, [r3, #4]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ff2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a49      	ldr	r2, [pc, #292]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d101      	bne.n	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003ffe:	4b49      	ldr	r3, [pc, #292]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004000:	e001      	b.n	8004006 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004002:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4944      	ldr	r1, [pc, #272]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800400e:	428b      	cmp	r3, r1
 8004010:	d101      	bne.n	8004016 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004012:	4b44      	ldr	r3, [pc, #272]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004014:	e001      	b.n	800401a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004016:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800401a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800401e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004020:	2300      	movs	r3, #0
 8004022:	60bb      	str	r3, [r7, #8]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	60bb      	str	r3, [r7, #8]
 800402c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403a:	f043 0204 	orr.w	r2, r3, #4
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7ff fe4a 	bl	8003cdc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004048:	e089      	b.n	800415e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b02      	cmp	r3, #2
 8004052:	d107      	bne.n	8004064 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f8be 	bl	80041e0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b01      	cmp	r3, #1
 800406c:	d107      	bne.n	800407e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004074:	2b00      	cmp	r3, #0
 8004076:	d002      	beq.n	800407e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 f8fd 	bl	8004278 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004084:	2b40      	cmp	r3, #64	@ 0x40
 8004086:	d12f      	bne.n	80040e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f003 0320 	and.w	r3, r3, #32
 800408e:	2b00      	cmp	r3, #0
 8004090:	d02a      	beq.n	80040e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685a      	ldr	r2, [r3, #4]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040a0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d101      	bne.n	80040b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80040ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040ae:	e001      	b.n	80040b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80040b0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4919      	ldr	r1, [pc, #100]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040bc:	428b      	cmp	r3, r1
 80040be:	d101      	bne.n	80040c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80040c0:	4b18      	ldr	r3, [pc, #96]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040c2:	e001      	b.n	80040c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80040c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040c8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040cc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040da:	f043 0202 	orr.w	r2, r3, #2
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7ff fdfa 	bl	8003cdc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d136      	bne.n	8004160 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	f003 0320 	and.w	r3, r3, #32
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d031      	beq.n	8004160 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a07      	ldr	r2, [pc, #28]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d101      	bne.n	800410a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004106:	4b07      	ldr	r3, [pc, #28]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004108:	e001      	b.n	800410e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800410a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4902      	ldr	r1, [pc, #8]	@ (8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004116:	428b      	cmp	r3, r1
 8004118:	d106      	bne.n	8004128 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800411a:	4b02      	ldr	r3, [pc, #8]	@ (8004124 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800411c:	e006      	b.n	800412c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800411e:	bf00      	nop
 8004120:	40003800 	.word	0x40003800
 8004124:	40003400 	.word	0x40003400
 8004128:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800412c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004130:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004140:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414e:	f043 0204 	orr.w	r2, r3, #4
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7ff fdc0 	bl	8003cdc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800415c:	e000      	b.n	8004160 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800415e:	bf00      	nop
}
 8004160:	bf00      	nop
 8004162:	3720      	adds	r7, #32
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004188:	1c99      	adds	r1, r3, #2
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6251      	str	r1, [r2, #36]	@ 0x24
 800418e:	881a      	ldrh	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800419a:	b29b      	uxth	r3, r3
 800419c:	3b01      	subs	r3, #1
 800419e:	b29a      	uxth	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d113      	bne.n	80041d6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041bc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d106      	bne.n	80041d6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7ff ffc9 	bl	8004168 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041d6:	bf00      	nop
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
	...

080041e0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ec:	1c99      	adds	r1, r3, #2
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6251      	str	r1, [r2, #36]	@ 0x24
 80041f2:	8819      	ldrh	r1, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004270 <I2SEx_TxISR_I2SExt+0x90>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d101      	bne.n	8004202 <I2SEx_TxISR_I2SExt+0x22>
 80041fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004274 <I2SEx_TxISR_I2SExt+0x94>)
 8004200:	e001      	b.n	8004206 <I2SEx_TxISR_I2SExt+0x26>
 8004202:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004206:	460a      	mov	r2, r1
 8004208:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d121      	bne.n	8004266 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a12      	ldr	r2, [pc, #72]	@ (8004270 <I2SEx_TxISR_I2SExt+0x90>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d101      	bne.n	8004230 <I2SEx_TxISR_I2SExt+0x50>
 800422c:	4b11      	ldr	r3, [pc, #68]	@ (8004274 <I2SEx_TxISR_I2SExt+0x94>)
 800422e:	e001      	b.n	8004234 <I2SEx_TxISR_I2SExt+0x54>
 8004230:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004234:	685a      	ldr	r2, [r3, #4]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	490d      	ldr	r1, [pc, #52]	@ (8004270 <I2SEx_TxISR_I2SExt+0x90>)
 800423c:	428b      	cmp	r3, r1
 800423e:	d101      	bne.n	8004244 <I2SEx_TxISR_I2SExt+0x64>
 8004240:	4b0c      	ldr	r3, [pc, #48]	@ (8004274 <I2SEx_TxISR_I2SExt+0x94>)
 8004242:	e001      	b.n	8004248 <I2SEx_TxISR_I2SExt+0x68>
 8004244:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004248:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800424c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004252:	b29b      	uxth	r3, r3
 8004254:	2b00      	cmp	r3, #0
 8004256:	d106      	bne.n	8004266 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7ff ff81 	bl	8004168 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004266:	bf00      	nop
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	40003800 	.word	0x40003800
 8004274:	40003400 	.word	0x40003400

08004278 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68d8      	ldr	r0, [r3, #12]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428a:	1c99      	adds	r1, r3, #2
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004290:	b282      	uxth	r2, r0
 8004292:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004298:	b29b      	uxth	r3, r3
 800429a:	3b01      	subs	r3, #1
 800429c:	b29a      	uxth	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d113      	bne.n	80042d4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	685a      	ldr	r2, [r3, #4]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80042ba:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d106      	bne.n	80042d4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff ff4a 	bl	8004168 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042d4:	bf00      	nop
 80042d6:	3708      	adds	r7, #8
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a20      	ldr	r2, [pc, #128]	@ (800436c <I2SEx_RxISR_I2SExt+0x90>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d101      	bne.n	80042f2 <I2SEx_RxISR_I2SExt+0x16>
 80042ee:	4b20      	ldr	r3, [pc, #128]	@ (8004370 <I2SEx_RxISR_I2SExt+0x94>)
 80042f0:	e001      	b.n	80042f6 <I2SEx_RxISR_I2SExt+0x1a>
 80042f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042f6:	68d8      	ldr	r0, [r3, #12]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	1c99      	adds	r1, r3, #2
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004302:	b282      	uxth	r2, r0
 8004304:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004318:	b29b      	uxth	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d121      	bne.n	8004362 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a12      	ldr	r2, [pc, #72]	@ (800436c <I2SEx_RxISR_I2SExt+0x90>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d101      	bne.n	800432c <I2SEx_RxISR_I2SExt+0x50>
 8004328:	4b11      	ldr	r3, [pc, #68]	@ (8004370 <I2SEx_RxISR_I2SExt+0x94>)
 800432a:	e001      	b.n	8004330 <I2SEx_RxISR_I2SExt+0x54>
 800432c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	490d      	ldr	r1, [pc, #52]	@ (800436c <I2SEx_RxISR_I2SExt+0x90>)
 8004338:	428b      	cmp	r3, r1
 800433a:	d101      	bne.n	8004340 <I2SEx_RxISR_I2SExt+0x64>
 800433c:	4b0c      	ldr	r3, [pc, #48]	@ (8004370 <I2SEx_RxISR_I2SExt+0x94>)
 800433e:	e001      	b.n	8004344 <I2SEx_RxISR_I2SExt+0x68>
 8004340:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004344:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004348:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434e:	b29b      	uxth	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d106      	bne.n	8004362 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff ff03 	bl	8004168 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004362:	bf00      	nop
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40003800 	.word	0x40003800
 8004370:	40003400 	.word	0x40003400

08004374 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e267      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	d075      	beq.n	800447e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004392:	4b88      	ldr	r3, [pc, #544]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b04      	cmp	r3, #4
 800439c:	d00c      	beq.n	80043b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800439e:	4b85      	ldr	r3, [pc, #532]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d112      	bne.n	80043d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043aa:	4b82      	ldr	r3, [pc, #520]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043b6:	d10b      	bne.n	80043d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b8:	4b7e      	ldr	r3, [pc, #504]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d05b      	beq.n	800447c <HAL_RCC_OscConfig+0x108>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d157      	bne.n	800447c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e242      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043d8:	d106      	bne.n	80043e8 <HAL_RCC_OscConfig+0x74>
 80043da:	4b76      	ldr	r3, [pc, #472]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a75      	ldr	r2, [pc, #468]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80043e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043e4:	6013      	str	r3, [r2, #0]
 80043e6:	e01d      	b.n	8004424 <HAL_RCC_OscConfig+0xb0>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043f0:	d10c      	bne.n	800440c <HAL_RCC_OscConfig+0x98>
 80043f2:	4b70      	ldr	r3, [pc, #448]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a6f      	ldr	r2, [pc, #444]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80043f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043fc:	6013      	str	r3, [r2, #0]
 80043fe:	4b6d      	ldr	r3, [pc, #436]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a6c      	ldr	r2, [pc, #432]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004408:	6013      	str	r3, [r2, #0]
 800440a:	e00b      	b.n	8004424 <HAL_RCC_OscConfig+0xb0>
 800440c:	4b69      	ldr	r3, [pc, #420]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a68      	ldr	r2, [pc, #416]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004416:	6013      	str	r3, [r2, #0]
 8004418:	4b66      	ldr	r3, [pc, #408]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a65      	ldr	r2, [pc, #404]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 800441e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004422:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d013      	beq.n	8004454 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442c:	f7fc fdc0 	bl	8000fb0 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004434:	f7fc fdbc 	bl	8000fb0 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	@ 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e207      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004446:	4b5b      	ldr	r3, [pc, #364]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0f0      	beq.n	8004434 <HAL_RCC_OscConfig+0xc0>
 8004452:	e014      	b.n	800447e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004454:	f7fc fdac 	bl	8000fb0 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800445c:	f7fc fda8 	bl	8000fb0 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b64      	cmp	r3, #100	@ 0x64
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e1f3      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800446e:	4b51      	ldr	r3, [pc, #324]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <HAL_RCC_OscConfig+0xe8>
 800447a:	e000      	b.n	800447e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800447c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d063      	beq.n	8004552 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800448a:	4b4a      	ldr	r3, [pc, #296]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f003 030c 	and.w	r3, r3, #12
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00b      	beq.n	80044ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004496:	4b47      	ldr	r3, [pc, #284]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800449e:	2b08      	cmp	r3, #8
 80044a0:	d11c      	bne.n	80044dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044a2:	4b44      	ldr	r3, [pc, #272]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d116      	bne.n	80044dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ae:	4b41      	ldr	r3, [pc, #260]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <HAL_RCC_OscConfig+0x152>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d001      	beq.n	80044c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e1c7      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c6:	4b3b      	ldr	r3, [pc, #236]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	00db      	lsls	r3, r3, #3
 80044d4:	4937      	ldr	r1, [pc, #220]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044da:	e03a      	b.n	8004552 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d020      	beq.n	8004526 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044e4:	4b34      	ldr	r3, [pc, #208]	@ (80045b8 <HAL_RCC_OscConfig+0x244>)
 80044e6:	2201      	movs	r2, #1
 80044e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ea:	f7fc fd61 	bl	8000fb0 <HAL_GetTick>
 80044ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f0:	e008      	b.n	8004504 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044f2:	f7fc fd5d 	bl	8000fb0 <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d901      	bls.n	8004504 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e1a8      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004504:	4b2b      	ldr	r3, [pc, #172]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0f0      	beq.n	80044f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004510:	4b28      	ldr	r3, [pc, #160]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	4925      	ldr	r1, [pc, #148]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004520:	4313      	orrs	r3, r2
 8004522:	600b      	str	r3, [r1, #0]
 8004524:	e015      	b.n	8004552 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004526:	4b24      	ldr	r3, [pc, #144]	@ (80045b8 <HAL_RCC_OscConfig+0x244>)
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452c:	f7fc fd40 	bl	8000fb0 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004534:	f7fc fd3c 	bl	8000fb0 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e187      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004546:	4b1b      	ldr	r3, [pc, #108]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0308 	and.w	r3, r3, #8
 800455a:	2b00      	cmp	r3, #0
 800455c:	d036      	beq.n	80045cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d016      	beq.n	8004594 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004566:	4b15      	ldr	r3, [pc, #84]	@ (80045bc <HAL_RCC_OscConfig+0x248>)
 8004568:	2201      	movs	r2, #1
 800456a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800456c:	f7fc fd20 	bl	8000fb0 <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004574:	f7fc fd1c 	bl	8000fb0 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e167      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004586:	4b0b      	ldr	r3, [pc, #44]	@ (80045b4 <HAL_RCC_OscConfig+0x240>)
 8004588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d0f0      	beq.n	8004574 <HAL_RCC_OscConfig+0x200>
 8004592:	e01b      	b.n	80045cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004594:	4b09      	ldr	r3, [pc, #36]	@ (80045bc <HAL_RCC_OscConfig+0x248>)
 8004596:	2200      	movs	r2, #0
 8004598:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800459a:	f7fc fd09 	bl	8000fb0 <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045a0:	e00e      	b.n	80045c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045a2:	f7fc fd05 	bl	8000fb0 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d907      	bls.n	80045c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e150      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
 80045b4:	40023800 	.word	0x40023800
 80045b8:	42470000 	.word	0x42470000
 80045bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045c0:	4b88      	ldr	r3, [pc, #544]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80045c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1ea      	bne.n	80045a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f000 8097 	beq.w	8004708 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045da:	2300      	movs	r3, #0
 80045dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045de:	4b81      	ldr	r3, [pc, #516]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10f      	bne.n	800460a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ea:	2300      	movs	r3, #0
 80045ec:	60bb      	str	r3, [r7, #8]
 80045ee:	4b7d      	ldr	r3, [pc, #500]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80045f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f2:	4a7c      	ldr	r2, [pc, #496]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80045f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045fa:	4b7a      	ldr	r3, [pc, #488]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004606:	2301      	movs	r3, #1
 8004608:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800460a:	4b77      	ldr	r3, [pc, #476]	@ (80047e8 <HAL_RCC_OscConfig+0x474>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004612:	2b00      	cmp	r3, #0
 8004614:	d118      	bne.n	8004648 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004616:	4b74      	ldr	r3, [pc, #464]	@ (80047e8 <HAL_RCC_OscConfig+0x474>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a73      	ldr	r2, [pc, #460]	@ (80047e8 <HAL_RCC_OscConfig+0x474>)
 800461c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004620:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004622:	f7fc fcc5 	bl	8000fb0 <HAL_GetTick>
 8004626:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004628:	e008      	b.n	800463c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800462a:	f7fc fcc1 	bl	8000fb0 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d901      	bls.n	800463c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e10c      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800463c:	4b6a      	ldr	r3, [pc, #424]	@ (80047e8 <HAL_RCC_OscConfig+0x474>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0f0      	beq.n	800462a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d106      	bne.n	800465e <HAL_RCC_OscConfig+0x2ea>
 8004650:	4b64      	ldr	r3, [pc, #400]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004654:	4a63      	ldr	r2, [pc, #396]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004656:	f043 0301 	orr.w	r3, r3, #1
 800465a:	6713      	str	r3, [r2, #112]	@ 0x70
 800465c:	e01c      	b.n	8004698 <HAL_RCC_OscConfig+0x324>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	2b05      	cmp	r3, #5
 8004664:	d10c      	bne.n	8004680 <HAL_RCC_OscConfig+0x30c>
 8004666:	4b5f      	ldr	r3, [pc, #380]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800466a:	4a5e      	ldr	r2, [pc, #376]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 800466c:	f043 0304 	orr.w	r3, r3, #4
 8004670:	6713      	str	r3, [r2, #112]	@ 0x70
 8004672:	4b5c      	ldr	r3, [pc, #368]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004676:	4a5b      	ldr	r2, [pc, #364]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004678:	f043 0301 	orr.w	r3, r3, #1
 800467c:	6713      	str	r3, [r2, #112]	@ 0x70
 800467e:	e00b      	b.n	8004698 <HAL_RCC_OscConfig+0x324>
 8004680:	4b58      	ldr	r3, [pc, #352]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004684:	4a57      	ldr	r2, [pc, #348]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004686:	f023 0301 	bic.w	r3, r3, #1
 800468a:	6713      	str	r3, [r2, #112]	@ 0x70
 800468c:	4b55      	ldr	r3, [pc, #340]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 800468e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004690:	4a54      	ldr	r2, [pc, #336]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004692:	f023 0304 	bic.w	r3, r3, #4
 8004696:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d015      	beq.n	80046cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a0:	f7fc fc86 	bl	8000fb0 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046a6:	e00a      	b.n	80046be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a8:	f7fc fc82 	bl	8000fb0 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d901      	bls.n	80046be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e0cb      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046be:	4b49      	ldr	r3, [pc, #292]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80046c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0ee      	beq.n	80046a8 <HAL_RCC_OscConfig+0x334>
 80046ca:	e014      	b.n	80046f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046cc:	f7fc fc70 	bl	8000fb0 <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046d2:	e00a      	b.n	80046ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046d4:	f7fc fc6c 	bl	8000fb0 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e0b5      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ea:	4b3e      	ldr	r3, [pc, #248]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80046ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1ee      	bne.n	80046d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046f6:	7dfb      	ldrb	r3, [r7, #23]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d105      	bne.n	8004708 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046fc:	4b39      	ldr	r3, [pc, #228]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80046fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004700:	4a38      	ldr	r2, [pc, #224]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004702:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004706:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 80a1 	beq.w	8004854 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004712:	4b34      	ldr	r3, [pc, #208]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 030c 	and.w	r3, r3, #12
 800471a:	2b08      	cmp	r3, #8
 800471c:	d05c      	beq.n	80047d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	2b02      	cmp	r3, #2
 8004724:	d141      	bne.n	80047aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004726:	4b31      	ldr	r3, [pc, #196]	@ (80047ec <HAL_RCC_OscConfig+0x478>)
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800472c:	f7fc fc40 	bl	8000fb0 <HAL_GetTick>
 8004730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004732:	e008      	b.n	8004746 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004734:	f7fc fc3c 	bl	8000fb0 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b02      	cmp	r3, #2
 8004740:	d901      	bls.n	8004746 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e087      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004746:	4b27      	ldr	r3, [pc, #156]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1f0      	bne.n	8004734 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69da      	ldr	r2, [r3, #28]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004760:	019b      	lsls	r3, r3, #6
 8004762:	431a      	orrs	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004768:	085b      	lsrs	r3, r3, #1
 800476a:	3b01      	subs	r3, #1
 800476c:	041b      	lsls	r3, r3, #16
 800476e:	431a      	orrs	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004774:	061b      	lsls	r3, r3, #24
 8004776:	491b      	ldr	r1, [pc, #108]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 8004778:	4313      	orrs	r3, r2
 800477a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800477c:	4b1b      	ldr	r3, [pc, #108]	@ (80047ec <HAL_RCC_OscConfig+0x478>)
 800477e:	2201      	movs	r2, #1
 8004780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004782:	f7fc fc15 	bl	8000fb0 <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800478a:	f7fc fc11 	bl	8000fb0 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b02      	cmp	r3, #2
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e05c      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800479c:	4b11      	ldr	r3, [pc, #68]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d0f0      	beq.n	800478a <HAL_RCC_OscConfig+0x416>
 80047a8:	e054      	b.n	8004854 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047aa:	4b10      	ldr	r3, [pc, #64]	@ (80047ec <HAL_RCC_OscConfig+0x478>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b0:	f7fc fbfe 	bl	8000fb0 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b8:	f7fc fbfa 	bl	8000fb0 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e045      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ca:	4b06      	ldr	r3, [pc, #24]	@ (80047e4 <HAL_RCC_OscConfig+0x470>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1f0      	bne.n	80047b8 <HAL_RCC_OscConfig+0x444>
 80047d6:	e03d      	b.n	8004854 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d107      	bne.n	80047f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e038      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
 80047e4:	40023800 	.word	0x40023800
 80047e8:	40007000 	.word	0x40007000
 80047ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004860 <HAL_RCC_OscConfig+0x4ec>)
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d028      	beq.n	8004850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004808:	429a      	cmp	r2, r3
 800480a:	d121      	bne.n	8004850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004816:	429a      	cmp	r2, r3
 8004818:	d11a      	bne.n	8004850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004820:	4013      	ands	r3, r2
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004826:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004828:	4293      	cmp	r3, r2
 800482a:	d111      	bne.n	8004850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004836:	085b      	lsrs	r3, r3, #1
 8004838:	3b01      	subs	r3, #1
 800483a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800483c:	429a      	cmp	r2, r3
 800483e:	d107      	bne.n	8004850 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800484c:	429a      	cmp	r2, r3
 800484e:	d001      	beq.n	8004854 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e000      	b.n	8004856 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3718      	adds	r7, #24
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	40023800 	.word	0x40023800

08004864 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d101      	bne.n	8004878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e0cc      	b.n	8004a12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004878:	4b68      	ldr	r3, [pc, #416]	@ (8004a1c <HAL_RCC_ClockConfig+0x1b8>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	429a      	cmp	r2, r3
 8004884:	d90c      	bls.n	80048a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004886:	4b65      	ldr	r3, [pc, #404]	@ (8004a1c <HAL_RCC_ClockConfig+0x1b8>)
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800488e:	4b63      	ldr	r3, [pc, #396]	@ (8004a1c <HAL_RCC_ClockConfig+0x1b8>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	683a      	ldr	r2, [r7, #0]
 8004898:	429a      	cmp	r2, r3
 800489a:	d001      	beq.n	80048a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e0b8      	b.n	8004a12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d020      	beq.n	80048ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d005      	beq.n	80048c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048b8:	4b59      	ldr	r3, [pc, #356]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	4a58      	ldr	r2, [pc, #352]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80048be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0308 	and.w	r3, r3, #8
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d005      	beq.n	80048dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048d0:	4b53      	ldr	r3, [pc, #332]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	4a52      	ldr	r2, [pc, #328]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80048d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048dc:	4b50      	ldr	r3, [pc, #320]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	494d      	ldr	r1, [pc, #308]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d044      	beq.n	8004984 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d107      	bne.n	8004912 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004902:	4b47      	ldr	r3, [pc, #284]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d119      	bne.n	8004942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e07f      	b.n	8004a12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	2b02      	cmp	r3, #2
 8004918:	d003      	beq.n	8004922 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800491e:	2b03      	cmp	r3, #3
 8004920:	d107      	bne.n	8004932 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004922:	4b3f      	ldr	r3, [pc, #252]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d109      	bne.n	8004942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e06f      	b.n	8004a12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004932:	4b3b      	ldr	r3, [pc, #236]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e067      	b.n	8004a12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004942:	4b37      	ldr	r3, [pc, #220]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f023 0203 	bic.w	r2, r3, #3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	4934      	ldr	r1, [pc, #208]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 8004950:	4313      	orrs	r3, r2
 8004952:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004954:	f7fc fb2c 	bl	8000fb0 <HAL_GetTick>
 8004958:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800495a:	e00a      	b.n	8004972 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800495c:	f7fc fb28 	bl	8000fb0 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800496a:	4293      	cmp	r3, r2
 800496c:	d901      	bls.n	8004972 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e04f      	b.n	8004a12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004972:	4b2b      	ldr	r3, [pc, #172]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	f003 020c 	and.w	r2, r3, #12
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	429a      	cmp	r2, r3
 8004982:	d1eb      	bne.n	800495c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004984:	4b25      	ldr	r3, [pc, #148]	@ (8004a1c <HAL_RCC_ClockConfig+0x1b8>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0307 	and.w	r3, r3, #7
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	429a      	cmp	r2, r3
 8004990:	d20c      	bcs.n	80049ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004992:	4b22      	ldr	r3, [pc, #136]	@ (8004a1c <HAL_RCC_ClockConfig+0x1b8>)
 8004994:	683a      	ldr	r2, [r7, #0]
 8004996:	b2d2      	uxtb	r2, r2
 8004998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800499a:	4b20      	ldr	r3, [pc, #128]	@ (8004a1c <HAL_RCC_ClockConfig+0x1b8>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0307 	and.w	r3, r3, #7
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d001      	beq.n	80049ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e032      	b.n	8004a12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d008      	beq.n	80049ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049b8:	4b19      	ldr	r3, [pc, #100]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	4916      	ldr	r1, [pc, #88]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0308 	and.w	r3, r3, #8
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d009      	beq.n	80049ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049d6:	4b12      	ldr	r3, [pc, #72]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	00db      	lsls	r3, r3, #3
 80049e4:	490e      	ldr	r1, [pc, #56]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049ea:	f000 f821 	bl	8004a30 <HAL_RCC_GetSysClockFreq>
 80049ee:	4602      	mov	r2, r0
 80049f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004a20 <HAL_RCC_ClockConfig+0x1bc>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	091b      	lsrs	r3, r3, #4
 80049f6:	f003 030f 	and.w	r3, r3, #15
 80049fa:	490a      	ldr	r1, [pc, #40]	@ (8004a24 <HAL_RCC_ClockConfig+0x1c0>)
 80049fc:	5ccb      	ldrb	r3, [r1, r3]
 80049fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004a02:	4a09      	ldr	r2, [pc, #36]	@ (8004a28 <HAL_RCC_ClockConfig+0x1c4>)
 8004a04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a06:	4b09      	ldr	r3, [pc, #36]	@ (8004a2c <HAL_RCC_ClockConfig+0x1c8>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fc f97c 	bl	8000d08 <HAL_InitTick>

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3710      	adds	r7, #16
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	40023c00 	.word	0x40023c00
 8004a20:	40023800 	.word	0x40023800
 8004a24:	0800b468 	.word	0x0800b468
 8004a28:	20000000 	.word	0x20000000
 8004a2c:	20000004 	.word	0x20000004

08004a30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a34:	b094      	sub	sp, #80	@ 0x50
 8004a36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a44:	2300      	movs	r3, #0
 8004a46:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a48:	4b79      	ldr	r3, [pc, #484]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f003 030c 	and.w	r3, r3, #12
 8004a50:	2b08      	cmp	r3, #8
 8004a52:	d00d      	beq.n	8004a70 <HAL_RCC_GetSysClockFreq+0x40>
 8004a54:	2b08      	cmp	r3, #8
 8004a56:	f200 80e1 	bhi.w	8004c1c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d002      	beq.n	8004a64 <HAL_RCC_GetSysClockFreq+0x34>
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d003      	beq.n	8004a6a <HAL_RCC_GetSysClockFreq+0x3a>
 8004a62:	e0db      	b.n	8004c1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a64:	4b73      	ldr	r3, [pc, #460]	@ (8004c34 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a68:	e0db      	b.n	8004c22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a6a:	4b73      	ldr	r3, [pc, #460]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a6e:	e0d8      	b.n	8004c22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a70:	4b6f      	ldr	r3, [pc, #444]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a78:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a7a:	4b6d      	ldr	r3, [pc, #436]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d063      	beq.n	8004b4e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a86:	4b6a      	ldr	r3, [pc, #424]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	099b      	lsrs	r3, r3, #6
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a98:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004aa2:	4622      	mov	r2, r4
 8004aa4:	462b      	mov	r3, r5
 8004aa6:	f04f 0000 	mov.w	r0, #0
 8004aaa:	f04f 0100 	mov.w	r1, #0
 8004aae:	0159      	lsls	r1, r3, #5
 8004ab0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ab4:	0150      	lsls	r0, r2, #5
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	460b      	mov	r3, r1
 8004aba:	4621      	mov	r1, r4
 8004abc:	1a51      	subs	r1, r2, r1
 8004abe:	6139      	str	r1, [r7, #16]
 8004ac0:	4629      	mov	r1, r5
 8004ac2:	eb63 0301 	sbc.w	r3, r3, r1
 8004ac6:	617b      	str	r3, [r7, #20]
 8004ac8:	f04f 0200 	mov.w	r2, #0
 8004acc:	f04f 0300 	mov.w	r3, #0
 8004ad0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ad4:	4659      	mov	r1, fp
 8004ad6:	018b      	lsls	r3, r1, #6
 8004ad8:	4651      	mov	r1, sl
 8004ada:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ade:	4651      	mov	r1, sl
 8004ae0:	018a      	lsls	r2, r1, #6
 8004ae2:	4651      	mov	r1, sl
 8004ae4:	ebb2 0801 	subs.w	r8, r2, r1
 8004ae8:	4659      	mov	r1, fp
 8004aea:	eb63 0901 	sbc.w	r9, r3, r1
 8004aee:	f04f 0200 	mov.w	r2, #0
 8004af2:	f04f 0300 	mov.w	r3, #0
 8004af6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004afa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004afe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b02:	4690      	mov	r8, r2
 8004b04:	4699      	mov	r9, r3
 8004b06:	4623      	mov	r3, r4
 8004b08:	eb18 0303 	adds.w	r3, r8, r3
 8004b0c:	60bb      	str	r3, [r7, #8]
 8004b0e:	462b      	mov	r3, r5
 8004b10:	eb49 0303 	adc.w	r3, r9, r3
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	f04f 0200 	mov.w	r2, #0
 8004b1a:	f04f 0300 	mov.w	r3, #0
 8004b1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b22:	4629      	mov	r1, r5
 8004b24:	024b      	lsls	r3, r1, #9
 8004b26:	4621      	mov	r1, r4
 8004b28:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b2c:	4621      	mov	r1, r4
 8004b2e:	024a      	lsls	r2, r1, #9
 8004b30:	4610      	mov	r0, r2
 8004b32:	4619      	mov	r1, r3
 8004b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b36:	2200      	movs	r2, #0
 8004b38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b40:	f7fb fb4e 	bl	80001e0 <__aeabi_uldivmod>
 8004b44:	4602      	mov	r2, r0
 8004b46:	460b      	mov	r3, r1
 8004b48:	4613      	mov	r3, r2
 8004b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b4c:	e058      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b4e:	4b38      	ldr	r3, [pc, #224]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	099b      	lsrs	r3, r3, #6
 8004b54:	2200      	movs	r2, #0
 8004b56:	4618      	mov	r0, r3
 8004b58:	4611      	mov	r1, r2
 8004b5a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b5e:	623b      	str	r3, [r7, #32]
 8004b60:	2300      	movs	r3, #0
 8004b62:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b68:	4642      	mov	r2, r8
 8004b6a:	464b      	mov	r3, r9
 8004b6c:	f04f 0000 	mov.w	r0, #0
 8004b70:	f04f 0100 	mov.w	r1, #0
 8004b74:	0159      	lsls	r1, r3, #5
 8004b76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b7a:	0150      	lsls	r0, r2, #5
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	460b      	mov	r3, r1
 8004b80:	4641      	mov	r1, r8
 8004b82:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b86:	4649      	mov	r1, r9
 8004b88:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ba0:	ebb2 040a 	subs.w	r4, r2, sl
 8004ba4:	eb63 050b 	sbc.w	r5, r3, fp
 8004ba8:	f04f 0200 	mov.w	r2, #0
 8004bac:	f04f 0300 	mov.w	r3, #0
 8004bb0:	00eb      	lsls	r3, r5, #3
 8004bb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bb6:	00e2      	lsls	r2, r4, #3
 8004bb8:	4614      	mov	r4, r2
 8004bba:	461d      	mov	r5, r3
 8004bbc:	4643      	mov	r3, r8
 8004bbe:	18e3      	adds	r3, r4, r3
 8004bc0:	603b      	str	r3, [r7, #0]
 8004bc2:	464b      	mov	r3, r9
 8004bc4:	eb45 0303 	adc.w	r3, r5, r3
 8004bc8:	607b      	str	r3, [r7, #4]
 8004bca:	f04f 0200 	mov.w	r2, #0
 8004bce:	f04f 0300 	mov.w	r3, #0
 8004bd2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bd6:	4629      	mov	r1, r5
 8004bd8:	028b      	lsls	r3, r1, #10
 8004bda:	4621      	mov	r1, r4
 8004bdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004be0:	4621      	mov	r1, r4
 8004be2:	028a      	lsls	r2, r1, #10
 8004be4:	4610      	mov	r0, r2
 8004be6:	4619      	mov	r1, r3
 8004be8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bea:	2200      	movs	r2, #0
 8004bec:	61bb      	str	r3, [r7, #24]
 8004bee:	61fa      	str	r2, [r7, #28]
 8004bf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bf4:	f7fb faf4 	bl	80001e0 <__aeabi_uldivmod>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004c00:	4b0b      	ldr	r3, [pc, #44]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	0c1b      	lsrs	r3, r3, #16
 8004c06:	f003 0303 	and.w	r3, r3, #3
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	005b      	lsls	r3, r3, #1
 8004c0e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004c10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c1a:	e002      	b.n	8004c22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c1c:	4b05      	ldr	r3, [pc, #20]	@ (8004c34 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3750      	adds	r7, #80	@ 0x50
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c2e:	bf00      	nop
 8004c30:	40023800 	.word	0x40023800
 8004c34:	00f42400 	.word	0x00f42400
 8004c38:	007a1200 	.word	0x007a1200

08004c3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c40:	4b03      	ldr	r3, [pc, #12]	@ (8004c50 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c42:	681b      	ldr	r3, [r3, #0]
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	20000000 	.word	0x20000000

08004c54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c58:	f7ff fff0 	bl	8004c3c <HAL_RCC_GetHCLKFreq>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	4b05      	ldr	r3, [pc, #20]	@ (8004c74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	0a9b      	lsrs	r3, r3, #10
 8004c64:	f003 0307 	and.w	r3, r3, #7
 8004c68:	4903      	ldr	r1, [pc, #12]	@ (8004c78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c6a:	5ccb      	ldrb	r3, [r1, r3]
 8004c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	40023800 	.word	0x40023800
 8004c78:	0800b478 	.word	0x0800b478

08004c7c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	220f      	movs	r2, #15
 8004c8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c8c:	4b12      	ldr	r3, [pc, #72]	@ (8004cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f003 0203 	and.w	r2, r3, #3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c98:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004cb0:	4b09      	ldr	r3, [pc, #36]	@ (8004cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	08db      	lsrs	r3, r3, #3
 8004cb6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004cbe:	4b07      	ldr	r3, [pc, #28]	@ (8004cdc <HAL_RCC_GetClockConfig+0x60>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0207 	and.w	r2, r3, #7
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	601a      	str	r2, [r3, #0]
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	40023800 	.word	0x40023800
 8004cdc:	40023c00 	.word	0x40023c00

08004ce0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d105      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d038      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d08:	4b68      	ldr	r3, [pc, #416]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d0e:	f7fc f94f 	bl	8000fb0 <HAL_GetTick>
 8004d12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d14:	e008      	b.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d16:	f7fc f94b 	bl	8000fb0 <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d901      	bls.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e0bd      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d28:	4b61      	ldr	r3, [pc, #388]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1f0      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	019b      	lsls	r3, r3, #6
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	071b      	lsls	r3, r3, #28
 8004d46:	495a      	ldr	r1, [pc, #360]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d4e:	4b57      	ldr	r3, [pc, #348]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004d50:	2201      	movs	r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d54:	f7fc f92c 	bl	8000fb0 <HAL_GetTick>
 8004d58:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d5c:	f7fc f928 	bl	8000fb0 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d901      	bls.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e09a      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d6e:	4b50      	ldr	r3, [pc, #320]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0f0      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 8083 	beq.w	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d88:	2300      	movs	r3, #0
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	4b48      	ldr	r3, [pc, #288]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d90:	4a47      	ldr	r2, [pc, #284]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d96:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d98:	4b45      	ldr	r3, [pc, #276]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004da4:	4b43      	ldr	r3, [pc, #268]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a42      	ldr	r2, [pc, #264]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dae:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004db0:	f7fc f8fe 	bl	8000fb0 <HAL_GetTick>
 8004db4:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004db6:	e008      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004db8:	f7fc f8fa 	bl	8000fb0 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d901      	bls.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e06c      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004dca:	4b3a      	ldr	r3, [pc, #232]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d0f0      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dd6:	4b36      	ldr	r3, [pc, #216]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dde:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d02f      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d028      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004df4:	4b2e      	ldr	r3, [pc, #184]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dfc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004dfe:	4b2e      	ldr	r3, [pc, #184]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e00:	2201      	movs	r2, #1
 8004e02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e04:	4b2c      	ldr	r3, [pc, #176]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e06:	2200      	movs	r2, #0
 8004e08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e0a:	4a29      	ldr	r2, [pc, #164]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e10:	4b27      	ldr	r3, [pc, #156]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d114      	bne.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e1c:	f7fc f8c8 	bl	8000fb0 <HAL_GetTick>
 8004e20:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e22:	e00a      	b.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e24:	f7fc f8c4 	bl	8000fb0 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d901      	bls.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e034      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d0ee      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e52:	d10d      	bne.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004e54:	4b16      	ldr	r3, [pc, #88]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e68:	4911      	ldr	r1, [pc, #68]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	608b      	str	r3, [r1, #8]
 8004e6e:	e005      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004e70:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	4a0e      	ldr	r2, [pc, #56]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e76:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e7a:	6093      	str	r3, [r2, #8]
 8004e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e88:	4909      	ldr	r1, [pc, #36]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0308 	and.w	r3, r3, #8
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	7d1a      	ldrb	r2, [r3, #20]
 8004e9e:	4b07      	ldr	r3, [pc, #28]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004ea0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	42470068 	.word	0x42470068
 8004eb0:	40023800 	.word	0x40023800
 8004eb4:	40007000 	.word	0x40007000
 8004eb8:	42470e40 	.word	0x42470e40
 8004ebc:	424711e0 	.word	0x424711e0

08004ec0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d141      	bne.n	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004ede:	4b25      	ldr	r3, [pc, #148]	@ (8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ee6:	60fb      	str	r3, [r7, #12]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d006      	beq.n	8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ef4:	d131      	bne.n	8004f5a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004ef6:	4b20      	ldr	r3, [pc, #128]	@ (8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004ef8:	617b      	str	r3, [r7, #20]
          break;
 8004efa:	e031      	b.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004efc:	4b1d      	ldr	r3, [pc, #116]	@ (8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f08:	d109      	bne.n	8004f1e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f14:	4a19      	ldr	r2, [pc, #100]	@ (8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1a:	613b      	str	r3, [r7, #16]
 8004f1c:	e008      	b.n	8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004f1e:	4b15      	ldr	r3, [pc, #84]	@ (8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f28:	4a15      	ldr	r2, [pc, #84]	@ (8004f80 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8004f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2e:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004f30:	4b10      	ldr	r3, [pc, #64]	@ (8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f36:	099b      	lsrs	r3, r3, #6
 8004f38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	fb02 f303 	mul.w	r3, r2, r3
 8004f42:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004f44:	4b0b      	ldr	r3, [pc, #44]	@ (8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f4a:	0f1b      	lsrs	r3, r3, #28
 8004f4c:	f003 0307 	and.w	r3, r3, #7
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f56:	617b      	str	r3, [r7, #20]
          break;
 8004f58:	e002      	b.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	617b      	str	r3, [r7, #20]
          break;
 8004f5e:	bf00      	nop
        }
      }
      break;
 8004f60:	e000      	b.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8004f62:	bf00      	nop
    }
  }
  return frequency;
 8004f64:	697b      	ldr	r3, [r7, #20]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	371c      	adds	r7, #28
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	40023800 	.word	0x40023800
 8004f78:	00bb8000 	.word	0x00bb8000
 8004f7c:	007a1200 	.word	0x007a1200
 8004f80:	00f42400 	.word	0x00f42400

08004f84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e07b      	b.n	800508e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d108      	bne.n	8004fb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fa6:	d009      	beq.n	8004fbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	61da      	str	r2, [r3, #28]
 8004fae:	e005      	b.n	8004fbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d106      	bne.n	8004fdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f7fb fe4e 	bl	8000c78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ff2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005004:	431a      	orrs	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800500e:	431a      	orrs	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	431a      	orrs	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	695b      	ldr	r3, [r3, #20]
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	431a      	orrs	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800502c:	431a      	orrs	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005036:	431a      	orrs	r2, r3
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005040:	ea42 0103 	orr.w	r1, r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005048:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	430a      	orrs	r2, r1
 8005052:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	0c1b      	lsrs	r3, r3, #16
 800505a:	f003 0104 	and.w	r1, r3, #4
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005062:	f003 0210 	and.w	r2, r3, #16
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	430a      	orrs	r2, r1
 800506c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	69da      	ldr	r2, [r3, #28]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800507c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b082      	sub	sp, #8
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e041      	b.n	800512c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d106      	bne.n	80050c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f839 	bl	8005134 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2202      	movs	r2, #2
 80050c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	3304      	adds	r3, #4
 80050d2:	4619      	mov	r1, r3
 80050d4:	4610      	mov	r0, r2
 80050d6:	f000 f9b1 	bl	800543c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3708      	adds	r7, #8
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800513c:	bf00      	nop
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005148:	b480      	push	{r7}
 800514a:	b085      	sub	sp, #20
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b01      	cmp	r3, #1
 800515a:	d001      	beq.n	8005160 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e044      	b.n	80051ea <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68da      	ldr	r2, [r3, #12]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f042 0201 	orr.w	r2, r2, #1
 8005176:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a1e      	ldr	r2, [pc, #120]	@ (80051f8 <HAL_TIM_Base_Start_IT+0xb0>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d018      	beq.n	80051b4 <HAL_TIM_Base_Start_IT+0x6c>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800518a:	d013      	beq.n	80051b4 <HAL_TIM_Base_Start_IT+0x6c>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a1a      	ldr	r2, [pc, #104]	@ (80051fc <HAL_TIM_Base_Start_IT+0xb4>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d00e      	beq.n	80051b4 <HAL_TIM_Base_Start_IT+0x6c>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a19      	ldr	r2, [pc, #100]	@ (8005200 <HAL_TIM_Base_Start_IT+0xb8>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d009      	beq.n	80051b4 <HAL_TIM_Base_Start_IT+0x6c>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a17      	ldr	r2, [pc, #92]	@ (8005204 <HAL_TIM_Base_Start_IT+0xbc>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d004      	beq.n	80051b4 <HAL_TIM_Base_Start_IT+0x6c>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a16      	ldr	r2, [pc, #88]	@ (8005208 <HAL_TIM_Base_Start_IT+0xc0>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d111      	bne.n	80051d8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2b06      	cmp	r3, #6
 80051c4:	d010      	beq.n	80051e8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f042 0201 	orr.w	r2, r2, #1
 80051d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d6:	e007      	b.n	80051e8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0201 	orr.w	r2, r2, #1
 80051e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3714      	adds	r7, #20
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	40010000 	.word	0x40010000
 80051fc:	40000400 	.word	0x40000400
 8005200:	40000800 	.word	0x40000800
 8005204:	40000c00 	.word	0x40000c00
 8005208:	40014000 	.word	0x40014000

0800520c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d020      	beq.n	8005270 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d01b      	beq.n	8005270 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f06f 0202 	mvn.w	r2, #2
 8005240:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	f003 0303 	and.w	r3, r3, #3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f8d2 	bl	8005400 <HAL_TIM_IC_CaptureCallback>
 800525c:	e005      	b.n	800526a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f8c4 	bl	80053ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 f8d5 	bl	8005414 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	f003 0304 	and.w	r3, r3, #4
 8005276:	2b00      	cmp	r3, #0
 8005278:	d020      	beq.n	80052bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b00      	cmp	r3, #0
 8005282:	d01b      	beq.n	80052bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f06f 0204 	mvn.w	r2, #4
 800528c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2202      	movs	r2, #2
 8005292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f8ac 	bl	8005400 <HAL_TIM_IC_CaptureCallback>
 80052a8:	e005      	b.n	80052b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f89e 	bl	80053ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f8af 	bl	8005414 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d020      	beq.n	8005308 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f003 0308 	and.w	r3, r3, #8
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d01b      	beq.n	8005308 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f06f 0208 	mvn.w	r2, #8
 80052d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2204      	movs	r2, #4
 80052de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	f003 0303 	and.w	r3, r3, #3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f886 	bl	8005400 <HAL_TIM_IC_CaptureCallback>
 80052f4:	e005      	b.n	8005302 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f878 	bl	80053ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 f889 	bl	8005414 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 0310 	and.w	r3, r3, #16
 800530e:	2b00      	cmp	r3, #0
 8005310:	d020      	beq.n	8005354 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f003 0310 	and.w	r3, r3, #16
 8005318:	2b00      	cmp	r3, #0
 800531a:	d01b      	beq.n	8005354 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f06f 0210 	mvn.w	r2, #16
 8005324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2208      	movs	r2, #8
 800532a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f860 	bl	8005400 <HAL_TIM_IC_CaptureCallback>
 8005340:	e005      	b.n	800534e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f852 	bl	80053ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f863 	bl	8005414 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00c      	beq.n	8005378 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	2b00      	cmp	r3, #0
 8005366:	d007      	beq.n	8005378 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f06f 0201 	mvn.w	r2, #1
 8005370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fb fb2a 	bl	80009cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00c      	beq.n	800539c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005388:	2b00      	cmp	r3, #0
 800538a:	d007      	beq.n	800539c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f8e6 	bl	8005568 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00c      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d007      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f834 	bl	8005428 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f003 0320 	and.w	r3, r3, #32
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00c      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f003 0320 	and.w	r3, r3, #32
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d007      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f06f 0220 	mvn.w	r2, #32
 80053dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f8b8 	bl	8005554 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053e4:	bf00      	nop
 80053e6:	3710      	adds	r7, #16
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a3a      	ldr	r2, [pc, #232]	@ (8005538 <TIM_Base_SetConfig+0xfc>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d00f      	beq.n	8005474 <TIM_Base_SetConfig+0x38>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800545a:	d00b      	beq.n	8005474 <TIM_Base_SetConfig+0x38>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a37      	ldr	r2, [pc, #220]	@ (800553c <TIM_Base_SetConfig+0x100>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d007      	beq.n	8005474 <TIM_Base_SetConfig+0x38>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a36      	ldr	r2, [pc, #216]	@ (8005540 <TIM_Base_SetConfig+0x104>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d003      	beq.n	8005474 <TIM_Base_SetConfig+0x38>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a35      	ldr	r2, [pc, #212]	@ (8005544 <TIM_Base_SetConfig+0x108>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d108      	bne.n	8005486 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800547a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	4313      	orrs	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2b      	ldr	r2, [pc, #172]	@ (8005538 <TIM_Base_SetConfig+0xfc>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d01b      	beq.n	80054c6 <TIM_Base_SetConfig+0x8a>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005494:	d017      	beq.n	80054c6 <TIM_Base_SetConfig+0x8a>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a28      	ldr	r2, [pc, #160]	@ (800553c <TIM_Base_SetConfig+0x100>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d013      	beq.n	80054c6 <TIM_Base_SetConfig+0x8a>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a27      	ldr	r2, [pc, #156]	@ (8005540 <TIM_Base_SetConfig+0x104>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d00f      	beq.n	80054c6 <TIM_Base_SetConfig+0x8a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a26      	ldr	r2, [pc, #152]	@ (8005544 <TIM_Base_SetConfig+0x108>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d00b      	beq.n	80054c6 <TIM_Base_SetConfig+0x8a>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a25      	ldr	r2, [pc, #148]	@ (8005548 <TIM_Base_SetConfig+0x10c>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d007      	beq.n	80054c6 <TIM_Base_SetConfig+0x8a>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a24      	ldr	r2, [pc, #144]	@ (800554c <TIM_Base_SetConfig+0x110>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d003      	beq.n	80054c6 <TIM_Base_SetConfig+0x8a>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a23      	ldr	r2, [pc, #140]	@ (8005550 <TIM_Base_SetConfig+0x114>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d108      	bne.n	80054d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	689a      	ldr	r2, [r3, #8]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a0e      	ldr	r2, [pc, #56]	@ (8005538 <TIM_Base_SetConfig+0xfc>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d103      	bne.n	800550c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	f003 0301 	and.w	r3, r3, #1
 800551a:	2b01      	cmp	r3, #1
 800551c:	d105      	bne.n	800552a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	f023 0201 	bic.w	r2, r3, #1
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	611a      	str	r2, [r3, #16]
  }
}
 800552a:	bf00      	nop
 800552c:	3714      	adds	r7, #20
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	40010000 	.word	0x40010000
 800553c:	40000400 	.word	0x40000400
 8005540:	40000800 	.word	0x40000800
 8005544:	40000c00 	.word	0x40000c00
 8005548:	40014000 	.word	0x40014000
 800554c:	40014400 	.word	0x40014400
 8005550:	40014800 	.word	0x40014800

08005554 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800557c:	b084      	sub	sp, #16
 800557e:	b580      	push	{r7, lr}
 8005580:	b084      	sub	sp, #16
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
 8005586:	f107 001c 	add.w	r0, r7, #28
 800558a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800558e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005592:	2b01      	cmp	r3, #1
 8005594:	d123      	bne.n	80055de <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80055aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80055be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d105      	bne.n	80055d2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 f9dc 	bl	8005990 <USB_CoreReset>
 80055d8:	4603      	mov	r3, r0
 80055da:	73fb      	strb	r3, [r7, #15]
 80055dc:	e01b      	b.n	8005616 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f9d0 	bl	8005990 <USB_CoreReset>
 80055f0:	4603      	mov	r3, r0
 80055f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80055f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d106      	bne.n	800560a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005600:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	639a      	str	r2, [r3, #56]	@ 0x38
 8005608:	e005      	b.n	8005616 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005616:	7fbb      	ldrb	r3, [r7, #30]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d10b      	bne.n	8005634 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f043 0206 	orr.w	r2, r3, #6
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f043 0220 	orr.w	r2, r3, #32
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005634:	7bfb      	ldrb	r3, [r7, #15]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005640:	b004      	add	sp, #16
 8005642:	4770      	bx	lr

08005644 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f043 0201 	orr.w	r2, r3, #1
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005666:	b480      	push	{r7}
 8005668:	b083      	sub	sp, #12
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f023 0201 	bic.w	r2, r3, #1
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	460b      	mov	r3, r1
 8005692:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005694:	2300      	movs	r3, #0
 8005696:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80056a4:	78fb      	ldrb	r3, [r7, #3]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d115      	bne.n	80056d6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80056b6:	200a      	movs	r0, #10
 80056b8:	f7fb fc86 	bl	8000fc8 <HAL_Delay>
      ms += 10U;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	330a      	adds	r3, #10
 80056c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f956 	bl	8005974 <USB_GetMode>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d01e      	beq.n	800570c <USB_SetCurrentMode+0x84>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80056d2:	d9f0      	bls.n	80056b6 <USB_SetCurrentMode+0x2e>
 80056d4:	e01a      	b.n	800570c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80056d6:	78fb      	ldrb	r3, [r7, #3]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d115      	bne.n	8005708 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80056e8:	200a      	movs	r0, #10
 80056ea:	f7fb fc6d 	bl	8000fc8 <HAL_Delay>
      ms += 10U;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	330a      	adds	r3, #10
 80056f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 f93d 	bl	8005974 <USB_GetMode>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d005      	beq.n	800570c <USB_SetCurrentMode+0x84>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2bc7      	cmp	r3, #199	@ 0xc7
 8005704:	d9f0      	bls.n	80056e8 <USB_SetCurrentMode+0x60>
 8005706:	e001      	b.n	800570c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e005      	b.n	8005718 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005710:	d101      	bne.n	8005716 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e000      	b.n	8005718 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	3301      	adds	r3, #1
 8005732:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800573a:	d901      	bls.n	8005740 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800573c:	2303      	movs	r3, #3
 800573e:	e01b      	b.n	8005778 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	daf2      	bge.n	800572e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	019b      	lsls	r3, r3, #6
 8005750:	f043 0220 	orr.w	r2, r3, #32
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	3301      	adds	r3, #1
 800575c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005764:	d901      	bls.n	800576a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e006      	b.n	8005778 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f003 0320 	and.w	r3, r3, #32
 8005772:	2b20      	cmp	r3, #32
 8005774:	d0f0      	beq.n	8005758 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	4618      	mov	r0, r3
 800577a:	3714      	adds	r7, #20
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	3301      	adds	r3, #1
 8005794:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800579c:	d901      	bls.n	80057a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e018      	b.n	80057d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	daf2      	bge.n	8005790 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80057aa:	2300      	movs	r3, #0
 80057ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2210      	movs	r2, #16
 80057b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	3301      	adds	r3, #1
 80057b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057c0:	d901      	bls.n	80057c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e006      	b.n	80057d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	f003 0310 	and.w	r3, r3, #16
 80057ce:	2b10      	cmp	r3, #16
 80057d0:	d0f0      	beq.n	80057b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3714      	adds	r7, #20
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b089      	sub	sp, #36	@ 0x24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	4611      	mov	r1, r2
 80057ec:	461a      	mov	r2, r3
 80057ee:	460b      	mov	r3, r1
 80057f0:	71fb      	strb	r3, [r7, #7]
 80057f2:	4613      	mov	r3, r2
 80057f4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80057fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005802:	2b00      	cmp	r3, #0
 8005804:	d123      	bne.n	800584e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005806:	88bb      	ldrh	r3, [r7, #4]
 8005808:	3303      	adds	r3, #3
 800580a:	089b      	lsrs	r3, r3, #2
 800580c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800580e:	2300      	movs	r3, #0
 8005810:	61bb      	str	r3, [r7, #24]
 8005812:	e018      	b.n	8005846 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005814:	79fb      	ldrb	r3, [r7, #7]
 8005816:	031a      	lsls	r2, r3, #12
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	4413      	add	r3, r2
 800581c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005820:	461a      	mov	r2, r3
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	3301      	adds	r3, #1
 800582c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	3301      	adds	r3, #1
 8005832:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	3301      	adds	r3, #1
 8005838:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	3301      	adds	r3, #1
 800583e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005840:	69bb      	ldr	r3, [r7, #24]
 8005842:	3301      	adds	r3, #1
 8005844:	61bb      	str	r3, [r7, #24]
 8005846:	69ba      	ldr	r2, [r7, #24]
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	429a      	cmp	r2, r3
 800584c:	d3e2      	bcc.n	8005814 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3724      	adds	r7, #36	@ 0x24
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800585c:	b480      	push	{r7}
 800585e:	b08b      	sub	sp, #44	@ 0x2c
 8005860:	af00      	add	r7, sp, #0
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	4613      	mov	r3, r2
 8005868:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005872:	88fb      	ldrh	r3, [r7, #6]
 8005874:	089b      	lsrs	r3, r3, #2
 8005876:	b29b      	uxth	r3, r3
 8005878:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800587a:	88fb      	ldrh	r3, [r7, #6]
 800587c:	f003 0303 	and.w	r3, r3, #3
 8005880:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005882:	2300      	movs	r3, #0
 8005884:	623b      	str	r3, [r7, #32]
 8005886:	e014      	b.n	80058b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	601a      	str	r2, [r3, #0]
    pDest++;
 8005894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005896:	3301      	adds	r3, #1
 8005898:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800589a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589c:	3301      	adds	r3, #1
 800589e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	3301      	adds	r3, #1
 80058a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	3301      	adds	r3, #1
 80058aa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80058ac:	6a3b      	ldr	r3, [r7, #32]
 80058ae:	3301      	adds	r3, #1
 80058b0:	623b      	str	r3, [r7, #32]
 80058b2:	6a3a      	ldr	r2, [r7, #32]
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d3e6      	bcc.n	8005888 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80058ba:	8bfb      	ldrh	r3, [r7, #30]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d01e      	beq.n	80058fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80058c0:	2300      	movs	r3, #0
 80058c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058ca:	461a      	mov	r2, r3
 80058cc:	f107 0310 	add.w	r3, r7, #16
 80058d0:	6812      	ldr	r2, [r2, #0]
 80058d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	6a3b      	ldr	r3, [r7, #32]
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	fa22 f303 	lsr.w	r3, r2, r3
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e4:	701a      	strb	r2, [r3, #0]
      i++;
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	3301      	adds	r3, #1
 80058ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80058ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ee:	3301      	adds	r3, #1
 80058f0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80058f2:	8bfb      	ldrh	r3, [r7, #30]
 80058f4:	3b01      	subs	r3, #1
 80058f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80058f8:	8bfb      	ldrh	r3, [r7, #30]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1ea      	bne.n	80058d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005900:	4618      	mov	r0, r3
 8005902:	372c      	adds	r7, #44	@ 0x2c
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800590c:	b480      	push	{r7}
 800590e:	b085      	sub	sp, #20
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	695b      	ldr	r3, [r3, #20]
 8005918:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	4013      	ands	r3, r2
 8005922:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005924:	68fb      	ldr	r3, [r7, #12]
}
 8005926:	4618      	mov	r0, r3
 8005928:	3714      	adds	r7, #20
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr

08005932 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005932:	b480      	push	{r7}
 8005934:	b085      	sub	sp, #20
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
 800593a:	460b      	mov	r3, r1
 800593c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005942:	78fb      	ldrb	r3, [r7, #3]
 8005944:	015a      	lsls	r2, r3, #5
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	4413      	add	r3, r2
 800594a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005952:	78fb      	ldrb	r3, [r7, #3]
 8005954:	015a      	lsls	r2, r3, #5
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	4413      	add	r3, r2
 800595a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	4013      	ands	r3, r2
 8005964:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005966:	68bb      	ldr	r3, [r7, #8]
}
 8005968:	4618      	mov	r0, r3
 800596a:	3714      	adds	r7, #20
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	695b      	ldr	r3, [r3, #20]
 8005980:	f003 0301 	and.w	r3, r3, #1
}
 8005984:	4618      	mov	r0, r3
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005998:	2300      	movs	r3, #0
 800599a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	3301      	adds	r3, #1
 80059a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059a8:	d901      	bls.n	80059ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e01b      	b.n	80059e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	daf2      	bge.n	800599c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80059b6:	2300      	movs	r3, #0
 80059b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	f043 0201 	orr.w	r2, r3, #1
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	3301      	adds	r3, #1
 80059ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059d2:	d901      	bls.n	80059d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e006      	b.n	80059e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	f003 0301 	and.w	r3, r3, #1
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d0f0      	beq.n	80059c6 <USB_CoreReset+0x36>

  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
	...

080059f4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80059f4:	b084      	sub	sp, #16
 80059f6:	b580      	push	{r7, lr}
 80059f8:	b086      	sub	sp, #24
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
 80059fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005a02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a06:	2300      	movs	r3, #0
 8005a08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a14:	461a      	mov	r2, r3
 8005a16:	2300      	movs	r3, #0
 8005a18:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a1e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a36:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d119      	bne.n	8005a7e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005a4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d10a      	bne.n	8005a68 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005a60:	f043 0304 	orr.w	r3, r3, #4
 8005a64:	6013      	str	r3, [r2, #0]
 8005a66:	e014      	b.n	8005a92 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005a76:	f023 0304 	bic.w	r3, r3, #4
 8005a7a:	6013      	str	r3, [r2, #0]
 8005a7c:	e009      	b.n	8005a92 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005a8c:	f023 0304 	bic.w	r3, r3, #4
 8005a90:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005a92:	2110      	movs	r1, #16
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f7ff fe43 	bl	8005720 <USB_FlushTxFifo>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d001      	beq.n	8005aa4 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f7ff fe6d 	bl	8005784 <USB_FlushRxFifo>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	613b      	str	r3, [r7, #16]
 8005ab8:	e015      	b.n	8005ae6 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	015a      	lsls	r2, r3, #5
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8005acc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	015a      	lsls	r2, r3, #5
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	4413      	add	r3, r2
 8005ad6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ada:	461a      	mov	r2, r3
 8005adc:	2300      	movs	r3, #0
 8005ade:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	613b      	str	r3, [r7, #16]
 8005ae6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005aea:	461a      	mov	r2, r3
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d3e3      	bcc.n	8005aba <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f04f 32ff 	mov.w	r2, #4294967295
 8005afe:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2280      	movs	r2, #128	@ 0x80
 8005b04:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a0e      	ldr	r2, [pc, #56]	@ (8005b44 <USB_HostInit+0x150>)
 8005b0a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a0e      	ldr	r2, [pc, #56]	@ (8005b48 <USB_HostInit+0x154>)
 8005b10:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005b14:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d105      	bne.n	8005b28 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	f043 0210 	orr.w	r2, r3, #16
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	699a      	ldr	r2, [r3, #24]
 8005b2c:	4b07      	ldr	r3, [pc, #28]	@ (8005b4c <USB_HostInit+0x158>)
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3718      	adds	r7, #24
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b40:	b004      	add	sp, #16
 8005b42:	4770      	bx	lr
 8005b44:	00600080 	.word	0x00600080
 8005b48:	004000e0 	.word	0x004000e0
 8005b4c:	a3200008 	.word	0xa3200008

08005b50 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	460b      	mov	r3, r1
 8005b5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b6e:	f023 0303 	bic.w	r3, r3, #3
 8005b72:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	78fb      	ldrb	r3, [r7, #3]
 8005b7e:	f003 0303 	and.w	r3, r3, #3
 8005b82:	68f9      	ldr	r1, [r7, #12]
 8005b84:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005b8c:	78fb      	ldrb	r3, [r7, #3]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d107      	bne.n	8005ba2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b98:	461a      	mov	r2, r3
 8005b9a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005b9e:	6053      	str	r3, [r2, #4]
 8005ba0:	e00c      	b.n	8005bbc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005ba2:	78fb      	ldrb	r3, [r7, #3]
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d107      	bne.n	8005bb8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005bb4:	6053      	str	r3, [r2, #4]
 8005bb6:	e001      	b.n	8005bbc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e000      	b.n	8005bbe <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr

08005bca <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005bea:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bf8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005bfa:	2064      	movs	r0, #100	@ 0x64
 8005bfc:	f7fb f9e4 	bl	8000fc8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005c08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c0c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005c0e:	200a      	movs	r0, #10
 8005c10:	f7fb f9da 	bl	8000fc8 <HAL_Delay>

  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005c1e:	b480      	push	{r7}
 8005c20:	b085      	sub	sp, #20
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
 8005c26:	460b      	mov	r3, r1
 8005c28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005c42:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d109      	bne.n	8005c62 <USB_DriveVbus+0x44>
 8005c4e:	78fb      	ldrb	r3, [r7, #3]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d106      	bne.n	8005c62 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005c5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005c60:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c6c:	d109      	bne.n	8005c82 <USB_DriveVbus+0x64>
 8005c6e:	78fb      	ldrb	r3, [r7, #3]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d106      	bne.n	8005c82 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005c7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c80:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3714      	adds	r7, #20
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	0c5b      	lsrs	r3, r3, #17
 8005cae:	f003 0303 	and.w	r3, r3, #3
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b085      	sub	sp, #20
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	b29b      	uxth	r3, r3
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3714      	adds	r7, #20
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b088      	sub	sp, #32
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	4608      	mov	r0, r1
 8005cea:	4611      	mov	r1, r2
 8005cec:	461a      	mov	r2, r3
 8005cee:	4603      	mov	r3, r0
 8005cf0:	70fb      	strb	r3, [r7, #3]
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	70bb      	strb	r3, [r7, #2]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005d02:	78fb      	ldrb	r3, [r7, #3]
 8005d04:	015a      	lsls	r2, r3, #5
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	4413      	add	r3, r2
 8005d0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d0e:	461a      	mov	r2, r3
 8005d10:	f04f 33ff 	mov.w	r3, #4294967295
 8005d14:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005d16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005d1a:	2b03      	cmp	r3, #3
 8005d1c:	d867      	bhi.n	8005dee <USB_HC_Init+0x10e>
 8005d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d24 <USB_HC_Init+0x44>)
 8005d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d24:	08005d35 	.word	0x08005d35
 8005d28:	08005db1 	.word	0x08005db1
 8005d2c:	08005d35 	.word	0x08005d35
 8005d30:	08005d73 	.word	0x08005d73
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005d34:	78fb      	ldrb	r3, [r7, #3]
 8005d36:	015a      	lsls	r2, r3, #5
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d40:	461a      	mov	r2, r3
 8005d42:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005d46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005d48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	da51      	bge.n	8005df4 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005d50:	78fb      	ldrb	r3, [r7, #3]
 8005d52:	015a      	lsls	r2, r3, #5
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	4413      	add	r3, r2
 8005d58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	78fa      	ldrb	r2, [r7, #3]
 8005d60:	0151      	lsls	r1, r2, #5
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	440a      	add	r2, r1
 8005d66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d6e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005d70:	e040      	b.n	8005df4 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005d72:	78fb      	ldrb	r3, [r7, #3]
 8005d74:	015a      	lsls	r2, r3, #5
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	4413      	add	r3, r2
 8005d7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005d84:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005d86:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	da34      	bge.n	8005df8 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005d8e:	78fb      	ldrb	r3, [r7, #3]
 8005d90:	015a      	lsls	r2, r3, #5
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	4413      	add	r3, r2
 8005d96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	78fa      	ldrb	r2, [r7, #3]
 8005d9e:	0151      	lsls	r1, r2, #5
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	440a      	add	r2, r1
 8005da4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dac:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005dae:	e023      	b.n	8005df8 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005db0:	78fb      	ldrb	r3, [r7, #3]
 8005db2:	015a      	lsls	r2, r3, #5
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	4413      	add	r3, r2
 8005db8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	f240 2325 	movw	r3, #549	@ 0x225
 8005dc2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005dc4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	da17      	bge.n	8005dfc <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005dcc:	78fb      	ldrb	r3, [r7, #3]
 8005dce:	015a      	lsls	r2, r3, #5
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	4413      	add	r3, r2
 8005dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	78fa      	ldrb	r2, [r7, #3]
 8005ddc:	0151      	lsls	r1, r2, #5
 8005dde:	693a      	ldr	r2, [r7, #16]
 8005de0:	440a      	add	r2, r1
 8005de2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005de6:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005dea:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005dec:	e006      	b.n	8005dfc <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	77fb      	strb	r3, [r7, #31]
      break;
 8005df2:	e004      	b.n	8005dfe <USB_HC_Init+0x11e>
      break;
 8005df4:	bf00      	nop
 8005df6:	e002      	b.n	8005dfe <USB_HC_Init+0x11e>
      break;
 8005df8:	bf00      	nop
 8005dfa:	e000      	b.n	8005dfe <USB_HC_Init+0x11e>
      break;
 8005dfc:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005dfe:	78fb      	ldrb	r3, [r7, #3]
 8005e00:	015a      	lsls	r2, r3, #5
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005e10:	78fb      	ldrb	r3, [r7, #3]
 8005e12:	015a      	lsls	r2, r3, #5
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	4413      	add	r3, r2
 8005e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	78fa      	ldrb	r2, [r7, #3]
 8005e20:	0151      	lsls	r1, r2, #5
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	440a      	add	r2, r1
 8005e26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e2a:	f043 0302 	orr.w	r3, r3, #2
 8005e2e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e36:	699a      	ldr	r2, [r3, #24]
 8005e38:	78fb      	ldrb	r3, [r7, #3]
 8005e3a:	f003 030f 	and.w	r3, r3, #15
 8005e3e:	2101      	movs	r1, #1
 8005e40:	fa01 f303 	lsl.w	r3, r1, r3
 8005e44:	6939      	ldr	r1, [r7, #16]
 8005e46:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005e5a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	da03      	bge.n	8005e6a <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005e62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e66:	61bb      	str	r3, [r7, #24]
 8005e68:	e001      	b.n	8005e6e <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f7ff ff0e 	bl	8005c90 <USB_GetHostSpeed>
 8005e74:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005e76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d106      	bne.n	8005e8c <USB_HC_Init+0x1ac>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d003      	beq.n	8005e8c <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005e84:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005e88:	617b      	str	r3, [r7, #20]
 8005e8a:	e001      	b.n	8005e90 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005e90:	787b      	ldrb	r3, [r7, #1]
 8005e92:	059b      	lsls	r3, r3, #22
 8005e94:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005e98:	78bb      	ldrb	r3, [r7, #2]
 8005e9a:	02db      	lsls	r3, r3, #11
 8005e9c:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ea0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005ea2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005ea6:	049b      	lsls	r3, r3, #18
 8005ea8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005eac:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005eae:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005eb0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005eb4:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ebe:	78fa      	ldrb	r2, [r7, #3]
 8005ec0:	0151      	lsls	r1, r2, #5
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	440a      	add	r2, r1
 8005ec6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005eca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ece:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005ed0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005ed4:	2b03      	cmp	r3, #3
 8005ed6:	d003      	beq.n	8005ee0 <USB_HC_Init+0x200>
 8005ed8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d10f      	bne.n	8005f00 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005ee0:	78fb      	ldrb	r3, [r7, #3]
 8005ee2:	015a      	lsls	r2, r3, #5
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	78fa      	ldrb	r2, [r7, #3]
 8005ef0:	0151      	lsls	r1, r2, #5
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	440a      	add	r2, r1
 8005ef6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005efa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005efe:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005f00:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3720      	adds	r7, #32
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop

08005f0c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b08c      	sub	sp, #48	@ 0x30
 8005f10:	af02      	add	r7, sp, #8
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	4613      	mov	r3, r2
 8005f18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	785b      	ldrb	r3, [r3, #1]
 8005f22:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005f24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f28:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	799b      	ldrb	r3, [r3, #6]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d158      	bne.n	8005fe4 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8005f32:	2301      	movs	r3, #1
 8005f34:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	78db      	ldrb	r3, [r3, #3]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d007      	beq.n	8005f4e <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005f3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	8a92      	ldrh	r2, [r2, #20]
 8005f44:	fb03 f202 	mul.w	r2, r3, r2
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	61da      	str	r2, [r3, #28]
 8005f4c:	e079      	b.n	8006042 <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	7c9b      	ldrb	r3, [r3, #18]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d130      	bne.n	8005fb8 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	2bbc      	cmp	r3, #188	@ 0xbc
 8005f5c:	d918      	bls.n	8005f90 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	8a9b      	ldrh	r3, [r3, #20]
 8005f62:	461a      	mov	r2, r3
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	69da      	ldr	r2, [r3, #28]
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d003      	beq.n	8005f80 <USB_HC_StartXfer+0x74>
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d103      	bne.n	8005f88 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2202      	movs	r2, #2
 8005f84:	60da      	str	r2, [r3, #12]
 8005f86:	e05c      	b.n	8006042 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	60da      	str	r2, [r3, #12]
 8005f8e:	e058      	b.n	8006042 <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	6a1a      	ldr	r2, [r3, #32]
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d007      	beq.n	8005fb0 <USB_HC_StartXfer+0xa4>
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d003      	beq.n	8005fb0 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	2204      	movs	r2, #4
 8005fac:	60da      	str	r2, [r3, #12]
 8005fae:	e048      	b.n	8006042 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	2203      	movs	r2, #3
 8005fb4:	60da      	str	r2, [r3, #12]
 8005fb6:	e044      	b.n	8006042 <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8005fb8:	79fb      	ldrb	r3, [r7, #7]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d10d      	bne.n	8005fda <USB_HC_StartXfer+0xce>
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	68ba      	ldr	r2, [r7, #8]
 8005fc4:	8a92      	ldrh	r2, [r2, #20]
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d907      	bls.n	8005fda <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005fca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005fcc:	68ba      	ldr	r2, [r7, #8]
 8005fce:	8a92      	ldrh	r2, [r2, #20]
 8005fd0:	fb03 f202 	mul.w	r2, r3, r2
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	61da      	str	r2, [r3, #28]
 8005fd8:	e033      	b.n	8006042 <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	6a1a      	ldr	r2, [r3, #32]
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	61da      	str	r2, [r3, #28]
 8005fe2:	e02e      	b.n	8006042 <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d018      	beq.n	800601e <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	6a1b      	ldr	r3, [r3, #32]
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	8a92      	ldrh	r2, [r2, #20]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	3b01      	subs	r3, #1
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	8a92      	ldrh	r2, [r2, #20]
 8005ffc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006000:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006002:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006004:	8b7b      	ldrh	r3, [r7, #26]
 8006006:	429a      	cmp	r2, r3
 8006008:	d90b      	bls.n	8006022 <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 800600a:	8b7b      	ldrh	r3, [r7, #26]
 800600c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800600e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	8a92      	ldrh	r2, [r2, #20]
 8006014:	fb03 f202 	mul.w	r2, r3, r2
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	61da      	str	r2, [r3, #28]
 800601c:	e001      	b.n	8006022 <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 800601e:	2301      	movs	r3, #1
 8006020:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	78db      	ldrb	r3, [r3, #3]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d007      	beq.n	800603a <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800602a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800602c:	68ba      	ldr	r2, [r7, #8]
 800602e:	8a92      	ldrh	r2, [r2, #20]
 8006030:	fb03 f202 	mul.w	r2, r3, r2
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	61da      	str	r2, [r3, #28]
 8006038:	e003      	b.n	8006042 <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	6a1a      	ldr	r2, [r3, #32]
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	69db      	ldr	r3, [r3, #28]
 8006046:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800604a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800604c:	04d9      	lsls	r1, r3, #19
 800604e:	4ba4      	ldr	r3, [pc, #656]	@ (80062e0 <USB_HC_StartXfer+0x3d4>)
 8006050:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006052:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	7d9b      	ldrb	r3, [r3, #22]
 8006058:	075b      	lsls	r3, r3, #29
 800605a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800605e:	69f9      	ldr	r1, [r7, #28]
 8006060:	0148      	lsls	r0, r1, #5
 8006062:	6a39      	ldr	r1, [r7, #32]
 8006064:	4401      	add	r1, r0
 8006066:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800606a:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800606c:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800606e:	79fb      	ldrb	r3, [r7, #7]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d009      	beq.n	8006088 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	6999      	ldr	r1, [r3, #24]
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	015a      	lsls	r2, r3, #5
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	4413      	add	r3, r2
 8006080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006084:	460a      	mov	r2, r1
 8006086:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006088:	6a3b      	ldr	r3, [r7, #32]
 800608a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b00      	cmp	r3, #0
 8006096:	bf0c      	ite	eq
 8006098:	2301      	moveq	r3, #1
 800609a:	2300      	movne	r3, #0
 800609c:	b2db      	uxtb	r3, r3
 800609e:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	015a      	lsls	r2, r3, #5
 80060a4:	6a3b      	ldr	r3, [r7, #32]
 80060a6:	4413      	add	r3, r2
 80060a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	69fa      	ldr	r2, [r7, #28]
 80060b0:	0151      	lsls	r1, r2, #5
 80060b2:	6a3a      	ldr	r2, [r7, #32]
 80060b4:	440a      	add	r2, r1
 80060b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060ba:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80060be:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	015a      	lsls	r2, r3, #5
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	4413      	add	r3, r2
 80060c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	7e7b      	ldrb	r3, [r7, #25]
 80060d0:	075b      	lsls	r3, r3, #29
 80060d2:	69f9      	ldr	r1, [r7, #28]
 80060d4:	0148      	lsls	r0, r1, #5
 80060d6:	6a39      	ldr	r1, [r7, #32]
 80060d8:	4401      	add	r1, r0
 80060da:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80060de:	4313      	orrs	r3, r2
 80060e0:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	799b      	ldrb	r3, [r3, #6]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	f040 80c4 	bne.w	8006274 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	7c5b      	ldrb	r3, [r3, #17]
 80060f0:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80060f2:	68ba      	ldr	r2, [r7, #8]
 80060f4:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80060f6:	4313      	orrs	r3, r2
 80060f8:	69fa      	ldr	r2, [r7, #28]
 80060fa:	0151      	lsls	r1, r2, #5
 80060fc:	6a3a      	ldr	r2, [r7, #32]
 80060fe:	440a      	add	r2, r1
 8006100:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006104:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006108:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	015a      	lsls	r2, r3, #5
 800610e:	6a3b      	ldr	r3, [r7, #32]
 8006110:	4413      	add	r3, r2
 8006112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	69fa      	ldr	r2, [r7, #28]
 800611a:	0151      	lsls	r1, r2, #5
 800611c:	6a3a      	ldr	r2, [r7, #32]
 800611e:	440a      	add	r2, r1
 8006120:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006124:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006128:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	79db      	ldrb	r3, [r3, #7]
 800612e:	2b01      	cmp	r3, #1
 8006130:	d123      	bne.n	800617a <USB_HC_StartXfer+0x26e>
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	78db      	ldrb	r3, [r3, #3]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d11f      	bne.n	800617a <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	6a3b      	ldr	r3, [r7, #32]
 8006140:	4413      	add	r3, r2
 8006142:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	69fa      	ldr	r2, [r7, #28]
 800614a:	0151      	lsls	r1, r2, #5
 800614c:	6a3a      	ldr	r2, [r7, #32]
 800614e:	440a      	add	r2, r1
 8006150:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006158:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	015a      	lsls	r2, r3, #5
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	4413      	add	r3, r2
 8006162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	69fa      	ldr	r2, [r7, #28]
 800616a:	0151      	lsls	r1, r2, #5
 800616c:	6a3a      	ldr	r2, [r7, #32]
 800616e:	440a      	add	r2, r1
 8006170:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006174:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006178:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	7c9b      	ldrb	r3, [r3, #18]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d003      	beq.n	800618a <USB_HC_StartXfer+0x27e>
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	7c9b      	ldrb	r3, [r3, #18]
 8006186:	2b03      	cmp	r3, #3
 8006188:	d117      	bne.n	80061ba <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800618e:	2b01      	cmp	r3, #1
 8006190:	d113      	bne.n	80061ba <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	78db      	ldrb	r3, [r3, #3]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d10f      	bne.n	80061ba <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	015a      	lsls	r2, r3, #5
 800619e:	6a3b      	ldr	r3, [r7, #32]
 80061a0:	4413      	add	r3, r2
 80061a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	69fa      	ldr	r2, [r7, #28]
 80061aa:	0151      	lsls	r1, r2, #5
 80061ac:	6a3a      	ldr	r2, [r7, #32]
 80061ae:	440a      	add	r2, r1
 80061b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061b8:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	7c9b      	ldrb	r3, [r3, #18]
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d163      	bne.n	800628a <USB_HC_StartXfer+0x37e>
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	78db      	ldrb	r3, [r3, #3]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d15f      	bne.n	800628a <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	3b01      	subs	r3, #1
 80061d0:	2b03      	cmp	r3, #3
 80061d2:	d859      	bhi.n	8006288 <USB_HC_StartXfer+0x37c>
 80061d4:	a201      	add	r2, pc, #4	@ (adr r2, 80061dc <USB_HC_StartXfer+0x2d0>)
 80061d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061da:	bf00      	nop
 80061dc:	080061ed 	.word	0x080061ed
 80061e0:	0800620f 	.word	0x0800620f
 80061e4:	08006231 	.word	0x08006231
 80061e8:	08006253 	.word	0x08006253
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	015a      	lsls	r2, r3, #5
 80061f0:	6a3b      	ldr	r3, [r7, #32]
 80061f2:	4413      	add	r3, r2
 80061f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	69fa      	ldr	r2, [r7, #28]
 80061fc:	0151      	lsls	r1, r2, #5
 80061fe:	6a3a      	ldr	r2, [r7, #32]
 8006200:	440a      	add	r2, r1
 8006202:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006206:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800620a:	6053      	str	r3, [r2, #4]
          break;
 800620c:	e03d      	b.n	800628a <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	015a      	lsls	r2, r3, #5
 8006212:	6a3b      	ldr	r3, [r7, #32]
 8006214:	4413      	add	r3, r2
 8006216:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	69fa      	ldr	r2, [r7, #28]
 800621e:	0151      	lsls	r1, r2, #5
 8006220:	6a3a      	ldr	r2, [r7, #32]
 8006222:	440a      	add	r2, r1
 8006224:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006228:	f043 030e 	orr.w	r3, r3, #14
 800622c:	6053      	str	r3, [r2, #4]
          break;
 800622e:	e02c      	b.n	800628a <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	6a3b      	ldr	r3, [r7, #32]
 8006236:	4413      	add	r3, r2
 8006238:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	69fa      	ldr	r2, [r7, #28]
 8006240:	0151      	lsls	r1, r2, #5
 8006242:	6a3a      	ldr	r2, [r7, #32]
 8006244:	440a      	add	r2, r1
 8006246:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800624a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800624e:	6053      	str	r3, [r2, #4]
          break;
 8006250:	e01b      	b.n	800628a <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	015a      	lsls	r2, r3, #5
 8006256:	6a3b      	ldr	r3, [r7, #32]
 8006258:	4413      	add	r3, r2
 800625a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	69fa      	ldr	r2, [r7, #28]
 8006262:	0151      	lsls	r1, r2, #5
 8006264:	6a3a      	ldr	r2, [r7, #32]
 8006266:	440a      	add	r2, r1
 8006268:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800626c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006270:	6053      	str	r3, [r2, #4]
          break;
 8006272:	e00a      	b.n	800628a <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	015a      	lsls	r2, r3, #5
 8006278:	6a3b      	ldr	r3, [r7, #32]
 800627a:	4413      	add	r3, r2
 800627c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006280:	461a      	mov	r2, r3
 8006282:	2300      	movs	r3, #0
 8006284:	6053      	str	r3, [r2, #4]
 8006286:	e000      	b.n	800628a <USB_HC_StartXfer+0x37e>
          break;
 8006288:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	015a      	lsls	r2, r3, #5
 800628e:	6a3b      	ldr	r3, [r7, #32]
 8006290:	4413      	add	r3, r2
 8006292:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80062a0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	78db      	ldrb	r3, [r3, #3]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d004      	beq.n	80062b4 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062b0:	613b      	str	r3, [r7, #16]
 80062b2:	e003      	b.n	80062bc <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80062ba:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80062c2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062d0:	461a      	mov	r2, r3
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80062d6:	79fb      	ldrb	r3, [r7, #7]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d003      	beq.n	80062e4 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 80062dc:	2300      	movs	r3, #0
 80062de:	e055      	b.n	800638c <USB_HC_StartXfer+0x480>
 80062e0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	78db      	ldrb	r3, [r3, #3]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d14e      	bne.n	800638a <USB_HC_StartXfer+0x47e>
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d04a      	beq.n	800638a <USB_HC_StartXfer+0x47e>
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	79db      	ldrb	r3, [r3, #7]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d146      	bne.n	800638a <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	7c9b      	ldrb	r3, [r3, #18]
 8006300:	2b03      	cmp	r3, #3
 8006302:	d831      	bhi.n	8006368 <USB_HC_StartXfer+0x45c>
 8006304:	a201      	add	r2, pc, #4	@ (adr r2, 800630c <USB_HC_StartXfer+0x400>)
 8006306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800630a:	bf00      	nop
 800630c:	0800631d 	.word	0x0800631d
 8006310:	08006341 	.word	0x08006341
 8006314:	0800631d 	.word	0x0800631d
 8006318:	08006341 	.word	0x08006341
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	6a1b      	ldr	r3, [r3, #32]
 8006320:	3303      	adds	r3, #3
 8006322:	089b      	lsrs	r3, r3, #2
 8006324:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006326:	8afa      	ldrh	r2, [r7, #22]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632c:	b29b      	uxth	r3, r3
 800632e:	429a      	cmp	r2, r3
 8006330:	d91c      	bls.n	800636c <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	f043 0220 	orr.w	r2, r3, #32
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	619a      	str	r2, [r3, #24]
        }
        break;
 800633e:	e015      	b.n	800636c <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	6a1b      	ldr	r3, [r3, #32]
 8006344:	3303      	adds	r3, #3
 8006346:	089b      	lsrs	r3, r3, #2
 8006348:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800634a:	8afa      	ldrh	r2, [r7, #22]
 800634c:	6a3b      	ldr	r3, [r7, #32]
 800634e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006352:	691b      	ldr	r3, [r3, #16]
 8006354:	b29b      	uxth	r3, r3
 8006356:	429a      	cmp	r2, r3
 8006358:	d90a      	bls.n	8006370 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	619a      	str	r2, [r3, #24]
        }
        break;
 8006366:	e003      	b.n	8006370 <USB_HC_StartXfer+0x464>

      default:
        break;
 8006368:	bf00      	nop
 800636a:	e002      	b.n	8006372 <USB_HC_StartXfer+0x466>
        break;
 800636c:	bf00      	nop
 800636e:	e000      	b.n	8006372 <USB_HC_StartXfer+0x466>
        break;
 8006370:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	6999      	ldr	r1, [r3, #24]
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	785a      	ldrb	r2, [r3, #1]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	6a1b      	ldr	r3, [r3, #32]
 800637e:	b29b      	uxth	r3, r3
 8006380:	2000      	movs	r0, #0
 8006382:	9000      	str	r0, [sp, #0]
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f7ff fa2b 	bl	80057e0 <USB_WritePacket>
  }

  return HAL_OK;
 800638a:	2300      	movs	r3, #0
}
 800638c:	4618      	mov	r0, r3
 800638e:	3728      	adds	r7, #40	@ 0x28
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063a6:	695b      	ldr	r3, [r3, #20]
 80063a8:	b29b      	uxth	r3, r3
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3714      	adds	r7, #20
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b089      	sub	sp, #36	@ 0x24
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
 80063be:	460b      	mov	r3, r1
 80063c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80063c6:	78fb      	ldrb	r3, [r7, #3]
 80063c8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80063ca:	2300      	movs	r3, #0
 80063cc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80063ce:	69bb      	ldr	r3, [r7, #24]
 80063d0:	015a      	lsls	r2, r3, #5
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	4413      	add	r3, r2
 80063d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	0c9b      	lsrs	r3, r3, #18
 80063de:	f003 0303 	and.w	r3, r3, #3
 80063e2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	015a      	lsls	r2, r3, #5
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	4413      	add	r3, r2
 80063ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	0fdb      	lsrs	r3, r3, #31
 80063f4:	f003 0301 	and.w	r3, r3, #1
 80063f8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80063fa:	69bb      	ldr	r3, [r7, #24]
 80063fc:	015a      	lsls	r2, r3, #5
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	4413      	add	r3, r2
 8006402:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	0fdb      	lsrs	r3, r3, #31
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f003 0320 	and.w	r3, r3, #32
 8006418:	2b20      	cmp	r3, #32
 800641a:	d10d      	bne.n	8006438 <USB_HC_Halt+0x82>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10a      	bne.n	8006438 <USB_HC_Halt+0x82>
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d005      	beq.n	8006434 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d002      	beq.n	8006434 <USB_HC_Halt+0x7e>
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	2b03      	cmp	r3, #3
 8006432:	d101      	bne.n	8006438 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006434:	2300      	movs	r3, #0
 8006436:	e0d8      	b.n	80065ea <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d002      	beq.n	8006444 <USB_HC_Halt+0x8e>
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	2b02      	cmp	r3, #2
 8006442:	d173      	bne.n	800652c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	015a      	lsls	r2, r3, #5
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	4413      	add	r3, r2
 800644c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	69ba      	ldr	r2, [r7, #24]
 8006454:	0151      	lsls	r1, r2, #5
 8006456:	69fa      	ldr	r2, [r7, #28]
 8006458:	440a      	add	r2, r1
 800645a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800645e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006462:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	f003 0320 	and.w	r3, r3, #32
 800646c:	2b00      	cmp	r3, #0
 800646e:	d14a      	bne.n	8006506 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006474:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006478:	2b00      	cmp	r3, #0
 800647a:	d133      	bne.n	80064e4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	015a      	lsls	r2, r3, #5
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	4413      	add	r3, r2
 8006484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	69ba      	ldr	r2, [r7, #24]
 800648c:	0151      	lsls	r1, r2, #5
 800648e:	69fa      	ldr	r2, [r7, #28]
 8006490:	440a      	add	r2, r1
 8006492:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006496:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800649a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	4413      	add	r3, r2
 80064a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	69ba      	ldr	r2, [r7, #24]
 80064ac:	0151      	lsls	r1, r2, #5
 80064ae:	69fa      	ldr	r2, [r7, #28]
 80064b0:	440a      	add	r2, r1
 80064b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80064ba:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	3301      	adds	r3, #1
 80064c0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80064c8:	d82e      	bhi.n	8006528 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	015a      	lsls	r2, r3, #5
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	4413      	add	r3, r2
 80064d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064e0:	d0ec      	beq.n	80064bc <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80064e2:	e081      	b.n	80065e8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	015a      	lsls	r2, r3, #5
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	69ba      	ldr	r2, [r7, #24]
 80064f4:	0151      	lsls	r1, r2, #5
 80064f6:	69fa      	ldr	r2, [r7, #28]
 80064f8:	440a      	add	r2, r1
 80064fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006502:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006504:	e070      	b.n	80065e8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	015a      	lsls	r2, r3, #5
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	4413      	add	r3, r2
 800650e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	69ba      	ldr	r2, [r7, #24]
 8006516:	0151      	lsls	r1, r2, #5
 8006518:	69fa      	ldr	r2, [r7, #28]
 800651a:	440a      	add	r2, r1
 800651c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006520:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006524:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006526:	e05f      	b.n	80065e8 <USB_HC_Halt+0x232>
            break;
 8006528:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800652a:	e05d      	b.n	80065e8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	015a      	lsls	r2, r3, #5
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	4413      	add	r3, r2
 8006534:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	69ba      	ldr	r2, [r7, #24]
 800653c:	0151      	lsls	r1, r2, #5
 800653e:	69fa      	ldr	r2, [r7, #28]
 8006540:	440a      	add	r2, r1
 8006542:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006546:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800654a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006558:	2b00      	cmp	r3, #0
 800655a:	d133      	bne.n	80065c4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	015a      	lsls	r2, r3, #5
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	4413      	add	r3, r2
 8006564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	69ba      	ldr	r2, [r7, #24]
 800656c:	0151      	lsls	r1, r2, #5
 800656e:	69fa      	ldr	r2, [r7, #28]
 8006570:	440a      	add	r2, r1
 8006572:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006576:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800657a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800657c:	69bb      	ldr	r3, [r7, #24]
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	4413      	add	r3, r2
 8006584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	69ba      	ldr	r2, [r7, #24]
 800658c:	0151      	lsls	r1, r2, #5
 800658e:	69fa      	ldr	r2, [r7, #28]
 8006590:	440a      	add	r2, r1
 8006592:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006596:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800659a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	3301      	adds	r3, #1
 80065a0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065a8:	d81d      	bhi.n	80065e6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	015a      	lsls	r2, r3, #5
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	4413      	add	r3, r2
 80065b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065c0:	d0ec      	beq.n	800659c <USB_HC_Halt+0x1e6>
 80065c2:	e011      	b.n	80065e8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	015a      	lsls	r2, r3, #5
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	4413      	add	r3, r2
 80065cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	0151      	lsls	r1, r2, #5
 80065d6:	69fa      	ldr	r2, [r7, #28]
 80065d8:	440a      	add	r2, r1
 80065da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80065e2:	6013      	str	r3, [r2, #0]
 80065e4:	e000      	b.n	80065e8 <USB_HC_Halt+0x232>
          break;
 80065e6:	bf00      	nop
    }
  }

  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3724      	adds	r7, #36	@ 0x24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr

080065f6 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80065f6:	b580      	push	{r7, lr}
 80065f8:	b088      	sub	sp, #32
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80065fe:	2300      	movs	r3, #0
 8006600:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006606:	2300      	movs	r3, #0
 8006608:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f7ff f82b 	bl	8005666 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006610:	2110      	movs	r1, #16
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7ff f884 	bl	8005720 <USB_FlushTxFifo>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d001      	beq.n	8006622 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f7ff f8ae 	bl	8005784 <USB_FlushRxFifo>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d001      	beq.n	8006632 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006632:	2300      	movs	r3, #0
 8006634:	61bb      	str	r3, [r7, #24]
 8006636:	e01f      	b.n	8006678 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	015a      	lsls	r2, r3, #5
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	4413      	add	r3, r2
 8006640:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800664e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006656:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800665e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	015a      	lsls	r2, r3, #5
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	4413      	add	r3, r2
 8006668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800666c:	461a      	mov	r2, r3
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	3301      	adds	r3, #1
 8006676:	61bb      	str	r3, [r7, #24]
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	2b0f      	cmp	r3, #15
 800667c:	d9dc      	bls.n	8006638 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800667e:	2300      	movs	r3, #0
 8006680:	61bb      	str	r3, [r7, #24]
 8006682:	e034      	b.n	80066ee <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	015a      	lsls	r2, r3, #5
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	4413      	add	r3, r2
 800668c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800669a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066a2:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80066aa:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	015a      	lsls	r2, r3, #5
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	4413      	add	r3, r2
 80066b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066b8:	461a      	mov	r2, r3
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	3301      	adds	r3, #1
 80066c2:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80066ca:	d80c      	bhi.n	80066e6 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	015a      	lsls	r2, r3, #5
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	4413      	add	r3, r2
 80066d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066e2:	d0ec      	beq.n	80066be <USB_StopHost+0xc8>
 80066e4:	e000      	b.n	80066e8 <USB_StopHost+0xf2>
        break;
 80066e6:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	3301      	adds	r3, #1
 80066ec:	61bb      	str	r3, [r7, #24]
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	2b0f      	cmp	r3, #15
 80066f2:	d9c7      	bls.n	8006684 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066fa:	461a      	mov	r2, r3
 80066fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006700:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f04f 32ff 	mov.w	r2, #4294967295
 8006708:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7fe ff9a 	bl	8005644 <USB_EnableGlobalInt>

  return ret;
 8006710:	7ffb      	ldrb	r3, [r7, #31]
}
 8006712:	4618      	mov	r0, r3
 8006714:	3720      	adds	r7, #32
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800671a:	b480      	push	{r7}
 800671c:	b083      	sub	sp, #12
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f103 0208 	add.w	r2, r3, #8
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f04f 32ff 	mov.w	r2, #4294967295
 8006732:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f103 0208 	add.w	r2, r3, #8
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f103 0208 	add.w	r2, r3, #8
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800674e:	bf00      	nop
 8006750:	370c      	adds	r7, #12
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr

0800675a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800675a:	b480      	push	{r7}
 800675c:	b083      	sub	sp, #12
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678a:	d103      	bne.n	8006794 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	60fb      	str	r3, [r7, #12]
 8006792:	e00c      	b.n	80067ae <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	3308      	adds	r3, #8
 8006798:	60fb      	str	r3, [r7, #12]
 800679a:	e002      	b.n	80067a2 <vListInsert+0x2e>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	60fb      	str	r3, [r7, #12]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68ba      	ldr	r2, [r7, #8]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d2f6      	bcs.n	800679c <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	685a      	ldr	r2, [r3, #4]
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	1c5a      	adds	r2, r3, #1
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	601a      	str	r2, [r3, #0]
}
 80067da:	bf00      	nop
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80067e6:	b480      	push	{r7}
 80067e8:	b085      	sub	sp, #20
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	6892      	ldr	r2, [r2, #8]
 80067fc:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	6852      	ldr	r2, [r2, #4]
 8006806:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	429a      	cmp	r2, r3
 8006810:	d103      	bne.n	800681a <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	1e5a      	subs	r2, r3, #1
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
	...

0800683c <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8006846:	2301      	movs	r3, #1
 8006848:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10b      	bne.n	800686c <xQueueGenericReset+0x30>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8006854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006858:	f383 8811 	msr	BASEPRI, r3
 800685c:	f3bf 8f6f 	isb	sy
 8006860:	f3bf 8f4f 	dsb	sy
 8006864:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8006866:	bf00      	nop
 8006868:	bf00      	nop
 800686a:	e7fd      	b.n	8006868 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d05d      	beq.n	800692e <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8006876:	2b00      	cmp	r3, #0
 8006878:	d059      	beq.n	800692e <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006882:	2100      	movs	r1, #0
 8006884:	fba3 2302 	umull	r2, r3, r3, r2
 8006888:	2b00      	cmp	r3, #0
 800688a:	d000      	beq.n	800688e <xQueueGenericReset+0x52>
 800688c:	2101      	movs	r1, #1
 800688e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8006890:	2b00      	cmp	r3, #0
 8006892:	d14c      	bne.n	800692e <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8006894:	f001 fe2a 	bl	80084ec <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068a0:	6939      	ldr	r1, [r7, #16]
 80068a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80068a4:	fb01 f303 	mul.w	r3, r1, r3
 80068a8:	441a      	add	r2, r3
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	2200      	movs	r2, #0
 80068b2:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068c4:	3b01      	subs	r3, #1
 80068c6:	6939      	ldr	r1, [r7, #16]
 80068c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80068ca:	fb01 f303 	mul.w	r3, r1, r3
 80068ce:	441a      	add	r2, r3
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	22ff      	movs	r2, #255	@ 0xff
 80068d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	22ff      	movs	r2, #255	@ 0xff
 80068e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d114      	bne.n	8006914 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d01a      	beq.n	8006928 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	3310      	adds	r3, #16
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 ff86 	bl	8007808 <xTaskRemoveFromEventList>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d012      	beq.n	8006928 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8006902:	4b16      	ldr	r3, [pc, #88]	@ (800695c <xQueueGenericReset+0x120>)
 8006904:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006908:	601a      	str	r2, [r3, #0]
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	f3bf 8f6f 	isb	sy
 8006912:	e009      	b.n	8006928 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	3310      	adds	r3, #16
 8006918:	4618      	mov	r0, r3
 800691a:	f7ff fefe 	bl	800671a <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	3324      	adds	r3, #36	@ 0x24
 8006922:	4618      	mov	r0, r3
 8006924:	f7ff fef9 	bl	800671a <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8006928:	f001 fe12 	bl	8008550 <vPortExitCritical>
 800692c:	e001      	b.n	8006932 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 800692e:	2300      	movs	r3, #0
 8006930:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10b      	bne.n	8006950 <xQueueGenericReset+0x114>
        __asm volatile
 8006938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693c:	f383 8811 	msr	BASEPRI, r3
 8006940:	f3bf 8f6f 	isb	sy
 8006944:	f3bf 8f4f 	dsb	sy
 8006948:	60bb      	str	r3, [r7, #8]
    }
 800694a:	bf00      	nop
 800694c:	bf00      	nop
 800694e:	e7fd      	b.n	800694c <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8006950:	697b      	ldr	r3, [r7, #20]
}
 8006952:	4618      	mov	r0, r3
 8006954:	3718      	adds	r7, #24
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	e000ed04 	.word	0xe000ed04

08006960 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8006960:	b580      	push	{r7, lr}
 8006962:	b08a      	sub	sp, #40	@ 0x28
 8006964:	af02      	add	r7, sp, #8
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	4613      	mov	r3, r2
 800696c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800696e:	2300      	movs	r3, #0
 8006970:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d02e      	beq.n	80069d6 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8006978:	2100      	movs	r1, #0
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	fba3 2302 	umull	r2, r3, r3, r2
 8006982:	2b00      	cmp	r3, #0
 8006984:	d000      	beq.n	8006988 <xQueueGenericCreate+0x28>
 8006986:	2101      	movs	r1, #1
 8006988:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800698a:	2b00      	cmp	r3, #0
 800698c:	d123      	bne.n	80069d6 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	68ba      	ldr	r2, [r7, #8]
 8006992:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8006996:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800699a:	d81c      	bhi.n	80069d6 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	68ba      	ldr	r2, [r7, #8]
 80069a0:	fb02 f303 	mul.w	r3, r2, r3
 80069a4:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	3350      	adds	r3, #80	@ 0x50
 80069aa:	4618      	mov	r0, r3
 80069ac:	f001 fe86 	bl	80086bc <pvPortMalloc>
 80069b0:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d01d      	beq.n	80069f4 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	3350      	adds	r3, #80	@ 0x50
 80069c0:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069c2:	79fa      	ldrb	r2, [r7, #7]
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	9300      	str	r3, [sp, #0]
 80069c8:	4613      	mov	r3, r2
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	68b9      	ldr	r1, [r7, #8]
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f000 f815 	bl	80069fe <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80069d4:	e00e      	b.n	80069f4 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10b      	bne.n	80069f4 <xQueueGenericCreate+0x94>
        __asm volatile
 80069dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e0:	f383 8811 	msr	BASEPRI, r3
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	613b      	str	r3, [r7, #16]
    }
 80069ee:	bf00      	nop
 80069f0:	bf00      	nop
 80069f2:	e7fd      	b.n	80069f0 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80069f4:	69fb      	ldr	r3, [r7, #28]
    }
 80069f6:	4618      	mov	r0, r3
 80069f8:	3720      	adds	r7, #32
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}

080069fe <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80069fe:	b580      	push	{r7, lr}
 8006a00:	b084      	sub	sp, #16
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	60f8      	str	r0, [r7, #12]
 8006a06:	60b9      	str	r1, [r7, #8]
 8006a08:	607a      	str	r2, [r7, #4]
 8006a0a:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d103      	bne.n	8006a1a <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	69ba      	ldr	r2, [r7, #24]
 8006a16:	601a      	str	r2, [r3, #0]
 8006a18:	e002      	b.n	8006a20 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	68ba      	ldr	r2, [r7, #8]
 8006a2a:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	69b8      	ldr	r0, [r7, #24]
 8006a30:	f7ff ff04 	bl	800683c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	78fa      	ldrb	r2, [r7, #3]
 8006a38:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8006a3c:	bf00      	nop
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b08c      	sub	sp, #48	@ 0x30
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8006a50:	2300      	movs	r3, #0
 8006a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8006a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d10b      	bne.n	8006a76 <xQueueReceive+0x32>
        __asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	623b      	str	r3, [r7, #32]
    }
 8006a70:	bf00      	nop
 8006a72:	bf00      	nop
 8006a74:	e7fd      	b.n	8006a72 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d103      	bne.n	8006a84 <xQueueReceive+0x40>
 8006a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <xQueueReceive+0x44>
 8006a84:	2301      	movs	r3, #1
 8006a86:	e000      	b.n	8006a8a <xQueueReceive+0x46>
 8006a88:	2300      	movs	r3, #0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d10b      	bne.n	8006aa6 <xQueueReceive+0x62>
        __asm volatile
 8006a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	61fb      	str	r3, [r7, #28]
    }
 8006aa0:	bf00      	nop
 8006aa2:	bf00      	nop
 8006aa4:	e7fd      	b.n	8006aa2 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006aa6:	f001 f8c3 	bl	8007c30 <xTaskGetSchedulerState>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d102      	bne.n	8006ab6 <xQueueReceive+0x72>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <xQueueReceive+0x76>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e000      	b.n	8006abc <xQueueReceive+0x78>
 8006aba:	2300      	movs	r3, #0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10b      	bne.n	8006ad8 <xQueueReceive+0x94>
        __asm volatile
 8006ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	61bb      	str	r3, [r7, #24]
    }
 8006ad2:	bf00      	nop
 8006ad4:	bf00      	nop
 8006ad6:	e7fd      	b.n	8006ad4 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006ad8:	f001 fd08 	bl	80084ec <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d01f      	beq.n	8006b28 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006ae8:	68b9      	ldr	r1, [r7, #8]
 8006aea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006aec:	f000 f88c 	bl	8006c08 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af2:	1e5a      	subs	r2, r3, #1
 8006af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d00f      	beq.n	8006b20 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b02:	3310      	adds	r3, #16
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 fe7f 	bl	8007808 <xTaskRemoveFromEventList>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d007      	beq.n	8006b20 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8006b10:	4b3c      	ldr	r3, [pc, #240]	@ (8006c04 <xQueueReceive+0x1c0>)
 8006b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b16:	601a      	str	r2, [r3, #0]
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8006b20:	f001 fd16 	bl	8008550 <vPortExitCritical>
                return pdPASS;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e069      	b.n	8006bfc <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d103      	bne.n	8006b36 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8006b2e:	f001 fd0f 	bl	8008550 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8006b32:	2300      	movs	r3, #0
 8006b34:	e062      	b.n	8006bfc <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d106      	bne.n	8006b4a <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006b3c:	f107 0310 	add.w	r3, r7, #16
 8006b40:	4618      	mov	r0, r3
 8006b42:	f000 ff39 	bl	80079b8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006b46:	2301      	movs	r3, #1
 8006b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006b4a:	f001 fd01 	bl	8008550 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006b4e:	f000 fb61 	bl	8007214 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006b52:	f001 fccb 	bl	80084ec <vPortEnterCritical>
 8006b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b5c:	b25b      	sxtb	r3, r3
 8006b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b62:	d103      	bne.n	8006b6c <xQueueReceive+0x128>
 8006b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b72:	b25b      	sxtb	r3, r3
 8006b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b78:	d103      	bne.n	8006b82 <xQueueReceive+0x13e>
 8006b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b82:	f001 fce5 	bl	8008550 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b86:	1d3a      	adds	r2, r7, #4
 8006b88:	f107 0310 	add.w	r3, r7, #16
 8006b8c:	4611      	mov	r1, r2
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f000 ff28 	bl	80079e4 <xTaskCheckForTimeOut>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d123      	bne.n	8006be2 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b9c:	f000 f8ac 	bl	8006cf8 <prvIsQueueEmpty>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d017      	beq.n	8006bd6 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba8:	3324      	adds	r3, #36	@ 0x24
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	4611      	mov	r1, r2
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f000 fdbe 	bl	8007730 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006bb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bb6:	f000 f84d 	bl	8006c54 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006bba:	f000 fb39 	bl	8007230 <xTaskResumeAll>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d189      	bne.n	8006ad8 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8006bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8006c04 <xQueueReceive+0x1c0>)
 8006bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bca:	601a      	str	r2, [r3, #0]
 8006bcc:	f3bf 8f4f 	dsb	sy
 8006bd0:	f3bf 8f6f 	isb	sy
 8006bd4:	e780      	b.n	8006ad8 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8006bd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bd8:	f000 f83c 	bl	8006c54 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006bdc:	f000 fb28 	bl	8007230 <xTaskResumeAll>
 8006be0:	e77a      	b.n	8006ad8 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8006be2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006be4:	f000 f836 	bl	8006c54 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006be8:	f000 fb22 	bl	8007230 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006bec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bee:	f000 f883 	bl	8006cf8 <prvIsQueueEmpty>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f43f af6f 	beq.w	8006ad8 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8006bfa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3730      	adds	r7, #48	@ 0x30
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	e000ed04 	.word	0xe000ed04

08006c08 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d018      	beq.n	8006c4c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	68da      	ldr	r2, [r3, #12]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c22:	441a      	add	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	68da      	ldr	r2, [r3, #12]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d303      	bcc.n	8006c3c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68d9      	ldr	r1, [r3, #12]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c44:	461a      	mov	r2, r3
 8006c46:	6838      	ldr	r0, [r7, #0]
 8006c48:	f004 fb94 	bl	800b374 <memcpy>
    }
}
 8006c4c:	bf00      	nop
 8006c4e:	3708      	adds	r7, #8
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8006c5c:	f001 fc46 	bl	80084ec <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c66:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c68:	e011      	b.n	8006c8e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d012      	beq.n	8006c98 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	3324      	adds	r3, #36	@ 0x24
 8006c76:	4618      	mov	r0, r3
 8006c78:	f000 fdc6 	bl	8007808 <xTaskRemoveFromEventList>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d001      	beq.n	8006c86 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8006c82:	f000 ff17 	bl	8007ab4 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8006c86:	7bfb      	ldrb	r3, [r7, #15]
 8006c88:	3b01      	subs	r3, #1
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	dce9      	bgt.n	8006c6a <prvUnlockQueue+0x16>
 8006c96:	e000      	b.n	8006c9a <prvUnlockQueue+0x46>
                    break;
 8006c98:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	22ff      	movs	r2, #255	@ 0xff
 8006c9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8006ca2:	f001 fc55 	bl	8008550 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8006ca6:	f001 fc21 	bl	80084ec <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006cb0:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006cb2:	e011      	b.n	8006cd8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d012      	beq.n	8006ce2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	3310      	adds	r3, #16
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f000 fda1 	bl	8007808 <xTaskRemoveFromEventList>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d001      	beq.n	8006cd0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8006ccc:	f000 fef2 	bl	8007ab4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8006cd0:	7bbb      	ldrb	r3, [r7, #14]
 8006cd2:	3b01      	subs	r3, #1
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006cd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	dce9      	bgt.n	8006cb4 <prvUnlockQueue+0x60>
 8006ce0:	e000      	b.n	8006ce4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8006ce2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	22ff      	movs	r2, #255	@ 0xff
 8006ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8006cec:	f001 fc30 	bl	8008550 <vPortExitCritical>
}
 8006cf0:	bf00      	nop
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b084      	sub	sp, #16
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006d00:	f001 fbf4 	bl	80084ec <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d102      	bne.n	8006d12 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	60fb      	str	r3, [r7, #12]
 8006d10:	e001      	b.n	8006d16 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006d12:	2300      	movs	r3, #0
 8006d14:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006d16:	f001 fc1b 	bl	8008550 <vPortExitCritical>

    return xReturn;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3710      	adds	r7, #16
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8006d24:	b480      	push	{r7}
 8006d26:	b087      	sub	sp, #28
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d10b      	bne.n	8006d50 <vQueueAddToRegistry+0x2c>
        __asm volatile
 8006d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d3c:	f383 8811 	msr	BASEPRI, r3
 8006d40:	f3bf 8f6f 	isb	sy
 8006d44:	f3bf 8f4f 	dsb	sy
 8006d48:	60fb      	str	r3, [r7, #12]
    }
 8006d4a:	bf00      	nop
 8006d4c:	bf00      	nop
 8006d4e:	e7fd      	b.n	8006d4c <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d024      	beq.n	8006da0 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d56:	2300      	movs	r3, #0
 8006d58:	617b      	str	r3, [r7, #20]
 8006d5a:	e01e      	b.n	8006d9a <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8006d5c:	4a18      	ldr	r2, [pc, #96]	@ (8006dc0 <vQueueAddToRegistry+0x9c>)
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	00db      	lsls	r3, r3, #3
 8006d62:	4413      	add	r3, r2
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d105      	bne.n	8006d78 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	00db      	lsls	r3, r3, #3
 8006d70:	4a13      	ldr	r2, [pc, #76]	@ (8006dc0 <vQueueAddToRegistry+0x9c>)
 8006d72:	4413      	add	r3, r2
 8006d74:	613b      	str	r3, [r7, #16]
                    break;
 8006d76:	e013      	b.n	8006da0 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d10a      	bne.n	8006d94 <vQueueAddToRegistry+0x70>
 8006d7e:	4a10      	ldr	r2, [pc, #64]	@ (8006dc0 <vQueueAddToRegistry+0x9c>)
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d104      	bne.n	8006d94 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	00db      	lsls	r3, r3, #3
 8006d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8006dc0 <vQueueAddToRegistry+0x9c>)
 8006d90:	4413      	add	r3, r2
 8006d92:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	3301      	adds	r3, #1
 8006d98:	617b      	str	r3, [r7, #20]
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	2b07      	cmp	r3, #7
 8006d9e:	d9dd      	bls.n	8006d5c <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d005      	beq.n	8006db2 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	683a      	ldr	r2, [r7, #0]
 8006daa:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8006db2:	bf00      	nop
 8006db4:	371c      	adds	r7, #28
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	2000022c 	.word	0x2000022c

08006dc4 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b086      	sub	sp, #24
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006dd4:	f001 fb8a 	bl	80084ec <vPortEnterCritical>
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006dde:	b25b      	sxtb	r3, r3
 8006de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006de4:	d103      	bne.n	8006dee <vQueueWaitForMessageRestricted+0x2a>
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006df4:	b25b      	sxtb	r3, r3
 8006df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dfa:	d103      	bne.n	8006e04 <vQueueWaitForMessageRestricted+0x40>
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e04:	f001 fba4 	bl	8008550 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d106      	bne.n	8006e1e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	3324      	adds	r3, #36	@ 0x24
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	68b9      	ldr	r1, [r7, #8]
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f000 fcaf 	bl	800777c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8006e1e:	6978      	ldr	r0, [r7, #20]
 8006e20:	f7ff ff18 	bl	8006c54 <prvUnlockQueue>
    }
 8006e24:	bf00      	nop
 8006e26:	3718      	adds	r7, #24
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b08c      	sub	sp, #48	@ 0x30
 8006e30:	af04      	add	r7, sp, #16
 8006e32:	60f8      	str	r0, [r7, #12]
 8006e34:	60b9      	str	r1, [r7, #8]
 8006e36:	603b      	str	r3, [r7, #0]
 8006e38:	4613      	mov	r3, r2
 8006e3a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006e3c:	88fb      	ldrh	r3, [r7, #6]
 8006e3e:	009b      	lsls	r3, r3, #2
 8006e40:	4618      	mov	r0, r3
 8006e42:	f001 fc3b 	bl	80086bc <pvPortMalloc>
 8006e46:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d013      	beq.n	8006e76 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006e4e:	2058      	movs	r0, #88	@ 0x58
 8006e50:	f001 fc34 	bl	80086bc <pvPortMalloc>
 8006e54:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d008      	beq.n	8006e6e <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006e5c:	2258      	movs	r2, #88	@ 0x58
 8006e5e:	2100      	movs	r1, #0
 8006e60:	69f8      	ldr	r0, [r7, #28]
 8006e62:	f004 fa43 	bl	800b2ec <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8006e6c:	e005      	b.n	8006e7a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8006e6e:	6978      	ldr	r0, [r7, #20]
 8006e70:	f001 fce0 	bl	8008834 <vPortFree>
 8006e74:	e001      	b.n	8006e7a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8006e76:	2300      	movs	r3, #0
 8006e78:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d013      	beq.n	8006ea8 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006e80:	88fa      	ldrh	r2, [r7, #6]
 8006e82:	2300      	movs	r3, #0
 8006e84:	9303      	str	r3, [sp, #12]
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	9302      	str	r3, [sp, #8]
 8006e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8c:	9301      	str	r3, [sp, #4]
 8006e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e90:	9300      	str	r3, [sp, #0]
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	68b9      	ldr	r1, [r7, #8]
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f000 f80e 	bl	8006eb8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006e9c:	69f8      	ldr	r0, [r7, #28]
 8006e9e:	f000 f89b 	bl	8006fd8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	61bb      	str	r3, [r7, #24]
 8006ea6:	e002      	b.n	8006eae <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8006eac:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8006eae:	69bb      	ldr	r3, [r7, #24]
    }
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3720      	adds	r7, #32
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b088      	sub	sp, #32
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
 8006ec4:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	461a      	mov	r2, r3
 8006ed0:	21a5      	movs	r1, #165	@ 0xa5
 8006ed2:	f004 fa0b 	bl	800b2ec <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4413      	add	r3, r2
 8006ee6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	f023 0307 	bic.w	r3, r3, #7
 8006eee:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	f003 0307 	and.w	r3, r3, #7
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00b      	beq.n	8006f12 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8006efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006efe:	f383 8811 	msr	BASEPRI, r3
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	f3bf 8f4f 	dsb	sy
 8006f0a:	617b      	str	r3, [r7, #20]
    }
 8006f0c:	bf00      	nop
 8006f0e:	bf00      	nop
 8006f10:	e7fd      	b.n	8006f0e <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d01e      	beq.n	8006f56 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f18:	2300      	movs	r3, #0
 8006f1a:	61fb      	str	r3, [r7, #28]
 8006f1c:	e012      	b.n	8006f44 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	4413      	add	r3, r2
 8006f24:	7819      	ldrb	r1, [r3, #0]
 8006f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	3334      	adds	r3, #52	@ 0x34
 8006f2e:	460a      	mov	r2, r1
 8006f30:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	4413      	add	r3, r2
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d006      	beq.n	8006f4c <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	3301      	adds	r3, #1
 8006f42:	61fb      	str	r3, [r7, #28]
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	2b09      	cmp	r3, #9
 8006f48:	d9e9      	bls.n	8006f1e <prvInitialiseNewTask+0x66>
 8006f4a:	e000      	b.n	8006f4e <prvInitialiseNewTask+0x96>
            {
                break;
 8006f4c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f58:	2b04      	cmp	r3, #4
 8006f5a:	d90b      	bls.n	8006f74 <prvInitialiseNewTask+0xbc>
        __asm volatile
 8006f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f60:	f383 8811 	msr	BASEPRI, r3
 8006f64:	f3bf 8f6f 	isb	sy
 8006f68:	f3bf 8f4f 	dsb	sy
 8006f6c:	613b      	str	r3, [r7, #16]
    }
 8006f6e:	bf00      	nop
 8006f70:	bf00      	nop
 8006f72:	e7fd      	b.n	8006f70 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f76:	2b04      	cmp	r3, #4
 8006f78:	d901      	bls.n	8006f7e <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f7a:	2304      	movs	r3, #4
 8006f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f82:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8006f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f88:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8c:	3304      	adds	r3, #4
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7ff fbe3 	bl	800675a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f96:	3318      	adds	r3, #24
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff fbde 	bl	800675a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fa2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa6:	f1c3 0205 	rsb	r2, r3, #5
 8006faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fac:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fb2:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006fb4:	683a      	ldr	r2, [r7, #0]
 8006fb6:	68f9      	ldr	r1, [r7, #12]
 8006fb8:	69b8      	ldr	r0, [r7, #24]
 8006fba:	f001 f963 	bl	8008284 <pxPortInitialiseStack>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc2:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8006fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d002      	beq.n	8006fd0 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fce:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006fd0:	bf00      	nop
 8006fd2:	3720      	adds	r7, #32
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8006fe0:	f001 fa84 	bl	80084ec <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8006fe4:	4b40      	ldr	r3, [pc, #256]	@ (80070e8 <prvAddNewTaskToReadyList+0x110>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	4a3f      	ldr	r2, [pc, #252]	@ (80070e8 <prvAddNewTaskToReadyList+0x110>)
 8006fec:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8006fee:	4b3f      	ldr	r3, [pc, #252]	@ (80070ec <prvAddNewTaskToReadyList+0x114>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d109      	bne.n	800700a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8006ff6:	4a3d      	ldr	r2, [pc, #244]	@ (80070ec <prvAddNewTaskToReadyList+0x114>)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ffc:	4b3a      	ldr	r3, [pc, #232]	@ (80070e8 <prvAddNewTaskToReadyList+0x110>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d110      	bne.n	8007026 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8007004:	f000 fd7a 	bl	8007afc <prvInitialiseTaskLists>
 8007008:	e00d      	b.n	8007026 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800700a:	4b39      	ldr	r3, [pc, #228]	@ (80070f0 <prvAddNewTaskToReadyList+0x118>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d109      	bne.n	8007026 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007012:	4b36      	ldr	r3, [pc, #216]	@ (80070ec <prvAddNewTaskToReadyList+0x114>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800701c:	429a      	cmp	r2, r3
 800701e:	d802      	bhi.n	8007026 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8007020:	4a32      	ldr	r2, [pc, #200]	@ (80070ec <prvAddNewTaskToReadyList+0x114>)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8007026:	4b33      	ldr	r3, [pc, #204]	@ (80070f4 <prvAddNewTaskToReadyList+0x11c>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	3301      	adds	r3, #1
 800702c:	4a31      	ldr	r2, [pc, #196]	@ (80070f4 <prvAddNewTaskToReadyList+0x11c>)
 800702e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007030:	4b30      	ldr	r3, [pc, #192]	@ (80070f4 <prvAddNewTaskToReadyList+0x11c>)
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800703c:	2201      	movs	r2, #1
 800703e:	409a      	lsls	r2, r3
 8007040:	4b2d      	ldr	r3, [pc, #180]	@ (80070f8 <prvAddNewTaskToReadyList+0x120>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4313      	orrs	r3, r2
 8007046:	4a2c      	ldr	r2, [pc, #176]	@ (80070f8 <prvAddNewTaskToReadyList+0x120>)
 8007048:	6013      	str	r3, [r2, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800704e:	492b      	ldr	r1, [pc, #172]	@ (80070fc <prvAddNewTaskToReadyList+0x124>)
 8007050:	4613      	mov	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	4413      	add	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	440b      	add	r3, r1
 800705a:	3304      	adds	r3, #4
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	60fb      	str	r3, [r7, #12]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	609a      	str	r2, [r3, #8]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	689a      	ldr	r2, [r3, #8]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	60da      	str	r2, [r3, #12]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	3204      	adds	r2, #4
 8007076:	605a      	str	r2, [r3, #4]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	1d1a      	adds	r2, r3, #4
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	609a      	str	r2, [r3, #8]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007084:	4613      	mov	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4413      	add	r3, r2
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	4a1b      	ldr	r2, [pc, #108]	@ (80070fc <prvAddNewTaskToReadyList+0x124>)
 800708e:	441a      	add	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	615a      	str	r2, [r3, #20]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007098:	4918      	ldr	r1, [pc, #96]	@ (80070fc <prvAddNewTaskToReadyList+0x124>)
 800709a:	4613      	mov	r3, r2
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	4413      	add	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	440b      	add	r3, r1
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	1c59      	adds	r1, r3, #1
 80070a8:	4814      	ldr	r0, [pc, #80]	@ (80070fc <prvAddNewTaskToReadyList+0x124>)
 80070aa:	4613      	mov	r3, r2
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4413      	add	r3, r2
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4403      	add	r3, r0
 80070b4:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80070b6:	f001 fa4b 	bl	8008550 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80070ba:	4b0d      	ldr	r3, [pc, #52]	@ (80070f0 <prvAddNewTaskToReadyList+0x118>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00e      	beq.n	80070e0 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80070c2:	4b0a      	ldr	r3, [pc, #40]	@ (80070ec <prvAddNewTaskToReadyList+0x114>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d207      	bcs.n	80070e0 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80070d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007100 <prvAddNewTaskToReadyList+0x128>)
 80070d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070d6:	601a      	str	r2, [r3, #0]
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80070e0:	bf00      	nop
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	20000344 	.word	0x20000344
 80070ec:	2000026c 	.word	0x2000026c
 80070f0:	20000350 	.word	0x20000350
 80070f4:	20000360 	.word	0x20000360
 80070f8:	2000034c 	.word	0x2000034c
 80070fc:	20000270 	.word	0x20000270
 8007100:	e000ed04 	.word	0xe000ed04

08007104 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800710c:	2300      	movs	r3, #0
 800710e:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d018      	beq.n	8007148 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8007116:	4b14      	ldr	r3, [pc, #80]	@ (8007168 <vTaskDelay+0x64>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00b      	beq.n	8007136 <vTaskDelay+0x32>
        __asm volatile
 800711e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007122:	f383 8811 	msr	BASEPRI, r3
 8007126:	f3bf 8f6f 	isb	sy
 800712a:	f3bf 8f4f 	dsb	sy
 800712e:	60bb      	str	r3, [r7, #8]
    }
 8007130:	bf00      	nop
 8007132:	bf00      	nop
 8007134:	e7fd      	b.n	8007132 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8007136:	f000 f86d 	bl	8007214 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800713a:	2100      	movs	r1, #0
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 fd95 	bl	8007c6c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8007142:	f000 f875 	bl	8007230 <xTaskResumeAll>
 8007146:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d107      	bne.n	800715e <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 800714e:	4b07      	ldr	r3, [pc, #28]	@ (800716c <vTaskDelay+0x68>)
 8007150:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800715e:	bf00      	nop
 8007160:	3710      	adds	r7, #16
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	2000036c 	.word	0x2000036c
 800716c:	e000ed04 	.word	0xe000ed04

08007170 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b086      	sub	sp, #24
 8007174:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8007176:	4b20      	ldr	r3, [pc, #128]	@ (80071f8 <vTaskStartScheduler+0x88>)
 8007178:	9301      	str	r3, [sp, #4]
 800717a:	2300      	movs	r3, #0
 800717c:	9300      	str	r3, [sp, #0]
 800717e:	2300      	movs	r3, #0
 8007180:	2282      	movs	r2, #130	@ 0x82
 8007182:	491e      	ldr	r1, [pc, #120]	@ (80071fc <vTaskStartScheduler+0x8c>)
 8007184:	481e      	ldr	r0, [pc, #120]	@ (8007200 <vTaskStartScheduler+0x90>)
 8007186:	f7ff fe51 	bl	8006e2c <xTaskCreate>
 800718a:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2b01      	cmp	r3, #1
 8007190:	d102      	bne.n	8007198 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8007192:	f000 fdeb 	bl	8007d6c <xTimerCreateTimerTask>
 8007196:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2b01      	cmp	r3, #1
 800719c:	d116      	bne.n	80071cc <vTaskStartScheduler+0x5c>
        __asm volatile
 800719e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a2:	f383 8811 	msr	BASEPRI, r3
 80071a6:	f3bf 8f6f 	isb	sy
 80071aa:	f3bf 8f4f 	dsb	sy
 80071ae:	60bb      	str	r3, [r7, #8]
    }
 80071b0:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80071b2:	4b14      	ldr	r3, [pc, #80]	@ (8007204 <vTaskStartScheduler+0x94>)
 80071b4:	f04f 32ff 	mov.w	r2, #4294967295
 80071b8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80071ba:	4b13      	ldr	r3, [pc, #76]	@ (8007208 <vTaskStartScheduler+0x98>)
 80071bc:	2201      	movs	r2, #1
 80071be:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80071c0:	4b12      	ldr	r3, [pc, #72]	@ (800720c <vTaskStartScheduler+0x9c>)
 80071c2:	2200      	movs	r2, #0
 80071c4:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80071c6:	f001 f8ed 	bl	80083a4 <xPortStartScheduler>
 80071ca:	e00f      	b.n	80071ec <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d2:	d10b      	bne.n	80071ec <vTaskStartScheduler+0x7c>
        __asm volatile
 80071d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d8:	f383 8811 	msr	BASEPRI, r3
 80071dc:	f3bf 8f6f 	isb	sy
 80071e0:	f3bf 8f4f 	dsb	sy
 80071e4:	607b      	str	r3, [r7, #4]
    }
 80071e6:	bf00      	nop
 80071e8:	bf00      	nop
 80071ea:	e7fd      	b.n	80071e8 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80071ec:	4b08      	ldr	r3, [pc, #32]	@ (8007210 <vTaskStartScheduler+0xa0>)
 80071ee:	681b      	ldr	r3, [r3, #0]
}
 80071f0:	bf00      	nop
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	20000368 	.word	0x20000368
 80071fc:	0800b44c 	.word	0x0800b44c
 8007200:	08007acd 	.word	0x08007acd
 8007204:	20000364 	.word	0x20000364
 8007208:	20000350 	.word	0x20000350
 800720c:	20000348 	.word	0x20000348
 8007210:	2000000c 	.word	0x2000000c

08007214 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007214:	b480      	push	{r7}
 8007216:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8007218:	4b04      	ldr	r3, [pc, #16]	@ (800722c <vTaskSuspendAll+0x18>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	3301      	adds	r3, #1
 800721e:	4a03      	ldr	r2, [pc, #12]	@ (800722c <vTaskSuspendAll+0x18>)
 8007220:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8007222:	bf00      	nop
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr
 800722c:	2000036c 	.word	0x2000036c

08007230 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b088      	sub	sp, #32
 8007234:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8007236:	2300      	movs	r3, #0
 8007238:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800723a:	2300      	movs	r3, #0
 800723c:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800723e:	4b71      	ldr	r3, [pc, #452]	@ (8007404 <xTaskResumeAll+0x1d4>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10b      	bne.n	800725e <xTaskResumeAll+0x2e>
        __asm volatile
 8007246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724a:	f383 8811 	msr	BASEPRI, r3
 800724e:	f3bf 8f6f 	isb	sy
 8007252:	f3bf 8f4f 	dsb	sy
 8007256:	607b      	str	r3, [r7, #4]
    }
 8007258:	bf00      	nop
 800725a:	bf00      	nop
 800725c:	e7fd      	b.n	800725a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800725e:	f001 f945 	bl	80084ec <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8007262:	4b68      	ldr	r3, [pc, #416]	@ (8007404 <xTaskResumeAll+0x1d4>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3b01      	subs	r3, #1
 8007268:	4a66      	ldr	r2, [pc, #408]	@ (8007404 <xTaskResumeAll+0x1d4>)
 800726a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800726c:	4b65      	ldr	r3, [pc, #404]	@ (8007404 <xTaskResumeAll+0x1d4>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	f040 80c0 	bne.w	80073f6 <xTaskResumeAll+0x1c6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007276:	4b64      	ldr	r3, [pc, #400]	@ (8007408 <xTaskResumeAll+0x1d8>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	f000 80bb 	beq.w	80073f6 <xTaskResumeAll+0x1c6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007280:	e08a      	b.n	8007398 <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007282:	4b62      	ldr	r3, [pc, #392]	@ (800740c <xTaskResumeAll+0x1dc>)
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800728e:	613b      	str	r3, [r7, #16]
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	69db      	ldr	r3, [r3, #28]
 8007294:	69fa      	ldr	r2, [r7, #28]
 8007296:	6a12      	ldr	r2, [r2, #32]
 8007298:	609a      	str	r2, [r3, #8]
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	69fa      	ldr	r2, [r7, #28]
 80072a0:	69d2      	ldr	r2, [r2, #28]
 80072a2:	605a      	str	r2, [r3, #4]
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	685a      	ldr	r2, [r3, #4]
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	3318      	adds	r3, #24
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d103      	bne.n	80072b8 <xTaskResumeAll+0x88>
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	6a1a      	ldr	r2, [r3, #32]
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	605a      	str	r2, [r3, #4]
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	2200      	movs	r2, #0
 80072bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	1e5a      	subs	r2, r3, #1
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	695b      	ldr	r3, [r3, #20]
 80072cc:	60fb      	str	r3, [r7, #12]
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	69fa      	ldr	r2, [r7, #28]
 80072d4:	68d2      	ldr	r2, [r2, #12]
 80072d6:	609a      	str	r2, [r3, #8]
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	69fa      	ldr	r2, [r7, #28]
 80072de:	6892      	ldr	r2, [r2, #8]
 80072e0:	605a      	str	r2, [r3, #4]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	685a      	ldr	r2, [r3, #4]
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	3304      	adds	r3, #4
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d103      	bne.n	80072f6 <xTaskResumeAll+0xc6>
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	68da      	ldr	r2, [r3, #12]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	605a      	str	r2, [r3, #4]
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	2200      	movs	r2, #0
 80072fa:	615a      	str	r2, [r3, #20]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	1e5a      	subs	r2, r3, #1
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730a:	2201      	movs	r2, #1
 800730c:	409a      	lsls	r2, r3
 800730e:	4b40      	ldr	r3, [pc, #256]	@ (8007410 <xTaskResumeAll+0x1e0>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4313      	orrs	r3, r2
 8007314:	4a3e      	ldr	r2, [pc, #248]	@ (8007410 <xTaskResumeAll+0x1e0>)
 8007316:	6013      	str	r3, [r2, #0]
 8007318:	69fb      	ldr	r3, [r7, #28]
 800731a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800731c:	493d      	ldr	r1, [pc, #244]	@ (8007414 <xTaskResumeAll+0x1e4>)
 800731e:	4613      	mov	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	4413      	add	r3, r2
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	440b      	add	r3, r1
 8007328:	3304      	adds	r3, #4
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	60bb      	str	r3, [r7, #8]
 800732e:	69fb      	ldr	r3, [r7, #28]
 8007330:	68ba      	ldr	r2, [r7, #8]
 8007332:	609a      	str	r2, [r3, #8]
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	689a      	ldr	r2, [r3, #8]
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	60da      	str	r2, [r3, #12]
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	69fa      	ldr	r2, [r7, #28]
 8007342:	3204      	adds	r2, #4
 8007344:	605a      	str	r2, [r3, #4]
 8007346:	69fb      	ldr	r3, [r7, #28]
 8007348:	1d1a      	adds	r2, r3, #4
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	609a      	str	r2, [r3, #8]
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007352:	4613      	mov	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4413      	add	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4a2e      	ldr	r2, [pc, #184]	@ (8007414 <xTaskResumeAll+0x1e4>)
 800735c:	441a      	add	r2, r3
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	615a      	str	r2, [r3, #20]
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007366:	492b      	ldr	r1, [pc, #172]	@ (8007414 <xTaskResumeAll+0x1e4>)
 8007368:	4613      	mov	r3, r2
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	4413      	add	r3, r2
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	440b      	add	r3, r1
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	1c59      	adds	r1, r3, #1
 8007376:	4827      	ldr	r0, [pc, #156]	@ (8007414 <xTaskResumeAll+0x1e4>)
 8007378:	4613      	mov	r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	4413      	add	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	4403      	add	r3, r0
 8007382:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007388:	4b23      	ldr	r3, [pc, #140]	@ (8007418 <xTaskResumeAll+0x1e8>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800738e:	429a      	cmp	r2, r3
 8007390:	d302      	bcc.n	8007398 <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 8007392:	4b22      	ldr	r3, [pc, #136]	@ (800741c <xTaskResumeAll+0x1ec>)
 8007394:	2201      	movs	r2, #1
 8007396:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007398:	4b1c      	ldr	r3, [pc, #112]	@ (800740c <xTaskResumeAll+0x1dc>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	f47f af70 	bne.w	8007282 <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80073a2:	69fb      	ldr	r3, [r7, #28]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d001      	beq.n	80073ac <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80073a8:	f000 fc26 	bl	8007bf8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80073ac:	4b1c      	ldr	r3, [pc, #112]	@ (8007420 <xTaskResumeAll+0x1f0>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d010      	beq.n	80073da <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80073b8:	f000 f846 	bl	8007448 <xTaskIncrementTick>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d002      	beq.n	80073c8 <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 80073c2:	4b16      	ldr	r3, [pc, #88]	@ (800741c <xTaskResumeAll+0x1ec>)
 80073c4:	2201      	movs	r2, #1
 80073c6:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1f1      	bne.n	80073b8 <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 80073d4:	4b12      	ldr	r3, [pc, #72]	@ (8007420 <xTaskResumeAll+0x1f0>)
 80073d6:	2200      	movs	r2, #0
 80073d8:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80073da:	4b10      	ldr	r3, [pc, #64]	@ (800741c <xTaskResumeAll+0x1ec>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d009      	beq.n	80073f6 <xTaskResumeAll+0x1c6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 80073e2:	2301      	movs	r3, #1
 80073e4:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80073e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007424 <xTaskResumeAll+0x1f4>)
 80073e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073ec:	601a      	str	r2, [r3, #0]
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80073f6:	f001 f8ab 	bl	8008550 <vPortExitCritical>

    return xAlreadyYielded;
 80073fa:	69bb      	ldr	r3, [r7, #24]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3720      	adds	r7, #32
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}
 8007404:	2000036c 	.word	0x2000036c
 8007408:	20000344 	.word	0x20000344
 800740c:	20000304 	.word	0x20000304
 8007410:	2000034c 	.word	0x2000034c
 8007414:	20000270 	.word	0x20000270
 8007418:	2000026c 	.word	0x2000026c
 800741c:	20000358 	.word	0x20000358
 8007420:	20000354 	.word	0x20000354
 8007424:	e000ed04 	.word	0xe000ed04

08007428 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800742e:	4b05      	ldr	r3, [pc, #20]	@ (8007444 <xTaskGetTickCount+0x1c>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8007434:	687b      	ldr	r3, [r7, #4]
}
 8007436:	4618      	mov	r0, r3
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	20000348 	.word	0x20000348

08007448 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b08a      	sub	sp, #40	@ 0x28
 800744c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800744e:	2300      	movs	r3, #0
 8007450:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007452:	4b7e      	ldr	r3, [pc, #504]	@ (800764c <xTaskIncrementTick+0x204>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	f040 80ed 	bne.w	8007636 <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800745c:	4b7c      	ldr	r3, [pc, #496]	@ (8007650 <xTaskIncrementTick+0x208>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	3301      	adds	r3, #1
 8007462:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8007464:	4a7a      	ldr	r2, [pc, #488]	@ (8007650 <xTaskIncrementTick+0x208>)
 8007466:	6a3b      	ldr	r3, [r7, #32]
 8007468:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800746a:	6a3b      	ldr	r3, [r7, #32]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d121      	bne.n	80074b4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8007470:	4b78      	ldr	r3, [pc, #480]	@ (8007654 <xTaskIncrementTick+0x20c>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d00b      	beq.n	8007492 <xTaskIncrementTick+0x4a>
        __asm volatile
 800747a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800747e:	f383 8811 	msr	BASEPRI, r3
 8007482:	f3bf 8f6f 	isb	sy
 8007486:	f3bf 8f4f 	dsb	sy
 800748a:	607b      	str	r3, [r7, #4]
    }
 800748c:	bf00      	nop
 800748e:	bf00      	nop
 8007490:	e7fd      	b.n	800748e <xTaskIncrementTick+0x46>
 8007492:	4b70      	ldr	r3, [pc, #448]	@ (8007654 <xTaskIncrementTick+0x20c>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	61fb      	str	r3, [r7, #28]
 8007498:	4b6f      	ldr	r3, [pc, #444]	@ (8007658 <xTaskIncrementTick+0x210>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a6d      	ldr	r2, [pc, #436]	@ (8007654 <xTaskIncrementTick+0x20c>)
 800749e:	6013      	str	r3, [r2, #0]
 80074a0:	4a6d      	ldr	r2, [pc, #436]	@ (8007658 <xTaskIncrementTick+0x210>)
 80074a2:	69fb      	ldr	r3, [r7, #28]
 80074a4:	6013      	str	r3, [r2, #0]
 80074a6:	4b6d      	ldr	r3, [pc, #436]	@ (800765c <xTaskIncrementTick+0x214>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	3301      	adds	r3, #1
 80074ac:	4a6b      	ldr	r2, [pc, #428]	@ (800765c <xTaskIncrementTick+0x214>)
 80074ae:	6013      	str	r3, [r2, #0]
 80074b0:	f000 fba2 	bl	8007bf8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80074b4:	4b6a      	ldr	r3, [pc, #424]	@ (8007660 <xTaskIncrementTick+0x218>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6a3a      	ldr	r2, [r7, #32]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	f0c0 80a6 	bcc.w	800760c <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074c0:	4b64      	ldr	r3, [pc, #400]	@ (8007654 <xTaskIncrementTick+0x20c>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d104      	bne.n	80074d4 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074ca:	4b65      	ldr	r3, [pc, #404]	@ (8007660 <xTaskIncrementTick+0x218>)
 80074cc:	f04f 32ff 	mov.w	r2, #4294967295
 80074d0:	601a      	str	r2, [r3, #0]
                    break;
 80074d2:	e09b      	b.n	800760c <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074d4:	4b5f      	ldr	r3, [pc, #380]	@ (8007654 <xTaskIncrementTick+0x20c>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80074e4:	6a3a      	ldr	r2, [r7, #32]
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d203      	bcs.n	80074f4 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80074ec:	4a5c      	ldr	r2, [pc, #368]	@ (8007660 <xTaskIncrementTick+0x218>)
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80074f2:	e08b      	b.n	800760c <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	613b      	str	r3, [r7, #16]
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	69ba      	ldr	r2, [r7, #24]
 8007500:	68d2      	ldr	r2, [r2, #12]
 8007502:	609a      	str	r2, [r3, #8]
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	69ba      	ldr	r2, [r7, #24]
 800750a:	6892      	ldr	r2, [r2, #8]
 800750c:	605a      	str	r2, [r3, #4]
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	685a      	ldr	r2, [r3, #4]
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	3304      	adds	r3, #4
 8007516:	429a      	cmp	r2, r3
 8007518:	d103      	bne.n	8007522 <xTaskIncrementTick+0xda>
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	68da      	ldr	r2, [r3, #12]
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	605a      	str	r2, [r3, #4]
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	2200      	movs	r2, #0
 8007526:	615a      	str	r2, [r3, #20]
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	1e5a      	subs	r2, r3, #1
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007536:	2b00      	cmp	r3, #0
 8007538:	d01e      	beq.n	8007578 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800753e:	60fb      	str	r3, [r7, #12]
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	69db      	ldr	r3, [r3, #28]
 8007544:	69ba      	ldr	r2, [r7, #24]
 8007546:	6a12      	ldr	r2, [r2, #32]
 8007548:	609a      	str	r2, [r3, #8]
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	6a1b      	ldr	r3, [r3, #32]
 800754e:	69ba      	ldr	r2, [r7, #24]
 8007550:	69d2      	ldr	r2, [r2, #28]
 8007552:	605a      	str	r2, [r3, #4]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	685a      	ldr	r2, [r3, #4]
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	3318      	adds	r3, #24
 800755c:	429a      	cmp	r2, r3
 800755e:	d103      	bne.n	8007568 <xTaskIncrementTick+0x120>
 8007560:	69bb      	ldr	r3, [r7, #24]
 8007562:	6a1a      	ldr	r2, [r3, #32]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	605a      	str	r2, [r3, #4]
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	2200      	movs	r2, #0
 800756c:	629a      	str	r2, [r3, #40]	@ 0x28
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	1e5a      	subs	r2, r3, #1
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800757c:	2201      	movs	r2, #1
 800757e:	409a      	lsls	r2, r3
 8007580:	4b38      	ldr	r3, [pc, #224]	@ (8007664 <xTaskIncrementTick+0x21c>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4313      	orrs	r3, r2
 8007586:	4a37      	ldr	r2, [pc, #220]	@ (8007664 <xTaskIncrementTick+0x21c>)
 8007588:	6013      	str	r3, [r2, #0]
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800758e:	4936      	ldr	r1, [pc, #216]	@ (8007668 <xTaskIncrementTick+0x220>)
 8007590:	4613      	mov	r3, r2
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	4413      	add	r3, r2
 8007596:	009b      	lsls	r3, r3, #2
 8007598:	440b      	add	r3, r1
 800759a:	3304      	adds	r3, #4
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	60bb      	str	r3, [r7, #8]
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	609a      	str	r2, [r3, #8]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	689a      	ldr	r2, [r3, #8]
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	60da      	str	r2, [r3, #12]
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	69ba      	ldr	r2, [r7, #24]
 80075b4:	3204      	adds	r2, #4
 80075b6:	605a      	str	r2, [r3, #4]
 80075b8:	69bb      	ldr	r3, [r7, #24]
 80075ba:	1d1a      	adds	r2, r3, #4
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	609a      	str	r2, [r3, #8]
 80075c0:	69bb      	ldr	r3, [r7, #24]
 80075c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075c4:	4613      	mov	r3, r2
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	4413      	add	r3, r2
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	4a26      	ldr	r2, [pc, #152]	@ (8007668 <xTaskIncrementTick+0x220>)
 80075ce:	441a      	add	r2, r3
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	615a      	str	r2, [r3, #20]
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075d8:	4923      	ldr	r1, [pc, #140]	@ (8007668 <xTaskIncrementTick+0x220>)
 80075da:	4613      	mov	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	440b      	add	r3, r1
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	1c59      	adds	r1, r3, #1
 80075e8:	481f      	ldr	r0, [pc, #124]	@ (8007668 <xTaskIncrementTick+0x220>)
 80075ea:	4613      	mov	r3, r2
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	4413      	add	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4403      	add	r3, r0
 80075f4:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075fa:	4b1c      	ldr	r3, [pc, #112]	@ (800766c <xTaskIncrementTick+0x224>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007600:	429a      	cmp	r2, r3
 8007602:	f67f af5d 	bls.w	80074c0 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 8007606:	2301      	movs	r3, #1
 8007608:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800760a:	e759      	b.n	80074c0 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800760c:	4b17      	ldr	r3, [pc, #92]	@ (800766c <xTaskIncrementTick+0x224>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007612:	4915      	ldr	r1, [pc, #84]	@ (8007668 <xTaskIncrementTick+0x220>)
 8007614:	4613      	mov	r3, r2
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	4413      	add	r3, r2
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	440b      	add	r3, r1
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2b01      	cmp	r3, #1
 8007622:	d901      	bls.n	8007628 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 8007624:	2301      	movs	r3, #1
 8007626:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8007628:	4b11      	ldr	r3, [pc, #68]	@ (8007670 <xTaskIncrementTick+0x228>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d007      	beq.n	8007640 <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 8007630:	2301      	movs	r3, #1
 8007632:	627b      	str	r3, [r7, #36]	@ 0x24
 8007634:	e004      	b.n	8007640 <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8007636:	4b0f      	ldr	r3, [pc, #60]	@ (8007674 <xTaskIncrementTick+0x22c>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	3301      	adds	r3, #1
 800763c:	4a0d      	ldr	r2, [pc, #52]	@ (8007674 <xTaskIncrementTick+0x22c>)
 800763e:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8007640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007642:	4618      	mov	r0, r3
 8007644:	3728      	adds	r7, #40	@ 0x28
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	2000036c 	.word	0x2000036c
 8007650:	20000348 	.word	0x20000348
 8007654:	200002fc 	.word	0x200002fc
 8007658:	20000300 	.word	0x20000300
 800765c:	2000035c 	.word	0x2000035c
 8007660:	20000364 	.word	0x20000364
 8007664:	2000034c 	.word	0x2000034c
 8007668:	20000270 	.word	0x20000270
 800766c:	2000026c 	.word	0x2000026c
 8007670:	20000358 	.word	0x20000358
 8007674:	20000354 	.word	0x20000354

08007678 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800767e:	4b27      	ldr	r3, [pc, #156]	@ (800771c <vTaskSwitchContext+0xa4>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d003      	beq.n	800768e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8007686:	4b26      	ldr	r3, [pc, #152]	@ (8007720 <vTaskSwitchContext+0xa8>)
 8007688:	2201      	movs	r2, #1
 800768a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 800768c:	e040      	b.n	8007710 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 800768e:	4b24      	ldr	r3, [pc, #144]	@ (8007720 <vTaskSwitchContext+0xa8>)
 8007690:	2200      	movs	r2, #0
 8007692:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007694:	4b23      	ldr	r3, [pc, #140]	@ (8007724 <vTaskSwitchContext+0xac>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	fab3 f383 	clz	r3, r3
 80076a0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80076a2:	7afb      	ldrb	r3, [r7, #11]
 80076a4:	f1c3 031f 	rsb	r3, r3, #31
 80076a8:	617b      	str	r3, [r7, #20]
 80076aa:	491f      	ldr	r1, [pc, #124]	@ (8007728 <vTaskSwitchContext+0xb0>)
 80076ac:	697a      	ldr	r2, [r7, #20]
 80076ae:	4613      	mov	r3, r2
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	4413      	add	r3, r2
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	440b      	add	r3, r1
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10b      	bne.n	80076d6 <vTaskSwitchContext+0x5e>
        __asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	607b      	str	r3, [r7, #4]
    }
 80076d0:	bf00      	nop
 80076d2:	bf00      	nop
 80076d4:	e7fd      	b.n	80076d2 <vTaskSwitchContext+0x5a>
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	4613      	mov	r3, r2
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	4a11      	ldr	r2, [pc, #68]	@ (8007728 <vTaskSwitchContext+0xb0>)
 80076e2:	4413      	add	r3, r2
 80076e4:	613b      	str	r3, [r7, #16]
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	605a      	str	r2, [r3, #4]
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	685a      	ldr	r2, [r3, #4]
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	3308      	adds	r3, #8
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d104      	bne.n	8007706 <vTaskSwitchContext+0x8e>
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	605a      	str	r2, [r3, #4]
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	4a07      	ldr	r2, [pc, #28]	@ (800772c <vTaskSwitchContext+0xb4>)
 800770e:	6013      	str	r3, [r2, #0]
}
 8007710:	bf00      	nop
 8007712:	371c      	adds	r7, #28
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr
 800771c:	2000036c 	.word	0x2000036c
 8007720:	20000358 	.word	0x20000358
 8007724:	2000034c 	.word	0x2000034c
 8007728:	20000270 	.word	0x20000270
 800772c:	2000026c 	.word	0x2000026c

08007730 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10b      	bne.n	8007758 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8007740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007744:	f383 8811 	msr	BASEPRI, r3
 8007748:	f3bf 8f6f 	isb	sy
 800774c:	f3bf 8f4f 	dsb	sy
 8007750:	60fb      	str	r3, [r7, #12]
    }
 8007752:	bf00      	nop
 8007754:	bf00      	nop
 8007756:	e7fd      	b.n	8007754 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007758:	4b07      	ldr	r3, [pc, #28]	@ (8007778 <vTaskPlaceOnEventList+0x48>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	3318      	adds	r3, #24
 800775e:	4619      	mov	r1, r3
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f7ff f807 	bl	8006774 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007766:	2101      	movs	r1, #1
 8007768:	6838      	ldr	r0, [r7, #0]
 800776a:	f000 fa7f 	bl	8007c6c <prvAddCurrentTaskToDelayedList>
}
 800776e:	bf00      	nop
 8007770:	3710      	adds	r7, #16
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	2000026c 	.word	0x2000026c

0800777c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	60b9      	str	r1, [r7, #8]
 8007786:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d10b      	bne.n	80077a6 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800778e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	613b      	str	r3, [r7, #16]
    }
 80077a0:	bf00      	nop
 80077a2:	bf00      	nop
 80077a4:	e7fd      	b.n	80077a2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	617b      	str	r3, [r7, #20]
 80077ac:	4b15      	ldr	r3, [pc, #84]	@ (8007804 <vTaskPlaceOnEventListRestricted+0x88>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	697a      	ldr	r2, [r7, #20]
 80077b2:	61da      	str	r2, [r3, #28]
 80077b4:	4b13      	ldr	r3, [pc, #76]	@ (8007804 <vTaskPlaceOnEventListRestricted+0x88>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	697a      	ldr	r2, [r7, #20]
 80077ba:	6892      	ldr	r2, [r2, #8]
 80077bc:	621a      	str	r2, [r3, #32]
 80077be:	4b11      	ldr	r3, [pc, #68]	@ (8007804 <vTaskPlaceOnEventListRestricted+0x88>)
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	3218      	adds	r2, #24
 80077c8:	605a      	str	r2, [r3, #4]
 80077ca:	4b0e      	ldr	r3, [pc, #56]	@ (8007804 <vTaskPlaceOnEventListRestricted+0x88>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f103 0218 	add.w	r2, r3, #24
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	609a      	str	r2, [r3, #8]
 80077d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007804 <vTaskPlaceOnEventListRestricted+0x88>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	68fa      	ldr	r2, [r7, #12]
 80077dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	1c5a      	adds	r2, r3, #1
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d002      	beq.n	80077f4 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 80077ee:	f04f 33ff 	mov.w	r3, #4294967295
 80077f2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80077f4:	6879      	ldr	r1, [r7, #4]
 80077f6:	68b8      	ldr	r0, [r7, #8]
 80077f8:	f000 fa38 	bl	8007c6c <prvAddCurrentTaskToDelayedList>
    }
 80077fc:	bf00      	nop
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	2000026c 	.word	0x2000026c

08007808 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007808:	b480      	push	{r7}
 800780a:	b08b      	sub	sp, #44	@ 0x2c
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8007818:	6a3b      	ldr	r3, [r7, #32]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d10b      	bne.n	8007836 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800781e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007822:	f383 8811 	msr	BASEPRI, r3
 8007826:	f3bf 8f6f 	isb	sy
 800782a:	f3bf 8f4f 	dsb	sy
 800782e:	60fb      	str	r3, [r7, #12]
    }
 8007830:	bf00      	nop
 8007832:	bf00      	nop
 8007834:	e7fd      	b.n	8007832 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800783a:	61fb      	str	r3, [r7, #28]
 800783c:	6a3b      	ldr	r3, [r7, #32]
 800783e:	69db      	ldr	r3, [r3, #28]
 8007840:	6a3a      	ldr	r2, [r7, #32]
 8007842:	6a12      	ldr	r2, [r2, #32]
 8007844:	609a      	str	r2, [r3, #8]
 8007846:	6a3b      	ldr	r3, [r7, #32]
 8007848:	6a1b      	ldr	r3, [r3, #32]
 800784a:	6a3a      	ldr	r2, [r7, #32]
 800784c:	69d2      	ldr	r2, [r2, #28]
 800784e:	605a      	str	r2, [r3, #4]
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	685a      	ldr	r2, [r3, #4]
 8007854:	6a3b      	ldr	r3, [r7, #32]
 8007856:	3318      	adds	r3, #24
 8007858:	429a      	cmp	r2, r3
 800785a:	d103      	bne.n	8007864 <xTaskRemoveFromEventList+0x5c>
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	6a1a      	ldr	r2, [r3, #32]
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	605a      	str	r2, [r3, #4]
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	2200      	movs	r2, #0
 8007868:	629a      	str	r2, [r3, #40]	@ 0x28
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	1e5a      	subs	r2, r3, #1
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007874:	4b4a      	ldr	r3, [pc, #296]	@ (80079a0 <xTaskRemoveFromEventList+0x198>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d15e      	bne.n	800793a <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800787c:	6a3b      	ldr	r3, [r7, #32]
 800787e:	695b      	ldr	r3, [r3, #20]
 8007880:	617b      	str	r3, [r7, #20]
 8007882:	6a3b      	ldr	r3, [r7, #32]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	6a3a      	ldr	r2, [r7, #32]
 8007888:	68d2      	ldr	r2, [r2, #12]
 800788a:	609a      	str	r2, [r3, #8]
 800788c:	6a3b      	ldr	r3, [r7, #32]
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	6a3a      	ldr	r2, [r7, #32]
 8007892:	6892      	ldr	r2, [r2, #8]
 8007894:	605a      	str	r2, [r3, #4]
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	685a      	ldr	r2, [r3, #4]
 800789a:	6a3b      	ldr	r3, [r7, #32]
 800789c:	3304      	adds	r3, #4
 800789e:	429a      	cmp	r2, r3
 80078a0:	d103      	bne.n	80078aa <xTaskRemoveFromEventList+0xa2>
 80078a2:	6a3b      	ldr	r3, [r7, #32]
 80078a4:	68da      	ldr	r2, [r3, #12]
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	605a      	str	r2, [r3, #4]
 80078aa:	6a3b      	ldr	r3, [r7, #32]
 80078ac:	2200      	movs	r2, #0
 80078ae:	615a      	str	r2, [r3, #20]
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	1e5a      	subs	r2, r3, #1
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80078ba:	6a3b      	ldr	r3, [r7, #32]
 80078bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078be:	2201      	movs	r2, #1
 80078c0:	409a      	lsls	r2, r3
 80078c2:	4b38      	ldr	r3, [pc, #224]	@ (80079a4 <xTaskRemoveFromEventList+0x19c>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	4a36      	ldr	r2, [pc, #216]	@ (80079a4 <xTaskRemoveFromEventList+0x19c>)
 80078ca:	6013      	str	r3, [r2, #0]
 80078cc:	6a3b      	ldr	r3, [r7, #32]
 80078ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d0:	4935      	ldr	r1, [pc, #212]	@ (80079a8 <xTaskRemoveFromEventList+0x1a0>)
 80078d2:	4613      	mov	r3, r2
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	4413      	add	r3, r2
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	440b      	add	r3, r1
 80078dc:	3304      	adds	r3, #4
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	613b      	str	r3, [r7, #16]
 80078e2:	6a3b      	ldr	r3, [r7, #32]
 80078e4:	693a      	ldr	r2, [r7, #16]
 80078e6:	609a      	str	r2, [r3, #8]
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	689a      	ldr	r2, [r3, #8]
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	60da      	str	r2, [r3, #12]
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	6a3a      	ldr	r2, [r7, #32]
 80078f6:	3204      	adds	r2, #4
 80078f8:	605a      	str	r2, [r3, #4]
 80078fa:	6a3b      	ldr	r3, [r7, #32]
 80078fc:	1d1a      	adds	r2, r3, #4
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	609a      	str	r2, [r3, #8]
 8007902:	6a3b      	ldr	r3, [r7, #32]
 8007904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007906:	4613      	mov	r3, r2
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	4413      	add	r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	4a26      	ldr	r2, [pc, #152]	@ (80079a8 <xTaskRemoveFromEventList+0x1a0>)
 8007910:	441a      	add	r2, r3
 8007912:	6a3b      	ldr	r3, [r7, #32]
 8007914:	615a      	str	r2, [r3, #20]
 8007916:	6a3b      	ldr	r3, [r7, #32]
 8007918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800791a:	4923      	ldr	r1, [pc, #140]	@ (80079a8 <xTaskRemoveFromEventList+0x1a0>)
 800791c:	4613      	mov	r3, r2
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	009b      	lsls	r3, r3, #2
 8007924:	440b      	add	r3, r1
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	1c59      	adds	r1, r3, #1
 800792a:	481f      	ldr	r0, [pc, #124]	@ (80079a8 <xTaskRemoveFromEventList+0x1a0>)
 800792c:	4613      	mov	r3, r2
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	4413      	add	r3, r2
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	4403      	add	r3, r0
 8007936:	6019      	str	r1, [r3, #0]
 8007938:	e01b      	b.n	8007972 <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800793a:	4b1c      	ldr	r3, [pc, #112]	@ (80079ac <xTaskRemoveFromEventList+0x1a4>)
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	61bb      	str	r3, [r7, #24]
 8007940:	6a3b      	ldr	r3, [r7, #32]
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	61da      	str	r2, [r3, #28]
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	689a      	ldr	r2, [r3, #8]
 800794a:	6a3b      	ldr	r3, [r7, #32]
 800794c:	621a      	str	r2, [r3, #32]
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	6a3a      	ldr	r2, [r7, #32]
 8007954:	3218      	adds	r2, #24
 8007956:	605a      	str	r2, [r3, #4]
 8007958:	6a3b      	ldr	r3, [r7, #32]
 800795a:	f103 0218 	add.w	r2, r3, #24
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	609a      	str	r2, [r3, #8]
 8007962:	6a3b      	ldr	r3, [r7, #32]
 8007964:	4a11      	ldr	r2, [pc, #68]	@ (80079ac <xTaskRemoveFromEventList+0x1a4>)
 8007966:	629a      	str	r2, [r3, #40]	@ 0x28
 8007968:	4b10      	ldr	r3, [pc, #64]	@ (80079ac <xTaskRemoveFromEventList+0x1a4>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	3301      	adds	r3, #1
 800796e:	4a0f      	ldr	r2, [pc, #60]	@ (80079ac <xTaskRemoveFromEventList+0x1a4>)
 8007970:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007972:	6a3b      	ldr	r3, [r7, #32]
 8007974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007976:	4b0e      	ldr	r3, [pc, #56]	@ (80079b0 <xTaskRemoveFromEventList+0x1a8>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800797c:	429a      	cmp	r2, r3
 800797e:	d905      	bls.n	800798c <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8007980:	2301      	movs	r3, #1
 8007982:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8007984:	4b0b      	ldr	r3, [pc, #44]	@ (80079b4 <xTaskRemoveFromEventList+0x1ac>)
 8007986:	2201      	movs	r2, #1
 8007988:	601a      	str	r2, [r3, #0]
 800798a:	e001      	b.n	8007990 <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 800798c:	2300      	movs	r3, #0
 800798e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 8007990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007992:	4618      	mov	r0, r3
 8007994:	372c      	adds	r7, #44	@ 0x2c
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	2000036c 	.word	0x2000036c
 80079a4:	2000034c 	.word	0x2000034c
 80079a8:	20000270 	.word	0x20000270
 80079ac:	20000304 	.word	0x20000304
 80079b0:	2000026c 	.word	0x2000026c
 80079b4:	20000358 	.word	0x20000358

080079b8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80079c0:	4b06      	ldr	r3, [pc, #24]	@ (80079dc <vTaskInternalSetTimeOutState+0x24>)
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80079c8:	4b05      	ldr	r3, [pc, #20]	@ (80079e0 <vTaskInternalSetTimeOutState+0x28>)
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	605a      	str	r2, [r3, #4]
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr
 80079dc:	2000035c 	.word	0x2000035c
 80079e0:	20000348 	.word	0x20000348

080079e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b088      	sub	sp, #32
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d10b      	bne.n	8007a0c <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80079f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f8:	f383 8811 	msr	BASEPRI, r3
 80079fc:	f3bf 8f6f 	isb	sy
 8007a00:	f3bf 8f4f 	dsb	sy
 8007a04:	613b      	str	r3, [r7, #16]
    }
 8007a06:	bf00      	nop
 8007a08:	bf00      	nop
 8007a0a:	e7fd      	b.n	8007a08 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d10b      	bne.n	8007a2a <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8007a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a16:	f383 8811 	msr	BASEPRI, r3
 8007a1a:	f3bf 8f6f 	isb	sy
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	60fb      	str	r3, [r7, #12]
    }
 8007a24:	bf00      	nop
 8007a26:	bf00      	nop
 8007a28:	e7fd      	b.n	8007a26 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8007a2a:	f000 fd5f 	bl	80084ec <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8007a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8007aac <xTaskCheckForTimeOut+0xc8>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	69ba      	ldr	r2, [r7, #24]
 8007a3a:	1ad3      	subs	r3, r2, r3
 8007a3c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a46:	d102      	bne.n	8007a4e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	61fb      	str	r3, [r7, #28]
 8007a4c:	e026      	b.n	8007a9c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	4b17      	ldr	r3, [pc, #92]	@ (8007ab0 <xTaskCheckForTimeOut+0xcc>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d00a      	beq.n	8007a70 <xTaskCheckForTimeOut+0x8c>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	69ba      	ldr	r2, [r7, #24]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d305      	bcc.n	8007a70 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8007a64:	2301      	movs	r3, #1
 8007a66:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	601a      	str	r2, [r3, #0]
 8007a6e:	e015      	b.n	8007a9c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	697a      	ldr	r2, [r7, #20]
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d20b      	bcs.n	8007a92 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	1ad2      	subs	r2, r2, r3
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f7ff ff96 	bl	80079b8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	61fb      	str	r3, [r7, #28]
 8007a90:	e004      	b.n	8007a9c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	2200      	movs	r2, #0
 8007a96:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007a9c:	f000 fd58 	bl	8008550 <vPortExitCritical>

    return xReturn;
 8007aa0:	69fb      	ldr	r3, [r7, #28]
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3720      	adds	r7, #32
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	20000348 	.word	0x20000348
 8007ab0:	2000035c 	.word	0x2000035c

08007ab4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8007ab8:	4b03      	ldr	r3, [pc, #12]	@ (8007ac8 <vTaskMissedYield+0x14>)
 8007aba:	2201      	movs	r2, #1
 8007abc:	601a      	str	r2, [r3, #0]
}
 8007abe:	bf00      	nop
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr
 8007ac8:	20000358 	.word	0x20000358

08007acc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8007ad4:	f000 f852 	bl	8007b7c <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007ad8:	4b06      	ldr	r3, [pc, #24]	@ (8007af4 <prvIdleTask+0x28>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d9f9      	bls.n	8007ad4 <prvIdleTask+0x8>
            {
                taskYIELD();
 8007ae0:	4b05      	ldr	r3, [pc, #20]	@ (8007af8 <prvIdleTask+0x2c>)
 8007ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ae6:	601a      	str	r2, [r3, #0]
 8007ae8:	f3bf 8f4f 	dsb	sy
 8007aec:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8007af0:	e7f0      	b.n	8007ad4 <prvIdleTask+0x8>
 8007af2:	bf00      	nop
 8007af4:	20000270 	.word	0x20000270
 8007af8:	e000ed04 	.word	0xe000ed04

08007afc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b02:	2300      	movs	r3, #0
 8007b04:	607b      	str	r3, [r7, #4]
 8007b06:	e00c      	b.n	8007b22 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	4413      	add	r3, r2
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	4a12      	ldr	r2, [pc, #72]	@ (8007b5c <prvInitialiseTaskLists+0x60>)
 8007b14:	4413      	add	r3, r2
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7fe fdff 	bl	800671a <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	607b      	str	r3, [r7, #4]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2b04      	cmp	r3, #4
 8007b26:	d9ef      	bls.n	8007b08 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007b28:	480d      	ldr	r0, [pc, #52]	@ (8007b60 <prvInitialiseTaskLists+0x64>)
 8007b2a:	f7fe fdf6 	bl	800671a <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8007b2e:	480d      	ldr	r0, [pc, #52]	@ (8007b64 <prvInitialiseTaskLists+0x68>)
 8007b30:	f7fe fdf3 	bl	800671a <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007b34:	480c      	ldr	r0, [pc, #48]	@ (8007b68 <prvInitialiseTaskLists+0x6c>)
 8007b36:	f7fe fdf0 	bl	800671a <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007b3a:	480c      	ldr	r0, [pc, #48]	@ (8007b6c <prvInitialiseTaskLists+0x70>)
 8007b3c:	f7fe fded 	bl	800671a <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8007b40:	480b      	ldr	r0, [pc, #44]	@ (8007b70 <prvInitialiseTaskLists+0x74>)
 8007b42:	f7fe fdea 	bl	800671a <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8007b46:	4b0b      	ldr	r3, [pc, #44]	@ (8007b74 <prvInitialiseTaskLists+0x78>)
 8007b48:	4a05      	ldr	r2, [pc, #20]	@ (8007b60 <prvInitialiseTaskLists+0x64>)
 8007b4a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b78 <prvInitialiseTaskLists+0x7c>)
 8007b4e:	4a05      	ldr	r2, [pc, #20]	@ (8007b64 <prvInitialiseTaskLists+0x68>)
 8007b50:	601a      	str	r2, [r3, #0]
}
 8007b52:	bf00      	nop
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20000270 	.word	0x20000270
 8007b60:	200002d4 	.word	0x200002d4
 8007b64:	200002e8 	.word	0x200002e8
 8007b68:	20000304 	.word	0x20000304
 8007b6c:	20000318 	.word	0x20000318
 8007b70:	20000330 	.word	0x20000330
 8007b74:	200002fc 	.word	0x200002fc
 8007b78:	20000300 	.word	0x20000300

08007b7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b82:	e019      	b.n	8007bb8 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8007b84:	f000 fcb2 	bl	80084ec <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b88:	4b10      	ldr	r3, [pc, #64]	@ (8007bcc <prvCheckTasksWaitingTermination+0x50>)
 8007b8a:	68db      	ldr	r3, [r3, #12]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	3304      	adds	r3, #4
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7fe fe26 	bl	80067e6 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8007b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd0 <prvCheckTasksWaitingTermination+0x54>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	4a0b      	ldr	r2, [pc, #44]	@ (8007bd0 <prvCheckTasksWaitingTermination+0x54>)
 8007ba2:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8007ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8007bd4 <prvCheckTasksWaitingTermination+0x58>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	4a0a      	ldr	r2, [pc, #40]	@ (8007bd4 <prvCheckTasksWaitingTermination+0x58>)
 8007bac:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8007bae:	f000 fccf 	bl	8008550 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 f810 	bl	8007bd8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bb8:	4b06      	ldr	r3, [pc, #24]	@ (8007bd4 <prvCheckTasksWaitingTermination+0x58>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d1e1      	bne.n	8007b84 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8007bc0:	bf00      	nop
 8007bc2:	bf00      	nop
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	20000318 	.word	0x20000318
 8007bd0:	20000344 	.word	0x20000344
 8007bd4:	2000032c 	.word	0x2000032c

08007bd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007be4:	4618      	mov	r0, r3
 8007be6:	f000 fe25 	bl	8008834 <vPortFree>
            vPortFree( pxTCB );
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f000 fe22 	bl	8008834 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8007bf0:	bf00      	nop
 8007bf2:	3708      	adds	r7, #8
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8007c28 <prvResetNextTaskUnblockTime+0x30>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d104      	bne.n	8007c10 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8007c06:	4b09      	ldr	r3, [pc, #36]	@ (8007c2c <prvResetNextTaskUnblockTime+0x34>)
 8007c08:	f04f 32ff 	mov.w	r2, #4294967295
 8007c0c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007c0e:	e005      	b.n	8007c1c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007c10:	4b05      	ldr	r3, [pc, #20]	@ (8007c28 <prvResetNextTaskUnblockTime+0x30>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a04      	ldr	r2, [pc, #16]	@ (8007c2c <prvResetNextTaskUnblockTime+0x34>)
 8007c1a:	6013      	str	r3, [r2, #0]
}
 8007c1c:	bf00      	nop
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr
 8007c26:	bf00      	nop
 8007c28:	200002fc 	.word	0x200002fc
 8007c2c:	20000364 	.word	0x20000364

08007c30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8007c36:	4b0b      	ldr	r3, [pc, #44]	@ (8007c64 <xTaskGetSchedulerState+0x34>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d102      	bne.n	8007c44 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	607b      	str	r3, [r7, #4]
 8007c42:	e008      	b.n	8007c56 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c44:	4b08      	ldr	r3, [pc, #32]	@ (8007c68 <xTaskGetSchedulerState+0x38>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d102      	bne.n	8007c52 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	607b      	str	r3, [r7, #4]
 8007c50:	e001      	b.n	8007c56 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8007c52:	2300      	movs	r3, #0
 8007c54:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8007c56:	687b      	ldr	r3, [r7, #4]
    }
 8007c58:	4618      	mov	r0, r3
 8007c5a:	370c      	adds	r7, #12
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr
 8007c64:	20000350 	.word	0x20000350
 8007c68:	2000036c 	.word	0x2000036c

08007c6c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b086      	sub	sp, #24
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007c76:	4b36      	ldr	r3, [pc, #216]	@ (8007d50 <prvAddCurrentTaskToDelayedList+0xe4>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c7c:	4b35      	ldr	r3, [pc, #212]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	3304      	adds	r3, #4
 8007c82:	4618      	mov	r0, r3
 8007c84:	f7fe fdaf 	bl	80067e6 <uxListRemove>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10b      	bne.n	8007ca6 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007c8e:	4b31      	ldr	r3, [pc, #196]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c94:	2201      	movs	r2, #1
 8007c96:	fa02 f303 	lsl.w	r3, r2, r3
 8007c9a:	43da      	mvns	r2, r3
 8007c9c:	4b2e      	ldr	r3, [pc, #184]	@ (8007d58 <prvAddCurrentTaskToDelayedList+0xec>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4013      	ands	r3, r2
 8007ca2:	4a2d      	ldr	r2, [pc, #180]	@ (8007d58 <prvAddCurrentTaskToDelayedList+0xec>)
 8007ca4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cac:	d124      	bne.n	8007cf8 <prvAddCurrentTaskToDelayedList+0x8c>
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d021      	beq.n	8007cf8 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007cb4:	4b29      	ldr	r3, [pc, #164]	@ (8007d5c <prvAddCurrentTaskToDelayedList+0xf0>)
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	613b      	str	r3, [r7, #16]
 8007cba:	4b26      	ldr	r3, [pc, #152]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	609a      	str	r2, [r3, #8]
 8007cc2:	4b24      	ldr	r3, [pc, #144]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	693a      	ldr	r2, [r7, #16]
 8007cc8:	6892      	ldr	r2, [r2, #8]
 8007cca:	60da      	str	r2, [r3, #12]
 8007ccc:	4b21      	ldr	r3, [pc, #132]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	3204      	adds	r2, #4
 8007cd6:	605a      	str	r2, [r3, #4]
 8007cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	1d1a      	adds	r2, r3, #4
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	609a      	str	r2, [r3, #8]
 8007ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a1d      	ldr	r2, [pc, #116]	@ (8007d5c <prvAddCurrentTaskToDelayedList+0xf0>)
 8007ce8:	615a      	str	r2, [r3, #20]
 8007cea:	4b1c      	ldr	r3, [pc, #112]	@ (8007d5c <prvAddCurrentTaskToDelayedList+0xf0>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	3301      	adds	r3, #1
 8007cf0:	4a1a      	ldr	r2, [pc, #104]	@ (8007d5c <prvAddCurrentTaskToDelayedList+0xf0>)
 8007cf2:	6013      	str	r3, [r2, #0]
 8007cf4:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8007cf6:	e026      	b.n	8007d46 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8007cf8:	697a      	ldr	r2, [r7, #20]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	4413      	add	r3, r2
 8007cfe:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d00:	4b14      	ldr	r3, [pc, #80]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d209      	bcs.n	8007d24 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d10:	4b13      	ldr	r3, [pc, #76]	@ (8007d60 <prvAddCurrentTaskToDelayedList+0xf4>)
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	4b0f      	ldr	r3, [pc, #60]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	3304      	adds	r3, #4
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	4610      	mov	r0, r2
 8007d1e:	f7fe fd29 	bl	8006774 <vListInsert>
}
 8007d22:	e010      	b.n	8007d46 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d24:	4b0f      	ldr	r3, [pc, #60]	@ (8007d64 <prvAddCurrentTaskToDelayedList+0xf8>)
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	4b0a      	ldr	r3, [pc, #40]	@ (8007d54 <prvAddCurrentTaskToDelayedList+0xe8>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	3304      	adds	r3, #4
 8007d2e:	4619      	mov	r1, r3
 8007d30:	4610      	mov	r0, r2
 8007d32:	f7fe fd1f 	bl	8006774 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8007d36:	4b0c      	ldr	r3, [pc, #48]	@ (8007d68 <prvAddCurrentTaskToDelayedList+0xfc>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d202      	bcs.n	8007d46 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8007d40:	4a09      	ldr	r2, [pc, #36]	@ (8007d68 <prvAddCurrentTaskToDelayedList+0xfc>)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6013      	str	r3, [r2, #0]
}
 8007d46:	bf00      	nop
 8007d48:	3718      	adds	r7, #24
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	20000348 	.word	0x20000348
 8007d54:	2000026c 	.word	0x2000026c
 8007d58:	2000034c 	.word	0x2000034c
 8007d5c:	20000330 	.word	0x20000330
 8007d60:	20000300 	.word	0x20000300
 8007d64:	200002fc 	.word	0x200002fc
 8007d68:	20000364 	.word	0x20000364

08007d6c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8007d72:	2300      	movs	r3, #0
 8007d74:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8007d76:	f000 fa4f 	bl	8008218 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007d7a:	4b12      	ldr	r3, [pc, #72]	@ (8007dc4 <xTimerCreateTimerTask+0x58>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00b      	beq.n	8007d9a <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8007d82:	4b11      	ldr	r3, [pc, #68]	@ (8007dc8 <xTimerCreateTimerTask+0x5c>)
 8007d84:	9301      	str	r3, [sp, #4]
 8007d86:	2302      	movs	r3, #2
 8007d88:	9300      	str	r3, [sp, #0]
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007d90:	490e      	ldr	r1, [pc, #56]	@ (8007dcc <xTimerCreateTimerTask+0x60>)
 8007d92:	480f      	ldr	r0, [pc, #60]	@ (8007dd0 <xTimerCreateTimerTask+0x64>)
 8007d94:	f7ff f84a 	bl	8006e2c <xTaskCreate>
 8007d98:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d10b      	bne.n	8007db8 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8007da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da4:	f383 8811 	msr	BASEPRI, r3
 8007da8:	f3bf 8f6f 	isb	sy
 8007dac:	f3bf 8f4f 	dsb	sy
 8007db0:	603b      	str	r3, [r7, #0]
    }
 8007db2:	bf00      	nop
 8007db4:	bf00      	nop
 8007db6:	e7fd      	b.n	8007db4 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8007db8:	687b      	ldr	r3, [r7, #4]
    }
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3708      	adds	r7, #8
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	200003a0 	.word	0x200003a0
 8007dc8:	200003a4 	.word	0x200003a4
 8007dcc:	0800b454 	.word	0x0800b454
 8007dd0:	08007e79 	.word	0x08007e79

08007dd4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b084      	sub	sp, #16
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007de0:	e008      	b.n	8007df4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	699b      	ldr	r3, [r3, #24]
 8007de6:	68ba      	ldr	r2, [r7, #8]
 8007de8:	4413      	add	r3, r2
 8007dea:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6a1b      	ldr	r3, [r3, #32]
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	699a      	ldr	r2, [r3, #24]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	18d1      	adds	r1, r2, r3
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	68f8      	ldr	r0, [r7, #12]
 8007e02:	f000 f8df 	bl	8007fc4 <prvInsertTimerInActiveList>
 8007e06:	4603      	mov	r3, r0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1ea      	bne.n	8007de2 <prvReloadTimer+0xe>
        }
    }
 8007e0c:	bf00      	nop
 8007e0e:	bf00      	nop
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
	...

08007e18 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b084      	sub	sp, #16
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e22:	4b14      	ldr	r3, [pc, #80]	@ (8007e74 <prvProcessExpiredTimer+0x5c>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	3304      	adds	r3, #4
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7fe fcd8 	bl	80067e6 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e3c:	f003 0304 	and.w	r3, r3, #4
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d005      	beq.n	8007e50 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007e44:	683a      	ldr	r2, [r7, #0]
 8007e46:	6879      	ldr	r1, [r7, #4]
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f7ff ffc3 	bl	8007dd4 <prvReloadTimer>
 8007e4e:	e008      	b.n	8007e62 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e56:	f023 0301 	bic.w	r3, r3, #1
 8007e5a:	b2da      	uxtb	r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	4798      	blx	r3
    }
 8007e6a:	bf00      	nop
 8007e6c:	3710      	adds	r7, #16
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop
 8007e74:	20000398 	.word	0x20000398

08007e78 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e80:	f107 0308 	add.w	r3, r7, #8
 8007e84:	4618      	mov	r0, r3
 8007e86:	f000 f859 	bl	8007f3c <prvGetNextExpireTime>
 8007e8a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	4619      	mov	r1, r3
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f000 f805 	bl	8007ea0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007e96:	f000 f8d7 	bl	8008048 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e9a:	bf00      	nop
 8007e9c:	e7f0      	b.n	8007e80 <prvTimerTask+0x8>
	...

08007ea0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b084      	sub	sp, #16
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
 8007ea8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007eaa:	f7ff f9b3 	bl	8007214 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007eae:	f107 0308 	add.w	r3, r7, #8
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f000 f866 	bl	8007f84 <prvSampleTimeNow>
 8007eb8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d130      	bne.n	8007f22 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d10a      	bne.n	8007edc <prvProcessTimerOrBlockTask+0x3c>
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d806      	bhi.n	8007edc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8007ece:	f7ff f9af 	bl	8007230 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007ed2:	68f9      	ldr	r1, [r7, #12]
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f7ff ff9f 	bl	8007e18 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8007eda:	e024      	b.n	8007f26 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d008      	beq.n	8007ef4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007ee2:	4b13      	ldr	r3, [pc, #76]	@ (8007f30 <prvProcessTimerOrBlockTask+0x90>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d101      	bne.n	8007ef0 <prvProcessTimerOrBlockTask+0x50>
 8007eec:	2301      	movs	r3, #1
 8007eee:	e000      	b.n	8007ef2 <prvProcessTimerOrBlockTask+0x52>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8007f34 <prvProcessTimerOrBlockTask+0x94>)
 8007ef6:	6818      	ldr	r0, [r3, #0]
 8007ef8:	687a      	ldr	r2, [r7, #4]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	683a      	ldr	r2, [r7, #0]
 8007f00:	4619      	mov	r1, r3
 8007f02:	f7fe ff5f 	bl	8006dc4 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007f06:	f7ff f993 	bl	8007230 <xTaskResumeAll>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d10a      	bne.n	8007f26 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8007f10:	4b09      	ldr	r3, [pc, #36]	@ (8007f38 <prvProcessTimerOrBlockTask+0x98>)
 8007f12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f16:	601a      	str	r2, [r3, #0]
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	f3bf 8f6f 	isb	sy
    }
 8007f20:	e001      	b.n	8007f26 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007f22:	f7ff f985 	bl	8007230 <xTaskResumeAll>
    }
 8007f26:	bf00      	nop
 8007f28:	3710      	adds	r7, #16
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	2000039c 	.word	0x2000039c
 8007f34:	200003a0 	.word	0x200003a0
 8007f38:	e000ed04 	.word	0xe000ed04

08007f3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007f3c:	b480      	push	{r7}
 8007f3e:	b085      	sub	sp, #20
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007f44:	4b0e      	ldr	r3, [pc, #56]	@ (8007f80 <prvGetNextExpireTime+0x44>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d101      	bne.n	8007f52 <prvGetNextExpireTime+0x16>
 8007f4e:	2201      	movs	r2, #1
 8007f50:	e000      	b.n	8007f54 <prvGetNextExpireTime+0x18>
 8007f52:	2200      	movs	r2, #0
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d105      	bne.n	8007f6c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f60:	4b07      	ldr	r3, [pc, #28]	@ (8007f80 <prvGetNextExpireTime+0x44>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	60fb      	str	r3, [r7, #12]
 8007f6a:	e001      	b.n	8007f70 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007f70:	68fb      	ldr	r3, [r7, #12]
    }
 8007f72:	4618      	mov	r0, r3
 8007f74:	3714      	adds	r7, #20
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	20000398 	.word	0x20000398

08007f84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8007f8c:	f7ff fa4c 	bl	8007428 <xTaskGetTickCount>
 8007f90:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8007f92:	4b0b      	ldr	r3, [pc, #44]	@ (8007fc0 <prvSampleTimeNow+0x3c>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d205      	bcs.n	8007fa8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007f9c:	f000 f916 	bl	80081cc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	601a      	str	r2, [r3, #0]
 8007fa6:	e002      	b.n	8007fae <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2200      	movs	r2, #0
 8007fac:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007fae:	4a04      	ldr	r2, [pc, #16]	@ (8007fc0 <prvSampleTimeNow+0x3c>)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
    }
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3710      	adds	r7, #16
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	200003a8 	.word	0x200003a8

08007fc4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b086      	sub	sp, #24
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	60f8      	str	r0, [r7, #12]
 8007fcc:	60b9      	str	r1, [r7, #8]
 8007fce:	607a      	str	r2, [r7, #4]
 8007fd0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007fe2:	68ba      	ldr	r2, [r7, #8]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d812      	bhi.n	8008010 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	1ad2      	subs	r2, r2, r3
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d302      	bcc.n	8007ffe <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	617b      	str	r3, [r7, #20]
 8007ffc:	e01b      	b.n	8008036 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007ffe:	4b10      	ldr	r3, [pc, #64]	@ (8008040 <prvInsertTimerInActiveList+0x7c>)
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	3304      	adds	r3, #4
 8008006:	4619      	mov	r1, r3
 8008008:	4610      	mov	r0, r2
 800800a:	f7fe fbb3 	bl	8006774 <vListInsert>
 800800e:	e012      	b.n	8008036 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	429a      	cmp	r2, r3
 8008016:	d206      	bcs.n	8008026 <prvInsertTimerInActiveList+0x62>
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	429a      	cmp	r2, r3
 800801e:	d302      	bcc.n	8008026 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8008020:	2301      	movs	r3, #1
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	e007      	b.n	8008036 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008026:	4b07      	ldr	r3, [pc, #28]	@ (8008044 <prvInsertTimerInActiveList+0x80>)
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	3304      	adds	r3, #4
 800802e:	4619      	mov	r1, r3
 8008030:	4610      	mov	r0, r2
 8008032:	f7fe fb9f 	bl	8006774 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8008036:	697b      	ldr	r3, [r7, #20]
    }
 8008038:	4618      	mov	r0, r3
 800803a:	3718      	adds	r7, #24
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}
 8008040:	2000039c 	.word	0x2000039c
 8008044:	20000398 	.word	0x20000398

08008048 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8008048:	b580      	push	{r7, lr}
 800804a:	b088      	sub	sp, #32
 800804c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800804e:	e0a9      	b.n	80081a4 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	2b00      	cmp	r3, #0
 8008054:	f2c0 80a6 	blt.w	80081a4 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	695b      	ldr	r3, [r3, #20]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d004      	beq.n	800806e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	3304      	adds	r3, #4
 8008068:	4618      	mov	r0, r3
 800806a:	f7fe fbbc 	bl	80067e6 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800806e:	1d3b      	adds	r3, r7, #4
 8008070:	4618      	mov	r0, r3
 8008072:	f7ff ff87 	bl	8007f84 <prvSampleTimeNow>
 8008076:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	3b01      	subs	r3, #1
 800807c:	2b08      	cmp	r3, #8
 800807e:	f200 808e 	bhi.w	800819e <prvProcessReceivedCommands+0x156>
 8008082:	a201      	add	r2, pc, #4	@ (adr r2, 8008088 <prvProcessReceivedCommands+0x40>)
 8008084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008088:	080080ad 	.word	0x080080ad
 800808c:	080080ad 	.word	0x080080ad
 8008090:	08008115 	.word	0x08008115
 8008094:	08008129 	.word	0x08008129
 8008098:	08008175 	.word	0x08008175
 800809c:	080080ad 	.word	0x080080ad
 80080a0:	080080ad 	.word	0x080080ad
 80080a4:	08008115 	.word	0x08008115
 80080a8:	08008129 	.word	0x08008129
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080b2:	f043 0301 	orr.w	r3, r3, #1
 80080b6:	b2da      	uxtb	r2, r3
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80080be:	68fa      	ldr	r2, [r7, #12]
 80080c0:	69fb      	ldr	r3, [r7, #28]
 80080c2:	699b      	ldr	r3, [r3, #24]
 80080c4:	18d1      	adds	r1, r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	69ba      	ldr	r2, [r7, #24]
 80080ca:	69f8      	ldr	r0, [r7, #28]
 80080cc:	f7ff ff7a 	bl	8007fc4 <prvInsertTimerInActiveList>
 80080d0:	4603      	mov	r3, r0
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d065      	beq.n	80081a2 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080dc:	f003 0304 	and.w	r3, r3, #4
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d009      	beq.n	80080f8 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	4413      	add	r3, r2
 80080ec:	69ba      	ldr	r2, [r7, #24]
 80080ee:	4619      	mov	r1, r3
 80080f0:	69f8      	ldr	r0, [r7, #28]
 80080f2:	f7ff fe6f 	bl	8007dd4 <prvReloadTimer>
 80080f6:	e008      	b.n	800810a <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080fe:	f023 0301 	bic.w	r3, r3, #1
 8008102:	b2da      	uxtb	r2, r3
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	69f8      	ldr	r0, [r7, #28]
 8008110:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8008112:	e046      	b.n	80081a2 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800811a:	f023 0301 	bic.w	r3, r3, #1
 800811e:	b2da      	uxtb	r2, r3
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008126:	e03d      	b.n	80081a4 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800812e:	f043 0301 	orr.w	r3, r3, #1
 8008132:	b2da      	uxtb	r2, r3
 8008134:	69fb      	ldr	r3, [r7, #28]
 8008136:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	69fb      	ldr	r3, [r7, #28]
 800813e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	699b      	ldr	r3, [r3, #24]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10b      	bne.n	8008160 <prvProcessReceivedCommands+0x118>
        __asm volatile
 8008148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800814c:	f383 8811 	msr	BASEPRI, r3
 8008150:	f3bf 8f6f 	isb	sy
 8008154:	f3bf 8f4f 	dsb	sy
 8008158:	617b      	str	r3, [r7, #20]
    }
 800815a:	bf00      	nop
 800815c:	bf00      	nop
 800815e:	e7fd      	b.n	800815c <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	699a      	ldr	r2, [r3, #24]
 8008164:	69bb      	ldr	r3, [r7, #24]
 8008166:	18d1      	adds	r1, r2, r3
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	69f8      	ldr	r0, [r7, #28]
 800816e:	f7ff ff29 	bl	8007fc4 <prvInsertTimerInActiveList>
                        break;
 8008172:	e017      	b.n	80081a4 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800817a:	f003 0302 	and.w	r3, r3, #2
 800817e:	2b00      	cmp	r3, #0
 8008180:	d103      	bne.n	800818a <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8008182:	69f8      	ldr	r0, [r7, #28]
 8008184:	f000 fb56 	bl	8008834 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8008188:	e00c      	b.n	80081a4 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008190:	f023 0301 	bic.w	r3, r3, #1
 8008194:	b2da      	uxtb	r2, r3
 8008196:	69fb      	ldr	r3, [r7, #28]
 8008198:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800819c:	e002      	b.n	80081a4 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 800819e:	bf00      	nop
 80081a0:	e000      	b.n	80081a4 <prvProcessReceivedCommands+0x15c>
                        break;
 80081a2:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80081a4:	4b08      	ldr	r3, [pc, #32]	@ (80081c8 <prvProcessReceivedCommands+0x180>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f107 0108 	add.w	r1, r7, #8
 80081ac:	2200      	movs	r2, #0
 80081ae:	4618      	mov	r0, r3
 80081b0:	f7fe fc48 	bl	8006a44 <xQueueReceive>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f47f af4a 	bne.w	8008050 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 80081bc:	bf00      	nop
 80081be:	bf00      	nop
 80081c0:	3720      	adds	r7, #32
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	200003a0 	.word	0x200003a0

080081cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80081d2:	e009      	b.n	80081e8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80081d4:	4b0e      	ldr	r3, [pc, #56]	@ (8008210 <prvSwitchTimerLists+0x44>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	68db      	ldr	r3, [r3, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80081de:	f04f 31ff 	mov.w	r1, #4294967295
 80081e2:	6838      	ldr	r0, [r7, #0]
 80081e4:	f7ff fe18 	bl	8007e18 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80081e8:	4b09      	ldr	r3, [pc, #36]	@ (8008210 <prvSwitchTimerLists+0x44>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d1f0      	bne.n	80081d4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80081f2:	4b07      	ldr	r3, [pc, #28]	@ (8008210 <prvSwitchTimerLists+0x44>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80081f8:	4b06      	ldr	r3, [pc, #24]	@ (8008214 <prvSwitchTimerLists+0x48>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a04      	ldr	r2, [pc, #16]	@ (8008210 <prvSwitchTimerLists+0x44>)
 80081fe:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8008200:	4a04      	ldr	r2, [pc, #16]	@ (8008214 <prvSwitchTimerLists+0x48>)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6013      	str	r3, [r2, #0]
    }
 8008206:	bf00      	nop
 8008208:	3708      	adds	r7, #8
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	20000398 	.word	0x20000398
 8008214:	2000039c 	.word	0x2000039c

08008218 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8008218:	b580      	push	{r7, lr}
 800821a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800821c:	f000 f966 	bl	80084ec <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8008220:	4b12      	ldr	r3, [pc, #72]	@ (800826c <prvCheckForValidListAndQueue+0x54>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d11d      	bne.n	8008264 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8008228:	4811      	ldr	r0, [pc, #68]	@ (8008270 <prvCheckForValidListAndQueue+0x58>)
 800822a:	f7fe fa76 	bl	800671a <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800822e:	4811      	ldr	r0, [pc, #68]	@ (8008274 <prvCheckForValidListAndQueue+0x5c>)
 8008230:	f7fe fa73 	bl	800671a <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8008234:	4b10      	ldr	r3, [pc, #64]	@ (8008278 <prvCheckForValidListAndQueue+0x60>)
 8008236:	4a0e      	ldr	r2, [pc, #56]	@ (8008270 <prvCheckForValidListAndQueue+0x58>)
 8008238:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800823a:	4b10      	ldr	r3, [pc, #64]	@ (800827c <prvCheckForValidListAndQueue+0x64>)
 800823c:	4a0d      	ldr	r2, [pc, #52]	@ (8008274 <prvCheckForValidListAndQueue+0x5c>)
 800823e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8008240:	2200      	movs	r2, #0
 8008242:	210c      	movs	r1, #12
 8008244:	200a      	movs	r0, #10
 8008246:	f7fe fb8b 	bl	8006960 <xQueueGenericCreate>
 800824a:	4603      	mov	r3, r0
 800824c:	4a07      	ldr	r2, [pc, #28]	@ (800826c <prvCheckForValidListAndQueue+0x54>)
 800824e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8008250:	4b06      	ldr	r3, [pc, #24]	@ (800826c <prvCheckForValidListAndQueue+0x54>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d005      	beq.n	8008264 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008258:	4b04      	ldr	r3, [pc, #16]	@ (800826c <prvCheckForValidListAndQueue+0x54>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4908      	ldr	r1, [pc, #32]	@ (8008280 <prvCheckForValidListAndQueue+0x68>)
 800825e:	4618      	mov	r0, r3
 8008260:	f7fe fd60 	bl	8006d24 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8008264:	f000 f974 	bl	8008550 <vPortExitCritical>
    }
 8008268:	bf00      	nop
 800826a:	bd80      	pop	{r7, pc}
 800826c:	200003a0 	.word	0x200003a0
 8008270:	20000370 	.word	0x20000370
 8008274:	20000384 	.word	0x20000384
 8008278:	20000398 	.word	0x20000398
 800827c:	2000039c 	.word	0x2000039c
 8008280:	0800b45c 	.word	0x0800b45c

08008284 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	3b04      	subs	r3, #4
 8008294:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800829c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	3b04      	subs	r3, #4
 80082a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	f023 0201 	bic.w	r2, r3, #1
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	3b04      	subs	r3, #4
 80082b2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80082b4:	4a0c      	ldr	r2, [pc, #48]	@ (80082e8 <pxPortInitialiseStack+0x64>)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	3b14      	subs	r3, #20
 80082be:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	3b04      	subs	r3, #4
 80082ca:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f06f 0202 	mvn.w	r2, #2
 80082d2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	3b20      	subs	r3, #32
 80082d8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80082da:	68fb      	ldr	r3, [r7, #12]
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr
 80082e8:	080082ed 	.word	0x080082ed

080082ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80082ec:	b480      	push	{r7}
 80082ee:	b085      	sub	sp, #20
 80082f0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80082f2:	2300      	movs	r3, #0
 80082f4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80082f6:	4b13      	ldr	r3, [pc, #76]	@ (8008344 <prvTaskExitError+0x58>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082fe:	d00b      	beq.n	8008318 <prvTaskExitError+0x2c>
        __asm volatile
 8008300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008304:	f383 8811 	msr	BASEPRI, r3
 8008308:	f3bf 8f6f 	isb	sy
 800830c:	f3bf 8f4f 	dsb	sy
 8008310:	60fb      	str	r3, [r7, #12]
    }
 8008312:	bf00      	nop
 8008314:	bf00      	nop
 8008316:	e7fd      	b.n	8008314 <prvTaskExitError+0x28>
        __asm volatile
 8008318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831c:	f383 8811 	msr	BASEPRI, r3
 8008320:	f3bf 8f6f 	isb	sy
 8008324:	f3bf 8f4f 	dsb	sy
 8008328:	60bb      	str	r3, [r7, #8]
    }
 800832a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800832c:	bf00      	nop
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d0fc      	beq.n	800832e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008334:	bf00      	nop
 8008336:	bf00      	nop
 8008338:	3714      	adds	r7, #20
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr
 8008342:	bf00      	nop
 8008344:	20000010 	.word	0x20000010
	...

08008350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008350:	4b07      	ldr	r3, [pc, #28]	@ (8008370 <pxCurrentTCBConst2>)
 8008352:	6819      	ldr	r1, [r3, #0]
 8008354:	6808      	ldr	r0, [r1, #0]
 8008356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835a:	f380 8809 	msr	PSP, r0
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f04f 0000 	mov.w	r0, #0
 8008366:	f380 8811 	msr	BASEPRI, r0
 800836a:	4770      	bx	lr
 800836c:	f3af 8000 	nop.w

08008370 <pxCurrentTCBConst2>:
 8008370:	2000026c 	.word	0x2000026c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8008374:	bf00      	nop
 8008376:	bf00      	nop

08008378 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008378:	4808      	ldr	r0, [pc, #32]	@ (800839c <prvPortStartFirstTask+0x24>)
 800837a:	6800      	ldr	r0, [r0, #0]
 800837c:	6800      	ldr	r0, [r0, #0]
 800837e:	f380 8808 	msr	MSP, r0
 8008382:	f04f 0000 	mov.w	r0, #0
 8008386:	f380 8814 	msr	CONTROL, r0
 800838a:	b662      	cpsie	i
 800838c:	b661      	cpsie	f
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	f3bf 8f6f 	isb	sy
 8008396:	df00      	svc	0
 8008398:	bf00      	nop
 800839a:	0000      	.short	0x0000
 800839c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80083a0:	bf00      	nop
 80083a2:	bf00      	nop

080083a4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80083aa:	4b47      	ldr	r3, [pc, #284]	@ (80084c8 <xPortStartScheduler+0x124>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a47      	ldr	r2, [pc, #284]	@ (80084cc <xPortStartScheduler+0x128>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d10b      	bne.n	80083cc <xPortStartScheduler+0x28>
        __asm volatile
 80083b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b8:	f383 8811 	msr	BASEPRI, r3
 80083bc:	f3bf 8f6f 	isb	sy
 80083c0:	f3bf 8f4f 	dsb	sy
 80083c4:	613b      	str	r3, [r7, #16]
    }
 80083c6:	bf00      	nop
 80083c8:	bf00      	nop
 80083ca:	e7fd      	b.n	80083c8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80083cc:	4b3e      	ldr	r3, [pc, #248]	@ (80084c8 <xPortStartScheduler+0x124>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a3f      	ldr	r2, [pc, #252]	@ (80084d0 <xPortStartScheduler+0x12c>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d10b      	bne.n	80083ee <xPortStartScheduler+0x4a>
        __asm volatile
 80083d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083da:	f383 8811 	msr	BASEPRI, r3
 80083de:	f3bf 8f6f 	isb	sy
 80083e2:	f3bf 8f4f 	dsb	sy
 80083e6:	60fb      	str	r3, [r7, #12]
    }
 80083e8:	bf00      	nop
 80083ea:	bf00      	nop
 80083ec:	e7fd      	b.n	80083ea <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80083ee:	4b39      	ldr	r3, [pc, #228]	@ (80084d4 <xPortStartScheduler+0x130>)
 80083f0:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	22ff      	movs	r2, #255	@ 0xff
 80083fe:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	b2db      	uxtb	r3, r3
 8008406:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008408:	78fb      	ldrb	r3, [r7, #3]
 800840a:	b2db      	uxtb	r3, r3
 800840c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008410:	b2da      	uxtb	r2, r3
 8008412:	4b31      	ldr	r3, [pc, #196]	@ (80084d8 <xPortStartScheduler+0x134>)
 8008414:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008416:	4b31      	ldr	r3, [pc, #196]	@ (80084dc <xPortStartScheduler+0x138>)
 8008418:	2207      	movs	r2, #7
 800841a:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800841c:	e009      	b.n	8008432 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 800841e:	4b2f      	ldr	r3, [pc, #188]	@ (80084dc <xPortStartScheduler+0x138>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	3b01      	subs	r3, #1
 8008424:	4a2d      	ldr	r2, [pc, #180]	@ (80084dc <xPortStartScheduler+0x138>)
 8008426:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008428:	78fb      	ldrb	r3, [r7, #3]
 800842a:	b2db      	uxtb	r3, r3
 800842c:	005b      	lsls	r3, r3, #1
 800842e:	b2db      	uxtb	r3, r3
 8008430:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008432:	78fb      	ldrb	r3, [r7, #3]
 8008434:	b2db      	uxtb	r3, r3
 8008436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800843a:	2b80      	cmp	r3, #128	@ 0x80
 800843c:	d0ef      	beq.n	800841e <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800843e:	4b27      	ldr	r3, [pc, #156]	@ (80084dc <xPortStartScheduler+0x138>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f1c3 0307 	rsb	r3, r3, #7
 8008446:	2b04      	cmp	r3, #4
 8008448:	d00b      	beq.n	8008462 <xPortStartScheduler+0xbe>
        __asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	60bb      	str	r3, [r7, #8]
    }
 800845c:	bf00      	nop
 800845e:	bf00      	nop
 8008460:	e7fd      	b.n	800845e <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008462:	4b1e      	ldr	r3, [pc, #120]	@ (80084dc <xPortStartScheduler+0x138>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	021b      	lsls	r3, r3, #8
 8008468:	4a1c      	ldr	r2, [pc, #112]	@ (80084dc <xPortStartScheduler+0x138>)
 800846a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800846c:	4b1b      	ldr	r3, [pc, #108]	@ (80084dc <xPortStartScheduler+0x138>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008474:	4a19      	ldr	r2, [pc, #100]	@ (80084dc <xPortStartScheduler+0x138>)
 8008476:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	b2da      	uxtb	r2, r3
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008480:	4b17      	ldr	r3, [pc, #92]	@ (80084e0 <xPortStartScheduler+0x13c>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a16      	ldr	r2, [pc, #88]	@ (80084e0 <xPortStartScheduler+0x13c>)
 8008486:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800848a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800848c:	4b14      	ldr	r3, [pc, #80]	@ (80084e0 <xPortStartScheduler+0x13c>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a13      	ldr	r2, [pc, #76]	@ (80084e0 <xPortStartScheduler+0x13c>)
 8008492:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008496:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008498:	f000 f8e0 	bl	800865c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800849c:	4b11      	ldr	r3, [pc, #68]	@ (80084e4 <xPortStartScheduler+0x140>)
 800849e:	2200      	movs	r2, #0
 80084a0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80084a2:	f000 f8ff 	bl	80086a4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80084a6:	4b10      	ldr	r3, [pc, #64]	@ (80084e8 <xPortStartScheduler+0x144>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a0f      	ldr	r2, [pc, #60]	@ (80084e8 <xPortStartScheduler+0x144>)
 80084ac:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80084b0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80084b2:	f7ff ff61 	bl	8008378 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80084b6:	f7ff f8df 	bl	8007678 <vTaskSwitchContext>
    prvTaskExitError();
 80084ba:	f7ff ff17 	bl	80082ec <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80084be:	2300      	movs	r3, #0
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3718      	adds	r7, #24
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	e000ed00 	.word	0xe000ed00
 80084cc:	410fc271 	.word	0x410fc271
 80084d0:	410fc270 	.word	0x410fc270
 80084d4:	e000e400 	.word	0xe000e400
 80084d8:	200003ac 	.word	0x200003ac
 80084dc:	200003b0 	.word	0x200003b0
 80084e0:	e000ed20 	.word	0xe000ed20
 80084e4:	20000010 	.word	0x20000010
 80084e8:	e000ef34 	.word	0xe000ef34

080084ec <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
        __asm volatile
 80084f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f6:	f383 8811 	msr	BASEPRI, r3
 80084fa:	f3bf 8f6f 	isb	sy
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	607b      	str	r3, [r7, #4]
    }
 8008504:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8008506:	4b10      	ldr	r3, [pc, #64]	@ (8008548 <vPortEnterCritical+0x5c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	3301      	adds	r3, #1
 800850c:	4a0e      	ldr	r2, [pc, #56]	@ (8008548 <vPortEnterCritical+0x5c>)
 800850e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8008510:	4b0d      	ldr	r3, [pc, #52]	@ (8008548 <vPortEnterCritical+0x5c>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2b01      	cmp	r3, #1
 8008516:	d110      	bne.n	800853a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008518:	4b0c      	ldr	r3, [pc, #48]	@ (800854c <vPortEnterCritical+0x60>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	b2db      	uxtb	r3, r3
 800851e:	2b00      	cmp	r3, #0
 8008520:	d00b      	beq.n	800853a <vPortEnterCritical+0x4e>
        __asm volatile
 8008522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008526:	f383 8811 	msr	BASEPRI, r3
 800852a:	f3bf 8f6f 	isb	sy
 800852e:	f3bf 8f4f 	dsb	sy
 8008532:	603b      	str	r3, [r7, #0]
    }
 8008534:	bf00      	nop
 8008536:	bf00      	nop
 8008538:	e7fd      	b.n	8008536 <vPortEnterCritical+0x4a>
    }
}
 800853a:	bf00      	nop
 800853c:	370c      	adds	r7, #12
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop
 8008548:	20000010 	.word	0x20000010
 800854c:	e000ed04 	.word	0xe000ed04

08008550 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8008556:	4b12      	ldr	r3, [pc, #72]	@ (80085a0 <vPortExitCritical+0x50>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d10b      	bne.n	8008576 <vPortExitCritical+0x26>
        __asm volatile
 800855e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	607b      	str	r3, [r7, #4]
    }
 8008570:	bf00      	nop
 8008572:	bf00      	nop
 8008574:	e7fd      	b.n	8008572 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8008576:	4b0a      	ldr	r3, [pc, #40]	@ (80085a0 <vPortExitCritical+0x50>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	3b01      	subs	r3, #1
 800857c:	4a08      	ldr	r2, [pc, #32]	@ (80085a0 <vPortExitCritical+0x50>)
 800857e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008580:	4b07      	ldr	r3, [pc, #28]	@ (80085a0 <vPortExitCritical+0x50>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d105      	bne.n	8008594 <vPortExitCritical+0x44>
 8008588:	2300      	movs	r3, #0
 800858a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8008592:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr
 80085a0:	20000010 	.word	0x20000010
	...

080085b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80085b0:	f3ef 8009 	mrs	r0, PSP
 80085b4:	f3bf 8f6f 	isb	sy
 80085b8:	4b15      	ldr	r3, [pc, #84]	@ (8008610 <pxCurrentTCBConst>)
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	f01e 0f10 	tst.w	lr, #16
 80085c0:	bf08      	it	eq
 80085c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80085c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ca:	6010      	str	r0, [r2, #0]
 80085cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80085d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80085d4:	f380 8811 	msr	BASEPRI, r0
 80085d8:	f3bf 8f4f 	dsb	sy
 80085dc:	f3bf 8f6f 	isb	sy
 80085e0:	f7ff f84a 	bl	8007678 <vTaskSwitchContext>
 80085e4:	f04f 0000 	mov.w	r0, #0
 80085e8:	f380 8811 	msr	BASEPRI, r0
 80085ec:	bc09      	pop	{r0, r3}
 80085ee:	6819      	ldr	r1, [r3, #0]
 80085f0:	6808      	ldr	r0, [r1, #0]
 80085f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f6:	f01e 0f10 	tst.w	lr, #16
 80085fa:	bf08      	it	eq
 80085fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008600:	f380 8809 	msr	PSP, r0
 8008604:	f3bf 8f6f 	isb	sy
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	f3af 8000 	nop.w

08008610 <pxCurrentTCBConst>:
 8008610:	2000026c 	.word	0x2000026c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008614:	bf00      	nop
 8008616:	bf00      	nop

08008618 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
        __asm volatile
 800861e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008622:	f383 8811 	msr	BASEPRI, r3
 8008626:	f3bf 8f6f 	isb	sy
 800862a:	f3bf 8f4f 	dsb	sy
 800862e:	607b      	str	r3, [r7, #4]
    }
 8008630:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008632:	f7fe ff09 	bl	8007448 <xTaskIncrementTick>
 8008636:	4603      	mov	r3, r0
 8008638:	2b00      	cmp	r3, #0
 800863a:	d003      	beq.n	8008644 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800863c:	4b06      	ldr	r3, [pc, #24]	@ (8008658 <SysTick_Handler+0x40>)
 800863e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008642:	601a      	str	r2, [r3, #0]
 8008644:	2300      	movs	r3, #0
 8008646:	603b      	str	r3, [r7, #0]
        __asm volatile
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	f383 8811 	msr	BASEPRI, r3
    }
 800864e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8008650:	bf00      	nop
 8008652:	3708      	adds	r7, #8
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}
 8008658:	e000ed04 	.word	0xe000ed04

0800865c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800865c:	b480      	push	{r7}
 800865e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008660:	4b0b      	ldr	r3, [pc, #44]	@ (8008690 <vPortSetupTimerInterrupt+0x34>)
 8008662:	2200      	movs	r2, #0
 8008664:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008666:	4b0b      	ldr	r3, [pc, #44]	@ (8008694 <vPortSetupTimerInterrupt+0x38>)
 8008668:	2200      	movs	r2, #0
 800866a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800866c:	4b0a      	ldr	r3, [pc, #40]	@ (8008698 <vPortSetupTimerInterrupt+0x3c>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a0a      	ldr	r2, [pc, #40]	@ (800869c <vPortSetupTimerInterrupt+0x40>)
 8008672:	fba2 2303 	umull	r2, r3, r2, r3
 8008676:	099b      	lsrs	r3, r3, #6
 8008678:	4a09      	ldr	r2, [pc, #36]	@ (80086a0 <vPortSetupTimerInterrupt+0x44>)
 800867a:	3b01      	subs	r3, #1
 800867c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800867e:	4b04      	ldr	r3, [pc, #16]	@ (8008690 <vPortSetupTimerInterrupt+0x34>)
 8008680:	2207      	movs	r2, #7
 8008682:	601a      	str	r2, [r3, #0]
}
 8008684:	bf00      	nop
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	e000e010 	.word	0xe000e010
 8008694:	e000e018 	.word	0xe000e018
 8008698:	20000000 	.word	0x20000000
 800869c:	10624dd3 	.word	0x10624dd3
 80086a0:	e000e014 	.word	0xe000e014

080086a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80086a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80086b4 <vPortEnableVFP+0x10>
 80086a8:	6801      	ldr	r1, [r0, #0]
 80086aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80086ae:	6001      	str	r1, [r0, #0]
 80086b0:	4770      	bx	lr
 80086b2:	0000      	.short	0x0000
 80086b4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80086b8:	bf00      	nop
 80086ba:	bf00      	nop

080086bc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b08a      	sub	sp, #40	@ 0x28
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80086c4:	2300      	movs	r3, #0
 80086c6:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80086c8:	f7fe fda4 	bl	8007214 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80086cc:	4b54      	ldr	r3, [pc, #336]	@ (8008820 <pvPortMalloc+0x164>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d101      	bne.n	80086d8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80086d4:	f000 f90c 	bl	80088f0 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d012      	beq.n	8008704 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80086de:	2208      	movs	r2, #8
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f003 0307 	and.w	r3, r3, #7
 80086e6:	1ad3      	subs	r3, r2, r3
 80086e8:	3308      	adds	r3, #8
 80086ea:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	43db      	mvns	r3, r3
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d804      	bhi.n	8008700 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	69bb      	ldr	r3, [r7, #24]
 80086fa:	4413      	add	r3, r2
 80086fc:	607b      	str	r3, [r7, #4]
 80086fe:	e001      	b.n	8008704 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8008700:	2300      	movs	r3, #0
 8008702:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	db71      	blt.n	80087ee <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d06e      	beq.n	80087ee <pvPortMalloc+0x132>
 8008710:	4b44      	ldr	r3, [pc, #272]	@ (8008824 <pvPortMalloc+0x168>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	687a      	ldr	r2, [r7, #4]
 8008716:	429a      	cmp	r2, r3
 8008718:	d869      	bhi.n	80087ee <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800871a:	4b43      	ldr	r3, [pc, #268]	@ (8008828 <pvPortMalloc+0x16c>)
 800871c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800871e:	4b42      	ldr	r3, [pc, #264]	@ (8008828 <pvPortMalloc+0x16c>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008724:	e004      	b.n	8008730 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8008726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008728:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800872a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	687a      	ldr	r2, [r7, #4]
 8008736:	429a      	cmp	r2, r3
 8008738:	d903      	bls.n	8008742 <pvPortMalloc+0x86>
 800873a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1f1      	bne.n	8008726 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8008742:	4b37      	ldr	r3, [pc, #220]	@ (8008820 <pvPortMalloc+0x164>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008748:	429a      	cmp	r2, r3
 800874a:	d050      	beq.n	80087ee <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800874c:	6a3b      	ldr	r3, [r7, #32]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	2208      	movs	r2, #8
 8008752:	4413      	add	r3, r2
 8008754:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	6a3b      	ldr	r3, [r7, #32]
 800875c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800875e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008760:	685a      	ldr	r2, [r3, #4]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	1ad2      	subs	r2, r2, r3
 8008766:	2308      	movs	r3, #8
 8008768:	005b      	lsls	r3, r3, #1
 800876a:	429a      	cmp	r2, r3
 800876c:	d920      	bls.n	80087b0 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800876e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	4413      	add	r3, r2
 8008774:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	f003 0307 	and.w	r3, r3, #7
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00b      	beq.n	8008798 <pvPortMalloc+0xdc>
        __asm volatile
 8008780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008784:	f383 8811 	msr	BASEPRI, r3
 8008788:	f3bf 8f6f 	isb	sy
 800878c:	f3bf 8f4f 	dsb	sy
 8008790:	613b      	str	r3, [r7, #16]
    }
 8008792:	bf00      	nop
 8008794:	bf00      	nop
 8008796:	e7fd      	b.n	8008794 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879a:	685a      	ldr	r2, [r3, #4]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	1ad2      	subs	r2, r2, r3
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80087a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80087aa:	6978      	ldr	r0, [r7, #20]
 80087ac:	f000 f8fc 	bl	80089a8 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80087b0:	4b1c      	ldr	r3, [pc, #112]	@ (8008824 <pvPortMalloc+0x168>)
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	1ad3      	subs	r3, r2, r3
 80087ba:	4a1a      	ldr	r2, [pc, #104]	@ (8008824 <pvPortMalloc+0x168>)
 80087bc:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80087be:	4b19      	ldr	r3, [pc, #100]	@ (8008824 <pvPortMalloc+0x168>)
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	4b1a      	ldr	r3, [pc, #104]	@ (800882c <pvPortMalloc+0x170>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d203      	bcs.n	80087d2 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80087ca:	4b16      	ldr	r3, [pc, #88]	@ (8008824 <pvPortMalloc+0x168>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a17      	ldr	r2, [pc, #92]	@ (800882c <pvPortMalloc+0x170>)
 80087d0:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80087d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80087da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087dc:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80087de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e0:	2200      	movs	r2, #0
 80087e2:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80087e4:	4b12      	ldr	r3, [pc, #72]	@ (8008830 <pvPortMalloc+0x174>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	3301      	adds	r3, #1
 80087ea:	4a11      	ldr	r2, [pc, #68]	@ (8008830 <pvPortMalloc+0x174>)
 80087ec:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80087ee:	f7fe fd1f 	bl	8007230 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087f2:	69fb      	ldr	r3, [r7, #28]
 80087f4:	f003 0307 	and.w	r3, r3, #7
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d00b      	beq.n	8008814 <pvPortMalloc+0x158>
        __asm volatile
 80087fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008800:	f383 8811 	msr	BASEPRI, r3
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	f3bf 8f4f 	dsb	sy
 800880c:	60fb      	str	r3, [r7, #12]
    }
 800880e:	bf00      	nop
 8008810:	bf00      	nop
 8008812:	e7fd      	b.n	8008810 <pvPortMalloc+0x154>
    return pvReturn;
 8008814:	69fb      	ldr	r3, [r7, #28]
}
 8008816:	4618      	mov	r0, r3
 8008818:	3728      	adds	r7, #40	@ 0x28
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop
 8008820:	20012fbc 	.word	0x20012fbc
 8008824:	20012fc0 	.word	0x20012fc0
 8008828:	20012fb4 	.word	0x20012fb4
 800882c:	20012fc4 	.word	0x20012fc4
 8008830:	20012fc8 	.word	0x20012fc8

08008834 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b086      	sub	sp, #24
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d04b      	beq.n	80088de <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8008846:	2308      	movs	r3, #8
 8008848:	425b      	negs	r3, r3
 800884a:	697a      	ldr	r2, [r7, #20]
 800884c:	4413      	add	r3, r2
 800884e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	2b00      	cmp	r3, #0
 800885a:	db0b      	blt.n	8008874 <vPortFree+0x40>
        __asm volatile
 800885c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008860:	f383 8811 	msr	BASEPRI, r3
 8008864:	f3bf 8f6f 	isb	sy
 8008868:	f3bf 8f4f 	dsb	sy
 800886c:	60fb      	str	r3, [r7, #12]
    }
 800886e:	bf00      	nop
 8008870:	bf00      	nop
 8008872:	e7fd      	b.n	8008870 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d00b      	beq.n	8008894 <vPortFree+0x60>
        __asm volatile
 800887c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008880:	f383 8811 	msr	BASEPRI, r3
 8008884:	f3bf 8f6f 	isb	sy
 8008888:	f3bf 8f4f 	dsb	sy
 800888c:	60bb      	str	r3, [r7, #8]
    }
 800888e:	bf00      	nop
 8008890:	bf00      	nop
 8008892:	e7fd      	b.n	8008890 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	0fdb      	lsrs	r3, r3, #31
 800889a:	f003 0301 	and.w	r3, r3, #1
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d01c      	beq.n	80088de <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d118      	bne.n	80088de <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80088b8:	f7fe fcac 	bl	8007214 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	685a      	ldr	r2, [r3, #4]
 80088c0:	4b09      	ldr	r3, [pc, #36]	@ (80088e8 <vPortFree+0xb4>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4413      	add	r3, r2
 80088c6:	4a08      	ldr	r2, [pc, #32]	@ (80088e8 <vPortFree+0xb4>)
 80088c8:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80088ca:	6938      	ldr	r0, [r7, #16]
 80088cc:	f000 f86c 	bl	80089a8 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80088d0:	4b06      	ldr	r3, [pc, #24]	@ (80088ec <vPortFree+0xb8>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	3301      	adds	r3, #1
 80088d6:	4a05      	ldr	r2, [pc, #20]	@ (80088ec <vPortFree+0xb8>)
 80088d8:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80088da:	f7fe fca9 	bl	8007230 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80088de:	bf00      	nop
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	20012fc0 	.word	0x20012fc0
 80088ec:	20012fcc 	.word	0x20012fcc

080088f0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80088f0:	b480      	push	{r7}
 80088f2:	b085      	sub	sp, #20
 80088f4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088f6:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 80088fa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80088fc:	4b25      	ldr	r3, [pc, #148]	@ (8008994 <prvHeapInit+0xa4>)
 80088fe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f003 0307 	and.w	r3, r3, #7
 8008906:	2b00      	cmp	r3, #0
 8008908:	d00c      	beq.n	8008924 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3307      	adds	r3, #7
 800890e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f023 0307 	bic.w	r3, r3, #7
 8008916:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008918:	68ba      	ldr	r2, [r7, #8]
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	1ad3      	subs	r3, r2, r3
 800891e:	4a1d      	ldr	r2, [pc, #116]	@ (8008994 <prvHeapInit+0xa4>)
 8008920:	4413      	add	r3, r2
 8008922:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008928:	4a1b      	ldr	r2, [pc, #108]	@ (8008998 <prvHeapInit+0xa8>)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800892e:	4b1a      	ldr	r3, [pc, #104]	@ (8008998 <prvHeapInit+0xa8>)
 8008930:	2200      	movs	r2, #0
 8008932:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	68ba      	ldr	r2, [r7, #8]
 8008938:	4413      	add	r3, r2
 800893a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800893c:	2208      	movs	r2, #8
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	1a9b      	subs	r3, r3, r2
 8008942:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f023 0307 	bic.w	r3, r3, #7
 800894a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	4a13      	ldr	r2, [pc, #76]	@ (800899c <prvHeapInit+0xac>)
 8008950:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8008952:	4b12      	ldr	r3, [pc, #72]	@ (800899c <prvHeapInit+0xac>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2200      	movs	r2, #0
 8008958:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800895a:	4b10      	ldr	r3, [pc, #64]	@ (800899c <prvHeapInit+0xac>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2200      	movs	r2, #0
 8008960:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	1ad2      	subs	r2, r2, r3
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008970:	4b0a      	ldr	r3, [pc, #40]	@ (800899c <prvHeapInit+0xac>)
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	4a08      	ldr	r2, [pc, #32]	@ (80089a0 <prvHeapInit+0xb0>)
 800897e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	4a07      	ldr	r2, [pc, #28]	@ (80089a4 <prvHeapInit+0xb4>)
 8008986:	6013      	str	r3, [r2, #0]
}
 8008988:	bf00      	nop
 800898a:	3714      	adds	r7, #20
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr
 8008994:	200003b4 	.word	0x200003b4
 8008998:	20012fb4 	.word	0x20012fb4
 800899c:	20012fbc 	.word	0x20012fbc
 80089a0:	20012fc4 	.word	0x20012fc4
 80089a4:	20012fc0 	.word	0x20012fc0

080089a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80089b0:	4b28      	ldr	r3, [pc, #160]	@ (8008a54 <prvInsertBlockIntoFreeList+0xac>)
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	e002      	b.n	80089bc <prvInsertBlockIntoFreeList+0x14>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	60fb      	str	r3, [r7, #12]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d8f7      	bhi.n	80089b6 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	4413      	add	r3, r2
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d108      	bne.n	80089ea <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	685a      	ldr	r2, [r3, #4]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	441a      	add	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	441a      	add	r2, r3
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d118      	bne.n	8008a30 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	4b15      	ldr	r3, [pc, #84]	@ (8008a58 <prvInsertBlockIntoFreeList+0xb0>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d00d      	beq.n	8008a26 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	441a      	add	r2, r3
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	601a      	str	r2, [r3, #0]
 8008a24:	e008      	b.n	8008a38 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a26:	4b0c      	ldr	r3, [pc, #48]	@ (8008a58 <prvInsertBlockIntoFreeList+0xb0>)
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	601a      	str	r2, [r3, #0]
 8008a2e:	e003      	b.n	8008a38 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d002      	beq.n	8008a46 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008a46:	bf00      	nop
 8008a48:	3714      	adds	r7, #20
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a50:	4770      	bx	lr
 8008a52:	bf00      	nop
 8008a54:	20012fb4 	.word	0x20012fb4
 8008a58:	20012fbc 	.word	0x20012fbc

08008a5c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008a5c:	b590      	push	{r4, r7, lr}
 8008a5e:	b089      	sub	sp, #36	@ 0x24
 8008a60:	af04      	add	r7, sp, #16
 8008a62:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008a64:	2301      	movs	r3, #1
 8008a66:	2202      	movs	r2, #2
 8008a68:	2102      	movs	r1, #2
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 fc85 	bl	800937a <USBH_FindInterface>
 8008a70:	4603      	mov	r3, r0
 8008a72:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008a74:	7bfb      	ldrb	r3, [r7, #15]
 8008a76:	2bff      	cmp	r3, #255	@ 0xff
 8008a78:	d002      	beq.n	8008a80 <USBH_CDC_InterfaceInit+0x24>
 8008a7a:	7bfb      	ldrb	r3, [r7, #15]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d901      	bls.n	8008a84 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008a80:	2302      	movs	r3, #2
 8008a82:	e13d      	b.n	8008d00 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008a84:	7bfb      	ldrb	r3, [r7, #15]
 8008a86:	4619      	mov	r1, r3
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 fc5a 	bl	8009342 <USBH_SelectInterface>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008a92:	7bbb      	ldrb	r3, [r7, #14]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d001      	beq.n	8008a9c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008a98:	2302      	movs	r3, #2
 8008a9a:	e131      	b.n	8008d00 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008aa2:	2050      	movs	r0, #80	@ 0x50
 8008aa4:	f002 fb64 	bl	800b170 <malloc>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ab2:	69db      	ldr	r3, [r3, #28]
 8008ab4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d101      	bne.n	8008ac0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008abc:	2302      	movs	r3, #2
 8008abe:	e11f      	b.n	8008d00 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008ac0:	2250      	movs	r2, #80	@ 0x50
 8008ac2:	2100      	movs	r1, #0
 8008ac4:	68b8      	ldr	r0, [r7, #8]
 8008ac6:	f002 fc11 	bl	800b2ec <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008aca:	7bfb      	ldrb	r3, [r7, #15]
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	211a      	movs	r1, #26
 8008ad0:	fb01 f303 	mul.w	r3, r1, r3
 8008ad4:	4413      	add	r3, r2
 8008ad6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	b25b      	sxtb	r3, r3
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	da15      	bge.n	8008b0e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008ae2:	7bfb      	ldrb	r3, [r7, #15]
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	211a      	movs	r1, #26
 8008ae8:	fb01 f303 	mul.w	r3, r1, r3
 8008aec:	4413      	add	r3, r2
 8008aee:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008af2:	781a      	ldrb	r2, [r3, #0]
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008af8:	7bfb      	ldrb	r3, [r7, #15]
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	211a      	movs	r1, #26
 8008afe:	fb01 f303 	mul.w	r3, r1, r3
 8008b02:	4413      	add	r3, r2
 8008b04:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008b08:	881a      	ldrh	r2, [r3, #0]
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	785b      	ldrb	r3, [r3, #1]
 8008b12:	4619      	mov	r1, r3
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f001 ffbe 	bl	800aa96 <USBH_AllocPipe>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	7819      	ldrb	r1, [r3, #0]
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	7858      	ldrb	r0, [r3, #1]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b36:	68ba      	ldr	r2, [r7, #8]
 8008b38:	8952      	ldrh	r2, [r2, #10]
 8008b3a:	9202      	str	r2, [sp, #8]
 8008b3c:	2203      	movs	r2, #3
 8008b3e:	9201      	str	r2, [sp, #4]
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	4623      	mov	r3, r4
 8008b44:	4602      	mov	r2, r0
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f001 ff76 	bl	800aa38 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	781b      	ldrb	r3, [r3, #0]
 8008b50:	2200      	movs	r2, #0
 8008b52:	4619      	mov	r1, r3
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f002 fa85 	bl	800b064 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	210a      	movs	r1, #10
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 fc0a 	bl	800937a <USBH_FindInterface>
 8008b66:	4603      	mov	r3, r0
 8008b68:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008b6a:	7bfb      	ldrb	r3, [r7, #15]
 8008b6c:	2bff      	cmp	r3, #255	@ 0xff
 8008b6e:	d002      	beq.n	8008b76 <USBH_CDC_InterfaceInit+0x11a>
 8008b70:	7bfb      	ldrb	r3, [r7, #15]
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d901      	bls.n	8008b7a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008b76:	2302      	movs	r3, #2
 8008b78:	e0c2      	b.n	8008d00 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008b7a:	7bfb      	ldrb	r3, [r7, #15]
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	211a      	movs	r1, #26
 8008b80:	fb01 f303 	mul.w	r3, r1, r3
 8008b84:	4413      	add	r3, r2
 8008b86:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	b25b      	sxtb	r3, r3
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	da16      	bge.n	8008bc0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008b92:	7bfb      	ldrb	r3, [r7, #15]
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	211a      	movs	r1, #26
 8008b98:	fb01 f303 	mul.w	r3, r1, r3
 8008b9c:	4413      	add	r3, r2
 8008b9e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008ba2:	781a      	ldrb	r2, [r3, #0]
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008ba8:	7bfb      	ldrb	r3, [r7, #15]
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	211a      	movs	r1, #26
 8008bae:	fb01 f303 	mul.w	r3, r1, r3
 8008bb2:	4413      	add	r3, r2
 8008bb4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008bb8:	881a      	ldrh	r2, [r3, #0]
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	835a      	strh	r2, [r3, #26]
 8008bbe:	e015      	b.n	8008bec <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	211a      	movs	r1, #26
 8008bc6:	fb01 f303 	mul.w	r3, r1, r3
 8008bca:	4413      	add	r3, r2
 8008bcc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008bd0:	781a      	ldrb	r2, [r3, #0]
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008bd6:	7bfb      	ldrb	r3, [r7, #15]
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	211a      	movs	r1, #26
 8008bdc:	fb01 f303 	mul.w	r3, r1, r3
 8008be0:	4413      	add	r3, r2
 8008be2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008be6:	881a      	ldrh	r2, [r3, #0]
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008bec:	7bfb      	ldrb	r3, [r7, #15]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	211a      	movs	r1, #26
 8008bf2:	fb01 f303 	mul.w	r3, r1, r3
 8008bf6:	4413      	add	r3, r2
 8008bf8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008bfc:	781b      	ldrb	r3, [r3, #0]
 8008bfe:	b25b      	sxtb	r3, r3
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	da16      	bge.n	8008c32 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008c04:	7bfb      	ldrb	r3, [r7, #15]
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	211a      	movs	r1, #26
 8008c0a:	fb01 f303 	mul.w	r3, r1, r3
 8008c0e:	4413      	add	r3, r2
 8008c10:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008c14:	781a      	ldrb	r2, [r3, #0]
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008c1a:	7bfb      	ldrb	r3, [r7, #15]
 8008c1c:	687a      	ldr	r2, [r7, #4]
 8008c1e:	211a      	movs	r1, #26
 8008c20:	fb01 f303 	mul.w	r3, r1, r3
 8008c24:	4413      	add	r3, r2
 8008c26:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008c2a:	881a      	ldrh	r2, [r3, #0]
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	835a      	strh	r2, [r3, #26]
 8008c30:	e015      	b.n	8008c5e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008c32:	7bfb      	ldrb	r3, [r7, #15]
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	211a      	movs	r1, #26
 8008c38:	fb01 f303 	mul.w	r3, r1, r3
 8008c3c:	4413      	add	r3, r2
 8008c3e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008c42:	781a      	ldrb	r2, [r3, #0]
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008c48:	7bfb      	ldrb	r3, [r7, #15]
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	211a      	movs	r1, #26
 8008c4e:	fb01 f303 	mul.w	r3, r1, r3
 8008c52:	4413      	add	r3, r2
 8008c54:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008c58:	881a      	ldrh	r2, [r3, #0]
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	7b9b      	ldrb	r3, [r3, #14]
 8008c62:	4619      	mov	r1, r3
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f001 ff16 	bl	800aa96 <USBH_AllocPipe>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	7bdb      	ldrb	r3, [r3, #15]
 8008c76:	4619      	mov	r1, r3
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f001 ff0c 	bl	800aa96 <USBH_AllocPipe>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	461a      	mov	r2, r3
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	7b59      	ldrb	r1, [r3, #13]
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	7b98      	ldrb	r0, [r3, #14]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008c9a:	68ba      	ldr	r2, [r7, #8]
 8008c9c:	8b12      	ldrh	r2, [r2, #24]
 8008c9e:	9202      	str	r2, [sp, #8]
 8008ca0:	2202      	movs	r2, #2
 8008ca2:	9201      	str	r2, [sp, #4]
 8008ca4:	9300      	str	r3, [sp, #0]
 8008ca6:	4623      	mov	r3, r4
 8008ca8:	4602      	mov	r2, r0
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f001 fec4 	bl	800aa38 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	7b19      	ldrb	r1, [r3, #12]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	7bd8      	ldrb	r0, [r3, #15]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008cc4:	68ba      	ldr	r2, [r7, #8]
 8008cc6:	8b52      	ldrh	r2, [r2, #26]
 8008cc8:	9202      	str	r2, [sp, #8]
 8008cca:	2202      	movs	r2, #2
 8008ccc:	9201      	str	r2, [sp, #4]
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	4623      	mov	r3, r4
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f001 feaf 	bl	800aa38 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	7b5b      	ldrb	r3, [r3, #13]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f002 f9ba 	bl	800b064 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	7b1b      	ldrb	r3, [r3, #12]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f002 f9b3 	bl	800b064 <USBH_LL_SetToggle>

  return USBH_OK;
 8008cfe:	2300      	movs	r3, #0
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3714      	adds	r7, #20
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd90      	pop	{r4, r7, pc}

08008d08 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008d16:	69db      	ldr	r3, [r3, #28]
 8008d18:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d00e      	beq.n	8008d40 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	4619      	mov	r1, r3
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f001 fea4 	bl	800aa76 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	4619      	mov	r1, r3
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f001 fecf 	bl	800aad8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	7b1b      	ldrb	r3, [r3, #12]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d00e      	beq.n	8008d66 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	7b1b      	ldrb	r3, [r3, #12]
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f001 fe91 	bl	800aa76 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	7b1b      	ldrb	r3, [r3, #12]
 8008d58:	4619      	mov	r1, r3
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f001 febc 	bl	800aad8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2200      	movs	r2, #0
 8008d64:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	7b5b      	ldrb	r3, [r3, #13]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d00e      	beq.n	8008d8c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	7b5b      	ldrb	r3, [r3, #13]
 8008d72:	4619      	mov	r1, r3
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f001 fe7e 	bl	800aa76 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	7b5b      	ldrb	r3, [r3, #13]
 8008d7e:	4619      	mov	r1, r3
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f001 fea9 	bl	800aad8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008d92:	69db      	ldr	r3, [r3, #28]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00b      	beq.n	8008db0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008d9e:	69db      	ldr	r3, [r3, #28]
 8008da0:	4618      	mov	r0, r3
 8008da2:	f002 f9ed 	bl	800b180 <free>
    phost->pActiveClass->pData = 0U;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008dac:	2200      	movs	r2, #0
 8008dae:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008db0:	2300      	movs	r3, #0
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3710      	adds	r7, #16
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}

08008dba <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008dba:	b580      	push	{r7, lr}
 8008dbc:	b084      	sub	sp, #16
 8008dbe:	af00      	add	r7, sp, #0
 8008dc0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008dc8:	69db      	ldr	r3, [r3, #28]
 8008dca:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	3340      	adds	r3, #64	@ 0x40
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 f8b1 	bl	8008f3a <GetLineCoding>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008ddc:	7afb      	ldrb	r3, [r7, #11]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d105      	bne.n	8008dee <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008de8:	2102      	movs	r1, #2
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008dee:	7afb      	ldrb	r3, [r7, #11]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3710      	adds	r7, #16
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008e00:	2301      	movs	r3, #1
 8008e02:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008e04:	2300      	movs	r3, #0
 8008e06:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e0e:	69db      	ldr	r3, [r3, #28]
 8008e10:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008e18:	2b04      	cmp	r3, #4
 8008e1a:	d877      	bhi.n	8008f0c <USBH_CDC_Process+0x114>
 8008e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8008e24 <USBH_CDC_Process+0x2c>)
 8008e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e22:	bf00      	nop
 8008e24:	08008e39 	.word	0x08008e39
 8008e28:	08008e3f 	.word	0x08008e3f
 8008e2c:	08008e6f 	.word	0x08008e6f
 8008e30:	08008ee3 	.word	0x08008ee3
 8008e34:	08008ef1 	.word	0x08008ef1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e3c:	e06d      	b.n	8008f1a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e42:	4619      	mov	r1, r3
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 f897 	bl	8008f78 <SetLineCoding>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008e4e:	7bbb      	ldrb	r3, [r7, #14]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d104      	bne.n	8008e5e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	2202      	movs	r2, #2
 8008e58:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008e5c:	e058      	b.n	8008f10 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008e5e:	7bbb      	ldrb	r3, [r7, #14]
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d055      	beq.n	8008f10 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	2204      	movs	r2, #4
 8008e68:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008e6c:	e050      	b.n	8008f10 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	3340      	adds	r3, #64	@ 0x40
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f860 	bl	8008f3a <GetLineCoding>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008e7e:	7bbb      	ldrb	r3, [r7, #14]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d126      	bne.n	8008ed2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	2200      	movs	r2, #0
 8008e88:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e96:	791b      	ldrb	r3, [r3, #4]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d13b      	bne.n	8008f14 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ea6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d133      	bne.n	8008f14 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008eb6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d12b      	bne.n	8008f14 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ec4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d124      	bne.n	8008f14 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 f958 	bl	8009180 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008ed0:	e020      	b.n	8008f14 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008ed2:	7bbb      	ldrb	r3, [r7, #14]
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d01d      	beq.n	8008f14 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	2204      	movs	r2, #4
 8008edc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008ee0:	e018      	b.n	8008f14 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 f867 	bl	8008fb6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f000 f8da 	bl	80090a2 <CDC_ProcessReception>
      break;
 8008eee:	e014      	b.n	8008f1a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008ef0:	2100      	movs	r1, #0
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f001 f81a 	bl	8009f2c <USBH_ClrFeature>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008efc:	7bbb      	ldrb	r3, [r7, #14]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10a      	bne.n	8008f18 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008f0a:	e005      	b.n	8008f18 <USBH_CDC_Process+0x120>

    default:
      break;
 8008f0c:	bf00      	nop
 8008f0e:	e004      	b.n	8008f1a <USBH_CDC_Process+0x122>
      break;
 8008f10:	bf00      	nop
 8008f12:	e002      	b.n	8008f1a <USBH_CDC_Process+0x122>
      break;
 8008f14:	bf00      	nop
 8008f16:	e000      	b.n	8008f1a <USBH_CDC_Process+0x122>
      break;
 8008f18:	bf00      	nop

  }

  return status;
 8008f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3710      	adds	r7, #16
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008f2c:	2300      	movs	r3, #0
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	370c      	adds	r7, #12
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr

08008f3a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b082      	sub	sp, #8
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
 8008f42:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	22a1      	movs	r2, #161	@ 0xa1
 8008f48:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2221      	movs	r2, #33	@ 0x21
 8008f4e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2200      	movs	r2, #0
 8008f54:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2207      	movs	r2, #7
 8008f60:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	2207      	movs	r2, #7
 8008f66:	4619      	mov	r1, r3
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f001 fb14 	bl	800a596 <USBH_CtlReq>
 8008f6e:	4603      	mov	r3, r0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3708      	adds	r7, #8
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}

08008f78 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2221      	movs	r2, #33	@ 0x21
 8008f86:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2220      	movs	r2, #32
 8008f8c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2207      	movs	r2, #7
 8008f9e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	2207      	movs	r2, #7
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f001 faf5 	bl	800a596 <USBH_CtlReq>
 8008fac:	4603      	mov	r3, r0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3708      	adds	r7, #8
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}

08008fb6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b086      	sub	sp, #24
 8008fba:	af02      	add	r7, sp, #8
 8008fbc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fc4:	69db      	ldr	r3, [r3, #28]
 8008fc6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d002      	beq.n	8008fdc <CDC_ProcessTransmission+0x26>
 8008fd6:	2b02      	cmp	r3, #2
 8008fd8:	d023      	beq.n	8009022 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008fda:	e05e      	b.n	800909a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fe0:	68fa      	ldr	r2, [r7, #12]
 8008fe2:	8b12      	ldrh	r2, [r2, #24]
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d90b      	bls.n	8009000 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	69d9      	ldr	r1, [r3, #28]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	8b1a      	ldrh	r2, [r3, #24]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	7b5b      	ldrb	r3, [r3, #13]
 8008ff4:	2001      	movs	r0, #1
 8008ff6:	9000      	str	r0, [sp, #0]
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f001 fcda 	bl	800a9b2 <USBH_BulkSendData>
 8008ffe:	e00b      	b.n	8009018 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009008:	b29a      	uxth	r2, r3
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	7b5b      	ldrb	r3, [r3, #13]
 800900e:	2001      	movs	r0, #1
 8009010:	9000      	str	r0, [sp, #0]
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f001 fccd 	bl	800a9b2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2202      	movs	r2, #2
 800901c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009020:	e03b      	b.n	800909a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	7b5b      	ldrb	r3, [r3, #13]
 8009026:	4619      	mov	r1, r3
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f001 fff1 	bl	800b010 <USBH_LL_GetURBState>
 800902e:	4603      	mov	r3, r0
 8009030:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009032:	7afb      	ldrb	r3, [r7, #11]
 8009034:	2b01      	cmp	r3, #1
 8009036:	d128      	bne.n	800908a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800903c:	68fa      	ldr	r2, [r7, #12]
 800903e:	8b12      	ldrh	r2, [r2, #24]
 8009040:	4293      	cmp	r3, r2
 8009042:	d90e      	bls.n	8009062 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	8b12      	ldrh	r2, [r2, #24]
 800904c:	1a9a      	subs	r2, r3, r2
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	69db      	ldr	r3, [r3, #28]
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	8b12      	ldrh	r2, [r2, #24]
 800905a:	441a      	add	r2, r3
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	61da      	str	r2, [r3, #28]
 8009060:	e002      	b.n	8009068 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2200      	movs	r2, #0
 8009066:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800906c:	2b00      	cmp	r3, #0
 800906e:	d004      	beq.n	800907a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2201      	movs	r2, #1
 8009074:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009078:	e00e      	b.n	8009098 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2200      	movs	r2, #0
 800907e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 f868 	bl	8009158 <USBH_CDC_TransmitCallback>
      break;
 8009088:	e006      	b.n	8009098 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800908a:	7afb      	ldrb	r3, [r7, #11]
 800908c:	2b02      	cmp	r3, #2
 800908e:	d103      	bne.n	8009098 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009098:	bf00      	nop
  }
}
 800909a:	bf00      	nop
 800909c:	3710      	adds	r7, #16
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}

080090a2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b086      	sub	sp, #24
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090b0:	69db      	ldr	r3, [r3, #28]
 80090b2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80090b4:	2300      	movs	r3, #0
 80090b6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80090be:	2b03      	cmp	r3, #3
 80090c0:	d002      	beq.n	80090c8 <CDC_ProcessReception+0x26>
 80090c2:	2b04      	cmp	r3, #4
 80090c4:	d00e      	beq.n	80090e4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80090c6:	e043      	b.n	8009150 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	6a19      	ldr	r1, [r3, #32]
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	8b5a      	ldrh	r2, [r3, #26]
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	7b1b      	ldrb	r3, [r3, #12]
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f001 fc91 	bl	800a9fc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	2204      	movs	r2, #4
 80090de:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80090e2:	e035      	b.n	8009150 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	7b1b      	ldrb	r3, [r3, #12]
 80090e8:	4619      	mov	r1, r3
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f001 ff90 	bl	800b010 <USBH_LL_GetURBState>
 80090f0:	4603      	mov	r3, r0
 80090f2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80090f4:	7cfb      	ldrb	r3, [r7, #19]
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d129      	bne.n	800914e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	7b1b      	ldrb	r3, [r3, #12]
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f001 fef3 	bl	800aeec <USBH_LL_GetLastXferSize>
 8009106:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	429a      	cmp	r2, r3
 8009110:	d016      	beq.n	8009140 <CDC_ProcessReception+0x9e>
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	8b5b      	ldrh	r3, [r3, #26]
 8009116:	461a      	mov	r2, r3
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	4293      	cmp	r3, r2
 800911c:	d110      	bne.n	8009140 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	1ad2      	subs	r2, r2, r3
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	6a1a      	ldr	r2, [r3, #32]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	441a      	add	r2, r3
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	2203      	movs	r2, #3
 800913a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800913e:	e006      	b.n	800914e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 f80f 	bl	800916c <USBH_CDC_ReceiveCallback>
      break;
 800914e:	bf00      	nop
  }
}
 8009150:	bf00      	nop
 8009152:	3718      	adds	r7, #24
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009158:	b480      	push	{r7}
 800915a:	b083      	sub	sp, #12
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009160:	bf00      	nop
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009174:	bf00      	nop
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	4613      	mov	r3, r2
 80091a0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d101      	bne.n	80091ac <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80091a8:	2302      	movs	r3, #2
 80091aa:	e029      	b.n	8009200 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	79fa      	ldrb	r2, [r7, #7]
 80091b0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80091c4:	68f8      	ldr	r0, [r7, #12]
 80091c6:	f000 f81f 	bl	8009208 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2200      	movs	r2, #0
 80091d6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2200      	movs	r2, #0
 80091de:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2200      	movs	r2, #0
 80091e6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d003      	beq.n	80091f8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	68ba      	ldr	r2, [r7, #8]
 80091f4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80091f8:	68f8      	ldr	r0, [r7, #12]
 80091fa:	f001 fdc3 	bl	800ad84 <USBH_LL_Init>

  return USBH_OK;
 80091fe:	2300      	movs	r3, #0
}
 8009200:	4618      	mov	r0, r3
 8009202:	3710      	adds	r7, #16
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}

08009208 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b084      	sub	sp, #16
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009210:	2300      	movs	r3, #0
 8009212:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009214:	2300      	movs	r3, #0
 8009216:	60fb      	str	r3, [r7, #12]
 8009218:	e009      	b.n	800922e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	33e0      	adds	r3, #224	@ 0xe0
 8009220:	009b      	lsls	r3, r3, #2
 8009222:	4413      	add	r3, r2
 8009224:	2200      	movs	r2, #0
 8009226:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	3301      	adds	r3, #1
 800922c:	60fb      	str	r3, [r7, #12]
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2b0f      	cmp	r3, #15
 8009232:	d9f2      	bls.n	800921a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009234:	2300      	movs	r3, #0
 8009236:	60fb      	str	r3, [r7, #12]
 8009238:	e009      	b.n	800924e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	4413      	add	r3, r2
 8009240:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009244:	2200      	movs	r2, #0
 8009246:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	3301      	adds	r3, #1
 800924c:	60fb      	str	r3, [r7, #12]
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009254:	d3f1      	bcc.n	800923a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2200      	movs	r2, #0
 800925a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2201      	movs	r2, #1
 8009266:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2201      	movs	r2, #1
 8009274:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2240      	movs	r2, #64	@ 0x40
 800927a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2200      	movs	r2, #0
 8009286:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2201      	movs	r2, #1
 800928e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	331c      	adds	r3, #28
 80092a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80092aa:	2100      	movs	r1, #0
 80092ac:	4618      	mov	r0, r3
 80092ae:	f002 f81d 	bl	800b2ec <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80092b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80092bc:	2100      	movs	r1, #0
 80092be:	4618      	mov	r0, r3
 80092c0:	f002 f814 	bl	800b2ec <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80092ca:	2212      	movs	r2, #18
 80092cc:	2100      	movs	r1, #0
 80092ce:	4618      	mov	r0, r3
 80092d0:	f002 f80c 	bl	800b2ec <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80092da:	223e      	movs	r2, #62	@ 0x3e
 80092dc:	2100      	movs	r1, #0
 80092de:	4618      	mov	r0, r3
 80092e0:	f002 f804 	bl	800b2ec <memset>

  return USBH_OK;
 80092e4:	2300      	movs	r3, #0
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3710      	adds	r7, #16
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}

080092ee <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80092ee:	b480      	push	{r7}
 80092f0:	b085      	sub	sp, #20
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6078      	str	r0, [r7, #4]
 80092f6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80092f8:	2300      	movs	r3, #0
 80092fa:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d016      	beq.n	8009330 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009308:	2b00      	cmp	r3, #0
 800930a:	d10e      	bne.n	800932a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009312:	1c59      	adds	r1, r3, #1
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800931a:	687a      	ldr	r2, [r7, #4]
 800931c:	33de      	adds	r3, #222	@ 0xde
 800931e:	6839      	ldr	r1, [r7, #0]
 8009320:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009324:	2300      	movs	r3, #0
 8009326:	73fb      	strb	r3, [r7, #15]
 8009328:	e004      	b.n	8009334 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800932a:	2302      	movs	r3, #2
 800932c:	73fb      	strb	r3, [r7, #15]
 800932e:	e001      	b.n	8009334 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009330:	2302      	movs	r3, #2
 8009332:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009334:	7bfb      	ldrb	r3, [r7, #15]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3714      	adds	r7, #20
 800933a:	46bd      	mov	sp, r7
 800933c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009340:	4770      	bx	lr

08009342 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009342:	b480      	push	{r7}
 8009344:	b085      	sub	sp, #20
 8009346:	af00      	add	r7, sp, #0
 8009348:	6078      	str	r0, [r7, #4]
 800934a:	460b      	mov	r3, r1
 800934c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800934e:	2300      	movs	r3, #0
 8009350:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009358:	78fa      	ldrb	r2, [r7, #3]
 800935a:	429a      	cmp	r2, r3
 800935c:	d204      	bcs.n	8009368 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	78fa      	ldrb	r2, [r7, #3]
 8009362:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009366:	e001      	b.n	800936c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009368:	2302      	movs	r3, #2
 800936a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800936c:	7bfb      	ldrb	r3, [r7, #15]
}
 800936e:	4618      	mov	r0, r3
 8009370:	3714      	adds	r7, #20
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr

0800937a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800937a:	b480      	push	{r7}
 800937c:	b087      	sub	sp, #28
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	4608      	mov	r0, r1
 8009384:	4611      	mov	r1, r2
 8009386:	461a      	mov	r2, r3
 8009388:	4603      	mov	r3, r0
 800938a:	70fb      	strb	r3, [r7, #3]
 800938c:	460b      	mov	r3, r1
 800938e:	70bb      	strb	r3, [r7, #2]
 8009390:	4613      	mov	r3, r2
 8009392:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009394:	2300      	movs	r3, #0
 8009396:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009398:	2300      	movs	r3, #0
 800939a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80093a2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80093a4:	e025      	b.n	80093f2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80093a6:	7dfb      	ldrb	r3, [r7, #23]
 80093a8:	221a      	movs	r2, #26
 80093aa:	fb02 f303 	mul.w	r3, r2, r3
 80093ae:	3308      	adds	r3, #8
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	4413      	add	r3, r2
 80093b4:	3302      	adds	r3, #2
 80093b6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	795b      	ldrb	r3, [r3, #5]
 80093bc:	78fa      	ldrb	r2, [r7, #3]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d002      	beq.n	80093c8 <USBH_FindInterface+0x4e>
 80093c2:	78fb      	ldrb	r3, [r7, #3]
 80093c4:	2bff      	cmp	r3, #255	@ 0xff
 80093c6:	d111      	bne.n	80093ec <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80093cc:	78ba      	ldrb	r2, [r7, #2]
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d002      	beq.n	80093d8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80093d2:	78bb      	ldrb	r3, [r7, #2]
 80093d4:	2bff      	cmp	r3, #255	@ 0xff
 80093d6:	d109      	bne.n	80093ec <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80093dc:	787a      	ldrb	r2, [r7, #1]
 80093de:	429a      	cmp	r2, r3
 80093e0:	d002      	beq.n	80093e8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80093e2:	787b      	ldrb	r3, [r7, #1]
 80093e4:	2bff      	cmp	r3, #255	@ 0xff
 80093e6:	d101      	bne.n	80093ec <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80093e8:	7dfb      	ldrb	r3, [r7, #23]
 80093ea:	e006      	b.n	80093fa <USBH_FindInterface+0x80>
    }
    if_ix++;
 80093ec:	7dfb      	ldrb	r3, [r7, #23]
 80093ee:	3301      	adds	r3, #1
 80093f0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80093f2:	7dfb      	ldrb	r3, [r7, #23]
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d9d6      	bls.n	80093a6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80093f8:	23ff      	movs	r3, #255	@ 0xff
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	371c      	adds	r7, #28
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr

08009406 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b082      	sub	sp, #8
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f001 fcf4 	bl	800adfc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009414:	2101      	movs	r1, #1
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f001 fe0d 	bl	800b036 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	3708      	adds	r7, #8
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}
	...

08009428 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b088      	sub	sp, #32
 800942c:	af04      	add	r7, sp, #16
 800942e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009430:	2302      	movs	r3, #2
 8009432:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009434:	2300      	movs	r3, #0
 8009436:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800943e:	b2db      	uxtb	r3, r3
 8009440:	2b01      	cmp	r3, #1
 8009442:	d102      	bne.n	800944a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2203      	movs	r2, #3
 8009448:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	b2db      	uxtb	r3, r3
 8009450:	2b0b      	cmp	r3, #11
 8009452:	f200 81bb 	bhi.w	80097cc <USBH_Process+0x3a4>
 8009456:	a201      	add	r2, pc, #4	@ (adr r2, 800945c <USBH_Process+0x34>)
 8009458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800945c:	0800948d 	.word	0x0800948d
 8009460:	080094bf 	.word	0x080094bf
 8009464:	08009527 	.word	0x08009527
 8009468:	08009767 	.word	0x08009767
 800946c:	080097cd 	.word	0x080097cd
 8009470:	080095c7 	.word	0x080095c7
 8009474:	0800970d 	.word	0x0800970d
 8009478:	080095fd 	.word	0x080095fd
 800947c:	0800961d 	.word	0x0800961d
 8009480:	0800963b 	.word	0x0800963b
 8009484:	0800967f 	.word	0x0800967f
 8009488:	0800974f 	.word	0x0800974f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009492:	b2db      	uxtb	r3, r3
 8009494:	2b00      	cmp	r3, #0
 8009496:	f000 819b 	beq.w	80097d0 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2201      	movs	r2, #1
 800949e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80094a0:	20c8      	movs	r0, #200	@ 0xc8
 80094a2:	f001 fe12 	bl	800b0ca <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f001 fd05 	bl	800aeb6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80094bc:	e188      	b.n	80097d0 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	d107      	bne.n	80094d8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2202      	movs	r2, #2
 80094d4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80094d6:	e18a      	b.n	80097ee <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80094de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80094e2:	d914      	bls.n	800950e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80094ea:	3301      	adds	r3, #1
 80094ec:	b2da      	uxtb	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80094fa:	2b03      	cmp	r3, #3
 80094fc:	d903      	bls.n	8009506 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	220d      	movs	r2, #13
 8009502:	701a      	strb	r2, [r3, #0]
      break;
 8009504:	e173      	b.n	80097ee <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	701a      	strb	r2, [r3, #0]
      break;
 800950c:	e16f      	b.n	80097ee <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009514:	f103 020a 	add.w	r2, r3, #10
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800951e:	200a      	movs	r0, #10
 8009520:	f001 fdd3 	bl	800b0ca <USBH_Delay>
      break;
 8009524:	e163      	b.n	80097ee <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800952c:	2b00      	cmp	r3, #0
 800952e:	d005      	beq.n	800953c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009536:	2104      	movs	r1, #4
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800953c:	2064      	movs	r0, #100	@ 0x64
 800953e:	f001 fdc4 	bl	800b0ca <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f001 fc90 	bl	800ae68 <USBH_LL_GetSpeed>
 8009548:	4603      	mov	r3, r0
 800954a:	461a      	mov	r2, r3
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2205      	movs	r2, #5
 8009556:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009558:	2100      	movs	r1, #0
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f001 fa9b 	bl	800aa96 <USBH_AllocPipe>
 8009560:	4603      	mov	r3, r0
 8009562:	461a      	mov	r2, r3
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009568:	2180      	movs	r1, #128	@ 0x80
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f001 fa93 	bl	800aa96 <USBH_AllocPipe>
 8009570:	4603      	mov	r3, r0
 8009572:	461a      	mov	r2, r3
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	7919      	ldrb	r1, [r3, #4]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009588:	687a      	ldr	r2, [r7, #4]
 800958a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800958c:	9202      	str	r2, [sp, #8]
 800958e:	2200      	movs	r2, #0
 8009590:	9201      	str	r2, [sp, #4]
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	4603      	mov	r3, r0
 8009596:	2280      	movs	r2, #128	@ 0x80
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f001 fa4d 	bl	800aa38 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	7959      	ldrb	r1, [r3, #5]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80095ae:	687a      	ldr	r2, [r7, #4]
 80095b0:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80095b2:	9202      	str	r2, [sp, #8]
 80095b4:	2200      	movs	r2, #0
 80095b6:	9201      	str	r2, [sp, #4]
 80095b8:	9300      	str	r3, [sp, #0]
 80095ba:	4603      	mov	r3, r0
 80095bc:	2200      	movs	r2, #0
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f001 fa3a 	bl	800aa38 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80095c4:	e113      	b.n	80097ee <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f000 f916 	bl	80097f8 <USBH_HandleEnum>
 80095cc:	4603      	mov	r3, r0
 80095ce:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80095d0:	7bbb      	ldrb	r3, [r7, #14]
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f040 80fd 	bne.w	80097d4 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2200      	movs	r2, #0
 80095de:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d103      	bne.n	80095f4 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2208      	movs	r2, #8
 80095f0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80095f2:	e0ef      	b.n	80097d4 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2207      	movs	r2, #7
 80095f8:	701a      	strb	r2, [r3, #0]
      break;
 80095fa:	e0eb      	b.n	80097d4 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009602:	2b00      	cmp	r3, #0
 8009604:	f000 80e8 	beq.w	80097d8 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800960e:	2101      	movs	r1, #1
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2208      	movs	r2, #8
 8009618:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800961a:	e0dd      	b.n	80097d8 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009622:	4619      	mov	r1, r3
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 fc3a 	bl	8009e9e <USBH_SetCfg>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	f040 80d5 	bne.w	80097dc <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2209      	movs	r2, #9
 8009636:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009638:	e0d0      	b.n	80097dc <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8009640:	f003 0320 	and.w	r3, r3, #32
 8009644:	2b00      	cmp	r3, #0
 8009646:	d016      	beq.n	8009676 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009648:	2101      	movs	r1, #1
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 fc4a 	bl	8009ee4 <USBH_SetFeature>
 8009650:	4603      	mov	r3, r0
 8009652:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009654:	7bbb      	ldrb	r3, [r7, #14]
 8009656:	b2db      	uxtb	r3, r3
 8009658:	2b00      	cmp	r3, #0
 800965a:	d103      	bne.n	8009664 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	220a      	movs	r2, #10
 8009660:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009662:	e0bd      	b.n	80097e0 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8009664:	7bbb      	ldrb	r3, [r7, #14]
 8009666:	b2db      	uxtb	r3, r3
 8009668:	2b03      	cmp	r3, #3
 800966a:	f040 80b9 	bne.w	80097e0 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	220a      	movs	r2, #10
 8009672:	701a      	strb	r2, [r3, #0]
      break;
 8009674:	e0b4      	b.n	80097e0 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	220a      	movs	r2, #10
 800967a:	701a      	strb	r2, [r3, #0]
      break;
 800967c:	e0b0      	b.n	80097e0 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009684:	2b00      	cmp	r3, #0
 8009686:	f000 80ad 	beq.w	80097e4 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009692:	2300      	movs	r3, #0
 8009694:	73fb      	strb	r3, [r7, #15]
 8009696:	e016      	b.n	80096c6 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009698:	7bfa      	ldrb	r2, [r7, #15]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	32de      	adds	r2, #222	@ 0xde
 800969e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096a2:	791a      	ldrb	r2, [r3, #4]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d108      	bne.n	80096c0 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 80096ae:	7bfa      	ldrb	r2, [r7, #15]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	32de      	adds	r2, #222	@ 0xde
 80096b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80096be:	e005      	b.n	80096cc <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80096c0:	7bfb      	ldrb	r3, [r7, #15]
 80096c2:	3301      	adds	r3, #1
 80096c4:	73fb      	strb	r3, [r7, #15]
 80096c6:	7bfb      	ldrb	r3, [r7, #15]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d0e5      	beq.n	8009698 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d016      	beq.n	8009704 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80096dc:	689b      	ldr	r3, [r3, #8]
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	4798      	blx	r3
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d109      	bne.n	80096fc <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2206      	movs	r2, #6
 80096ec:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80096f4:	2103      	movs	r1, #3
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80096fa:	e073      	b.n	80097e4 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	220d      	movs	r2, #13
 8009700:	701a      	strb	r2, [r3, #0]
      break;
 8009702:	e06f      	b.n	80097e4 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	220d      	movs	r2, #13
 8009708:	701a      	strb	r2, [r3, #0]
      break;
 800970a:	e06b      	b.n	80097e4 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009712:	2b00      	cmp	r3, #0
 8009714:	d017      	beq.n	8009746 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	4798      	blx	r3
 8009722:	4603      	mov	r3, r0
 8009724:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009726:	7bbb      	ldrb	r3, [r7, #14]
 8009728:	b2db      	uxtb	r3, r3
 800972a:	2b00      	cmp	r3, #0
 800972c:	d103      	bne.n	8009736 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	220b      	movs	r2, #11
 8009732:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009734:	e058      	b.n	80097e8 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8009736:	7bbb      	ldrb	r3, [r7, #14]
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b02      	cmp	r3, #2
 800973c:	d154      	bne.n	80097e8 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	220d      	movs	r2, #13
 8009742:	701a      	strb	r2, [r3, #0]
      break;
 8009744:	e050      	b.n	80097e8 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	220d      	movs	r2, #13
 800974a:	701a      	strb	r2, [r3, #0]
      break;
 800974c:	e04c      	b.n	80097e8 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009754:	2b00      	cmp	r3, #0
 8009756:	d049      	beq.n	80097ec <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800975e:	695b      	ldr	r3, [r3, #20]
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	4798      	blx	r3
      }
      break;
 8009764:	e042      	b.n	80097ec <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2200      	movs	r2, #0
 800976a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f7ff fd4a 	bl	8009208 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800977a:	2b00      	cmp	r3, #0
 800977c:	d009      	beq.n	8009792 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009784:	68db      	ldr	r3, [r3, #12]
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009798:	2b00      	cmp	r3, #0
 800979a:	d005      	beq.n	80097a8 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097a2:	2105      	movs	r1, #5
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80097ae:	b2db      	uxtb	r3, r3
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d107      	bne.n	80097c4 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2200      	movs	r2, #0
 80097b8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f7ff fe22 	bl	8009406 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80097c2:	e014      	b.n	80097ee <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f001 fb19 	bl	800adfc <USBH_LL_Start>
      break;
 80097ca:	e010      	b.n	80097ee <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 80097cc:	bf00      	nop
 80097ce:	e00e      	b.n	80097ee <USBH_Process+0x3c6>
      break;
 80097d0:	bf00      	nop
 80097d2:	e00c      	b.n	80097ee <USBH_Process+0x3c6>
      break;
 80097d4:	bf00      	nop
 80097d6:	e00a      	b.n	80097ee <USBH_Process+0x3c6>
    break;
 80097d8:	bf00      	nop
 80097da:	e008      	b.n	80097ee <USBH_Process+0x3c6>
      break;
 80097dc:	bf00      	nop
 80097de:	e006      	b.n	80097ee <USBH_Process+0x3c6>
      break;
 80097e0:	bf00      	nop
 80097e2:	e004      	b.n	80097ee <USBH_Process+0x3c6>
      break;
 80097e4:	bf00      	nop
 80097e6:	e002      	b.n	80097ee <USBH_Process+0x3c6>
      break;
 80097e8:	bf00      	nop
 80097ea:	e000      	b.n	80097ee <USBH_Process+0x3c6>
      break;
 80097ec:	bf00      	nop
  }
  return USBH_OK;
 80097ee:	2300      	movs	r3, #0
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3710      	adds	r7, #16
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b088      	sub	sp, #32
 80097fc:	af04      	add	r7, sp, #16
 80097fe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009800:	2301      	movs	r3, #1
 8009802:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009804:	2301      	movs	r3, #1
 8009806:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	785b      	ldrb	r3, [r3, #1]
 800980c:	2b07      	cmp	r3, #7
 800980e:	f200 81bd 	bhi.w	8009b8c <USBH_HandleEnum+0x394>
 8009812:	a201      	add	r2, pc, #4	@ (adr r2, 8009818 <USBH_HandleEnum+0x20>)
 8009814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009818:	08009839 	.word	0x08009839
 800981c:	080098f3 	.word	0x080098f3
 8009820:	0800995d 	.word	0x0800995d
 8009824:	080099e7 	.word	0x080099e7
 8009828:	08009a51 	.word	0x08009a51
 800982c:	08009ac1 	.word	0x08009ac1
 8009830:	08009b07 	.word	0x08009b07
 8009834:	08009b4d 	.word	0x08009b4d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009838:	2108      	movs	r1, #8
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f000 fa4c 	bl	8009cd8 <USBH_Get_DevDesc>
 8009840:	4603      	mov	r3, r0
 8009842:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009844:	7bbb      	ldrb	r3, [r7, #14]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d12e      	bne.n	80098a8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2201      	movs	r2, #1
 8009858:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	7919      	ldrb	r1, [r3, #4]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800986e:	9202      	str	r2, [sp, #8]
 8009870:	2200      	movs	r2, #0
 8009872:	9201      	str	r2, [sp, #4]
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	4603      	mov	r3, r0
 8009878:	2280      	movs	r2, #128	@ 0x80
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f001 f8dc 	bl	800aa38 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	7959      	ldrb	r1, [r3, #5]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009894:	9202      	str	r2, [sp, #8]
 8009896:	2200      	movs	r2, #0
 8009898:	9201      	str	r2, [sp, #4]
 800989a:	9300      	str	r3, [sp, #0]
 800989c:	4603      	mov	r3, r0
 800989e:	2200      	movs	r2, #0
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f001 f8c9 	bl	800aa38 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80098a6:	e173      	b.n	8009b90 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80098a8:	7bbb      	ldrb	r3, [r7, #14]
 80098aa:	2b03      	cmp	r3, #3
 80098ac:	f040 8170 	bne.w	8009b90 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80098b6:	3301      	adds	r3, #1
 80098b8:	b2da      	uxtb	r2, r3
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80098c6:	2b03      	cmp	r3, #3
 80098c8:	d903      	bls.n	80098d2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	220d      	movs	r2, #13
 80098ce:	701a      	strb	r2, [r3, #0]
      break;
 80098d0:	e15e      	b.n	8009b90 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	795b      	ldrb	r3, [r3, #5]
 80098d6:	4619      	mov	r1, r3
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f001 f8fd 	bl	800aad8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	791b      	ldrb	r3, [r3, #4]
 80098e2:	4619      	mov	r1, r3
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f001 f8f7 	bl	800aad8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	701a      	strb	r2, [r3, #0]
      break;
 80098f0:	e14e      	b.n	8009b90 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80098f2:	2112      	movs	r1, #18
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 f9ef 	bl	8009cd8 <USBH_Get_DevDesc>
 80098fa:	4603      	mov	r3, r0
 80098fc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80098fe:	7bbb      	ldrb	r3, [r7, #14]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d103      	bne.n	800990c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2202      	movs	r2, #2
 8009908:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800990a:	e143      	b.n	8009b94 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800990c:	7bbb      	ldrb	r3, [r7, #14]
 800990e:	2b03      	cmp	r3, #3
 8009910:	f040 8140 	bne.w	8009b94 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800991a:	3301      	adds	r3, #1
 800991c:	b2da      	uxtb	r2, r3
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800992a:	2b03      	cmp	r3, #3
 800992c:	d903      	bls.n	8009936 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	220d      	movs	r2, #13
 8009932:	701a      	strb	r2, [r3, #0]
      break;
 8009934:	e12e      	b.n	8009b94 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	795b      	ldrb	r3, [r3, #5]
 800993a:	4619      	mov	r1, r3
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f001 f8cb 	bl	800aad8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	791b      	ldrb	r3, [r3, #4]
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f001 f8c5 	bl	800aad8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	701a      	strb	r2, [r3, #0]
      break;
 800995a:	e11b      	b.n	8009b94 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800995c:	2101      	movs	r1, #1
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f000 fa79 	bl	8009e56 <USBH_SetAddress>
 8009964:	4603      	mov	r3, r0
 8009966:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009968:	7bbb      	ldrb	r3, [r7, #14]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d130      	bne.n	80099d0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800996e:	2002      	movs	r0, #2
 8009970:	f001 fbab 	bl	800b0ca <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2203      	movs	r2, #3
 8009980:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	7919      	ldrb	r1, [r3, #4]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009996:	9202      	str	r2, [sp, #8]
 8009998:	2200      	movs	r2, #0
 800999a:	9201      	str	r2, [sp, #4]
 800999c:	9300      	str	r3, [sp, #0]
 800999e:	4603      	mov	r3, r0
 80099a0:	2280      	movs	r2, #128	@ 0x80
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f001 f848 	bl	800aa38 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	7959      	ldrb	r1, [r3, #5]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80099bc:	9202      	str	r2, [sp, #8]
 80099be:	2200      	movs	r2, #0
 80099c0:	9201      	str	r2, [sp, #4]
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	4603      	mov	r3, r0
 80099c6:	2200      	movs	r2, #0
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f001 f835 	bl	800aa38 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80099ce:	e0e3      	b.n	8009b98 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80099d0:	7bbb      	ldrb	r3, [r7, #14]
 80099d2:	2b03      	cmp	r3, #3
 80099d4:	f040 80e0 	bne.w	8009b98 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	220d      	movs	r2, #13
 80099dc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2200      	movs	r2, #0
 80099e2:	705a      	strb	r2, [r3, #1]
      break;
 80099e4:	e0d8      	b.n	8009b98 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80099e6:	2109      	movs	r1, #9
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 f9a1 	bl	8009d30 <USBH_Get_CfgDesc>
 80099ee:	4603      	mov	r3, r0
 80099f0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80099f2:	7bbb      	ldrb	r3, [r7, #14]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d103      	bne.n	8009a00 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2204      	movs	r2, #4
 80099fc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80099fe:	e0cd      	b.n	8009b9c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a00:	7bbb      	ldrb	r3, [r7, #14]
 8009a02:	2b03      	cmp	r3, #3
 8009a04:	f040 80ca 	bne.w	8009b9c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009a0e:	3301      	adds	r3, #1
 8009a10:	b2da      	uxtb	r2, r3
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009a1e:	2b03      	cmp	r3, #3
 8009a20:	d903      	bls.n	8009a2a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	220d      	movs	r2, #13
 8009a26:	701a      	strb	r2, [r3, #0]
      break;
 8009a28:	e0b8      	b.n	8009b9c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	795b      	ldrb	r3, [r3, #5]
 8009a2e:	4619      	mov	r1, r3
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f001 f851 	bl	800aad8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	791b      	ldrb	r3, [r3, #4]
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f001 f84b 	bl	800aad8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	701a      	strb	r2, [r3, #0]
      break;
 8009a4e:	e0a5      	b.n	8009b9c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8009a56:	4619      	mov	r1, r3
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f969 	bl	8009d30 <USBH_Get_CfgDesc>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009a62:	7bbb      	ldrb	r3, [r7, #14]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d103      	bne.n	8009a70 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2205      	movs	r2, #5
 8009a6c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009a6e:	e097      	b.n	8009ba0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a70:	7bbb      	ldrb	r3, [r7, #14]
 8009a72:	2b03      	cmp	r3, #3
 8009a74:	f040 8094 	bne.w	8009ba0 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009a7e:	3301      	adds	r3, #1
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009a8e:	2b03      	cmp	r3, #3
 8009a90:	d903      	bls.n	8009a9a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	220d      	movs	r2, #13
 8009a96:	701a      	strb	r2, [r3, #0]
      break;
 8009a98:	e082      	b.n	8009ba0 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	795b      	ldrb	r3, [r3, #5]
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f001 f819 	bl	800aad8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	791b      	ldrb	r3, [r3, #4]
 8009aaa:	4619      	mov	r1, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f001 f813 	bl	800aad8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2200      	movs	r2, #0
 8009abc:	701a      	strb	r2, [r3, #0]
      break;
 8009abe:	e06f      	b.n	8009ba0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d019      	beq.n	8009afe <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009ad6:	23ff      	movs	r3, #255	@ 0xff
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 f953 	bl	8009d84 <USBH_Get_StringDesc>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009ae2:	7bbb      	ldrb	r3, [r7, #14]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d103      	bne.n	8009af0 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2206      	movs	r2, #6
 8009aec:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009aee:	e059      	b.n	8009ba4 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009af0:	7bbb      	ldrb	r3, [r7, #14]
 8009af2:	2b03      	cmp	r3, #3
 8009af4:	d156      	bne.n	8009ba4 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2206      	movs	r2, #6
 8009afa:	705a      	strb	r2, [r3, #1]
      break;
 8009afc:	e052      	b.n	8009ba4 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2206      	movs	r2, #6
 8009b02:	705a      	strb	r2, [r3, #1]
      break;
 8009b04:	e04e      	b.n	8009ba4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d019      	beq.n	8009b44 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009b1c:	23ff      	movs	r3, #255	@ 0xff
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 f930 	bl	8009d84 <USBH_Get_StringDesc>
 8009b24:	4603      	mov	r3, r0
 8009b26:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009b28:	7bbb      	ldrb	r3, [r7, #14]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d103      	bne.n	8009b36 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2207      	movs	r2, #7
 8009b32:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009b34:	e038      	b.n	8009ba8 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b36:	7bbb      	ldrb	r3, [r7, #14]
 8009b38:	2b03      	cmp	r3, #3
 8009b3a:	d135      	bne.n	8009ba8 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2207      	movs	r2, #7
 8009b40:	705a      	strb	r2, [r3, #1]
      break;
 8009b42:	e031      	b.n	8009ba8 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2207      	movs	r2, #7
 8009b48:	705a      	strb	r2, [r3, #1]
      break;
 8009b4a:	e02d      	b.n	8009ba8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d017      	beq.n	8009b86 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009b62:	23ff      	movs	r3, #255	@ 0xff
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f000 f90d 	bl	8009d84 <USBH_Get_StringDesc>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009b6e:	7bbb      	ldrb	r3, [r7, #14]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d102      	bne.n	8009b7a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009b74:	2300      	movs	r3, #0
 8009b76:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009b78:	e018      	b.n	8009bac <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b7a:	7bbb      	ldrb	r3, [r7, #14]
 8009b7c:	2b03      	cmp	r3, #3
 8009b7e:	d115      	bne.n	8009bac <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009b80:	2300      	movs	r3, #0
 8009b82:	73fb      	strb	r3, [r7, #15]
      break;
 8009b84:	e012      	b.n	8009bac <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009b86:	2300      	movs	r3, #0
 8009b88:	73fb      	strb	r3, [r7, #15]
      break;
 8009b8a:	e00f      	b.n	8009bac <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009b8c:	bf00      	nop
 8009b8e:	e00e      	b.n	8009bae <USBH_HandleEnum+0x3b6>
      break;
 8009b90:	bf00      	nop
 8009b92:	e00c      	b.n	8009bae <USBH_HandleEnum+0x3b6>
      break;
 8009b94:	bf00      	nop
 8009b96:	e00a      	b.n	8009bae <USBH_HandleEnum+0x3b6>
      break;
 8009b98:	bf00      	nop
 8009b9a:	e008      	b.n	8009bae <USBH_HandleEnum+0x3b6>
      break;
 8009b9c:	bf00      	nop
 8009b9e:	e006      	b.n	8009bae <USBH_HandleEnum+0x3b6>
      break;
 8009ba0:	bf00      	nop
 8009ba2:	e004      	b.n	8009bae <USBH_HandleEnum+0x3b6>
      break;
 8009ba4:	bf00      	nop
 8009ba6:	e002      	b.n	8009bae <USBH_HandleEnum+0x3b6>
      break;
 8009ba8:	bf00      	nop
 8009baa:	e000      	b.n	8009bae <USBH_HandleEnum+0x3b6>
      break;
 8009bac:	bf00      	nop
  }
  return Status;
 8009bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3710      	adds	r7, #16
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}

08009bb8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	683a      	ldr	r2, [r7, #0]
 8009bc6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009bca:	bf00      	nop
 8009bcc:	370c      	adds	r7, #12
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd4:	4770      	bx	lr

08009bd6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009bd6:	b580      	push	{r7, lr}
 8009bd8:	b082      	sub	sp, #8
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009be4:	1c5a      	adds	r2, r3, #1
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f804 	bl	8009bfa <USBH_HandleSof>
}
 8009bf2:	bf00      	nop
 8009bf4:	3708      	adds	r7, #8
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}

08009bfa <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009bfa:	b580      	push	{r7, lr}
 8009bfc:	b082      	sub	sp, #8
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	2b0b      	cmp	r3, #11
 8009c0a:	d10a      	bne.n	8009c22 <USBH_HandleSof+0x28>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d005      	beq.n	8009c22 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009c1c:	699b      	ldr	r3, [r3, #24]
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	4798      	blx	r3
  }
}
 8009c22:	bf00      	nop
 8009c24:	3708      	adds	r7, #8
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}

08009c2a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009c2a:	b480      	push	{r7}
 8009c2c:	b083      	sub	sp, #12
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2201      	movs	r2, #1
 8009c36:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8009c3a:	bf00      	nop
}
 8009c3c:	370c      	adds	r7, #12
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr

08009c46 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009c46:	b480      	push	{r7}
 8009c48:	b083      	sub	sp, #12
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2200      	movs	r2, #0
 8009c52:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8009c56:	bf00      	nop
}
 8009c58:	370c      	adds	r7, #12
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr

08009c62 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009c62:	b480      	push	{r7}
 8009c64:	b083      	sub	sp, #12
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009c82:	2300      	movs	r3, #0
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	370c      	adds	r7, #12
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8e:	4770      	bx	lr

08009c90 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b082      	sub	sp, #8
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f001 f8be 	bl	800ae32 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	791b      	ldrb	r3, [r3, #4]
 8009cba:	4619      	mov	r1, r3
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 ff0b 	bl	800aad8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	795b      	ldrb	r3, [r3, #5]
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 ff05 	bl	800aad8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3708      	adds	r7, #8
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b086      	sub	sp, #24
 8009cdc:	af02      	add	r7, sp, #8
 8009cde:	6078      	str	r0, [r7, #4]
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009ce4:	887b      	ldrh	r3, [r7, #2]
 8009ce6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cea:	d901      	bls.n	8009cf0 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009cec:	2303      	movs	r3, #3
 8009cee:	e01b      	b.n	8009d28 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009cf6:	887b      	ldrh	r3, [r7, #2]
 8009cf8:	9300      	str	r3, [sp, #0]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d00:	2100      	movs	r1, #0
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 f872 	bl	8009dec <USBH_GetDescriptor>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009d0c:	7bfb      	ldrb	r3, [r7, #15]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d109      	bne.n	8009d26 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009d18:	887a      	ldrh	r2, [r7, #2]
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f000 f929 	bl	8009f74 <USBH_ParseDevDesc>
 8009d22:	4603      	mov	r3, r0
 8009d24:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3710      	adds	r7, #16
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bd80      	pop	{r7, pc}

08009d30 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b086      	sub	sp, #24
 8009d34:	af02      	add	r7, sp, #8
 8009d36:	6078      	str	r0, [r7, #4]
 8009d38:	460b      	mov	r3, r1
 8009d3a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	331c      	adds	r3, #28
 8009d40:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8009d42:	887b      	ldrh	r3, [r7, #2]
 8009d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d48:	d901      	bls.n	8009d4e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009d4a:	2303      	movs	r3, #3
 8009d4c:	e016      	b.n	8009d7c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009d4e:	887b      	ldrh	r3, [r7, #2]
 8009d50:	9300      	str	r3, [sp, #0]
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d58:	2100      	movs	r1, #0
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 f846 	bl	8009dec <USBH_GetDescriptor>
 8009d60:	4603      	mov	r3, r0
 8009d62:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009d64:	7bfb      	ldrb	r3, [r7, #15]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d107      	bne.n	8009d7a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009d6a:	887b      	ldrh	r3, [r7, #2]
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	68b9      	ldr	r1, [r7, #8]
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 f9af 	bl	800a0d4 <USBH_ParseCfgDesc>
 8009d76:	4603      	mov	r3, r0
 8009d78:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009d7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3710      	adds	r7, #16
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b088      	sub	sp, #32
 8009d88:	af02      	add	r7, sp, #8
 8009d8a:	60f8      	str	r0, [r7, #12]
 8009d8c:	607a      	str	r2, [r7, #4]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	460b      	mov	r3, r1
 8009d92:	72fb      	strb	r3, [r7, #11]
 8009d94:	4613      	mov	r3, r2
 8009d96:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009d98:	893b      	ldrh	r3, [r7, #8]
 8009d9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d9e:	d802      	bhi.n	8009da6 <USBH_Get_StringDesc+0x22>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d101      	bne.n	8009daa <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009da6:	2303      	movs	r3, #3
 8009da8:	e01c      	b.n	8009de4 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009daa:	7afb      	ldrb	r3, [r7, #11]
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009db2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009dba:	893b      	ldrh	r3, [r7, #8]
 8009dbc:	9300      	str	r3, [sp, #0]
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	2100      	movs	r1, #0
 8009dc2:	68f8      	ldr	r0, [r7, #12]
 8009dc4:	f000 f812 	bl	8009dec <USBH_GetDescriptor>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009dcc:	7dfb      	ldrb	r3, [r7, #23]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d107      	bne.n	8009de2 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009dd8:	893a      	ldrh	r2, [r7, #8]
 8009dda:	6879      	ldr	r1, [r7, #4]
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f000 fb8d 	bl	800a4fc <USBH_ParseStringDesc>
  }

  return status;
 8009de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3718      	adds	r7, #24
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b084      	sub	sp, #16
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	607b      	str	r3, [r7, #4]
 8009df6:	460b      	mov	r3, r1
 8009df8:	72fb      	strb	r3, [r7, #11]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	789b      	ldrb	r3, [r3, #2]
 8009e02:	2b01      	cmp	r3, #1
 8009e04:	d11c      	bne.n	8009e40 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009e06:	7afb      	ldrb	r3, [r7, #11]
 8009e08:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009e0c:	b2da      	uxtb	r2, r3
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2206      	movs	r2, #6
 8009e16:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	893a      	ldrh	r2, [r7, #8]
 8009e1c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009e1e:	893b      	ldrh	r3, [r7, #8]
 8009e20:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009e24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e28:	d104      	bne.n	8009e34 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f240 4209 	movw	r2, #1033	@ 0x409
 8009e30:	829a      	strh	r2, [r3, #20]
 8009e32:	e002      	b.n	8009e3a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	2200      	movs	r2, #0
 8009e38:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	8b3a      	ldrh	r2, [r7, #24]
 8009e3e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009e40:	8b3b      	ldrh	r3, [r7, #24]
 8009e42:	461a      	mov	r2, r3
 8009e44:	6879      	ldr	r1, [r7, #4]
 8009e46:	68f8      	ldr	r0, [r7, #12]
 8009e48:	f000 fba5 	bl	800a596 <USBH_CtlReq>
 8009e4c:	4603      	mov	r3, r0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3710      	adds	r7, #16
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b082      	sub	sp, #8
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
 8009e5e:	460b      	mov	r3, r1
 8009e60:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	789b      	ldrb	r3, [r3, #2]
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d10f      	bne.n	8009e8a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2205      	movs	r2, #5
 8009e74:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009e76:	78fb      	ldrb	r3, [r7, #3]
 8009e78:	b29a      	uxth	r2, r3
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2200      	movs	r2, #0
 8009e82:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2200      	movs	r2, #0
 8009e88:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	2100      	movs	r1, #0
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 fb81 	bl	800a596 <USBH_CtlReq>
 8009e94:	4603      	mov	r3, r0
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3708      	adds	r7, #8
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}

08009e9e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009e9e:	b580      	push	{r7, lr}
 8009ea0:	b082      	sub	sp, #8
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	789b      	ldrb	r3, [r3, #2]
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d10e      	bne.n	8009ed0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2209      	movs	r2, #9
 8009ebc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	887a      	ldrh	r2, [r7, #2]
 8009ec2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	2100      	movs	r1, #0
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 fb5e 	bl	800a596 <USBH_CtlReq>
 8009eda:	4603      	mov	r3, r0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3708      	adds	r7, #8
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b082      	sub	sp, #8
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	460b      	mov	r3, r1
 8009eee:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	789b      	ldrb	r3, [r3, #2]
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d10f      	bne.n	8009f18 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2203      	movs	r2, #3
 8009f02:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009f04:	78fb      	ldrb	r3, [r7, #3]
 8009f06:	b29a      	uxth	r2, r3
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2200      	movs	r2, #0
 8009f16:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009f18:	2200      	movs	r2, #0
 8009f1a:	2100      	movs	r1, #0
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 fb3a 	bl	800a596 <USBH_CtlReq>
 8009f22:	4603      	mov	r3, r0
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3708      	adds	r7, #8
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}

08009f2c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b082      	sub	sp, #8
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	460b      	mov	r3, r1
 8009f36:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	789b      	ldrb	r3, [r3, #2]
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d10f      	bne.n	8009f60 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2202      	movs	r2, #2
 8009f44:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009f52:	78fb      	ldrb	r3, [r7, #3]
 8009f54:	b29a      	uxth	r2, r3
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009f60:	2200      	movs	r2, #0
 8009f62:	2100      	movs	r1, #0
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f000 fb16 	bl	800a596 <USBH_CtlReq>
 8009f6a:	4603      	mov	r3, r0
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b087      	sub	sp, #28
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	60b9      	str	r1, [r7, #8]
 8009f7e:	4613      	mov	r3, r2
 8009f80:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009f88:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d101      	bne.n	8009f98 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009f94:	2302      	movs	r3, #2
 8009f96:	e094      	b.n	800a0c2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	781a      	ldrb	r2, [r3, #0]
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	785a      	ldrb	r2, [r3, #1]
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	3302      	adds	r3, #2
 8009fac:	781b      	ldrb	r3, [r3, #0]
 8009fae:	461a      	mov	r2, r3
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	3303      	adds	r3, #3
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	021b      	lsls	r3, r3, #8
 8009fb8:	b29b      	uxth	r3, r3
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	b29a      	uxth	r2, r3
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	791a      	ldrb	r2, [r3, #4]
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	795a      	ldrb	r2, [r3, #5]
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	799a      	ldrb	r2, [r3, #6]
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	79da      	ldrb	r2, [r3, #7]
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d004      	beq.n	8009ff6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	d11b      	bne.n	800a02e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	79db      	ldrb	r3, [r3, #7]
 8009ffa:	2b20      	cmp	r3, #32
 8009ffc:	dc0f      	bgt.n	800a01e <USBH_ParseDevDesc+0xaa>
 8009ffe:	2b08      	cmp	r3, #8
 800a000:	db0f      	blt.n	800a022 <USBH_ParseDevDesc+0xae>
 800a002:	3b08      	subs	r3, #8
 800a004:	4a32      	ldr	r2, [pc, #200]	@ (800a0d0 <USBH_ParseDevDesc+0x15c>)
 800a006:	fa22 f303 	lsr.w	r3, r2, r3
 800a00a:	f003 0301 	and.w	r3, r3, #1
 800a00e:	2b00      	cmp	r3, #0
 800a010:	bf14      	ite	ne
 800a012:	2301      	movne	r3, #1
 800a014:	2300      	moveq	r3, #0
 800a016:	b2db      	uxtb	r3, r3
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d106      	bne.n	800a02a <USBH_ParseDevDesc+0xb6>
 800a01c:	e001      	b.n	800a022 <USBH_ParseDevDesc+0xae>
 800a01e:	2b40      	cmp	r3, #64	@ 0x40
 800a020:	d003      	beq.n	800a02a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	2208      	movs	r2, #8
 800a026:	71da      	strb	r2, [r3, #7]
        break;
 800a028:	e000      	b.n	800a02c <USBH_ParseDevDesc+0xb8>
        break;
 800a02a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800a02c:	e00e      	b.n	800a04c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a034:	2b02      	cmp	r3, #2
 800a036:	d107      	bne.n	800a048 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	79db      	ldrb	r3, [r3, #7]
 800a03c:	2b08      	cmp	r3, #8
 800a03e:	d005      	beq.n	800a04c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	2208      	movs	r2, #8
 800a044:	71da      	strb	r2, [r3, #7]
 800a046:	e001      	b.n	800a04c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a048:	2303      	movs	r3, #3
 800a04a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800a04c:	88fb      	ldrh	r3, [r7, #6]
 800a04e:	2b08      	cmp	r3, #8
 800a050:	d936      	bls.n	800a0c0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	3308      	adds	r3, #8
 800a056:	781b      	ldrb	r3, [r3, #0]
 800a058:	461a      	mov	r2, r3
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	3309      	adds	r3, #9
 800a05e:	781b      	ldrb	r3, [r3, #0]
 800a060:	021b      	lsls	r3, r3, #8
 800a062:	b29b      	uxth	r3, r3
 800a064:	4313      	orrs	r3, r2
 800a066:	b29a      	uxth	r2, r3
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	330a      	adds	r3, #10
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	461a      	mov	r2, r3
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	330b      	adds	r3, #11
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	021b      	lsls	r3, r3, #8
 800a07c:	b29b      	uxth	r3, r3
 800a07e:	4313      	orrs	r3, r2
 800a080:	b29a      	uxth	r2, r3
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	330c      	adds	r3, #12
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	461a      	mov	r2, r3
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	330d      	adds	r3, #13
 800a092:	781b      	ldrb	r3, [r3, #0]
 800a094:	021b      	lsls	r3, r3, #8
 800a096:	b29b      	uxth	r3, r3
 800a098:	4313      	orrs	r3, r2
 800a09a:	b29a      	uxth	r2, r3
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	7b9a      	ldrb	r2, [r3, #14]
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	7bda      	ldrb	r2, [r3, #15]
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	7c1a      	ldrb	r2, [r3, #16]
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	7c5a      	ldrb	r2, [r3, #17]
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800a0c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	371c      	adds	r7, #28
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr
 800a0ce:	bf00      	nop
 800a0d0:	01000101 	.word	0x01000101

0800a0d4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b08c      	sub	sp, #48	@ 0x30
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	4613      	mov	r3, r2
 800a0e0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a0e8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d101      	bne.n	800a106 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800a102:	2302      	movs	r3, #2
 800a104:	e0da      	b.n	800a2bc <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800a10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	2b09      	cmp	r3, #9
 800a110:	d002      	beq.n	800a118 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a114:	2209      	movs	r2, #9
 800a116:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	781a      	ldrb	r2, [r3, #0]
 800a11c:	6a3b      	ldr	r3, [r7, #32]
 800a11e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	785a      	ldrb	r2, [r3, #1]
 800a124:	6a3b      	ldr	r3, [r7, #32]
 800a126:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	3302      	adds	r3, #2
 800a12c:	781b      	ldrb	r3, [r3, #0]
 800a12e:	461a      	mov	r2, r3
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	3303      	adds	r3, #3
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	021b      	lsls	r3, r3, #8
 800a138:	b29b      	uxth	r3, r3
 800a13a:	4313      	orrs	r3, r2
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a142:	bf28      	it	cs
 800a144:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800a148:	b29a      	uxth	r2, r3
 800a14a:	6a3b      	ldr	r3, [r7, #32]
 800a14c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	791a      	ldrb	r2, [r3, #4]
 800a152:	6a3b      	ldr	r3, [r7, #32]
 800a154:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	795a      	ldrb	r2, [r3, #5]
 800a15a:	6a3b      	ldr	r3, [r7, #32]
 800a15c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	799a      	ldrb	r2, [r3, #6]
 800a162:	6a3b      	ldr	r3, [r7, #32]
 800a164:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	79da      	ldrb	r2, [r3, #7]
 800a16a:	6a3b      	ldr	r3, [r7, #32]
 800a16c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	7a1a      	ldrb	r2, [r3, #8]
 800a172:	6a3b      	ldr	r3, [r7, #32]
 800a174:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a176:	88fb      	ldrh	r3, [r7, #6]
 800a178:	2b09      	cmp	r3, #9
 800a17a:	f240 809d 	bls.w	800a2b8 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800a17e:	2309      	movs	r3, #9
 800a180:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a182:	2300      	movs	r3, #0
 800a184:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a186:	e081      	b.n	800a28c <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a188:	f107 0316 	add.w	r3, r7, #22
 800a18c:	4619      	mov	r1, r3
 800a18e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a190:	f000 f9e7 	bl	800a562 <USBH_GetNextDesc>
 800a194:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a198:	785b      	ldrb	r3, [r3, #1]
 800a19a:	2b04      	cmp	r3, #4
 800a19c:	d176      	bne.n	800a28c <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a19e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	2b09      	cmp	r3, #9
 800a1a4:	d002      	beq.n	800a1ac <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a1a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1a8:	2209      	movs	r2, #9
 800a1aa:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a1ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1b0:	221a      	movs	r2, #26
 800a1b2:	fb02 f303 	mul.w	r3, r2, r3
 800a1b6:	3308      	adds	r3, #8
 800a1b8:	6a3a      	ldr	r2, [r7, #32]
 800a1ba:	4413      	add	r3, r2
 800a1bc:	3302      	adds	r3, #2
 800a1be:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a1c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1c2:	69f8      	ldr	r0, [r7, #28]
 800a1c4:	f000 f87e 	bl	800a2c4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a1d2:	e043      	b.n	800a25c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a1d4:	f107 0316 	add.w	r3, r7, #22
 800a1d8:	4619      	mov	r1, r3
 800a1da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1dc:	f000 f9c1 	bl	800a562 <USBH_GetNextDesc>
 800a1e0:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a1e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e4:	785b      	ldrb	r3, [r3, #1]
 800a1e6:	2b05      	cmp	r3, #5
 800a1e8:	d138      	bne.n	800a25c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a1ea:	69fb      	ldr	r3, [r7, #28]
 800a1ec:	795b      	ldrb	r3, [r3, #5]
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d113      	bne.n	800a21a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a1f2:	69fb      	ldr	r3, [r7, #28]
 800a1f4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	d003      	beq.n	800a202 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a1fa:	69fb      	ldr	r3, [r7, #28]
 800a1fc:	799b      	ldrb	r3, [r3, #6]
 800a1fe:	2b03      	cmp	r3, #3
 800a200:	d10b      	bne.n	800a21a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	79db      	ldrb	r3, [r3, #7]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d10b      	bne.n	800a222 <USBH_ParseCfgDesc+0x14e>
 800a20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	2b09      	cmp	r3, #9
 800a210:	d007      	beq.n	800a222 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a214:	2209      	movs	r2, #9
 800a216:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a218:	e003      	b.n	800a222 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a21a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a21c:	2207      	movs	r2, #7
 800a21e:	701a      	strb	r2, [r3, #0]
 800a220:	e000      	b.n	800a224 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a222:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a224:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a228:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a22c:	3201      	adds	r2, #1
 800a22e:	00d2      	lsls	r2, r2, #3
 800a230:	211a      	movs	r1, #26
 800a232:	fb01 f303 	mul.w	r3, r1, r3
 800a236:	4413      	add	r3, r2
 800a238:	3308      	adds	r3, #8
 800a23a:	6a3a      	ldr	r2, [r7, #32]
 800a23c:	4413      	add	r3, r2
 800a23e:	3304      	adds	r3, #4
 800a240:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a242:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a244:	69b9      	ldr	r1, [r7, #24]
 800a246:	68f8      	ldr	r0, [r7, #12]
 800a248:	f000 f870 	bl	800a32c <USBH_ParseEPDesc>
 800a24c:	4603      	mov	r3, r0
 800a24e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a252:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a256:	3301      	adds	r3, #1
 800a258:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	791b      	ldrb	r3, [r3, #4]
 800a260:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a264:	429a      	cmp	r2, r3
 800a266:	d204      	bcs.n	800a272 <USBH_ParseCfgDesc+0x19e>
 800a268:	6a3b      	ldr	r3, [r7, #32]
 800a26a:	885a      	ldrh	r2, [r3, #2]
 800a26c:	8afb      	ldrh	r3, [r7, #22]
 800a26e:	429a      	cmp	r2, r3
 800a270:	d8b0      	bhi.n	800a1d4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a272:	69fb      	ldr	r3, [r7, #28]
 800a274:	791b      	ldrb	r3, [r3, #4]
 800a276:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d201      	bcs.n	800a282 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800a27e:	2303      	movs	r3, #3
 800a280:	e01c      	b.n	800a2bc <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800a282:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a286:	3301      	adds	r3, #1
 800a288:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a28c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a290:	2b01      	cmp	r3, #1
 800a292:	d805      	bhi.n	800a2a0 <USBH_ParseCfgDesc+0x1cc>
 800a294:	6a3b      	ldr	r3, [r7, #32]
 800a296:	885a      	ldrh	r2, [r3, #2]
 800a298:	8afb      	ldrh	r3, [r7, #22]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	f63f af74 	bhi.w	800a188 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a2a0:	6a3b      	ldr	r3, [r7, #32]
 800a2a2:	791b      	ldrb	r3, [r3, #4]
 800a2a4:	2b02      	cmp	r3, #2
 800a2a6:	bf28      	it	cs
 800a2a8:	2302      	movcs	r3, #2
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d201      	bcs.n	800a2b8 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800a2b4:	2303      	movs	r3, #3
 800a2b6:	e001      	b.n	800a2bc <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 800a2b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3730      	adds	r7, #48	@ 0x30
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}

0800a2c4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b083      	sub	sp, #12
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	781a      	ldrb	r2, [r3, #0]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	785a      	ldrb	r2, [r3, #1]
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	789a      	ldrb	r2, [r3, #2]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	78da      	ldrb	r2, [r3, #3]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	3304      	adds	r3, #4
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	2b02      	cmp	r3, #2
 800a2f6:	bf28      	it	cs
 800a2f8:	2302      	movcs	r3, #2
 800a2fa:	b2da      	uxtb	r2, r3
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	795a      	ldrb	r2, [r3, #5]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	799a      	ldrb	r2, [r3, #6]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	79da      	ldrb	r2, [r3, #7]
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	7a1a      	ldrb	r2, [r3, #8]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	721a      	strb	r2, [r3, #8]
}
 800a320:	bf00      	nop
 800a322:	370c      	adds	r7, #12
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b087      	sub	sp, #28
 800a330:	af00      	add	r7, sp, #0
 800a332:	60f8      	str	r0, [r7, #12]
 800a334:	60b9      	str	r1, [r7, #8]
 800a336:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a338:	2300      	movs	r3, #0
 800a33a:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	781a      	ldrb	r2, [r3, #0]
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	785a      	ldrb	r2, [r3, #1]
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	789a      	ldrb	r2, [r3, #2]
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	78da      	ldrb	r2, [r3, #3]
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	3304      	adds	r3, #4
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	461a      	mov	r2, r3
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	3305      	adds	r3, #5
 800a368:	781b      	ldrb	r3, [r3, #0]
 800a36a:	021b      	lsls	r3, r3, #8
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	4313      	orrs	r3, r2
 800a370:	b29a      	uxth	r2, r3
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	799a      	ldrb	r2, [r3, #6]
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	889b      	ldrh	r3, [r3, #4]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d009      	beq.n	800a39a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a38a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a38e:	d804      	bhi.n	800a39a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a398:	d901      	bls.n	800a39e <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800a39a:	2303      	movs	r3, #3
 800a39c:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d136      	bne.n	800a416 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	78db      	ldrb	r3, [r3, #3]
 800a3ac:	f003 0303 	and.w	r3, r3, #3
 800a3b0:	2b02      	cmp	r3, #2
 800a3b2:	d108      	bne.n	800a3c6 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	889b      	ldrh	r3, [r3, #4]
 800a3b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3bc:	f240 8097 	bls.w	800a4ee <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a3c0:	2303      	movs	r3, #3
 800a3c2:	75fb      	strb	r3, [r7, #23]
 800a3c4:	e093      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a3c6:	68bb      	ldr	r3, [r7, #8]
 800a3c8:	78db      	ldrb	r3, [r3, #3]
 800a3ca:	f003 0303 	and.w	r3, r3, #3
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d107      	bne.n	800a3e2 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	889b      	ldrh	r3, [r3, #4]
 800a3d6:	2b40      	cmp	r3, #64	@ 0x40
 800a3d8:	f240 8089 	bls.w	800a4ee <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a3dc:	2303      	movs	r3, #3
 800a3de:	75fb      	strb	r3, [r7, #23]
 800a3e0:	e085      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	78db      	ldrb	r3, [r3, #3]
 800a3e6:	f003 0303 	and.w	r3, r3, #3
 800a3ea:	2b01      	cmp	r3, #1
 800a3ec:	d005      	beq.n	800a3fa <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	78db      	ldrb	r3, [r3, #3]
 800a3f2:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a3f6:	2b03      	cmp	r3, #3
 800a3f8:	d10a      	bne.n	800a410 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	799b      	ldrb	r3, [r3, #6]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d003      	beq.n	800a40a <USBH_ParseEPDesc+0xde>
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	799b      	ldrb	r3, [r3, #6]
 800a406:	2b10      	cmp	r3, #16
 800a408:	d970      	bls.n	800a4ec <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800a40a:	2303      	movs	r3, #3
 800a40c:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a40e:	e06d      	b.n	800a4ec <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a410:	2303      	movs	r3, #3
 800a412:	75fb      	strb	r3, [r7, #23]
 800a414:	e06b      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d13c      	bne.n	800a49a <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	78db      	ldrb	r3, [r3, #3]
 800a424:	f003 0303 	and.w	r3, r3, #3
 800a428:	2b02      	cmp	r3, #2
 800a42a:	d005      	beq.n	800a438 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	78db      	ldrb	r3, [r3, #3]
 800a430:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a434:	2b00      	cmp	r3, #0
 800a436:	d106      	bne.n	800a446 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	889b      	ldrh	r3, [r3, #4]
 800a43c:	2b40      	cmp	r3, #64	@ 0x40
 800a43e:	d956      	bls.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a440:	2303      	movs	r3, #3
 800a442:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a444:	e053      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	78db      	ldrb	r3, [r3, #3]
 800a44a:	f003 0303 	and.w	r3, r3, #3
 800a44e:	2b01      	cmp	r3, #1
 800a450:	d10e      	bne.n	800a470 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	799b      	ldrb	r3, [r3, #6]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d007      	beq.n	800a46a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a45e:	2b10      	cmp	r3, #16
 800a460:	d803      	bhi.n	800a46a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a466:	2b40      	cmp	r3, #64	@ 0x40
 800a468:	d941      	bls.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a46a:	2303      	movs	r3, #3
 800a46c:	75fb      	strb	r3, [r7, #23]
 800a46e:	e03e      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	78db      	ldrb	r3, [r3, #3]
 800a474:	f003 0303 	and.w	r3, r3, #3
 800a478:	2b03      	cmp	r3, #3
 800a47a:	d10b      	bne.n	800a494 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	799b      	ldrb	r3, [r3, #6]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d004      	beq.n	800a48e <USBH_ParseEPDesc+0x162>
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	889b      	ldrh	r3, [r3, #4]
 800a488:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a48c:	d32f      	bcc.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a48e:	2303      	movs	r3, #3
 800a490:	75fb      	strb	r3, [r7, #23]
 800a492:	e02c      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a494:	2303      	movs	r3, #3
 800a496:	75fb      	strb	r3, [r7, #23]
 800a498:	e029      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a4a0:	2b02      	cmp	r3, #2
 800a4a2:	d120      	bne.n	800a4e6 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	78db      	ldrb	r3, [r3, #3]
 800a4a8:	f003 0303 	and.w	r3, r3, #3
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d106      	bne.n	800a4be <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	889b      	ldrh	r3, [r3, #4]
 800a4b4:	2b08      	cmp	r3, #8
 800a4b6:	d01a      	beq.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a4b8:	2303      	movs	r3, #3
 800a4ba:	75fb      	strb	r3, [r7, #23]
 800a4bc:	e017      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	78db      	ldrb	r3, [r3, #3]
 800a4c2:	f003 0303 	and.w	r3, r3, #3
 800a4c6:	2b03      	cmp	r3, #3
 800a4c8:	d10a      	bne.n	800a4e0 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	799b      	ldrb	r3, [r3, #6]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d003      	beq.n	800a4da <USBH_ParseEPDesc+0x1ae>
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	889b      	ldrh	r3, [r3, #4]
 800a4d6:	2b08      	cmp	r3, #8
 800a4d8:	d909      	bls.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a4da:	2303      	movs	r3, #3
 800a4dc:	75fb      	strb	r3, [r7, #23]
 800a4de:	e006      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a4e0:	2303      	movs	r3, #3
 800a4e2:	75fb      	strb	r3, [r7, #23]
 800a4e4:	e003      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a4e6:	2303      	movs	r3, #3
 800a4e8:	75fb      	strb	r3, [r7, #23]
 800a4ea:	e000      	b.n	800a4ee <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a4ec:	bf00      	nop
  }

  return status;
 800a4ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	371c      	adds	r7, #28
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b087      	sub	sp, #28
 800a500:	af00      	add	r7, sp, #0
 800a502:	60f8      	str	r0, [r7, #12]
 800a504:	60b9      	str	r1, [r7, #8]
 800a506:	4613      	mov	r3, r2
 800a508:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	3301      	adds	r3, #1
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	2b03      	cmp	r3, #3
 800a512:	d120      	bne.n	800a556 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	1e9a      	subs	r2, r3, #2
 800a51a:	88fb      	ldrh	r3, [r7, #6]
 800a51c:	4293      	cmp	r3, r2
 800a51e:	bf28      	it	cs
 800a520:	4613      	movcs	r3, r2
 800a522:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	3302      	adds	r3, #2
 800a528:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a52a:	2300      	movs	r3, #0
 800a52c:	82fb      	strh	r3, [r7, #22]
 800a52e:	e00b      	b.n	800a548 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a530:	8afb      	ldrh	r3, [r7, #22]
 800a532:	68fa      	ldr	r2, [r7, #12]
 800a534:	4413      	add	r3, r2
 800a536:	781a      	ldrb	r2, [r3, #0]
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	3301      	adds	r3, #1
 800a540:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a542:	8afb      	ldrh	r3, [r7, #22]
 800a544:	3302      	adds	r3, #2
 800a546:	82fb      	strh	r3, [r7, #22]
 800a548:	8afa      	ldrh	r2, [r7, #22]
 800a54a:	8abb      	ldrh	r3, [r7, #20]
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d3ef      	bcc.n	800a530 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	2200      	movs	r2, #0
 800a554:	701a      	strb	r2, [r3, #0]
  }
}
 800a556:	bf00      	nop
 800a558:	371c      	adds	r7, #28
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr

0800a562 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a562:	b480      	push	{r7}
 800a564:	b085      	sub	sp, #20
 800a566:	af00      	add	r7, sp, #0
 800a568:	6078      	str	r0, [r7, #4]
 800a56a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	881b      	ldrh	r3, [r3, #0]
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	7812      	ldrb	r2, [r2, #0]
 800a574:	4413      	add	r3, r2
 800a576:	b29a      	uxth	r2, r3
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	4413      	add	r3, r2
 800a586:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a588:	68fb      	ldr	r3, [r7, #12]
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3714      	adds	r7, #20
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr

0800a596 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a596:	b580      	push	{r7, lr}
 800a598:	b086      	sub	sp, #24
 800a59a:	af00      	add	r7, sp, #0
 800a59c:	60f8      	str	r0, [r7, #12]
 800a59e:	60b9      	str	r1, [r7, #8]
 800a5a0:	4613      	mov	r3, r2
 800a5a2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	789b      	ldrb	r3, [r3, #2]
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d002      	beq.n	800a5b6 <USBH_CtlReq+0x20>
 800a5b0:	2b02      	cmp	r3, #2
 800a5b2:	d00f      	beq.n	800a5d4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800a5b4:	e027      	b.n	800a606 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	68ba      	ldr	r2, [r7, #8]
 800a5ba:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	88fa      	ldrh	r2, [r7, #6]
 800a5c0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2202      	movs	r2, #2
 800a5cc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	75fb      	strb	r3, [r7, #23]
      break;
 800a5d2:	e018      	b.n	800a606 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a5d4:	68f8      	ldr	r0, [r7, #12]
 800a5d6:	f000 f81b 	bl	800a610 <USBH_HandleControl>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a5de:	7dfb      	ldrb	r3, [r7, #23]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d002      	beq.n	800a5ea <USBH_CtlReq+0x54>
 800a5e4:	7dfb      	ldrb	r3, [r7, #23]
 800a5e6:	2b03      	cmp	r3, #3
 800a5e8:	d106      	bne.n	800a5f8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	761a      	strb	r2, [r3, #24]
      break;
 800a5f6:	e005      	b.n	800a604 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a5f8:	7dfb      	ldrb	r3, [r7, #23]
 800a5fa:	2b02      	cmp	r3, #2
 800a5fc:	d102      	bne.n	800a604 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2201      	movs	r2, #1
 800a602:	709a      	strb	r2, [r3, #2]
      break;
 800a604:	bf00      	nop
  }
  return status;
 800a606:	7dfb      	ldrb	r3, [r7, #23]
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3718      	adds	r7, #24
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b086      	sub	sp, #24
 800a614:	af02      	add	r7, sp, #8
 800a616:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a618:	2301      	movs	r3, #1
 800a61a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a61c:	2300      	movs	r3, #0
 800a61e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	7e1b      	ldrb	r3, [r3, #24]
 800a624:	3b01      	subs	r3, #1
 800a626:	2b0a      	cmp	r3, #10
 800a628:	f200 8156 	bhi.w	800a8d8 <USBH_HandleControl+0x2c8>
 800a62c:	a201      	add	r2, pc, #4	@ (adr r2, 800a634 <USBH_HandleControl+0x24>)
 800a62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a632:	bf00      	nop
 800a634:	0800a661 	.word	0x0800a661
 800a638:	0800a67b 	.word	0x0800a67b
 800a63c:	0800a6e5 	.word	0x0800a6e5
 800a640:	0800a70b 	.word	0x0800a70b
 800a644:	0800a743 	.word	0x0800a743
 800a648:	0800a76d 	.word	0x0800a76d
 800a64c:	0800a7bf 	.word	0x0800a7bf
 800a650:	0800a7e1 	.word	0x0800a7e1
 800a654:	0800a81d 	.word	0x0800a81d
 800a658:	0800a843 	.word	0x0800a843
 800a65c:	0800a881 	.word	0x0800a881
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f103 0110 	add.w	r1, r3, #16
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	795b      	ldrb	r3, [r3, #5]
 800a66a:	461a      	mov	r2, r3
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f000 f943 	bl	800a8f8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2202      	movs	r2, #2
 800a676:	761a      	strb	r2, [r3, #24]
      break;
 800a678:	e139      	b.n	800a8ee <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	795b      	ldrb	r3, [r3, #5]
 800a67e:	4619      	mov	r1, r3
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fcc5 	bl	800b010 <USBH_LL_GetURBState>
 800a686:	4603      	mov	r3, r0
 800a688:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a68a:	7bbb      	ldrb	r3, [r7, #14]
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d11e      	bne.n	800a6ce <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	7c1b      	ldrb	r3, [r3, #16]
 800a694:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a698:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	8adb      	ldrh	r3, [r3, #22]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d00a      	beq.n	800a6b8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a6a2:	7b7b      	ldrb	r3, [r7, #13]
 800a6a4:	2b80      	cmp	r3, #128	@ 0x80
 800a6a6:	d103      	bne.n	800a6b0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2203      	movs	r2, #3
 800a6ac:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a6ae:	e115      	b.n	800a8dc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2205      	movs	r2, #5
 800a6b4:	761a      	strb	r2, [r3, #24]
      break;
 800a6b6:	e111      	b.n	800a8dc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800a6b8:	7b7b      	ldrb	r3, [r7, #13]
 800a6ba:	2b80      	cmp	r3, #128	@ 0x80
 800a6bc:	d103      	bne.n	800a6c6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2209      	movs	r2, #9
 800a6c2:	761a      	strb	r2, [r3, #24]
      break;
 800a6c4:	e10a      	b.n	800a8dc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2207      	movs	r2, #7
 800a6ca:	761a      	strb	r2, [r3, #24]
      break;
 800a6cc:	e106      	b.n	800a8dc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a6ce:	7bbb      	ldrb	r3, [r7, #14]
 800a6d0:	2b04      	cmp	r3, #4
 800a6d2:	d003      	beq.n	800a6dc <USBH_HandleControl+0xcc>
 800a6d4:	7bbb      	ldrb	r3, [r7, #14]
 800a6d6:	2b02      	cmp	r3, #2
 800a6d8:	f040 8100 	bne.w	800a8dc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	220b      	movs	r2, #11
 800a6e0:	761a      	strb	r2, [r3, #24]
      break;
 800a6e2:	e0fb      	b.n	800a8dc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a6ea:	b29a      	uxth	r2, r3
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6899      	ldr	r1, [r3, #8]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	899a      	ldrh	r2, [r3, #12]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	791b      	ldrb	r3, [r3, #4]
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 f93a 	bl	800a976 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2204      	movs	r2, #4
 800a706:	761a      	strb	r2, [r3, #24]
      break;
 800a708:	e0f1      	b.n	800a8ee <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	791b      	ldrb	r3, [r3, #4]
 800a70e:	4619      	mov	r1, r3
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 fc7d 	bl	800b010 <USBH_LL_GetURBState>
 800a716:	4603      	mov	r3, r0
 800a718:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a71a:	7bbb      	ldrb	r3, [r7, #14]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d102      	bne.n	800a726 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2209      	movs	r2, #9
 800a724:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a726:	7bbb      	ldrb	r3, [r7, #14]
 800a728:	2b05      	cmp	r3, #5
 800a72a:	d102      	bne.n	800a732 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a72c:	2303      	movs	r3, #3
 800a72e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a730:	e0d6      	b.n	800a8e0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800a732:	7bbb      	ldrb	r3, [r7, #14]
 800a734:	2b04      	cmp	r3, #4
 800a736:	f040 80d3 	bne.w	800a8e0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	220b      	movs	r2, #11
 800a73e:	761a      	strb	r2, [r3, #24]
      break;
 800a740:	e0ce      	b.n	800a8e0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	6899      	ldr	r1, [r3, #8]
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	899a      	ldrh	r2, [r3, #12]
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	795b      	ldrb	r3, [r3, #5]
 800a74e:	2001      	movs	r0, #1
 800a750:	9000      	str	r0, [sp, #0]
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 f8ea 	bl	800a92c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a75e:	b29a      	uxth	r2, r3
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2206      	movs	r2, #6
 800a768:	761a      	strb	r2, [r3, #24]
      break;
 800a76a:	e0c0      	b.n	800a8ee <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	795b      	ldrb	r3, [r3, #5]
 800a770:	4619      	mov	r1, r3
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 fc4c 	bl	800b010 <USBH_LL_GetURBState>
 800a778:	4603      	mov	r3, r0
 800a77a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a77c:	7bbb      	ldrb	r3, [r7, #14]
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d103      	bne.n	800a78a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2207      	movs	r2, #7
 800a786:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a788:	e0ac      	b.n	800a8e4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a78a:	7bbb      	ldrb	r3, [r7, #14]
 800a78c:	2b05      	cmp	r3, #5
 800a78e:	d105      	bne.n	800a79c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	220c      	movs	r2, #12
 800a794:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a796:	2303      	movs	r3, #3
 800a798:	73fb      	strb	r3, [r7, #15]
      break;
 800a79a:	e0a3      	b.n	800a8e4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a79c:	7bbb      	ldrb	r3, [r7, #14]
 800a79e:	2b02      	cmp	r3, #2
 800a7a0:	d103      	bne.n	800a7aa <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2205      	movs	r2, #5
 800a7a6:	761a      	strb	r2, [r3, #24]
      break;
 800a7a8:	e09c      	b.n	800a8e4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a7aa:	7bbb      	ldrb	r3, [r7, #14]
 800a7ac:	2b04      	cmp	r3, #4
 800a7ae:	f040 8099 	bne.w	800a8e4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	220b      	movs	r2, #11
 800a7b6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a7b8:	2302      	movs	r3, #2
 800a7ba:	73fb      	strb	r3, [r7, #15]
      break;
 800a7bc:	e092      	b.n	800a8e4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	791b      	ldrb	r3, [r3, #4]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	2100      	movs	r1, #0
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 f8d5 	bl	800a976 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a7d2:	b29a      	uxth	r2, r3
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2208      	movs	r2, #8
 800a7dc:	761a      	strb	r2, [r3, #24]

      break;
 800a7de:	e086      	b.n	800a8ee <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	791b      	ldrb	r3, [r3, #4]
 800a7e4:	4619      	mov	r1, r3
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 fc12 	bl	800b010 <USBH_LL_GetURBState>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a7f0:	7bbb      	ldrb	r3, [r7, #14]
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d105      	bne.n	800a802 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	220d      	movs	r2, #13
 800a7fa:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a800:	e072      	b.n	800a8e8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a802:	7bbb      	ldrb	r3, [r7, #14]
 800a804:	2b04      	cmp	r3, #4
 800a806:	d103      	bne.n	800a810 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	220b      	movs	r2, #11
 800a80c:	761a      	strb	r2, [r3, #24]
      break;
 800a80e:	e06b      	b.n	800a8e8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a810:	7bbb      	ldrb	r3, [r7, #14]
 800a812:	2b05      	cmp	r3, #5
 800a814:	d168      	bne.n	800a8e8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a816:	2303      	movs	r3, #3
 800a818:	73fb      	strb	r3, [r7, #15]
      break;
 800a81a:	e065      	b.n	800a8e8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	795b      	ldrb	r3, [r3, #5]
 800a820:	2201      	movs	r2, #1
 800a822:	9200      	str	r2, [sp, #0]
 800a824:	2200      	movs	r2, #0
 800a826:	2100      	movs	r1, #0
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f000 f87f 	bl	800a92c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a834:	b29a      	uxth	r2, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	220a      	movs	r2, #10
 800a83e:	761a      	strb	r2, [r3, #24]
      break;
 800a840:	e055      	b.n	800a8ee <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	795b      	ldrb	r3, [r3, #5]
 800a846:	4619      	mov	r1, r3
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 fbe1 	bl	800b010 <USBH_LL_GetURBState>
 800a84e:	4603      	mov	r3, r0
 800a850:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a852:	7bbb      	ldrb	r3, [r7, #14]
 800a854:	2b01      	cmp	r3, #1
 800a856:	d105      	bne.n	800a864 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a858:	2300      	movs	r3, #0
 800a85a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	220d      	movs	r2, #13
 800a860:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a862:	e043      	b.n	800a8ec <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a864:	7bbb      	ldrb	r3, [r7, #14]
 800a866:	2b02      	cmp	r3, #2
 800a868:	d103      	bne.n	800a872 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2209      	movs	r2, #9
 800a86e:	761a      	strb	r2, [r3, #24]
      break;
 800a870:	e03c      	b.n	800a8ec <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a872:	7bbb      	ldrb	r3, [r7, #14]
 800a874:	2b04      	cmp	r3, #4
 800a876:	d139      	bne.n	800a8ec <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	220b      	movs	r2, #11
 800a87c:	761a      	strb	r2, [r3, #24]
      break;
 800a87e:	e035      	b.n	800a8ec <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	7e5b      	ldrb	r3, [r3, #25]
 800a884:	3301      	adds	r3, #1
 800a886:	b2da      	uxtb	r2, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	765a      	strb	r2, [r3, #25]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	7e5b      	ldrb	r3, [r3, #25]
 800a890:	2b02      	cmp	r3, #2
 800a892:	d806      	bhi.n	800a8a2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2201      	movs	r2, #1
 800a898:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2201      	movs	r2, #1
 800a89e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a8a0:	e025      	b.n	800a8ee <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a8a8:	2106      	movs	r1, #6
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	795b      	ldrb	r3, [r3, #5]
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f000 f90c 	bl	800aad8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	791b      	ldrb	r3, [r3, #4]
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f000 f906 	bl	800aad8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a8d2:	2302      	movs	r3, #2
 800a8d4:	73fb      	strb	r3, [r7, #15]
      break;
 800a8d6:	e00a      	b.n	800a8ee <USBH_HandleControl+0x2de>

    default:
      break;
 800a8d8:	bf00      	nop
 800a8da:	e008      	b.n	800a8ee <USBH_HandleControl+0x2de>
      break;
 800a8dc:	bf00      	nop
 800a8de:	e006      	b.n	800a8ee <USBH_HandleControl+0x2de>
      break;
 800a8e0:	bf00      	nop
 800a8e2:	e004      	b.n	800a8ee <USBH_HandleControl+0x2de>
      break;
 800a8e4:	bf00      	nop
 800a8e6:	e002      	b.n	800a8ee <USBH_HandleControl+0x2de>
      break;
 800a8e8:	bf00      	nop
 800a8ea:	e000      	b.n	800a8ee <USBH_HandleControl+0x2de>
      break;
 800a8ec:	bf00      	nop
  }

  return status;
 800a8ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3710      	adds	r7, #16
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b088      	sub	sp, #32
 800a8fc:	af04      	add	r7, sp, #16
 800a8fe:	60f8      	str	r0, [r7, #12]
 800a900:	60b9      	str	r1, [r7, #8]
 800a902:	4613      	mov	r3, r2
 800a904:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a906:	79f9      	ldrb	r1, [r7, #7]
 800a908:	2300      	movs	r3, #0
 800a90a:	9303      	str	r3, [sp, #12]
 800a90c:	2308      	movs	r3, #8
 800a90e:	9302      	str	r3, [sp, #8]
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	9301      	str	r3, [sp, #4]
 800a914:	2300      	movs	r3, #0
 800a916:	9300      	str	r3, [sp, #0]
 800a918:	2300      	movs	r3, #0
 800a91a:	2200      	movs	r2, #0
 800a91c:	68f8      	ldr	r0, [r7, #12]
 800a91e:	f000 fb46 	bl	800afae <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a922:	2300      	movs	r3, #0
}
 800a924:	4618      	mov	r0, r3
 800a926:	3710      	adds	r7, #16
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b088      	sub	sp, #32
 800a930:	af04      	add	r7, sp, #16
 800a932:	60f8      	str	r0, [r7, #12]
 800a934:	60b9      	str	r1, [r7, #8]
 800a936:	4611      	mov	r1, r2
 800a938:	461a      	mov	r2, r3
 800a93a:	460b      	mov	r3, r1
 800a93c:	80fb      	strh	r3, [r7, #6]
 800a93e:	4613      	mov	r3, r2
 800a940:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d001      	beq.n	800a950 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a94c:	2300      	movs	r3, #0
 800a94e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a950:	7979      	ldrb	r1, [r7, #5]
 800a952:	7e3b      	ldrb	r3, [r7, #24]
 800a954:	9303      	str	r3, [sp, #12]
 800a956:	88fb      	ldrh	r3, [r7, #6]
 800a958:	9302      	str	r3, [sp, #8]
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	9301      	str	r3, [sp, #4]
 800a95e:	2301      	movs	r3, #1
 800a960:	9300      	str	r3, [sp, #0]
 800a962:	2300      	movs	r3, #0
 800a964:	2200      	movs	r2, #0
 800a966:	68f8      	ldr	r0, [r7, #12]
 800a968:	f000 fb21 	bl	800afae <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a96c:	2300      	movs	r3, #0
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3710      	adds	r7, #16
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a976:	b580      	push	{r7, lr}
 800a978:	b088      	sub	sp, #32
 800a97a:	af04      	add	r7, sp, #16
 800a97c:	60f8      	str	r0, [r7, #12]
 800a97e:	60b9      	str	r1, [r7, #8]
 800a980:	4611      	mov	r1, r2
 800a982:	461a      	mov	r2, r3
 800a984:	460b      	mov	r3, r1
 800a986:	80fb      	strh	r3, [r7, #6]
 800a988:	4613      	mov	r3, r2
 800a98a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a98c:	7979      	ldrb	r1, [r7, #5]
 800a98e:	2300      	movs	r3, #0
 800a990:	9303      	str	r3, [sp, #12]
 800a992:	88fb      	ldrh	r3, [r7, #6]
 800a994:	9302      	str	r3, [sp, #8]
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	9301      	str	r3, [sp, #4]
 800a99a:	2301      	movs	r3, #1
 800a99c:	9300      	str	r3, [sp, #0]
 800a99e:	2300      	movs	r3, #0
 800a9a0:	2201      	movs	r2, #1
 800a9a2:	68f8      	ldr	r0, [r7, #12]
 800a9a4:	f000 fb03 	bl	800afae <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a9a8:	2300      	movs	r3, #0

}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b088      	sub	sp, #32
 800a9b6:	af04      	add	r7, sp, #16
 800a9b8:	60f8      	str	r0, [r7, #12]
 800a9ba:	60b9      	str	r1, [r7, #8]
 800a9bc:	4611      	mov	r1, r2
 800a9be:	461a      	mov	r2, r3
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	80fb      	strh	r3, [r7, #6]
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d001      	beq.n	800a9d6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a9d6:	7979      	ldrb	r1, [r7, #5]
 800a9d8:	7e3b      	ldrb	r3, [r7, #24]
 800a9da:	9303      	str	r3, [sp, #12]
 800a9dc:	88fb      	ldrh	r3, [r7, #6]
 800a9de:	9302      	str	r3, [sp, #8]
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	9301      	str	r3, [sp, #4]
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	9300      	str	r3, [sp, #0]
 800a9e8:	2302      	movs	r3, #2
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	68f8      	ldr	r0, [r7, #12]
 800a9ee:	f000 fade 	bl	800afae <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a9f2:	2300      	movs	r3, #0
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3710      	adds	r7, #16
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b088      	sub	sp, #32
 800aa00:	af04      	add	r7, sp, #16
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	60b9      	str	r1, [r7, #8]
 800aa06:	4611      	mov	r1, r2
 800aa08:	461a      	mov	r2, r3
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	80fb      	strh	r3, [r7, #6]
 800aa0e:	4613      	mov	r3, r2
 800aa10:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aa12:	7979      	ldrb	r1, [r7, #5]
 800aa14:	2300      	movs	r3, #0
 800aa16:	9303      	str	r3, [sp, #12]
 800aa18:	88fb      	ldrh	r3, [r7, #6]
 800aa1a:	9302      	str	r3, [sp, #8]
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	9301      	str	r3, [sp, #4]
 800aa20:	2301      	movs	r3, #1
 800aa22:	9300      	str	r3, [sp, #0]
 800aa24:	2302      	movs	r3, #2
 800aa26:	2201      	movs	r2, #1
 800aa28:	68f8      	ldr	r0, [r7, #12]
 800aa2a:	f000 fac0 	bl	800afae <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800aa2e:	2300      	movs	r3, #0
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	3710      	adds	r7, #16
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}

0800aa38 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b086      	sub	sp, #24
 800aa3c:	af04      	add	r7, sp, #16
 800aa3e:	6078      	str	r0, [r7, #4]
 800aa40:	4608      	mov	r0, r1
 800aa42:	4611      	mov	r1, r2
 800aa44:	461a      	mov	r2, r3
 800aa46:	4603      	mov	r3, r0
 800aa48:	70fb      	strb	r3, [r7, #3]
 800aa4a:	460b      	mov	r3, r1
 800aa4c:	70bb      	strb	r3, [r7, #2]
 800aa4e:	4613      	mov	r3, r2
 800aa50:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800aa52:	7878      	ldrb	r0, [r7, #1]
 800aa54:	78ba      	ldrb	r2, [r7, #2]
 800aa56:	78f9      	ldrb	r1, [r7, #3]
 800aa58:	8b3b      	ldrh	r3, [r7, #24]
 800aa5a:	9302      	str	r3, [sp, #8]
 800aa5c:	7d3b      	ldrb	r3, [r7, #20]
 800aa5e:	9301      	str	r3, [sp, #4]
 800aa60:	7c3b      	ldrb	r3, [r7, #16]
 800aa62:	9300      	str	r3, [sp, #0]
 800aa64:	4603      	mov	r3, r0
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 fa53 	bl	800af12 <USBH_LL_OpenPipe>

  return USBH_OK;
 800aa6c:	2300      	movs	r3, #0
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3708      	adds	r7, #8
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}

0800aa76 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800aa76:	b580      	push	{r7, lr}
 800aa78:	b082      	sub	sp, #8
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	6078      	str	r0, [r7, #4]
 800aa7e:	460b      	mov	r3, r1
 800aa80:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800aa82:	78fb      	ldrb	r3, [r7, #3]
 800aa84:	4619      	mov	r1, r3
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f000 fa72 	bl	800af70 <USBH_LL_ClosePipe>

  return USBH_OK;
 800aa8c:	2300      	movs	r3, #0
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3708      	adds	r7, #8
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}

0800aa96 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b084      	sub	sp, #16
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	6078      	str	r0, [r7, #4]
 800aa9e:	460b      	mov	r3, r1
 800aaa0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 f836 	bl	800ab14 <USBH_GetFreePipe>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800aaac:	89fb      	ldrh	r3, [r7, #14]
 800aaae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d00a      	beq.n	800aacc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800aab6:	78fa      	ldrb	r2, [r7, #3]
 800aab8:	89fb      	ldrh	r3, [r7, #14]
 800aaba:	f003 030f 	and.w	r3, r3, #15
 800aabe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aac2:	6879      	ldr	r1, [r7, #4]
 800aac4:	33e0      	adds	r3, #224	@ 0xe0
 800aac6:	009b      	lsls	r3, r3, #2
 800aac8:	440b      	add	r3, r1
 800aaca:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800aacc:	89fb      	ldrh	r3, [r7, #14]
 800aace:	b2db      	uxtb	r3, r3
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3710      	adds	r7, #16
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	460b      	mov	r3, r1
 800aae2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800aae4:	78fb      	ldrb	r3, [r7, #3]
 800aae6:	2b0f      	cmp	r3, #15
 800aae8:	d80d      	bhi.n	800ab06 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800aaea:	78fb      	ldrb	r3, [r7, #3]
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	33e0      	adds	r3, #224	@ 0xe0
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	4413      	add	r3, r2
 800aaf4:	685a      	ldr	r2, [r3, #4]
 800aaf6:	78fb      	ldrb	r3, [r7, #3]
 800aaf8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800aafc:	6879      	ldr	r1, [r7, #4]
 800aafe:	33e0      	adds	r3, #224	@ 0xe0
 800ab00:	009b      	lsls	r3, r3, #2
 800ab02:	440b      	add	r3, r1
 800ab04:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ab06:	2300      	movs	r3, #0
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	370c      	adds	r7, #12
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr

0800ab14 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b085      	sub	sp, #20
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ab20:	2300      	movs	r3, #0
 800ab22:	73fb      	strb	r3, [r7, #15]
 800ab24:	e00f      	b.n	800ab46 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ab26:	7bfb      	ldrb	r3, [r7, #15]
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	33e0      	adds	r3, #224	@ 0xe0
 800ab2c:	009b      	lsls	r3, r3, #2
 800ab2e:	4413      	add	r3, r2
 800ab30:	685b      	ldr	r3, [r3, #4]
 800ab32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d102      	bne.n	800ab40 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ab3a:	7bfb      	ldrb	r3, [r7, #15]
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	e007      	b.n	800ab50 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ab40:	7bfb      	ldrb	r3, [r7, #15]
 800ab42:	3301      	adds	r3, #1
 800ab44:	73fb      	strb	r3, [r7, #15]
 800ab46:	7bfb      	ldrb	r3, [r7, #15]
 800ab48:	2b0f      	cmp	r3, #15
 800ab4a:	d9ec      	bls.n	800ab26 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ab4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3714      	adds	r7, #20
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr

0800ab5c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ab60:	2201      	movs	r2, #1
 800ab62:	490e      	ldr	r1, [pc, #56]	@ (800ab9c <MX_USB_HOST_Init+0x40>)
 800ab64:	480e      	ldr	r0, [pc, #56]	@ (800aba0 <MX_USB_HOST_Init+0x44>)
 800ab66:	f7fe fb15 	bl	8009194 <USBH_Init>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d001      	beq.n	800ab74 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ab70:	f7f5 ff3e 	bl	80009f0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800ab74:	490b      	ldr	r1, [pc, #44]	@ (800aba4 <MX_USB_HOST_Init+0x48>)
 800ab76:	480a      	ldr	r0, [pc, #40]	@ (800aba0 <MX_USB_HOST_Init+0x44>)
 800ab78:	f7fe fbb9 	bl	80092ee <USBH_RegisterClass>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d001      	beq.n	800ab86 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ab82:	f7f5 ff35 	bl	80009f0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ab86:	4806      	ldr	r0, [pc, #24]	@ (800aba0 <MX_USB_HOST_Init+0x44>)
 800ab88:	f7fe fc3d 	bl	8009406 <USBH_Start>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d001      	beq.n	800ab96 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ab92:	f7f5 ff2d 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ab96:	bf00      	nop
 800ab98:	bd80      	pop	{r7, pc}
 800ab9a:	bf00      	nop
 800ab9c:	0800abbd 	.word	0x0800abbd
 800aba0:	20012fd0 	.word	0x20012fd0
 800aba4:	20000014 	.word	0x20000014

0800aba8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800abac:	4802      	ldr	r0, [pc, #8]	@ (800abb8 <MX_USB_HOST_Process+0x10>)
 800abae:	f7fe fc3b 	bl	8009428 <USBH_Process>
}
 800abb2:	bf00      	nop
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	20012fd0 	.word	0x20012fd0

0800abbc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	460b      	mov	r3, r1
 800abc6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800abc8:	78fb      	ldrb	r3, [r7, #3]
 800abca:	3b01      	subs	r3, #1
 800abcc:	2b04      	cmp	r3, #4
 800abce:	d819      	bhi.n	800ac04 <USBH_UserProcess+0x48>
 800abd0:	a201      	add	r2, pc, #4	@ (adr r2, 800abd8 <USBH_UserProcess+0x1c>)
 800abd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd6:	bf00      	nop
 800abd8:	0800ac05 	.word	0x0800ac05
 800abdc:	0800abf5 	.word	0x0800abf5
 800abe0:	0800ac05 	.word	0x0800ac05
 800abe4:	0800abfd 	.word	0x0800abfd
 800abe8:	0800abed 	.word	0x0800abed
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800abec:	4b09      	ldr	r3, [pc, #36]	@ (800ac14 <USBH_UserProcess+0x58>)
 800abee:	2203      	movs	r2, #3
 800abf0:	701a      	strb	r2, [r3, #0]
  break;
 800abf2:	e008      	b.n	800ac06 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800abf4:	4b07      	ldr	r3, [pc, #28]	@ (800ac14 <USBH_UserProcess+0x58>)
 800abf6:	2202      	movs	r2, #2
 800abf8:	701a      	strb	r2, [r3, #0]
  break;
 800abfa:	e004      	b.n	800ac06 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800abfc:	4b05      	ldr	r3, [pc, #20]	@ (800ac14 <USBH_UserProcess+0x58>)
 800abfe:	2201      	movs	r2, #1
 800ac00:	701a      	strb	r2, [r3, #0]
  break;
 800ac02:	e000      	b.n	800ac06 <USBH_UserProcess+0x4a>

  default:
  break;
 800ac04:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ac06:	bf00      	nop
 800ac08:	370c      	adds	r7, #12
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac10:	4770      	bx	lr
 800ac12:	bf00      	nop
 800ac14:	200133a8 	.word	0x200133a8

0800ac18 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b08a      	sub	sp, #40	@ 0x28
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac20:	f107 0314 	add.w	r3, r7, #20
 800ac24:	2200      	movs	r2, #0
 800ac26:	601a      	str	r2, [r3, #0]
 800ac28:	605a      	str	r2, [r3, #4]
 800ac2a:	609a      	str	r2, [r3, #8]
 800ac2c:	60da      	str	r2, [r3, #12]
 800ac2e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac38:	d147      	bne.n	800acca <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	613b      	str	r3, [r7, #16]
 800ac3e:	4b25      	ldr	r3, [pc, #148]	@ (800acd4 <HAL_HCD_MspInit+0xbc>)
 800ac40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac42:	4a24      	ldr	r2, [pc, #144]	@ (800acd4 <HAL_HCD_MspInit+0xbc>)
 800ac44:	f043 0301 	orr.w	r3, r3, #1
 800ac48:	6313      	str	r3, [r2, #48]	@ 0x30
 800ac4a:	4b22      	ldr	r3, [pc, #136]	@ (800acd4 <HAL_HCD_MspInit+0xbc>)
 800ac4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac4e:	f003 0301 	and.w	r3, r3, #1
 800ac52:	613b      	str	r3, [r7, #16]
 800ac54:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800ac56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ac5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac60:	2300      	movs	r3, #0
 800ac62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800ac64:	f107 0314 	add.w	r3, r7, #20
 800ac68:	4619      	mov	r1, r3
 800ac6a:	481b      	ldr	r0, [pc, #108]	@ (800acd8 <HAL_HCD_MspInit+0xc0>)
 800ac6c:	f7f6 fab2 	bl	80011d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ac70:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800ac74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac76:	2302      	movs	r3, #2
 800ac78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac7e:	2303      	movs	r3, #3
 800ac80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ac82:	230a      	movs	r3, #10
 800ac84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac86:	f107 0314 	add.w	r3, r7, #20
 800ac8a:	4619      	mov	r1, r3
 800ac8c:	4812      	ldr	r0, [pc, #72]	@ (800acd8 <HAL_HCD_MspInit+0xc0>)
 800ac8e:	f7f6 faa1 	bl	80011d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ac92:	4b10      	ldr	r3, [pc, #64]	@ (800acd4 <HAL_HCD_MspInit+0xbc>)
 800ac94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac96:	4a0f      	ldr	r2, [pc, #60]	@ (800acd4 <HAL_HCD_MspInit+0xbc>)
 800ac98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac9c:	6353      	str	r3, [r2, #52]	@ 0x34
 800ac9e:	2300      	movs	r3, #0
 800aca0:	60fb      	str	r3, [r7, #12]
 800aca2:	4b0c      	ldr	r3, [pc, #48]	@ (800acd4 <HAL_HCD_MspInit+0xbc>)
 800aca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aca6:	4a0b      	ldr	r2, [pc, #44]	@ (800acd4 <HAL_HCD_MspInit+0xbc>)
 800aca8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800acac:	6453      	str	r3, [r2, #68]	@ 0x44
 800acae:	4b09      	ldr	r3, [pc, #36]	@ (800acd4 <HAL_HCD_MspInit+0xbc>)
 800acb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800acb6:	60fb      	str	r3, [r7, #12]
 800acb8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800acba:	2200      	movs	r2, #0
 800acbc:	2100      	movs	r1, #0
 800acbe:	2043      	movs	r0, #67	@ 0x43
 800acc0:	f7f6 fa5e 	bl	8001180 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800acc4:	2043      	movs	r0, #67	@ 0x43
 800acc6:	f7f6 fa77 	bl	80011b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800acca:	bf00      	nop
 800accc:	3728      	adds	r7, #40	@ 0x28
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	40023800 	.word	0x40023800
 800acd8:	40020000 	.word	0x40020000

0800acdc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b082      	sub	sp, #8
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800acea:	4618      	mov	r0, r3
 800acec:	f7fe ff73 	bl	8009bd6 <USBH_LL_IncTimer>
}
 800acf0:	bf00      	nop
 800acf2:	3708      	adds	r7, #8
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}

0800acf8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b082      	sub	sp, #8
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ad06:	4618      	mov	r0, r3
 800ad08:	f7fe ffab 	bl	8009c62 <USBH_LL_Connect>
}
 800ad0c:	bf00      	nop
 800ad0e:	3708      	adds	r7, #8
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b082      	sub	sp, #8
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ad22:	4618      	mov	r0, r3
 800ad24:	f7fe ffb4 	bl	8009c90 <USBH_LL_Disconnect>
}
 800ad28:	bf00      	nop
 800ad2a:	3708      	adds	r7, #8
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	460b      	mov	r3, r1
 800ad3a:	70fb      	strb	r3, [r7, #3]
 800ad3c:	4613      	mov	r3, r2
 800ad3e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ad40:	bf00      	nop
 800ad42:	370c      	adds	r7, #12
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr

0800ad4c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	f7fe ff65 	bl	8009c2a <USBH_LL_PortEnabled>
}
 800ad60:	bf00      	nop
 800ad62:	3708      	adds	r7, #8
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b082      	sub	sp, #8
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ad76:	4618      	mov	r0, r3
 800ad78:	f7fe ff65 	bl	8009c46 <USBH_LL_PortDisabled>
}
 800ad7c:	bf00      	nop
 800ad7e:	3708      	adds	r7, #8
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ad92:	2b01      	cmp	r3, #1
 800ad94:	d12a      	bne.n	800adec <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ad96:	4a18      	ldr	r2, [pc, #96]	@ (800adf8 <USBH_LL_Init+0x74>)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	4a15      	ldr	r2, [pc, #84]	@ (800adf8 <USBH_LL_Init+0x74>)
 800ada2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ada6:	4b14      	ldr	r3, [pc, #80]	@ (800adf8 <USBH_LL_Init+0x74>)
 800ada8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800adac:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800adae:	4b12      	ldr	r3, [pc, #72]	@ (800adf8 <USBH_LL_Init+0x74>)
 800adb0:	2208      	movs	r2, #8
 800adb2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800adb4:	4b10      	ldr	r3, [pc, #64]	@ (800adf8 <USBH_LL_Init+0x74>)
 800adb6:	2201      	movs	r2, #1
 800adb8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800adba:	4b0f      	ldr	r3, [pc, #60]	@ (800adf8 <USBH_LL_Init+0x74>)
 800adbc:	2200      	movs	r2, #0
 800adbe:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800adc0:	4b0d      	ldr	r3, [pc, #52]	@ (800adf8 <USBH_LL_Init+0x74>)
 800adc2:	2202      	movs	r2, #2
 800adc4:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800adc6:	4b0c      	ldr	r3, [pc, #48]	@ (800adf8 <USBH_LL_Init+0x74>)
 800adc8:	2200      	movs	r2, #0
 800adca:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800adcc:	480a      	ldr	r0, [pc, #40]	@ (800adf8 <USBH_LL_Init+0x74>)
 800adce:	f7f6 fbb8 	bl	8001542 <HAL_HCD_Init>
 800add2:	4603      	mov	r3, r0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d001      	beq.n	800addc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800add8:	f7f5 fe0a 	bl	80009f0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800addc:	4806      	ldr	r0, [pc, #24]	@ (800adf8 <USBH_LL_Init+0x74>)
 800adde:	f7f7 f819 	bl	8001e14 <HAL_HCD_GetCurrentFrame>
 800ade2:	4603      	mov	r3, r0
 800ade4:	4619      	mov	r1, r3
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f7fe fee6 	bl	8009bb8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800adec:	2300      	movs	r3, #0
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3708      	adds	r7, #8
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}
 800adf6:	bf00      	nop
 800adf8:	200133ac 	.word	0x200133ac

0800adfc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae04:	2300      	movs	r3, #0
 800ae06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ae12:	4618      	mov	r0, r3
 800ae14:	f7f6 ff86 	bl	8001d24 <HAL_HCD_Start>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ae1c:	7bfb      	ldrb	r3, [r7, #15]
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f000 f95e 	bl	800b0e0 <USBH_Get_USB_Status>
 800ae24:	4603      	mov	r3, r0
 800ae26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae28:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3710      	adds	r7, #16
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}

0800ae32 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ae32:	b580      	push	{r7, lr}
 800ae34:	b084      	sub	sp, #16
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f7f6 ff8e 	bl	8001d6a <HAL_HCD_Stop>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ae52:	7bfb      	ldrb	r3, [r7, #15]
 800ae54:	4618      	mov	r0, r3
 800ae56:	f000 f943 	bl	800b0e0 <USBH_Get_USB_Status>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae5e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3710      	adds	r7, #16
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b084      	sub	sp, #16
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800ae70:	2301      	movs	r3, #1
 800ae72:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f7f6 ffd8 	bl	8001e30 <HAL_HCD_GetCurrentSpeed>
 800ae80:	4603      	mov	r3, r0
 800ae82:	2b02      	cmp	r3, #2
 800ae84:	d00c      	beq.n	800aea0 <USBH_LL_GetSpeed+0x38>
 800ae86:	2b02      	cmp	r3, #2
 800ae88:	d80d      	bhi.n	800aea6 <USBH_LL_GetSpeed+0x3e>
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d002      	beq.n	800ae94 <USBH_LL_GetSpeed+0x2c>
 800ae8e:	2b01      	cmp	r3, #1
 800ae90:	d003      	beq.n	800ae9a <USBH_LL_GetSpeed+0x32>
 800ae92:	e008      	b.n	800aea6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800ae94:	2300      	movs	r3, #0
 800ae96:	73fb      	strb	r3, [r7, #15]
    break;
 800ae98:	e008      	b.n	800aeac <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	73fb      	strb	r3, [r7, #15]
    break;
 800ae9e:	e005      	b.n	800aeac <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800aea0:	2302      	movs	r3, #2
 800aea2:	73fb      	strb	r3, [r7, #15]
    break;
 800aea4:	e002      	b.n	800aeac <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800aea6:	2301      	movs	r3, #1
 800aea8:	73fb      	strb	r3, [r7, #15]
    break;
 800aeaa:	bf00      	nop
  }
  return  speed;
 800aeac:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3710      	adds	r7, #16
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b084      	sub	sp, #16
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aebe:	2300      	movs	r3, #0
 800aec0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aec2:	2300      	movs	r3, #0
 800aec4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800aecc:	4618      	mov	r0, r3
 800aece:	f7f6 ff69 	bl	8001da4 <HAL_HCD_ResetPort>
 800aed2:	4603      	mov	r3, r0
 800aed4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800aed6:	7bfb      	ldrb	r3, [r7, #15]
 800aed8:	4618      	mov	r0, r3
 800aeda:	f000 f901 	bl	800b0e0 <USBH_Get_USB_Status>
 800aede:	4603      	mov	r3, r0
 800aee0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aee2:	7bbb      	ldrb	r3, [r7, #14]
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3710      	adds	r7, #16
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}

0800aeec <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b082      	sub	sp, #8
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
 800aef4:	460b      	mov	r3, r1
 800aef6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800aefe:	78fa      	ldrb	r2, [r7, #3]
 800af00:	4611      	mov	r1, r2
 800af02:	4618      	mov	r0, r3
 800af04:	f7f6 ff71 	bl	8001dea <HAL_HCD_HC_GetXferCount>
 800af08:	4603      	mov	r3, r0
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3708      	adds	r7, #8
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}

0800af12 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800af12:	b590      	push	{r4, r7, lr}
 800af14:	b089      	sub	sp, #36	@ 0x24
 800af16:	af04      	add	r7, sp, #16
 800af18:	6078      	str	r0, [r7, #4]
 800af1a:	4608      	mov	r0, r1
 800af1c:	4611      	mov	r1, r2
 800af1e:	461a      	mov	r2, r3
 800af20:	4603      	mov	r3, r0
 800af22:	70fb      	strb	r3, [r7, #3]
 800af24:	460b      	mov	r3, r1
 800af26:	70bb      	strb	r3, [r7, #2]
 800af28:	4613      	mov	r3, r2
 800af2a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af2c:	2300      	movs	r3, #0
 800af2e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af30:	2300      	movs	r3, #0
 800af32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800af3a:	787c      	ldrb	r4, [r7, #1]
 800af3c:	78ba      	ldrb	r2, [r7, #2]
 800af3e:	78f9      	ldrb	r1, [r7, #3]
 800af40:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800af42:	9302      	str	r3, [sp, #8]
 800af44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800af48:	9301      	str	r3, [sp, #4]
 800af4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af4e:	9300      	str	r3, [sp, #0]
 800af50:	4623      	mov	r3, r4
 800af52:	f7f6 fb5d 	bl	8001610 <HAL_HCD_HC_Init>
 800af56:	4603      	mov	r3, r0
 800af58:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800af5a:	7bfb      	ldrb	r3, [r7, #15]
 800af5c:	4618      	mov	r0, r3
 800af5e:	f000 f8bf 	bl	800b0e0 <USBH_Get_USB_Status>
 800af62:	4603      	mov	r3, r0
 800af64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af66:	7bbb      	ldrb	r3, [r7, #14]
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3714      	adds	r7, #20
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd90      	pop	{r4, r7, pc}

0800af70 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b084      	sub	sp, #16
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	460b      	mov	r3, r1
 800af7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af7c:	2300      	movs	r3, #0
 800af7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af80:	2300      	movs	r3, #0
 800af82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800af8a:	78fa      	ldrb	r2, [r7, #3]
 800af8c:	4611      	mov	r1, r2
 800af8e:	4618      	mov	r0, r3
 800af90:	f7f6 fbf6 	bl	8001780 <HAL_HCD_HC_Halt>
 800af94:	4603      	mov	r3, r0
 800af96:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800af98:	7bfb      	ldrb	r3, [r7, #15]
 800af9a:	4618      	mov	r0, r3
 800af9c:	f000 f8a0 	bl	800b0e0 <USBH_Get_USB_Status>
 800afa0:	4603      	mov	r3, r0
 800afa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afa4:	7bbb      	ldrb	r3, [r7, #14]
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3710      	adds	r7, #16
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}

0800afae <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800afae:	b590      	push	{r4, r7, lr}
 800afb0:	b089      	sub	sp, #36	@ 0x24
 800afb2:	af04      	add	r7, sp, #16
 800afb4:	6078      	str	r0, [r7, #4]
 800afb6:	4608      	mov	r0, r1
 800afb8:	4611      	mov	r1, r2
 800afba:	461a      	mov	r2, r3
 800afbc:	4603      	mov	r3, r0
 800afbe:	70fb      	strb	r3, [r7, #3]
 800afc0:	460b      	mov	r3, r1
 800afc2:	70bb      	strb	r3, [r7, #2]
 800afc4:	4613      	mov	r3, r2
 800afc6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afc8:	2300      	movs	r3, #0
 800afca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800afcc:	2300      	movs	r3, #0
 800afce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800afd6:	787c      	ldrb	r4, [r7, #1]
 800afd8:	78ba      	ldrb	r2, [r7, #2]
 800afda:	78f9      	ldrb	r1, [r7, #3]
 800afdc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800afe0:	9303      	str	r3, [sp, #12]
 800afe2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800afe4:	9302      	str	r3, [sp, #8]
 800afe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe8:	9301      	str	r3, [sp, #4]
 800afea:	f897 3020 	ldrb.w	r3, [r7, #32]
 800afee:	9300      	str	r3, [sp, #0]
 800aff0:	4623      	mov	r3, r4
 800aff2:	f7f6 fbe9 	bl	80017c8 <HAL_HCD_HC_SubmitRequest>
 800aff6:	4603      	mov	r3, r0
 800aff8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800affa:	7bfb      	ldrb	r3, [r7, #15]
 800affc:	4618      	mov	r0, r3
 800affe:	f000 f86f 	bl	800b0e0 <USBH_Get_USB_Status>
 800b002:	4603      	mov	r3, r0
 800b004:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b006:	7bbb      	ldrb	r3, [r7, #14]
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3714      	adds	r7, #20
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd90      	pop	{r4, r7, pc}

0800b010 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b082      	sub	sp, #8
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
 800b018:	460b      	mov	r3, r1
 800b01a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b022:	78fa      	ldrb	r2, [r7, #3]
 800b024:	4611      	mov	r1, r2
 800b026:	4618      	mov	r0, r3
 800b028:	f7f6 feca 	bl	8001dc0 <HAL_HCD_HC_GetURBState>
 800b02c:	4603      	mov	r3, r0
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3708      	adds	r7, #8
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}

0800b036 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b036:	b580      	push	{r7, lr}
 800b038:	b082      	sub	sp, #8
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	6078      	str	r0, [r7, #4]
 800b03e:	460b      	mov	r3, r1
 800b040:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d103      	bne.n	800b054 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b04c:	78fb      	ldrb	r3, [r7, #3]
 800b04e:	4618      	mov	r0, r3
 800b050:	f000 f872 	bl	800b138 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b054:	20c8      	movs	r0, #200	@ 0xc8
 800b056:	f7f5 ffb7 	bl	8000fc8 <HAL_Delay>
  return USBH_OK;
 800b05a:	2300      	movs	r3, #0
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3708      	adds	r7, #8
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}

0800b064 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	460b      	mov	r3, r1
 800b06e:	70fb      	strb	r3, [r7, #3]
 800b070:	4613      	mov	r3, r2
 800b072:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b07a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b07c:	78fa      	ldrb	r2, [r7, #3]
 800b07e:	68f9      	ldr	r1, [r7, #12]
 800b080:	4613      	mov	r3, r2
 800b082:	011b      	lsls	r3, r3, #4
 800b084:	1a9b      	subs	r3, r3, r2
 800b086:	009b      	lsls	r3, r3, #2
 800b088:	440b      	add	r3, r1
 800b08a:	3317      	adds	r3, #23
 800b08c:	781b      	ldrb	r3, [r3, #0]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d00a      	beq.n	800b0a8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b092:	78fa      	ldrb	r2, [r7, #3]
 800b094:	68f9      	ldr	r1, [r7, #12]
 800b096:	4613      	mov	r3, r2
 800b098:	011b      	lsls	r3, r3, #4
 800b09a:	1a9b      	subs	r3, r3, r2
 800b09c:	009b      	lsls	r3, r3, #2
 800b09e:	440b      	add	r3, r1
 800b0a0:	333c      	adds	r3, #60	@ 0x3c
 800b0a2:	78ba      	ldrb	r2, [r7, #2]
 800b0a4:	701a      	strb	r2, [r3, #0]
 800b0a6:	e009      	b.n	800b0bc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b0a8:	78fa      	ldrb	r2, [r7, #3]
 800b0aa:	68f9      	ldr	r1, [r7, #12]
 800b0ac:	4613      	mov	r3, r2
 800b0ae:	011b      	lsls	r3, r3, #4
 800b0b0:	1a9b      	subs	r3, r3, r2
 800b0b2:	009b      	lsls	r3, r3, #2
 800b0b4:	440b      	add	r3, r1
 800b0b6:	333d      	adds	r3, #61	@ 0x3d
 800b0b8:	78ba      	ldrb	r2, [r7, #2]
 800b0ba:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b0bc:	2300      	movs	r3, #0
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3714      	adds	r7, #20
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr

0800b0ca <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b082      	sub	sp, #8
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f7f5 ff78 	bl	8000fc8 <HAL_Delay>
}
 800b0d8:	bf00      	nop
 800b0da:	3708      	adds	r7, #8
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}

0800b0e0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b085      	sub	sp, #20
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b0ee:	79fb      	ldrb	r3, [r7, #7]
 800b0f0:	2b03      	cmp	r3, #3
 800b0f2:	d817      	bhi.n	800b124 <USBH_Get_USB_Status+0x44>
 800b0f4:	a201      	add	r2, pc, #4	@ (adr r2, 800b0fc <USBH_Get_USB_Status+0x1c>)
 800b0f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0fa:	bf00      	nop
 800b0fc:	0800b10d 	.word	0x0800b10d
 800b100:	0800b113 	.word	0x0800b113
 800b104:	0800b119 	.word	0x0800b119
 800b108:	0800b11f 	.word	0x0800b11f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b10c:	2300      	movs	r3, #0
 800b10e:	73fb      	strb	r3, [r7, #15]
    break;
 800b110:	e00b      	b.n	800b12a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b112:	2302      	movs	r3, #2
 800b114:	73fb      	strb	r3, [r7, #15]
    break;
 800b116:	e008      	b.n	800b12a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b118:	2301      	movs	r3, #1
 800b11a:	73fb      	strb	r3, [r7, #15]
    break;
 800b11c:	e005      	b.n	800b12a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b11e:	2302      	movs	r3, #2
 800b120:	73fb      	strb	r3, [r7, #15]
    break;
 800b122:	e002      	b.n	800b12a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b124:	2302      	movs	r3, #2
 800b126:	73fb      	strb	r3, [r7, #15]
    break;
 800b128:	bf00      	nop
  }
  return usb_status;
 800b12a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3714      	adds	r7, #20
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr

0800b138 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	4603      	mov	r3, r0
 800b140:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b142:	79fb      	ldrb	r3, [r7, #7]
 800b144:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b146:	79fb      	ldrb	r3, [r7, #7]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d102      	bne.n	800b152 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b14c:	2300      	movs	r3, #0
 800b14e:	73fb      	strb	r3, [r7, #15]
 800b150:	e001      	b.n	800b156 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b152:	2301      	movs	r3, #1
 800b154:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b156:	7bfb      	ldrb	r3, [r7, #15]
 800b158:	461a      	mov	r2, r3
 800b15a:	2101      	movs	r1, #1
 800b15c:	4803      	ldr	r0, [pc, #12]	@ (800b16c <MX_DriverVbusFS+0x34>)
 800b15e:	f7f6 f9bd 	bl	80014dc <HAL_GPIO_WritePin>
}
 800b162:	bf00      	nop
 800b164:	3710      	adds	r7, #16
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	40020800 	.word	0x40020800

0800b170 <malloc>:
 800b170:	4b02      	ldr	r3, [pc, #8]	@ (800b17c <malloc+0xc>)
 800b172:	4601      	mov	r1, r0
 800b174:	6818      	ldr	r0, [r3, #0]
 800b176:	f000 b82d 	b.w	800b1d4 <_malloc_r>
 800b17a:	bf00      	nop
 800b17c:	20000034 	.word	0x20000034

0800b180 <free>:
 800b180:	4b02      	ldr	r3, [pc, #8]	@ (800b18c <free+0xc>)
 800b182:	4601      	mov	r1, r0
 800b184:	6818      	ldr	r0, [r3, #0]
 800b186:	f000 b903 	b.w	800b390 <_free_r>
 800b18a:	bf00      	nop
 800b18c:	20000034 	.word	0x20000034

0800b190 <sbrk_aligned>:
 800b190:	b570      	push	{r4, r5, r6, lr}
 800b192:	4e0f      	ldr	r6, [pc, #60]	@ (800b1d0 <sbrk_aligned+0x40>)
 800b194:	460c      	mov	r4, r1
 800b196:	6831      	ldr	r1, [r6, #0]
 800b198:	4605      	mov	r5, r0
 800b19a:	b911      	cbnz	r1, 800b1a2 <sbrk_aligned+0x12>
 800b19c:	f000 f8ae 	bl	800b2fc <_sbrk_r>
 800b1a0:	6030      	str	r0, [r6, #0]
 800b1a2:	4621      	mov	r1, r4
 800b1a4:	4628      	mov	r0, r5
 800b1a6:	f000 f8a9 	bl	800b2fc <_sbrk_r>
 800b1aa:	1c43      	adds	r3, r0, #1
 800b1ac:	d103      	bne.n	800b1b6 <sbrk_aligned+0x26>
 800b1ae:	f04f 34ff 	mov.w	r4, #4294967295
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	bd70      	pop	{r4, r5, r6, pc}
 800b1b6:	1cc4      	adds	r4, r0, #3
 800b1b8:	f024 0403 	bic.w	r4, r4, #3
 800b1bc:	42a0      	cmp	r0, r4
 800b1be:	d0f8      	beq.n	800b1b2 <sbrk_aligned+0x22>
 800b1c0:	1a21      	subs	r1, r4, r0
 800b1c2:	4628      	mov	r0, r5
 800b1c4:	f000 f89a 	bl	800b2fc <_sbrk_r>
 800b1c8:	3001      	adds	r0, #1
 800b1ca:	d1f2      	bne.n	800b1b2 <sbrk_aligned+0x22>
 800b1cc:	e7ef      	b.n	800b1ae <sbrk_aligned+0x1e>
 800b1ce:	bf00      	nop
 800b1d0:	2001378c 	.word	0x2001378c

0800b1d4 <_malloc_r>:
 800b1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1d8:	1ccd      	adds	r5, r1, #3
 800b1da:	f025 0503 	bic.w	r5, r5, #3
 800b1de:	3508      	adds	r5, #8
 800b1e0:	2d0c      	cmp	r5, #12
 800b1e2:	bf38      	it	cc
 800b1e4:	250c      	movcc	r5, #12
 800b1e6:	2d00      	cmp	r5, #0
 800b1e8:	4606      	mov	r6, r0
 800b1ea:	db01      	blt.n	800b1f0 <_malloc_r+0x1c>
 800b1ec:	42a9      	cmp	r1, r5
 800b1ee:	d904      	bls.n	800b1fa <_malloc_r+0x26>
 800b1f0:	230c      	movs	r3, #12
 800b1f2:	6033      	str	r3, [r6, #0]
 800b1f4:	2000      	movs	r0, #0
 800b1f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b2d0 <_malloc_r+0xfc>
 800b1fe:	f000 f869 	bl	800b2d4 <__malloc_lock>
 800b202:	f8d8 3000 	ldr.w	r3, [r8]
 800b206:	461c      	mov	r4, r3
 800b208:	bb44      	cbnz	r4, 800b25c <_malloc_r+0x88>
 800b20a:	4629      	mov	r1, r5
 800b20c:	4630      	mov	r0, r6
 800b20e:	f7ff ffbf 	bl	800b190 <sbrk_aligned>
 800b212:	1c43      	adds	r3, r0, #1
 800b214:	4604      	mov	r4, r0
 800b216:	d158      	bne.n	800b2ca <_malloc_r+0xf6>
 800b218:	f8d8 4000 	ldr.w	r4, [r8]
 800b21c:	4627      	mov	r7, r4
 800b21e:	2f00      	cmp	r7, #0
 800b220:	d143      	bne.n	800b2aa <_malloc_r+0xd6>
 800b222:	2c00      	cmp	r4, #0
 800b224:	d04b      	beq.n	800b2be <_malloc_r+0xea>
 800b226:	6823      	ldr	r3, [r4, #0]
 800b228:	4639      	mov	r1, r7
 800b22a:	4630      	mov	r0, r6
 800b22c:	eb04 0903 	add.w	r9, r4, r3
 800b230:	f000 f864 	bl	800b2fc <_sbrk_r>
 800b234:	4581      	cmp	r9, r0
 800b236:	d142      	bne.n	800b2be <_malloc_r+0xea>
 800b238:	6821      	ldr	r1, [r4, #0]
 800b23a:	1a6d      	subs	r5, r5, r1
 800b23c:	4629      	mov	r1, r5
 800b23e:	4630      	mov	r0, r6
 800b240:	f7ff ffa6 	bl	800b190 <sbrk_aligned>
 800b244:	3001      	adds	r0, #1
 800b246:	d03a      	beq.n	800b2be <_malloc_r+0xea>
 800b248:	6823      	ldr	r3, [r4, #0]
 800b24a:	442b      	add	r3, r5
 800b24c:	6023      	str	r3, [r4, #0]
 800b24e:	f8d8 3000 	ldr.w	r3, [r8]
 800b252:	685a      	ldr	r2, [r3, #4]
 800b254:	bb62      	cbnz	r2, 800b2b0 <_malloc_r+0xdc>
 800b256:	f8c8 7000 	str.w	r7, [r8]
 800b25a:	e00f      	b.n	800b27c <_malloc_r+0xa8>
 800b25c:	6822      	ldr	r2, [r4, #0]
 800b25e:	1b52      	subs	r2, r2, r5
 800b260:	d420      	bmi.n	800b2a4 <_malloc_r+0xd0>
 800b262:	2a0b      	cmp	r2, #11
 800b264:	d917      	bls.n	800b296 <_malloc_r+0xc2>
 800b266:	1961      	adds	r1, r4, r5
 800b268:	42a3      	cmp	r3, r4
 800b26a:	6025      	str	r5, [r4, #0]
 800b26c:	bf18      	it	ne
 800b26e:	6059      	strne	r1, [r3, #4]
 800b270:	6863      	ldr	r3, [r4, #4]
 800b272:	bf08      	it	eq
 800b274:	f8c8 1000 	streq.w	r1, [r8]
 800b278:	5162      	str	r2, [r4, r5]
 800b27a:	604b      	str	r3, [r1, #4]
 800b27c:	4630      	mov	r0, r6
 800b27e:	f000 f82f 	bl	800b2e0 <__malloc_unlock>
 800b282:	f104 000b 	add.w	r0, r4, #11
 800b286:	1d23      	adds	r3, r4, #4
 800b288:	f020 0007 	bic.w	r0, r0, #7
 800b28c:	1ac2      	subs	r2, r0, r3
 800b28e:	bf1c      	itt	ne
 800b290:	1a1b      	subne	r3, r3, r0
 800b292:	50a3      	strne	r3, [r4, r2]
 800b294:	e7af      	b.n	800b1f6 <_malloc_r+0x22>
 800b296:	6862      	ldr	r2, [r4, #4]
 800b298:	42a3      	cmp	r3, r4
 800b29a:	bf0c      	ite	eq
 800b29c:	f8c8 2000 	streq.w	r2, [r8]
 800b2a0:	605a      	strne	r2, [r3, #4]
 800b2a2:	e7eb      	b.n	800b27c <_malloc_r+0xa8>
 800b2a4:	4623      	mov	r3, r4
 800b2a6:	6864      	ldr	r4, [r4, #4]
 800b2a8:	e7ae      	b.n	800b208 <_malloc_r+0x34>
 800b2aa:	463c      	mov	r4, r7
 800b2ac:	687f      	ldr	r7, [r7, #4]
 800b2ae:	e7b6      	b.n	800b21e <_malloc_r+0x4a>
 800b2b0:	461a      	mov	r2, r3
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	42a3      	cmp	r3, r4
 800b2b6:	d1fb      	bne.n	800b2b0 <_malloc_r+0xdc>
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	6053      	str	r3, [r2, #4]
 800b2bc:	e7de      	b.n	800b27c <_malloc_r+0xa8>
 800b2be:	230c      	movs	r3, #12
 800b2c0:	6033      	str	r3, [r6, #0]
 800b2c2:	4630      	mov	r0, r6
 800b2c4:	f000 f80c 	bl	800b2e0 <__malloc_unlock>
 800b2c8:	e794      	b.n	800b1f4 <_malloc_r+0x20>
 800b2ca:	6005      	str	r5, [r0, #0]
 800b2cc:	e7d6      	b.n	800b27c <_malloc_r+0xa8>
 800b2ce:	bf00      	nop
 800b2d0:	20013790 	.word	0x20013790

0800b2d4 <__malloc_lock>:
 800b2d4:	4801      	ldr	r0, [pc, #4]	@ (800b2dc <__malloc_lock+0x8>)
 800b2d6:	f000 b84b 	b.w	800b370 <__retarget_lock_acquire_recursive>
 800b2da:	bf00      	nop
 800b2dc:	200138d0 	.word	0x200138d0

0800b2e0 <__malloc_unlock>:
 800b2e0:	4801      	ldr	r0, [pc, #4]	@ (800b2e8 <__malloc_unlock+0x8>)
 800b2e2:	f000 b846 	b.w	800b372 <__retarget_lock_release_recursive>
 800b2e6:	bf00      	nop
 800b2e8:	200138d0 	.word	0x200138d0

0800b2ec <memset>:
 800b2ec:	4402      	add	r2, r0
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	4293      	cmp	r3, r2
 800b2f2:	d100      	bne.n	800b2f6 <memset+0xa>
 800b2f4:	4770      	bx	lr
 800b2f6:	f803 1b01 	strb.w	r1, [r3], #1
 800b2fa:	e7f9      	b.n	800b2f0 <memset+0x4>

0800b2fc <_sbrk_r>:
 800b2fc:	b538      	push	{r3, r4, r5, lr}
 800b2fe:	4d06      	ldr	r5, [pc, #24]	@ (800b318 <_sbrk_r+0x1c>)
 800b300:	2300      	movs	r3, #0
 800b302:	4604      	mov	r4, r0
 800b304:	4608      	mov	r0, r1
 800b306:	602b      	str	r3, [r5, #0]
 800b308:	f7f5 fdaa 	bl	8000e60 <_sbrk>
 800b30c:	1c43      	adds	r3, r0, #1
 800b30e:	d102      	bne.n	800b316 <_sbrk_r+0x1a>
 800b310:	682b      	ldr	r3, [r5, #0]
 800b312:	b103      	cbz	r3, 800b316 <_sbrk_r+0x1a>
 800b314:	6023      	str	r3, [r4, #0]
 800b316:	bd38      	pop	{r3, r4, r5, pc}
 800b318:	200138cc 	.word	0x200138cc

0800b31c <__errno>:
 800b31c:	4b01      	ldr	r3, [pc, #4]	@ (800b324 <__errno+0x8>)
 800b31e:	6818      	ldr	r0, [r3, #0]
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	20000034 	.word	0x20000034

0800b328 <__libc_init_array>:
 800b328:	b570      	push	{r4, r5, r6, lr}
 800b32a:	4d0d      	ldr	r5, [pc, #52]	@ (800b360 <__libc_init_array+0x38>)
 800b32c:	4c0d      	ldr	r4, [pc, #52]	@ (800b364 <__libc_init_array+0x3c>)
 800b32e:	1b64      	subs	r4, r4, r5
 800b330:	10a4      	asrs	r4, r4, #2
 800b332:	2600      	movs	r6, #0
 800b334:	42a6      	cmp	r6, r4
 800b336:	d109      	bne.n	800b34c <__libc_init_array+0x24>
 800b338:	4d0b      	ldr	r5, [pc, #44]	@ (800b368 <__libc_init_array+0x40>)
 800b33a:	4c0c      	ldr	r4, [pc, #48]	@ (800b36c <__libc_init_array+0x44>)
 800b33c:	f000 f872 	bl	800b424 <_init>
 800b340:	1b64      	subs	r4, r4, r5
 800b342:	10a4      	asrs	r4, r4, #2
 800b344:	2600      	movs	r6, #0
 800b346:	42a6      	cmp	r6, r4
 800b348:	d105      	bne.n	800b356 <__libc_init_array+0x2e>
 800b34a:	bd70      	pop	{r4, r5, r6, pc}
 800b34c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b350:	4798      	blx	r3
 800b352:	3601      	adds	r6, #1
 800b354:	e7ee      	b.n	800b334 <__libc_init_array+0xc>
 800b356:	f855 3b04 	ldr.w	r3, [r5], #4
 800b35a:	4798      	blx	r3
 800b35c:	3601      	adds	r6, #1
 800b35e:	e7f2      	b.n	800b346 <__libc_init_array+0x1e>
 800b360:	0800b488 	.word	0x0800b488
 800b364:	0800b488 	.word	0x0800b488
 800b368:	0800b488 	.word	0x0800b488
 800b36c:	0800b48c 	.word	0x0800b48c

0800b370 <__retarget_lock_acquire_recursive>:
 800b370:	4770      	bx	lr

0800b372 <__retarget_lock_release_recursive>:
 800b372:	4770      	bx	lr

0800b374 <memcpy>:
 800b374:	440a      	add	r2, r1
 800b376:	4291      	cmp	r1, r2
 800b378:	f100 33ff 	add.w	r3, r0, #4294967295
 800b37c:	d100      	bne.n	800b380 <memcpy+0xc>
 800b37e:	4770      	bx	lr
 800b380:	b510      	push	{r4, lr}
 800b382:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b386:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b38a:	4291      	cmp	r1, r2
 800b38c:	d1f9      	bne.n	800b382 <memcpy+0xe>
 800b38e:	bd10      	pop	{r4, pc}

0800b390 <_free_r>:
 800b390:	b538      	push	{r3, r4, r5, lr}
 800b392:	4605      	mov	r5, r0
 800b394:	2900      	cmp	r1, #0
 800b396:	d041      	beq.n	800b41c <_free_r+0x8c>
 800b398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b39c:	1f0c      	subs	r4, r1, #4
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	bfb8      	it	lt
 800b3a2:	18e4      	addlt	r4, r4, r3
 800b3a4:	f7ff ff96 	bl	800b2d4 <__malloc_lock>
 800b3a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b420 <_free_r+0x90>)
 800b3aa:	6813      	ldr	r3, [r2, #0]
 800b3ac:	b933      	cbnz	r3, 800b3bc <_free_r+0x2c>
 800b3ae:	6063      	str	r3, [r4, #4]
 800b3b0:	6014      	str	r4, [r2, #0]
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3b8:	f7ff bf92 	b.w	800b2e0 <__malloc_unlock>
 800b3bc:	42a3      	cmp	r3, r4
 800b3be:	d908      	bls.n	800b3d2 <_free_r+0x42>
 800b3c0:	6820      	ldr	r0, [r4, #0]
 800b3c2:	1821      	adds	r1, r4, r0
 800b3c4:	428b      	cmp	r3, r1
 800b3c6:	bf01      	itttt	eq
 800b3c8:	6819      	ldreq	r1, [r3, #0]
 800b3ca:	685b      	ldreq	r3, [r3, #4]
 800b3cc:	1809      	addeq	r1, r1, r0
 800b3ce:	6021      	streq	r1, [r4, #0]
 800b3d0:	e7ed      	b.n	800b3ae <_free_r+0x1e>
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	b10b      	cbz	r3, 800b3dc <_free_r+0x4c>
 800b3d8:	42a3      	cmp	r3, r4
 800b3da:	d9fa      	bls.n	800b3d2 <_free_r+0x42>
 800b3dc:	6811      	ldr	r1, [r2, #0]
 800b3de:	1850      	adds	r0, r2, r1
 800b3e0:	42a0      	cmp	r0, r4
 800b3e2:	d10b      	bne.n	800b3fc <_free_r+0x6c>
 800b3e4:	6820      	ldr	r0, [r4, #0]
 800b3e6:	4401      	add	r1, r0
 800b3e8:	1850      	adds	r0, r2, r1
 800b3ea:	4283      	cmp	r3, r0
 800b3ec:	6011      	str	r1, [r2, #0]
 800b3ee:	d1e0      	bne.n	800b3b2 <_free_r+0x22>
 800b3f0:	6818      	ldr	r0, [r3, #0]
 800b3f2:	685b      	ldr	r3, [r3, #4]
 800b3f4:	6053      	str	r3, [r2, #4]
 800b3f6:	4408      	add	r0, r1
 800b3f8:	6010      	str	r0, [r2, #0]
 800b3fa:	e7da      	b.n	800b3b2 <_free_r+0x22>
 800b3fc:	d902      	bls.n	800b404 <_free_r+0x74>
 800b3fe:	230c      	movs	r3, #12
 800b400:	602b      	str	r3, [r5, #0]
 800b402:	e7d6      	b.n	800b3b2 <_free_r+0x22>
 800b404:	6820      	ldr	r0, [r4, #0]
 800b406:	1821      	adds	r1, r4, r0
 800b408:	428b      	cmp	r3, r1
 800b40a:	bf04      	itt	eq
 800b40c:	6819      	ldreq	r1, [r3, #0]
 800b40e:	685b      	ldreq	r3, [r3, #4]
 800b410:	6063      	str	r3, [r4, #4]
 800b412:	bf04      	itt	eq
 800b414:	1809      	addeq	r1, r1, r0
 800b416:	6021      	streq	r1, [r4, #0]
 800b418:	6054      	str	r4, [r2, #4]
 800b41a:	e7ca      	b.n	800b3b2 <_free_r+0x22>
 800b41c:	bd38      	pop	{r3, r4, r5, pc}
 800b41e:	bf00      	nop
 800b420:	20013790 	.word	0x20013790

0800b424 <_init>:
 800b424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b426:	bf00      	nop
 800b428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b42a:	bc08      	pop	{r3}
 800b42c:	469e      	mov	lr, r3
 800b42e:	4770      	bx	lr

0800b430 <_fini>:
 800b430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b432:	bf00      	nop
 800b434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b436:	bc08      	pop	{r3}
 800b438:	469e      	mov	lr, r3
 800b43a:	4770      	bx	lr
