ANT 0001 AntennaChecker.cc:1773    Found {} pin violations.
ANT 0002 AntennaChecker.cc:1771    Found {} net violations.
ANT 0008 AntennaChecker.cc:1730    No detailed or global routing found. Run global_route or detailed_route first.
ANT 0009 AntennaChecker.cc:1993    Net {} requires more than {} diodes per gate to repair violations.
ANT 0010 AntennaChecker.tcl:57     -report_filename is deprecated.
ANT 0011 AntennaChecker.tcl:60     -report_violating_nets is deprecated.
ANT 0012 AntennaChecker.i:66       Net {} not found.
ANT 0013 AntennaChecker.cc:205     No THICKNESS is provided for layer {}.  Checks on this layer will not be correct.
ANT 0014 AntennaChecker.cc:1755    Skipped net {} because it is special.
CTS 0001 TritonCTS.cpp:143         Running TritonCTS with user-specified clock roots: {}.
CTS 0003 TritonCTS.cpp:348         Total number of Clock Roots: {}.
CTS 0004 TritonCTS.cpp:352         Total number of Buffers Inserted: {}.
CTS 0005 TritonCTS.cpp:356         Total number of Clock Subnets: {}.
CTS 0006 TritonCTS.cpp:360         Total number of Sinks: {}.
CTS 0007 TritonCTS.cpp:465         Net \"{}\" found for clock \"{}\".
CTS 0008 TritonCTS.cpp:488         TritonCTS found {} clock nets.
CTS 0010 TritonCTS.cpp:573          Clock net \"{}\" has {} sinks.
CTS 0012 TritonCTS.cpp:719             Minimum number of buffers in the clock path: {}.
CTS 0013 TritonCTS.cpp:721             Maximum number of buffers in the clock path: {}.
CTS 0014 TritonCTS.cpp:725             {} clock nets were removed/fixed.
CTS 0015 TritonCTS.cpp:729             Created {} clock nets.
CTS 0016 TritonCTS.cpp:738             Fanout distribution for the current clock = {}.
CTS 0017 TritonCTS.cpp:742             Max level of the clock tree: {}.
CTS 0018 TritonCTS.cpp:836             Created {} clock buffers.
CTS 0019 HTreeBuilder.cpp:155       Total number of sinks after clustering: {}.
CTS 0020 HTreeBuilder.cpp:167       Wire segment unit: {}  dbu ({} um).
CTS 0021 HTreeBuilder.cpp:176       Distance between buffers: {} units ({} um).
CTS 0022 HTreeBuilder.cpp:184       Branch length for Vertex Buffer: {} units ({} um).
CTS 0023 HTreeBuilder.cpp:204       Original sink region: {}.
CTS 0024 HTreeBuilder.cpp:221       Normalized sink region: {}.
CTS 0025 HTreeBuilder.cpp:222          Width:  {:.4f}.
CTS 0026 HTreeBuilder.cpp:223          Height: {:.4f}.
CTS 0027 HTreeBuilder.cpp:228      Generating H-Tree topology for net {}.
CTS 0028 HTreeBuilder.cpp:230       Total number of sinks: {}.
CTS 0029 HTreeBuilder.cpp:236       Sinks will be clustered in groups of up to {} and with maximum cluster diameter of {:.1f} um.
CTS 0030 HTreeBuilder.cpp:244       Number of static layers: {}.
CTS 0031 HTreeBuilder.cpp:266       Stop criterion found. Min length of sink region is ({}).
CTS 0032 HTreeBuilder.cpp:278       Stop criterion found. Max number of sinks is {}.
CTS 0034 HTreeBuilder.cpp:363          Segment length (rounded): {}.
CTS 0035 HTreeBuilder.cpp:880       Number of sinks covered: {}.
CTS 0038 TechChar.cpp:1162         Number of created patterns = {}.
CTS 0039 TechChar.cpp:1179         Number of created patterns = {}.
CTS 0040 TritonCTS.cpp:475         Net was not found in the design for {}, please check. Skipping...
CTS 0041 TritonCTS.cpp:559         Net \"{}\" has {} sinks. Skipping...
CTS 0042 TritonCTS.cpp:568         Net \"{}\" has no sinks. Skipping...
CTS 0043 TechChar.cpp:135          {} wires are pure wire and no slew degradation.\nTritonCTS forced slew degradation on these wires.
CTS 0045 TechChar.cpp:382          Creating fake entries in the LUT.
CTS 0046 TechChar.cpp:142              Number of wire segments: {}.
CTS 0047 TechChar.cpp:144              Number of keys in characterization LUT: {}.
CTS 0048 TechChar.cpp:149              Actual min input cap: {}.
CTS 0049 TechChar.cpp:504          Characterization buffer is: {}.
CTS 0055 TritonCTS.tcl:151         Missing argument -buf_list
CTS 0056 TritonCTS.tcl:163         Error when finding -clk_nets in DB.
CTS 0057 TritonCTS.tcl:184         Missing argument, user must enter at least one of -root_buf or -buf_list.
CTS 0058 SinkClustering.cpp:153    Invalid parameters in {}.
CTS 0065 TechChar.cpp:178          Normalized values in the LUT should be in the range [1, {}\n    Check the table above to see the normalization ranges and your     characterization configuration.
CTS 0073 TechChar.cpp:456          Buffer not found. Check your -buf_list input.
CTS 0074 TechChar.cpp:461          Buffer {} not found. Check your -buf_list input.
CTS 0075 TechChar.cpp:566          Error generating the wirelengths to test.\n    Check the -wire_unit parameter or the technology files.
CTS 0076 TechChar.cpp:610          No Liberty cell found for {}.
CTS 0078 TechChar.cpp:637          Error generating the wirelengths to test.\n    Check the parameters -max_cap/-max_slew/-cap_inter/-slew_inter\n          or the technology files.
CTS 0079 HTreeBuilder.cpp:108      Sink not found.
CTS 0080 HTreeBuilder.cpp:872      Sink not found.
CTS 0081 TritonCTS.cpp:128         Buffer {} is not in the loaded DB.
CTS 0082 TritonCTS.cpp:93          No valid clock nets in the design.
CTS 0083 TritonCTS.cpp:485         No clock nets have been found.
CTS 0084 TechChar.cpp:80           Compiling LUT.
CTS 0085 TritonCTS.cpp:700         Could not find the root of {}
CTS 0087 TritonCTS.cpp:334         Could not open output metric file {}.
CTS 0090 HTreeBuilder.cpp:233       Sinks will be clustered based on buffer max cap.
CTS 0093 LevelBalancer.cpp:52      Fixing tree levels for max depth {}
CTS 0095 TritonCTS.cpp:463         Net \"{}\" found.
CTS 0096 TechChar.cpp:587          No Liberty cell found for {}.
CTS 0097 TritonCTS.cpp:134         Characterization used {} buffer(s) types.
CTS 0098 TritonCTS.cpp:309         Clock net \"{}\"
CTS 0099 TritonCTS.cpp:310          Sinks {}
CTS 0100 TritonCTS.cpp:311          Leaf buffers {}
CTS 0101 TritonCTS.cpp:313          Average sink wire length {:.2f} um
CTS 0102 TritonCTS.cpp:314          Path depth {} - {}
CTS 0103 TritonCTS.tcl:199         No design block found.
CTS 0104 TechChar.cpp:436          Clock wire resistance/capacitance values are zero.\nUse set_wire_rc to set them.
CTS 0105 TritonCTS.cpp:540         Net \"{}\" already has clock buffer {}. Skipping...
CTS 0106 TechChar.cpp:468          No Liberty found for buffer {}.
CTS 0107 TechChar.cpp:597          No max slew found for cell {}.
CTS 0108 TechChar.cpp:604          No max capacitance found for cell {}.
CTS 0111 TechChar.cpp:488          No max capacitance found for cell {}.
CTS 0113 TechChar.cpp:498          Characterization buffer is not defined.\n    Check that -buf_list has supported buffers from platform.
CTS 0114 TritonCTS.cpp:447         Clock {} overlaps a previous clock.
CTS 0115 TritonCTS.tcl:99          -post_cts_disable is obsolete.
CTS 0534 TechChar.cpp:522          Could not find buffer input port for {}.
CTS 0541 TechChar.cpp:527          Could not find buffer output port for {}.
DFT 0002 ScanReplace.cpp:384       Can't scan replace cell '{:s}', that has lib cell '{:s}'. No scan equivalent lib cell found
DFT 0003 ScanReplace.cpp:374       Cell '{:s}' is already an scan cell, we will not replace it
DFT 0004 ClockDomain.cpp:52        Clock mix config requested is not supported
DFT 0004 ScanCellFactory.cpp:137   Cell '{:s}' doesn't have a valid clock connected. Can't create a scan cell
DFT 0005 ScanCellFactory.cpp:146   Cell '{:s}' is not a scan cell. Can't use it for scan architect
DFT 0005 dft.i:80                  Requested clock mixing config not valid
DPL 0001 FillerPlacement.cpp:73    Placed {} filler instances.
DPL 0002 FillerPlacement.cpp:110   could not fill gap of size {} at {},{} dbu between {} and {}
DPL 0012 dbToOpendp.cpp:131        no rows found.
DPL 0013 Grid.cpp:601              Cannot paint grid because it is already occupied.
DPL 0015 Place.cpp:323             instance {} does not fit inside the ROW core area.
DPL 0016 Place.cpp:462             cannot place instance {}.
DPL 0017 Place.cpp:524             cannot place instance {}.
DPL 0020 OptMirror.cpp:98          Mirrored {} instances
DPL 0021 OptMirror.cpp:100         HPWL before          {:8.1f} u
DPL 0022 OptMirror.cpp:102         HPWL after           {:8.1f} u
DPL 0023 OptMirror.cpp:107         HPWL delta           {:8.1f} %
DPL 0026 Place.cpp:1313            legalPt called on fixed cell.
DPL 0027 Opendp.tcl:73             no rows defined in design. Use initialize_floorplan to add rows.
DPL 0028 Opendp.tcl:202            $name did not match any masters.
DPL 0029 Opendp.tcl:219            cannot find instance $inst_name
DPL 0030 Opendp.tcl:234            cannot find instance $inst_name
DPL 0031 Opendp.tcl:53             -max_displacement disp|{disp_x disp_y}
DPL 0032 Opendp.tcl:177            Debug instance $instance_name not found.
DPL 0033 CheckPlacement.cpp:98     detailed placement checks failed.
DPL 0034 Opendp.cpp:169            Detailed placement failed on the following {} instances:
DPL 0035 Opendp.cpp:174             {}
DPL 0036 Opendp.cpp:176            Detailed placement failed.
DPL 0037 Opendp.cpp:141            Use remove_fillers before detailed placement.
DPL 0038 Opendp.cpp:157            No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
DPL 0039 Opendp.tcl:206            \"$arg\" did not match any masters.
This could be due to a change from using regex to glob to search for cell masters. https://github.com/The-OpenROAD-Project/OpenROAD/pull/3210
DPL 0041 Grid.cpp:622              Cannot paint grid because another layer is already occupied.
DPL 0042 Grid.cpp:490              No cells found in group {}. 
DPL 0043 Opendp.cpp:569            No grid layers mapped.
DPL 0044 Opendp.cpp:574            Cell {} with height {} is taller than any row.
DPO 0001 detailed.cxx:149          Unknown algorithm {:s}.
DPO 0031 Optdp.tcl:57              -max_displacement disp|{disp_x disp_y}
DPO 0100 Optdp.cpp:425             Creating network with {:d} cells, {:d} terminals, {:d} edges and {:d} pins.
DPO 0101 Optdp.cpp:554             Unexpected total node count.  Expected {:d}, but got {:d}
DPO 0102 Optdp.cpp:588             Improper node indexing while connecting pins.
DPO 0103 Optdp.cpp:616             Could not find node for instance while connecting pins.
DPO 0104 Optdp.cpp:629             Improper terminal indexing while connecting pins.
DPO 0105 Optdp.cpp:645             Could not find node for terminal while connecting pins.
DPO 0106 Optdp.cpp:655             Unexpected total edge count.  Expected {:d}, but got {:d}
DPO 0107 Optdp.cpp:662             Unexpected total pin count.  Expected {:d}, but got {:d}
DPO 0109 Optdp.cpp:669             Network stats: inst {}, edges {}, pins {}
DPO 0110 Optdp.cpp:898             Number of regions is {:d}
DPO 0200 legalize_shift.cxx:198    Unexpected displacement during legalization.
DPO 0201 legalize_shift.cxx:214    Placement check failure during legalization.
DPO 0202 detailed_mis.cxx:185      No movable cells found
DPO 0203 detailed_random.cxx:398   No movable cells found
DPO 0300 detailed_mis.cxx:164      Set matching objective is {:s}.
DPO 0301 detailed_mis.cxx:194      Pass {:3d} of matching; objective is {:.6e}.
DPO 0302 detailed_mis.cxx:226      End of matching; objective is {:.6e}, improvement is {:.2f} percent.
DPO 0303 detailed.cxx:151          Running algorithm for {:s}.
DPO 0304 detailed_reorder.cxx:113  Pass {:3d} of reordering; objective is {:.6e}.
DPO 0305 detailed_reorder.cxx:127  End of reordering; objective is {:.6e}, improvement is {:.2f} percent.
DPO 0306 detailed_global.cxx:133   Pass {:3d} of global swaps; hpwl is {:.6e}.
DPO 0307 detailed_global.cxx:141   End of global swaps; objective is {:.6e}, improvement is {:.2f} percent.
DPO 0308 detailed_vertical.cxx:135 Pass {:3d} of vertical swaps; hpwl is {:.6e}.
DPO 0309 detailed_vertical.cxx:147 End of vertical swaps; objective is {:.6e}, improvement is {:.2f} percent.
DPO 0310 detailed_manager.cxx:944  Assigned {:d} cells into segments.  Movement in X-direction is {:f}, movement in Y-direction is {:f}.
DPO 0311 detailed_manager.cxx:1322 Found {:d} overlaps between adjacent cells.
DPO 0312 detailed_manager.cxx:1377 Found {:d} edge spacing violations and {:d} padding violations.
DPO 0313 detailed_manager.cxx:1421 Found {:d} cells in wrong regions.
DPO 0314 detailed_manager.cxx:1479 Found {:d} site alignment problems.
DPO 0315 detailed_manager.cxx:1511 Found {:d} row alignment problems.
DPO 0317 detailed_abu.cxx:422      ABU: Target {:.2f}, ABU_2,5,10,20: {:.2f}, {:.2f}, {:.2f}, {:.2f}, Penalty {:.2f}
DPO 0318 detailed_manager.cxx:1158 Collected {:d} single height cells.
DPO 0319 detailed_manager.cxx:1202 Collected {:d} multi-height cells spanning {:d} rows.
DPO 0320 detailed_manager.cxx:1232 Collected {:d} fixed cells (excluded terminal_NI).
DPO 0321 detailed_manager.cxx:1264 Collected {:d} wide cells.
DPO 0322 detailed_manager.cxx:298  Image ({:d}, {:d}) - ({:d}, {:d})
DPO 0324 detailed_random.cxx:192   Random improver is using {:s} generator.
DPO 0325 detailed_random.cxx:242   Random improver is using {:s} objective.
DPO 0326 detailed_random.cxx:264   Random improver cost string is {:s}.
DPO 0327 detailed_random.cxx:302   Pass {:3d} of random improver; improvement in cost is {:.2f} percent.
DPO 0328 detailed_random.cxx:321   End of random improver; improvement is {:.6f} percent.
DPO 0329 detailed_random.cxx:390   Random improver requires at least one generator.
DPO 0330 detailed_random.cxx:428   Test objective function failed, possibly due to a badly formed cost function.
DPO 0332 detailed_random.cxx:501   End of pass, Generator {:s} called {:d} times.
DPO 0333 detailed_random.cxx:515   End of pass, Objective {:s}, Initial cost {:.6e}, Scratch cost {:.6e}, Incremental cost {:.6e}, Mismatch? {:c}
DPO 0334 detailed_global.cxx:542   Generator {:s}, Cumulative attempts {:d}, swaps {:d}, moves {:5d} since last reset.
DPO 0335 detailed_random.cxx:671   Generator {:s}, Cumulative attempts {:d}, swaps {:d}, moves {:5d} since last reset.
DPO 0336 detailed_vertical.cxx:535 Generator {:s}, Cumulative attempts {:d}, swaps {:d}, moves {:5d} since last reset.
DPO 0337 detailed_random.cxx:843   Generator {:s}, Cumulative attempts {:d}, swaps {:d}, moves {:5d} since last reset.
DPO 0338 detailed_random.cxx:534   End of pass, Total cost is {:.6e}.
DPO 0380 detailed_orient.cxx:104   Cell flipping.
DPO 0381 detailed_orient.cxx:112   Encountered {:d} issues when orienting cells for rows.
DPO 0382 detailed_orient.cxx:118   Changed {:d} cell orientations for row compatibility.
DPO 0383 detailed_orient.cxx:127   Performed {:d} cell flips.
DPO 0384 detailed_orient.cxx:132   End of flipping; objective is {:.6e}, improvement is {:.2f} percent.
DPO 0385 detailed_random.cxx:589   Only working with single height cells currently.
DPO 0400 detailed_manager.cxx:166  Detailed improvement internal error: {:s}.
DPO 0401 detailed_manager.cxx:134  Setting random seed to {:d}.
DPO 0402 detailed_manager.cxx:152  Setting maximum displacement {:d} {:d} to {:d} {:d} units.
DRT 0000 FlexDR_init.cpp:334       initNetTerms unsupported obj.
DRT 0002 TritonRoute.cpp:200       Detailed routing has not been run yet.
DRT 0003 io.cpp:3307               Load design first.
DRT 0004 io.cpp:3313               Load design first.
DRT 0005 frRegionQuery.cpp:118     Unsupported region query add.
DRT 0006 frRegionQuery.cpp:129     Unsupported region query add.
DRT 0007 frRegionQuery.cpp:147     Unsupported region query add.
DRT 0008 frRegionQuery.cpp:315     Unsupported region query add.
DRT 0009 frRegionQuery.cpp:341     Unsupported region query add.
DRT 0010 frRegionQuery.cpp:351     Unsupported region query add.
DRT 0011 frRegionQuery.cpp:375     Unsupported region query add.
DRT 0012 frRegionQuery.cpp:386     Unsupported region query add.
DRT 0013 frRegionQuery.cpp:397     Unsupported region query add.
DRT 0014 frRegionQuery.cpp:445     Unsupported region query add.
DRT 0015 frRegionQuery.cpp:462     Unsupported region query add.
DRT 0016 frRegionQuery.cpp:507     Unsupported region query add of blockage in instance {}.
DRT 0017 frRegionQuery.cpp:526     Unsupported region query add.
DRT 0018 frRegionQuery.cpp:729       Complete {} insts.
DRT 0019 frRegionQuery.cpp:733       Complete {} insts.
DRT 0020 frRegionQuery.cpp:745       Complete {} terms.
DRT 0021 frRegionQuery.cpp:749       Complete {} terms.
DRT 0022 frRegionQuery.cpp:766       Complete {} snets.
DRT 0023 frRegionQuery.cpp:777       Complete {} blockages.
DRT 0024 frRegionQuery.cpp:787       Complete {}.
DRT 0026 frRegionQuery.cpp:817       Complete {} origin guides.
DRT 0027 frRegionQuery.cpp:821       Complete {} origin guides.
DRT 0028 frRegionQuery.cpp:832       Complete {}.
DRT 0029 frRegionQuery.cpp:861       Complete {} nets (guide).
DRT 0030 frRegionQuery.cpp:865       Complete {} nets (guide).
DRT 0031 frRegionQuery.cpp:158     Unsupported region query add.
DRT 0032 frRegionQuery.cpp:993     {} grObj region query size = {}.
DRT 0033 frRegionQuery.cpp:1007    {} shape region query size = {}.
DRT 0034 frRegionQuery.cpp:1035    {} drObj region query size = {}.
DRT 0035 frRegionQuery.cpp:875       Complete {} (guide).
DRT 0036 frRegionQuery.cpp:1021    {} guide region query size = {}.
DRT 0037 FlexGC_init.cpp:81        init_design_helper shape does not have net.
DRT 0038 FlexGC_init.cpp:92        init_design_helper shape does not have dr net.
DRT 0039 FlexGC_init.cpp:98        init_design_helper unsupported type.
DRT 0041 FlexGC_main.cpp:150       Unsupported metSpc rule.
DRT 0042 FlexGC_main.cpp:225       Unknown corner direction.
DRT 0043 FlexGC_main.cpp:300       Unsupported metSpc rule.
DRT 0044 FlexGC_main.cpp:2326      Unsupported LEF58_SPACING rule for cut layer, skipped.
DRT 0045 FlexGC_main.cpp:2503       Unsupported branch EXACTALIGNED in checkLef58CutSpacing_spc_adjCut.
DRT 0046 FlexGC_main.cpp:2510       Unsupported branch EXCEPTSAMEPGNET in checkLef58CutSpacing_spc_adjCut.
DRT 0047 FlexGC_main.cpp:2517       Unsupported branch EXCEPTALLWITHIN in checkLef58CutSpacing_spc_adjCut.
DRT 0048 FlexGC_main.cpp:2524       Unsupported branch TO ALL in checkLef58CutSpacing_spc_adjCut.
DRT 0050 FlexGC_main.cpp:2531       Unsupported branch ENCLOSURE in checkLef58CutSpacing_spc_adjCut.
DRT 0051 FlexGC_main.cpp:2538       Unsupported branch SIDEPARALLELOVERLAP in checkLef58CutSpacing_spc_adjCut.
DRT 0052 FlexGC_main.cpp:2545       Unsupported branch SAMEMASK in checkLef58CutSpacing_spc_adjCut.
DRT 0053 FlexGC_init.cpp:986       updateGCWorker cannot find frNet in DRWorker.
DRT 0054 FlexGC_main.cpp:2636      Unsupported branch STACK in checkLef58CutSpacing_spc_layer.
DRT 0055 FlexGC_main.cpp:2640      Unsupported branch ORTHOGONALSPACING in checkLef58CutSpacing_spc_layer.
DRT 0056 FlexGC_main.cpp:2648      Unsupported branch SHORTEDGEONLY in checkLef58CutSpacing_spc_layer.
DRT 0057 FlexGC_main.cpp:2655      Unsupported branch WIDTH in checkLef58CutSpacing_spc_layer.
DRT 0058 FlexGC_main.cpp:2660      Unsupported branch PARALLEL in checkLef58CutSpacing_spc_layer.
DRT 0059 FlexGC_main.cpp:2665      Unsupported branch EDGELENGTH in checkLef58CutSpacing_spc_layer.
DRT 0060 FlexGC_main.cpp:2671      Unsupported branch EXTENSION in checkLef58CutSpacing_spc_layer.
DRT 0061 FlexGC_main.cpp:2678      Unsupported branch ABOVEWIDTH in checkLef58CutSpacing_spc_layer.
DRT 0062 FlexGC_main.cpp:2683      Unsupported branch MASKOVERLAP in checkLef58CutSpacing_spc_layer.
DRT 0063 FlexGC_main.cpp:2688      Unsupported branch WRONGDIRECTION in checkLef58CutSpacing_spc_layer.
DRT 0065 FlexPA_init.cpp:92        instAnalysis unsupported pinFig.
DRT 0066 FlexPA_init.cpp:99        instAnalysis skips {} due to no pin shapes.
DRT 0067 FlexPA_prep.cpp:118       FlexPA mergePinShapes unsupported shape.
DRT 0068 FlexPA_prep.cpp:457       prepPoint_pin_genPoints_rect cannot find secondLayerNum.
DRT 0069 FlexPA_init.cpp:269       initPinAccess error.
DRT 0070 FlexPA_prep.cpp:801       Unexpected direction in getPlanarEP.
DRT 0071 FlexPA_prep.cpp:1303      prepPoint_pin_helper unique2paidx not found.
DRT 0072 FlexPA_prep.cpp:1316      prepPoint_pin_helper unique2paidx not found.
DRT 0073 FlexPA_prep.cpp:1467      No access point for {}/{}.
DRT 0074 FlexPA_prep.cpp:1516      No access point for PIN/{}.
DRT 0075 FlexPA_prep.cpp:1405      prepPoint_pin unique2paidx not found.
DRT 0076 FlexPA_prep.cpp:1479        Complete {} pins.
DRT 0077 FlexPA_prep.cpp:1483        Complete {} pins.
DRT 0078 FlexPA_prep.cpp:1527        Complete {} pins.
DRT 0079 FlexPA_prep.cpp:1689        Complete {} unique inst patterns.
DRT 0080 FlexPA_prep.cpp:1694        Complete {} unique inst patterns.
DRT 0081 FlexPA_prep.cpp:1706        Complete {} unique inst patterns.
DRT 0082 FlexPA_prep.cpp:1620        Complete {} groups.
DRT 0083 FlexPA_prep.cpp:1624        Complete {} groups.
DRT 0084 FlexPA_prep.cpp:1636        Complete {} groups.
DRT 0085 FlexPA_prep.cpp:1940      Valid access pattern combination not found for {}
DRT 0086 FlexPA_prep.cpp:2202      Pin does not have an access point.
DRT 0087 FlexPA_prep.cpp:1675      No valid pattern for unique instance {}, master is {}.
DRT 0089 FlexPA_prep.cpp:2385      genPattern_gc objs empty.
DRT 0090 FlexPA_prep.cpp:2634      Valid access pattern not found.
DRT 0091 FlexPA_prep.cpp:2707      Pin does not have valid ap.
DRT 0092 FlexRP_prep.cpp:1468      Duplicate diff layer samenet cut spacing, skipping cut spacing from {} to {}.
DRT 0093 FlexRP_prep.cpp:1492      Duplicate diff layer diffnet cut spacing, skipping cut spacing from {} to {}.
DRT 0094 io.cpp:90                 Cannot find layer: {}.
DRT 0095 io.cpp:132                Library cell {} not found.
DRT 0096 io.cpp:136                Same cell name: {}.
DRT 0097 io.cpp:255                Cannot find cut layer {}.
DRT 0098 io.cpp:265                Cannot find bottom layer {}.
DRT 0099 io.cpp:276                Cannot find top layer {}.
DRT 0100 io.cpp:360                Unsupported via: {}.
DRT 0101 io.cpp:362                Non-consecutive layers for via: {}.
DRT 0102 io.cpp:501                Odd dimension in both directions.
DRT 0103 io.cpp:530                Unknown direction.
DRT 0104 io.cpp:575                Terminal {} not found.
DRT 0105 io.cpp:600                Component {} not found.
DRT 0106 io.cpp:606                Component pin {}/{} not found.
DRT 0107 io.cpp:685                Unsupported layer {}.
DRT 0108 io.cpp:810                Unsupported via in db.
DRT 0109 io.cpp:873                Unsupported via in db.
DRT 0110 FlexPA_prep.cpp:1577        Complete {} groups.
DRT 0111 FlexPA_prep.cpp:1581        Complete {} groups.
DRT 0112 io.cpp:998                Unsupported layer {}.
DRT 0113 io.cpp:3007               Tech layers for via {} not found in db tech.
DRT 0114 io.cpp:3133               Unknown connFig type while writing net {}.
DRT 0115 FlexPA_graphics.cpp:66    Setting MAX_THREADS=1 for use with the PA GUI.
DRT 0116 io.cpp:1155               Load design first.
DRT 0117 io.cpp:1158               Load design first.
DRT 0118 TritonRoute.tcl:266       -worker is a list of 2 coordinates.
DRT 0119 FlexPA_graphics.cpp:270   Marker ({}, {}) ({}, {}) on {}:
DRT 0122 io.cpp:2241               Layer {} is skipped for {}/{}.
DRT 0123 io.cpp:2276               Layer {} is skipped for {}/OBS.
DRT 0124 io.cpp:2469               Via {} with unused layer {} will be ignored.
DRT 0125 io.cpp:2484               Unsupported via {}.
DRT 0126 io.cpp:2491               Non-consecutive layers for via {}.
DRT 0127 io.cpp:2501               Unknown layer {} for via {}.
DRT 0128 io.cpp:2352               Unsupported viarule {}.
DRT 0129 io.cpp:2358               Unknown layer {} for viarule {}.
DRT 0130 io.cpp:2371               Non-consecutive layers for viarule {}.
DRT 0131 io.cpp:2392               cutLayer cannot have overhangs in viarule {}, skipping enclosure.
DRT 0132 io.cpp:2413               botLayer cannot have rect in viarule {}, skipping rect.
DRT 0133 io.cpp:2423               topLayer cannot have rect in viarule {}, skipping rect.
DRT 0134 io.cpp:2438               botLayer cannot have spacing in viarule {}, skipping spacing.
DRT 0135 io.cpp:2448               botLayer cannot have spacing in viarule {}, skipping spacing.
DRT 0136 io.cpp:2551               Load design first.
DRT 0138 io.cpp:1895               New SPACING SAMENET overrides oldSPACING SAMENET rule.
DRT 0139 io.cpp:1837               minEnclosedArea constraint with width is not supported, skipped.
DRT 0140 io.cpp:1867               SpacingRange unsupported.
DRT 0141 io.cpp:1869               SpacingLengthThreshold unsupported.
DRT 0142 io.cpp:1871               SpacingNotchLength unsupported.
DRT 0143 io.cpp:1873               SpacingEndOfNotchWidth unsupported.
DRT 0144 io.cpp:1911               New SPACING SAMENET overrides oldSPACING SAMENET rule.
DRT 0145 io.cpp:1965               New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
DRT 0146 io.cpp:1994               New SPACINGTABLE TWOWIDTHS overrides old SPACING rule.
DRT 0147 io.cpp:2116               cutWithin is smaller than cutSpacing for ADJACENTCUTS on layer {}, please check your rule definition.
DRT 0148 TritonRoute.cpp:1129      Deprecated lef param in params file.
DRT 0149 io.cpp:2546               Reading tech and libs.
DRT 0150 io.cpp:1150               Reading design.
DRT 0153 io.cpp:2607               Cannot find net {}.
DRT 0154 io.cpp:2611               Cannot find layer {}.
DRT 0155 io.cpp:2628               Guide in net {} uses layer {} ({}) that is outside the allowed routing range [{} ({}), ({})].
DRT 0156 io.cpp:2649               guideIn read {} guides.
DRT 0157 io.cpp:2653               guideIn read {} guides.
DRT 0160 io_parser_helper.cpp:118  Warning: {} does not have viaDef aligned with layer direction, generating new viaDef {}.
DRT 0161 io.cpp:1581               Unsupported LEF58_SPACING rule for layer {} of type MAXXY.
DRT 0162 io_pin.cpp:37             Library cell analysis.
DRT 0163 io_pin.cpp:83             Instance analysis.
DRT 0164 io_pin.cpp:137            Number of unique instances = {}.
DRT 0165 FlexPA.cpp:163            Start pin access.
DRT 0166 FlexPA.cpp:201            Complete pin access.
DRT 0167 frTechObject.h:257        List of default vias:
DRT 0168 io_parser_helper.cpp:562  Init region query.
DRT 0169 io_parser_helper.cpp:574  Post process guides.
DRT 0170 io_parser_helper.cpp:759  No GCELLGRIDX.
DRT 0171 io_parser_helper.cpp:764  No GCELLGRIDY.
DRT 0172 io_parser_helper.cpp:818  No GCELLGRIDX.
DRT 0173 io_parser_helper.cpp:823  No GCELLGRIDY.
DRT 0174 io_parser_helper.cpp:863  GCell cnt x < 1.
DRT 0175 io_parser_helper.cpp:879  GCell cnt y < 1.
DRT 0176 io_parser_helper.cpp:885  GCELLGRID X {} DO {} STEP {} ;
DRT 0177 io_parser_helper.cpp:891  GCELLGRID Y {} DO {} STEP {} ;
DRT 0178 io_parser_helper.cpp:612  Init guide query.
DRT 0179 io_parser_helper.cpp:615  Init gr pin query.
DRT 0180 io.cpp:2983               Post processing.
DRT 0181 FlexTA.cpp:335            Start track assignment.
DRT 0182 FlexTA.cpp:348            Complete track assignment.
DRT 0183 FlexTA.cpp:224            Done with {} horizontal wires in {} frboxes and {} vertical wires in {} frboxes.
DRT 0184 FlexTA.cpp:242            Done with {} vertical wires in {} frboxes and {} horizontal wires in {} frboxes.
DRT 0185 io_parser_helper.cpp:631  Post process initialize RPin region query.
DRT 0186 FlexTA.cpp:308            Done with {} vertical wires in {} frboxes and {} horizontal wires in {} frboxes.
DRT 0187 FlexDR.cpp:393            Start routing data preparation.
DRT 0194 FlexDR.cpp:407            Start detail routing.
DRT 0195 FlexDR.cpp:486            Start {}{} optimization iteration.
DRT 0198 FlexDR.cpp:760            Complete detail routing.
DRT 0199 FlexDR.cpp:702              Number of violations = {}.
DRT 0201 FlexGR.cpp:626            Must load design before global routing.
DRT 0202 FlexGR.cpp:654            Skipping layer {} not found in db for congestion map.
DRT 0203 FlexGR.cpp:633            dbGcellGrid already exists in db. Clearing existing dbGCellGrid.
DRT 0205 TritonRoute.cpp:1141      Deprecated output param in params file.
DRT 0206 FlexDR_conn.cpp:1299      checkConnectivity error.
DRT 0207 FlexDR_graphics.cpp:729   Setting MAX_THREADS=1 for use with the DR GUI.
DRT 0210 io.cpp:1752               Layer {} minWidth is larger than width. Using width as minWidth.
DRT 0214 io_guide.cpp:878          genGuides empty pin2GCellMap.
DRT 0215 io_guide.cpp:887          Pin {}/{} not covered by guide.
DRT 0216 io_guide.cpp:896          Pin PIN/{} not covered by guide.
DRT 0217 io_guide.cpp:901          genGuides unknown type.
DRT 0218 io_guide.cpp:938          Guide is not connected to design.
DRT 0219 io_guide.cpp:941          Guide is not connected to design.
DRT 0220 io_guide.cpp:986          genGuides_final net {} error 1.
DRT 0221 io_guide.cpp:1005         genGuides_final net {} error 2.
DRT 0222 io_guide.cpp:1013         genGuides_final net {} pin not in any guide.
DRT 0223 io_guide.cpp:1062         Pin dangling id {} ({},{}) {}.
DRT 0224 io_guide.cpp:1267         {} {} pin not visited, number of guides = {}.
DRT 0225 io_guide.cpp:1277         {} {} pin not visited, fall back to feedthrough mode.
DRT 0226 FlexGC_eol.cpp:469        Unsupported endofline spacing rule.
DRT 0227 TritonRoute.cpp:1131      Deprecated def param in params file.
DRT 0228 io_guide.cpp:367          genGuides_merge cannot find touching layer.
DRT 0229 io_guide.cpp:495          genGuides_split lineIdx is empty on {}.
DRT 0230 io_guide.cpp:582          genGuides_gCell2TermMap avoid condition2, may result in guide open: {}.
DRT 0231 io_guide.cpp:598          genGuides_gCell2TermMap avoid condition3, may result in guide open: {}.
DRT 0232 io_guide.cpp:610          genGuides_gCell2TermMap unsupported pinfig.
DRT 0234 io_parser_helper.cpp:85   {} does not have single-cut via.
DRT 0235 io_parser_helper.cpp:189  Second layer {} does not exist.
DRT 0236 io_parser_helper.cpp:196  Updating diff-net cut spacing rule between {} and {}.
DRT 0237 io_parser_helper.cpp:214  Second layer {} does not exist.
DRT 0238 io_parser_helper.cpp:221  Updating same-net cut spacing rule between {} and {}.
DRT 0239 io_parser_helper.cpp:278  Non-rectangular shape in via definition.
DRT 0240 io_parser_helper.cpp:285  CUT layer {} does not have square single-cut via, cut layer width may be set incorrectly.
DRT 0241 io_parser_helper.cpp:292  CUT layer {} does not have single-cut via, cut layer width may be set incorrectly.
DRT 0242 io_parser_helper.cpp:300  CUT layer {} does not have default via.
DRT 0243 io_parser_helper.cpp:312  Non-rectangular shape in via definition.
DRT 0244 io_parser_helper.cpp:317  CUT layer {} has smaller width defined in LEF compared to default via.
DRT 0245 io_parser_helper.cpp:620  skipped writing guide updates to database.
DRT 0246 io_parser_helper.cpp:664  {}/{} from {} has nullptr as prefAP.
DRT 0247 io.cpp:2681               io::Writer::fillConnFigs_net does not support this type.
DRT 0248 io_pin.cpp:72             instAnalysis unsupported pinFig.
DRT 0249 FlexDR_graphics.cpp:669   Net {} (id = {}).
DRT 0250 FlexDR_graphics.cpp:672     Pin {}.
DRT 0251 TritonRoute.tcl:83        -param cannot be used with other arguments
DRT 0252 TritonRoute.cpp:1115      params file is deprecated. Use tcl arguments.
DRT 0253 FlexGC_init.cpp:171       Design and tech mismatch.
DRT 0255 FlexDR_maze.cpp:1723      Maze Route cannot find path of net {} in worker of routeBox {}.
DRT 0256 io.cpp:396                Skipping NDR {} because another rule with the same name already exists.
DRT 0258 io.cpp:1574               Unsupported LEF58_SPACING rule for layer {} of type AREA.
DRT 0259 io.cpp:1588               Unsupported LEF58_SPACING rule for layer {} of type SAMEMASK.
DRT 0260 io.cpp:1595               Unsupported LEF58_SPACING rule for layer {} of type PARALLELOVERLAP.
DRT 0261 io.cpp:1602               Unsupported LEF58_SPACING rule for layer {} of type PARALLELWITHIN.
DRT 0262 io.cpp:1609               Unsupported LEF58_SPACING rule for layer {} of type SAMEMETALSHAREDEDGE.
DRT 0263 io.cpp:1616               Unsupported LEF58_SPACING rule for layer {}.
DRT 0266 TritonRoute.cpp:1138      Deprecated outputTA param in params file.
DRT 0267 frTime.cpp:48             cpu time = {:02}:{:02}:{:02}, elapsed time = {:02}:{:02}:{:02}, memory = {:.2f} (MB), peak = {:.2f} (MB)
DRT 0268 FlexTA.cpp:290            Done with {} horizontal wires in {} frboxes and {} vertical wires in {} frboxes.
DRT 0269 FlexGC_eol.cpp:58         Unsupported endofline spacing rule.
DRT 0270 FlexGC_eol.cpp:232        Unsupported endofline spacing rule.
DRT 0271 FlexGC_eol.cpp:402        Unsupported endofline spacing rule.
DRT 0272 io.cpp:2568               bottomRoutingLayer {} not found.
DRT 0273 io.cpp:2580               topRoutingLayer {} not found.
DRT 0274 TritonRoute.cpp:1157      Deprecated threads param in params file. Use 'set_thread_count'.
DRT 0275 FlexDR_graphics.cpp:675       AP ({:.5f}, {:.5f}) (layer {}) (cost {}).
DRT 0276 FlexPA_prep.cpp:2014      Valid access pattern combination not found.
DRT 0277 FlexPA_prep.cpp:2802      Valid access pattern not found.
DRT 0278 FlexPA_prep.cpp:2840      Valid access pattern not found.
DRT 0279 io.cpp:1627               SAMEMASK unsupported for cut LEF58_SPACINGTABLE rule
DRT 0280 FlexPA_graphics.cpp:343   Unknown type {} in setObjAP
DRT 0281 FlexPA_graphics.cpp:349   Marker {} at ({}, {}) ({}, {}).
DRT 0282 io.cpp:215                Skipping blockage. Cannot find layer {}.
DRT 0290 TritonRoute.cpp:1290      Warning: no DRC report specified, skipped writing DRC report
DRT 0291 TritonRoute.cpp:1353      Unexpected source type in marker: {}
DRT 0292 FlexPA_graphics.cpp:305   Marker {} at ({}, {}) ({}, {}).
DRT 0293 FlexPA_graphics.cpp:74    pin name {} has no ':' delimiter
DRT 0294 io.cpp:3213               master {} not found in db
DRT 0295 io.cpp:3217               mterm {} not found in db
DRT 0296 io.cpp:3220               Mismatch in number of pins for term {}/{}
DRT 0297 io.cpp:3246               inst {} not found in db
DRT 0298 io.cpp:3252               iterm {} not found in db
DRT 0299 io.cpp:3255               Mismatch in access points size {} and term pins size {}
DRT 0300 io.cpp:3267               Preferred access point is not found
DRT 0301 io.cpp:3278               bterm {} not found in db
DRT 0302 io.cpp:962                Unsupported multiple pins on bterm {}
DRT 0303 io.cpp:3285               Mismatch in number of pins for bterm {}
DRT 0304 TritonRoute.cpp:814       Updating design remotely failed
DRT 0305 io.cpp:545                Net {} of signal type {} is not routable by TritonRoute. Move to special nets.
DRT 0306 io.cpp:565                Net {} of signal type {} cannot be connected to bterm {} with signal type {}
DRT 0307 io.cpp:589                Net {} of signal type {} cannot be connected to iterm {}/{} with signal type {}
DRT 0308 TritonRoute.tcl:458       step_dr requires nine positional arguments.
DRT 0309 TritonRoute.cpp:1133      Deprecated guide param in params file. use read_guide instead.
DRT 0310 TritonRoute.cpp:1144      Deprecated outputguide param in params file. use write_guide instead.
DRT 0311 FlexGC_main.cpp:1734      Unsupported branch EXCEPTMINWIDTH in PROPERTY LEF58_AREA.
DRT 0312 FlexGC_main.cpp:1741      Unsupported branch EXCEPTEDGELENGTH in PROPERTY LEF58_AREA.
DRT 0313 FlexGC_main.cpp:1746      Unsupported branch EXCEPTMINSIZE in PROPERTY LEF58_AREA.
DRT 0314 FlexGC_main.cpp:1749      Unsupported branch EXCEPTSTEP in PROPERTY LEF58_AREA.
DRT 0315 FlexGC_main.cpp:1752      Unsupported branch MASK in PROPERTY LEF58_AREA.
DRT 0316 FlexGC_main.cpp:1755      Unsupported branch LAYER in PROPERTY LEF58_AREA.
DRT 0317 io.cpp:2020               LEF58_MINIMUMCUT AREA is not supported. Skipping for layer {}
DRT 0318 io.cpp:2028               LEF58_MINIMUMCUT SAMEMETALOVERLAP is not supported. Skipping for layer {}
DRT 0319 io.cpp:2036               LEF58_MINIMUMCUT FULLYENCLOSED is not supported. Skipping for layer {}
DRT 0320 FlexPA_init.cpp:237       Term {} of {} contains offgrid pin shape
DRT 0321 FlexPA_init.cpp:247       Term {} of {} contains offgrid pin shape
DRT 0322 FlexPA_init.cpp:255       checkFigsOnGrid unsupported pinFig.
DRT 0323 io.cpp:2227               Via(s) in pin {} of {} will be ignored
DRT 0324 io.cpp:1667               LEF58_KEEPOUTZONE SAMEMASK is not supported. Skipping for layer {}
DRT 0325 io.cpp:1675               LEF58_KEEPOUTZONE SAMEMETAL is not supported. Skipping for layer {}
DRT 0326 io.cpp:1683               LEF58_KEEPOUTZONE DIFFMETAL is not supported. Skipping for layer {}
DRT 0327 io.cpp:1691               LEF58_KEEPOUTZONE EXTENSION is not supported. Skipping for layer {}
DRT 0328 io.cpp:1699               LEF58_KEEPOUTZONE non zero SPIRALEXTENSION is not supported. Skipping for layer {}
DRT 0329 FlexPA_prep.cpp:1560      Error sending INST_ROWS Job to cloud
DRT 0330 FlexPA_prep.cpp:1721      Error sending UPDATE_PATTERNS Job to cloud
DRT 0331 FlexPA.cpp:152            Error sending UPDATE_PA Job to cloud
DRT 0332 FlexPA_prep.cpp:1603      Error sending UPDATE_PA Job to cloud
DRT 0400 io.cpp:1298               Unsupported LEF58_SPACING rule with option EXCEPTEXACTWIDTH for layer {}.
DRT 0401 io.cpp:1306               Unsupported LEF58_SPACING rule with option FILLCONCAVECORNER for layer {}.
DRT 0403 io.cpp:1314               Unsupported LEF58_SPACING rule with option EQUALRECTWIDTH for layer {}.
DRT 0404 io.cpp:1086               mterm {} not found in db
DRT 0405 io.cpp:1089               Mismatch in number of pins for term {}/{}
DRT 0406 FlexTA_assign.cpp:609     No {} tracks found in ({}, {}) for layer {}
DRT 0410 FlexGC_main.cpp:1872      frNet not found.
DRT 0411 FlexGC_main.cpp:1877      frNet {} does not have drNets.
DRT 0412 FlexTA_assign.cpp:747     assignIroute_getDRCCost_helper overlap value is {}.
DRT 0415 TritonRoute.cpp:1078      Net {} already has routes.
DRT 0416 io.cpp:160                Term {} of {} contains offgrid pin shape. Pin shape {} is not a multiple of the manufacturing grid {}.
DRT 0417 io.cpp:175                Term {} of {} contains offgrid pin shape. Polygon point {} is not a multiple of the manufacturing grid {}.
DRT 0500 FlexDR.cpp:1194           Sending worker {} failed
DRT 0506 TritonRoute.tcl:169       -remote_host is required for distributed routing.
DRT 0507 TritonRoute.tcl:174       -remote_port is required for distributed routing.
DRT 0508 TritonRoute.tcl:179       -shared_volume is required for distributed routing.
DRT 0512 frRegionQuery.cpp:300     Unsupported region removeBlockObj
DRT 0513 frRegionQuery.cpp:229     Unsupported region addBlockObj
DRT 0516 TritonRoute.tcl:184       -cloud_size is required for distributed routing.
DRT 0517 TritonRoute.tcl:368       -dump_dir is required for detailed_route_run_worker command
DRT 0519 FlexPA_prep.cpp:944       Via cut classes in LEF58_METALWIDTHVIAMAP are not supported.
DRT 0520 TritonRoute.tcl:374       -worker_dir is required for detailed_route_run_worker command
DRT 0550 FlexGridGraph.h:1046      addToByte overflow
DRT 0551 FlexGridGraph.h:1058      subFromByte underflow
DRT 0552 TritonRoute.tcl:332       -remote_host is required for distributed routing.
DRT 0553 TritonRoute.tcl:337       -remote_port is required for distributed routing.
DRT 0554 TritonRoute.tcl:342       -shared_volume is required for distributed routing.
DRT 0555 TritonRoute.tcl:347       -cloud_size is required for distributed routing.
DRT 0606 TritonRoute.cpp:535       via in pin bottom layer {} not found.
DRT 0607 TritonRoute.cpp:547       via in pin top layer {} not found.
DRT 0608 io_parser_helper.cpp:55   Could not find user defined via {}
DRT 0610 TritonRoute.cpp:1193      Load design before setting default vias
DRT 0611 TritonRoute.cpp:1199      Via {} not found
DRT 0612 TritonRoute.tcl:477       -box is a list of 4 coordinates.
DRT 0613 TritonRoute.tcl:484       -output_file is required for check_drc command
DRT 0615 TritonRoute.cpp:1208      Load tech before setting unidirectional layers
DRT 0616 TritonRoute.cpp:1213      Layer {} not found
DRT 0617 TritonRoute.cpp:559       PDN layer {} not found.
DRT 0999 FlexDR.cpp:1212           Can't serialize used worker
DRT 1000 io_guide.cpp:103          Pin {} not in any guide. Attempting to patch guides to cover (at least part of) the pin.
DRT 1001 io_guide.cpp:151          No guide in the pin neighborhood
DRT 1002 io_guide.cpp:214          Layer is not horizontal or vertical
DRT 1003 FlexPA_prep.cpp:409       enclosesPlanarAccess: layer is neither vertical or horizontal
DRT 1004 FlexPA_prep.cpp:416       enclosesPlanarAccess: low track not found
DRT 1005 FlexPA_prep.cpp:424       enclosesPlanarAccess: high track not found
DRT 1006 FlexDR_maze.cpp:1771      failed to setTargetNet
DRT 1007 io_guide.cpp:101          PatchGuides invoked with non-term object.
DRT 1008 io_guide.cpp:271          checkPinForGuideEnclosure invoked with non-term object.
DRT 1009 FlexDR_init.cpp:1436      initNet_term_new invoked with non-term object.
DRT 1010 FlexDR_init.cpp:47        Unsupported non-orthogonal wire begin=({}, {}) end=({}, {}), layer {}
DRT 1011 io.cpp:1125               Access Point not found for iterm {}/{}
DRT 12304 TritonRoute.cpp:741       Updating design remotely failed
DRT 2000 FlexDR_maze.cpp:2046      ({} {} {} coords: {} {} {}\n
DRT 2001 FlexDR_maze.cpp:1506      Starting worker ({} {}) ({} {}) with {} markers
DRT 2002 FlexDR_maze.cpp:1703      Routing net {}
DRT 2003 FlexDR_maze.cpp:1761      Ending net {} with markers:
DRT 2005 FlexDR_maze.cpp:1934      Creating dest search points from pins:
DRT 2006 FlexDR_maze.cpp:1937      Pin {}
DRT 2007 FlexDR_maze.cpp:1968      ({} {} {} coords: {} {} {}\n
DRT 2008 TritonRoute.tcl:256       -dump_dir is required for debugging with -dump_dr.
DRT 3000 io_guide.cpp:291          Guide in layer {} which is above max routing layer {}
DRT 4000 FlexPA_graphics.cpp:79    DEBUGGING inst {} term {}
DRT 4500 FlexGC_main.cpp:1849      Edge outer dir should be either North or South
DRT 4501 FlexGC_main.cpp:1861      Edge outer dir should be either East or West
DRT 5000 FlexPA_graphics.cpp:86    INST NOT FOUND!
DRT 6000 FlexPA_prep.cpp:773       Macro pin has more than 1 polygon
DRT 6001 FlexDR_conn.cpp:1007      Path segs were not split: {} and {}
DRT 7461 FlexDR.cpp:1170           Balancer failed
DRT 9199 TritonRoute.cpp:457       Guide {} out of range {}
DRT 9504 TritonRoute.cpp:773       Updating globals remotely failed
DRT 9999 TritonRoute.cpp:396       unknown update type {}
DST 0001 Distributed.cc:92         Worker server error: {}
DST 0002 Distributed.tcl:42        -host is required in run_worker cmd.
DST 0003 Distributed.tcl:47        -port is required in run_worker cmd.
DST 0004 WorkerConnection.cc:122   Worker conhandler failed with message: \"{}\"
DST 0005 WorkerConnection.cc:112   Unsupported job type {} from port {}
DST 0006 BalancerConnection.cc:101 No workers available
DST 0007 LoadBalancer.cc:43        Processed {} jobs
DST 0008 BalancerConnection.cc:231 Balancer conhandler failed with message: {}
DST 0009 Distributed.cc:110        LoadBalancer error: {}
DST 0010 Distributed.tcl:66        -host is required in run_load_balancer cmd.
DST 0011 Distributed.tcl:71        -port is required in run_load_balancer cmd.
DST 0012 Distributed.cc:226        Serializing JobMessage failed
DST 0013 Distributed.cc:236        Socket connection failed with message \"{}\"
DST 0014 Distributed.cc:270        Sending job failed with message \"{}\"
DST 0016 Distributed.tcl:91        -host is required in add_worker_address cmd.
DST 0017 Distributed.tcl:96        -port is required in add_worker_address cmd.
DST 0020 Distributed.cc:279        Serializing result JobMessage failed
DST 0022 Distributed.cc:289        Sending result failed with message \"{}\"
DST 0041 WorkerConnection.cc:78    Received malformed msg {} from port {}
DST 0042 BalancerConnection.cc:86  Received malformed msg {} from port {}
DST 0112 Distributed.cc:165        Serializing JobMessage failed
DST 0113 Distributed.cc:175        Trial {}, socket connection failed with message \"{}\"
DST 0114 Distributed.cc:201        Sending job failed with message \"{}\"
DST 0203 LoadBalancer.cc:199       Workers domain resolution failed with error code = {}. Message = {}.
DST 0204 BalancerConnection.cc:136 Exception thrown: {}. worker with ip \"{}\" and port \"{}\" will be pushed back the queue.
DST 0205 BalancerConnection.cc:146 Maximum of {} failing workers reached, relaying error to leader.
DST 0207 BalancerConnection.cc:209 {} workers failed to receive the broadcast message and have been removed.
DST 9999 Distributed.cc:256        Problem in deserialize {}
FIN 0001 DensityFill.cpp:180       Layer {} in names was not found.
FIN 0002 DensityFill.cpp:191       Layer {} not found.
FIN 0003 DensityFill.cpp:446       Filling layer {}.
FIN 0004 DensityFill.cpp:484       Total fills: {}.
FIN 0005 DensityFill.cpp:503       Filling {} areas with OPC fill.
FIN 0006 DensityFill.cpp:509       Total fills: {}.
FIN 0007 finale.tcl:49             The -rules argument must be specified.
FIN 0008 finale.tcl:55             The -area argument must be a list of 4 coordinates.
FIN 0009 DensityFill.cpp:471       Filling {} areas with non-OPC fill.
FIN 0010 DensityFill.cpp:529       Skipping layer {}.
GPL 0002 placerBase.cpp:816        DBU: {}
GPL 0003 placerBase.cpp:843        SiteSize: {} {}
GPL 0004 placerBase.cpp:844        CoreAreaLxLy: {} {}
GPL 0005 placerBase.cpp:845        CoreAreaUxUy: {} {}
GPL 0006 placerBase.cpp:1312       NumInstances: {}
GPL 0007 placerBase.cpp:1316       NumPlaceInstances: {}
GPL 0008 placerBase.cpp:1317       NumFixedInstances: {}
GPL 0009 placerBase.cpp:1318       NumDummyInstances: {}
GPL 0010 placerBase.cpp:1319       NumNets: {}
GPL 0011 placerBase.cpp:1320       NumPins: {}
GPL 0012 placerBase.cpp:1322       DieAreaLxLy: {} {}
GPL 0013 placerBase.cpp:1323       DieAreaUxUy: {} {}
GPL 0014 placerBase.cpp:1324       CoreAreaLxLy: {} {}
GPL 0015 placerBase.cpp:1325       CoreAreaUxUy: {} {}
GPL 0016 placerBase.cpp:1331       CoreArea: {}
GPL 0017 placerBase.cpp:1332       NonPlaceInstsArea: {}
GPL 0018 placerBase.cpp:1334       PlaceInstsArea: {}
GPL 0019 placerBase.cpp:1335       Util(%): {:.2f}
GPL 0020 placerBase.cpp:1337       StdInstsArea: {}
GPL 0021 placerBase.cpp:1338       MacroInstsArea: {}
GPL 0023 nesterovBase.cpp:754      TargetDensity: {:.2f}
GPL 0024 nesterovBase.cpp:755      AveragePlaceInstArea: {}
GPL 0025 nesterovBase.cpp:756      IdealBinArea: {}
GPL 0026 nesterovBase.cpp:757      IdealBinCnt: {}
GPL 0027 nesterovBase.cpp:758      TotalBinArea: {}
GPL 0028 nesterovBase.cpp:788      BinCnt: {} {}
GPL 0029 nesterovBase.cpp:793      BinSize: {} {}
GPL 0030 nesterovBase.cpp:809      NumBins: {}
GPL 0031 nesterovBase.cpp:1567     FillerInit: NumGCells: {}
GPL 0032 nesterovBase.cpp:1568     FillerInit: NumGNets: {}
GPL 0033 nesterovBase.cpp:1569     FillerInit: NumGPins: {}
GPL 0034 nesterovBase.cpp:1915     gCellFiller: {}
GPL 0035 nesterovBase.cpp:1933     NewTotalFillerArea: {}
GPL 0036 routeBase.cpp:198         TileLxLy: {} {}
GPL 0037 routeBase.cpp:199         TileSize: {} {}
GPL 0038 routeBase.cpp:200         TileCnt: {} {}
GPL 0039 routeBase.cpp:201         numRoutingLayers: {}
GPL 0040 routeBase.cpp:223         NumTiles: {}
GPL 0045 routeBase.cpp:662         InflatedAreaDelta: {}
GPL 0046 routeBase.cpp:663         TargetDensity: {}
GPL 0047 routeBase.cpp:681         SavedMinRC: {}
GPL 0048 routeBase.cpp:682         SavedTargetDensity: {}
GPL 0049 routeBase.cpp:694         WhiteSpaceArea: {}
GPL 0050 routeBase.cpp:695         NesterovInstsArea: {}
GPL 0051 routeBase.cpp:696         TotalFillerArea: {}
GPL 0052 routeBase.cpp:697         TotalGCellsArea: {}
GPL 0053 routeBase.cpp:701         ExpectedTotalGCellsArea: {}
GPL 0054 routeBase.cpp:720         NewTargetDensity: {}
GPL 0055 routeBase.cpp:721         NewWhiteSpaceArea: {}
GPL 0056 routeBase.cpp:722         MovableArea: {}
GPL 0057 routeBase.cpp:723         NewNesterovInstsArea: {}
GPL 0058 routeBase.cpp:725         NewTotalFillerArea: {}
GPL 0059 routeBase.cpp:726         NewTotalGCellsArea: {}
GPL 0063 routeBase.cpp:792         TotalRouteOverflowH2: {}
GPL 0064 routeBase.cpp:793         TotalRouteOverflowV2: {}
GPL 0065 routeBase.cpp:794         OverflowTileCnt2: {}
GPL 0066 routeBase.cpp:849         0.5%RC: {}
GPL 0067 routeBase.cpp:850         1.0%RC: {}
GPL 0068 routeBase.cpp:851         2.0%RC: {}
GPL 0069 routeBase.cpp:852         5.0%RC: {}
GPL 0070 routeBase.cpp:854         0.5rcK: {}
GPL 0071 routeBase.cpp:855         1.0rcK: {}
GPL 0072 routeBase.cpp:856         2.0rcK: {}
GPL 0073 routeBase.cpp:857         5.0rcK: {}
GPL 0074 routeBase.cpp:865         FinalRC: {}
GPL 0075 routeBase.cpp:878         Routability numCall: {} inflationIterCnt: {} bloatIterCnt: {}
GPL 0100 timingBase.cpp:165        worst slack {:.3g}
GPL 0102 timingBase.cpp:168        No slacks found. Timing-driven mode disabled.
GPL 0103 timingBase.cpp:202        Weighted {} nets.
GPL 0114 timingBase.cpp:156        No net slacks found. Timing-driven mode disabled.
GPL 0115 replace.tcl:146           -disable_timing_driven is deprecated.
GPL 0116 replace.tcl:158           -disable_routability_driven is deprecated.
GPL 0118 placerBase.cpp:835        core area outside of die.
GPL 0119 placerBase.cpp:877        instance {} height is larger than core.
GPL 0120 placerBase.cpp:880        instance {} width is larger than core.
GPL 0121 replace.tcl:118           No liberty libraries found.
GPL 0130 replace.tcl:319           No rows defined in design. Use initialize_floorplan to add rows.
GPL 0131 replace.tcl:383           No rows defined in design. Use initialize_floorplan to add rows.
GPL 0132 replace.cpp:231           Locked {} instances
GPL 0133 replace.cpp:248           Unlocked instances
GPL 0134 placerBase.cpp:106        Master {} is not marked as a BLOCK in LEF but is more than {} rows tall.  It will be treated as a macro.
GPL 0135 replace.tcl:180           Target density must be in \[0, 1\].
GPL 0136 replace.cpp:325           No placeable instances - skipping placement.
GPL 0150 replace.tcl:122           -skip_io will disable timing driven mode.
GPL 0151 replace.tcl:153           -skip_io will disable routability driven mode.
GPL 0250 initialPlace.cpp:120      GPU is not available. CPU solve is being used.
GPL 0251 initialPlace.cpp:125      CPU solver is forced to be used.
GPL 0301 placerBase.cpp:1341       Utilization exceeds 100%.
GPL 0302 nesterovBase.cpp:1670     Use a higher -density or re-floorplan with a larger core area.\nGiven target density: {:.2f}\nSuggested target density: {:.2f}
GPL 0303 nesterovBase.cpp:1897     Use a higher -density or re-floorplan with a larger core area.\nGiven target density: {:.2f}\nSuggested target density: {:.2f}
GPL 0304 nesterovPlace.cpp:287     RePlAce diverged at initial iteration with steplength being {}. Re-run with a smaller init_density_penalty value.
GPL 0305 placerBase.cpp:829        Unable to find a site
GRT 0001 GlobalRouter.cpp:840      Minimum degree: {}
GRT 0002 GlobalRouter.cpp:841      Maximum degree: {}
GRT 0003 GlobalRouter.cpp:3330     Macros: {}
GRT 0004 GlobalRouter.cpp:3041     Blockages: {}
GRT 0005 GlobalRouter.tcl:478      Layer $layer_name not found.
GRT 0006 GlobalRouter.cpp:389      Repairing antennas, iteration {}.
GRT 0009 GlobalRouter.cpp:3942     rerouting {} nets.
GRT 0012 RepairAntennas.cpp:94     Found {} antenna violations.
GRT 0014 GlobalRouter.cpp:348      Routed nets: {}
GRT 0015 GlobalRouter.cpp:395      Inserted {} diodes.
GRT 0018 GlobalRouter.cpp:2113     Total wirelength: {} um
GRT 0019 GlobalRouter.cpp:2837     Found {} clock nets.
GRT 0020 GlobalRouter.cpp:3532     Min routing layer: {}
GRT 0021 GlobalRouter.cpp:3533     Max routing layer: {}
GRT 0022 GlobalRouter.cpp:3534     Global adjustment: {}%
GRT 0023 GlobalRouter.cpp:3535     Grid origin: ({}, {})
GRT 0025 MakeWireParasitics.cpp:200 Non wire or via route found on net {}.
GRT 0026 MakeWireParasitics.cpp:306 Missing route to pin {}.
GRT 0027 RepairAntennas.cpp:350    Design has rows with different site widths.
GRT 0028 GlobalRouter.cpp:3325     Found {} pins outside die area.
GRT 0029 GlobalRouter.cpp:2933     Pin {} does not have geometries below the max routing layer ({}).
GRT 0030 GlobalRouter.cpp:1364     Specified layer {} for adjustment is greater than max routing layer {} and will be ignored.
GRT 0031 GlobalRouter.cpp:2067     At least 2 pins in position ({}, {}), layer {}, port {}.
GRT 0033 GlobalRouter.cpp:2337     Pin {} has invalid edge.
GRT 0034 GlobalRouter.cpp:2886     Net connected to instance of class COVER added for routing.
GRT 0035 GlobalRouter.cpp:2916     Pin {} is outside die area.
GRT 0036 GlobalRouter.cpp:2976     Pin {} is outside die area.
GRT 0037 GlobalRouter.cpp:3110     Found blockage outside die area.
GRT 0038 GlobalRouter.cpp:3274     Found blockage outside die area in instance {}.
GRT 0039 GlobalRouter.cpp:3309     Found pin {} outside die area in instance {}.
GRT 0040 GlobalRouter.cpp:3365     Net {} has wires outside die area.
GRT 0041 GlobalRouter.cpp:3397     Net {} has wires outside die area.
GRT 0042 GlobalRouter.cpp:3001     Pin {} does not have geometries in a valid routing layer.
GRT 0043 GlobalRouter.cpp:3465     No OR_DEFAULT vias defined.
GRT 0044 GlobalRouter.tcl:61       set_global_routing_layer_adjustment requires layer and adj arguments.
GRT 0045 GlobalRouter.tcl:333      Run global_route before repair_antennas.
GRT 0047 GlobalRouter.tcl:75       Missing dbTech.
GRT 0048 GlobalRouter.tcl:83       Command set_global_routing_region_adjustment is missing -layer argument.
GRT 0049 GlobalRouter.tcl:89       Command set_global_routing_region_adjustment is missing -adjustment argument.
GRT 0050 GlobalRouter.tcl:112      Command set_global_routing_region_adjustment needs four arguments to define a region: lower_x lower_y upper_x upper_y.
GRT 0051 GlobalRouter.tcl:216      Missing dbTech.
GRT 0052 GlobalRouter.tcl:220      Missing dbBlock.
GRT 0053 GlobalRouter.cpp:3547     Routing resources analysis:
GRT 0054 GlobalRouter.cpp:400      Using detailed placer to place {} diodes.
GRT 0055 GlobalRouter.tcl:231      Wrong number of arguments for origin.
GRT 0056 GlobalRouter.tcl:551      In argument -clock_layers, min routing layer is greater than max routing layer.
GRT 0057 GlobalRouter.tcl:537      Missing track structure for layer $layer_name.
GRT 0059 GlobalRouter.tcl:452      Missing technology file.
GRT 0060 GlobalRouter.tcl:464      Layer [$tech_layer getConstName] is greater than the max routing layer ([$max_tech_layer getConstName]).
GRT 0061 GlobalRouter.tcl:467      Layer [$tech_layer getConstName] is less than the min routing layer ([$min_tech_layer getConstName]).
GRT 0062 GlobalRouter.tcl:493      Input format to define layer range for $cmd is min-max.
GRT 0063 GlobalRouter.tcl:500      Missing dbBlock.
GRT 0064 GlobalRouter.tcl:506      Lower left x is outside die area.
GRT 0065 GlobalRouter.tcl:510      Lower left y is outside die area.
GRT 0066 GlobalRouter.tcl:514      Upper right x is outside die area.
GRT 0067 GlobalRouter.tcl:518      Upper right y is outside die area.
GRT 0068 RepairAntennas.cpp:124    Global route segment not valid.
GRT 0069 GlobalRouter.tcl:298      Diode cell $diode_cell not found.
GRT 0071 GlobalRouter.cpp:1028     Layer spacing not found.
GRT 0072 GlobalRouter.cpp:1234     Informed region is outside die area.
GRT 0073 GlobalRouter.tcl:311      Diode cell has more than one non power/ground port.
GRT 0074 GlobalRouter.cpp:1753     Routing with guides in blocked metal for net {}.
GRT 0075 GlobalRouter.cpp:1727     Connection between non-adjacent layers in net {}.
GRT 0076 GlobalRouter.cpp:1807     Net {} not properly covered.
GRT 0077 GlobalRouter.cpp:1886     Segment has invalid layer assignment.
GRT 0078 GlobalRouter.cpp:1952     Guides vector is empty.
GRT 0079 GlobalRouter.cpp:2054     Pin {} does not have layer assignment.
GRT 0080 GlobalRouter.cpp:2083     Invalid pin placement.
GRT 0082 GlobalRouter.cpp:2468     Cannot find track spacing.
GRT 0084 GlobalRouter.cpp:512      Layer {} does not have a valid direction.
GRT 0085 GlobalRouter.cpp:507      Routing layer {} not found.
GRT 0086 GlobalRouter.cpp:2627     Track for layer {} not found.
GRT 0088 GlobalRouter.cpp:2672     Layer {:7s} Track-Pitch = {:.4f}  line-2-Via Pitch: {:.4f}
GRT 0090 GlobalRouter.cpp:2732     Track for layer {} not found.
GRT 0094 GlobalRouter.cpp:3339     Design with no nets.
GRT 0096 GlobalRouter.cpp:3599     Final congestion report:
GRT 0101 FastRoute.cpp:835         Running extra iterations to remove overflow.
GRT 0103 FastRoute.cpp:965         Extra Run for hard benchmark.
GRT 0111 FastRoute.cpp:1132        Final number of vias: {}
GRT 0112 FastRoute.cpp:1133        Final usage 3D: {}
GRT 0113 FastRoute.cpp:367         Underflow in reduce: cap, reducedCap: {}, {}
GRT 0114 FastRoute.cpp:395         Underflow in reduce: cap, reducedCap: {}, {}
GRT 0115 GlobalRouter.cpp:340      Global routing finished with overflow.
GRT 0118 GlobalRouter.cpp:331      Routing congestion too high. Check the congestion heatmap in the GUI.
GRT 0119 GlobalRouter.cpp:324      Routing congestion too high. Check the congestion heatmap in the GUI and load {} in the DRC viewer.
GRT 0121 RipUp.cpp:325             Route type is not maze, netID {}.
GRT 0122 RipUp.cpp:438             Maze ripup wrong for net {}.
GRT 0123 RipUp.cpp:560             Maze ripup wrong in newRipupNet for net {}.
GRT 0124 GlobalRouter.cpp:2639     Horizontal tracks for layer {} not found.
GRT 0125 maze.cpp:844              Setup heap: not maze routing.
GRT 0146 GlobalRouter.tcl:264      Argument -allow_overflow is deprecated. Use -allow_congestion.
GRT 0147 GlobalRouter.cpp:2652     Vertical tracks for layer {} not found.
GRT 0148 GlobalRouter.cpp:2659     Layer {} has invalid direction.
GRT 0150 maze.cpp:1845             Net {} has errors during updateRouteType1.
GRT 0151 maze.cpp:1879             Net {} has errors during updateRouteType2.
GRT 0152 maze.cpp:1996             Net {} has errors during updateRouteType1.
GRT 0153 maze.cpp:2031             Net {} has errors during updateRouteType2.
GRT 0164 utility.cpp:1574          Initial grid wrong y1 x1 [{} {}], net start [{} {}] routelen {}.
GRT 0165 utility.cpp:1588          End grid wrong y2 x2 [{} {}], net start [{} {}] routelen {}.
GRT 0166 utility.cpp:1604          Net {} edge[{}] maze route wrong, distance {}, i {}.
GRT 0167 utility.cpp:1618          Invalid 2D tree for net {}.
GRT 0169 maze.cpp:1046             Net {}: Invalid index for position ({}, {}). Net degree: {}.
GRT 0170 maze.cpp:1224             Net {}: Invalid index for position ({}, {}). Net degree: {}.
GRT 0171 maze3D.cpp:485            Invalid index for position ({}, {}).
GRT 0172 maze3D.cpp:803            Invalid index for position ({}, {}).
GRT 0179 route.cpp:314             Wrong node status {}.
GRT 0181 route.cpp:1114            Wrong node status {}.
GRT 0183 maze3D.cpp:1193           Net {}: heap underflow during 3D maze routing.
GRT 0184 maze3D.cpp:781            Shift to 0 length edge, type2.
GRT 0187 maze3D.cpp:471            In 3D maze routing, type 1 node shift, cnt_n1A1 is 1.
GRT 0188 RSMT.cpp:140              Invalid number of node neighbors.
GRT 0189 RSMT.cpp:143              Failure in copy tree. Number of edges: {}. Number of nodes: {}.
GRT 0197 utility.cpp:266           Via related to pin nodes: {}
GRT 0198 utility.cpp:267           Via related Steiner nodes: {}
GRT 0199 utility.cpp:268           Via filling finished.
GRT 0200 utility.cpp:446           Start point not assigned.
GRT 0201 maze.cpp:924              Setup heap: not maze routing.
GRT 0202 utility.cpp:557           Target ending layer ({}) out of range.
GRT 0203 utility.cpp:975           Caused floating pin node.
GRT 0204 utility.cpp:1058          Invalid layer value in gridsL, {}.
GRT 0206 utility.cpp:1141          Trying to recover a 0-length edge.
GRT 0207 utility.cpp:1555          Ripped up edge without edge length reassignment.
GRT 0208 utility.cpp:1563          Route length {}, tree length {}.
GRT 0209 GlobalRouter.cpp:2981     Pin {} is completely outside the die area and cannot bet routed.
GRT 0214 FastRoute.cpp:569         Cannot get edge capacity: edge is not vertical or horizontal.
GRT 0215 GlobalRouter.tcl:327      -ratio_margin must be between 0 and 100 percent.
GRT 0219 GlobalRouter.tcl:143      Command set_macro_extension needs one argument: extension.
GRT 0220 GlobalRouter.tcl:155      Command set_pin_offset needs one argument: offset.
GRT 0221 RepairAntennas.cpp:191    Cannot create wire for net {}.
GRT 0222 GlobalRouter.tcl:473      No technology has been read.
GRT 0223 GlobalRouter.tcl:355      Missing dbBlock.
GRT 0224 GlobalRouter.tcl:416      Missing dbBlock.
GRT 0225 RipUp.cpp:176             Maze ripup wrong in newRipup.
GRT 0226 RipUp.cpp:267             Type2 ripup not type L.
GRT 0228 utility.cpp:1448          Horizontal edge usage exceeds the maximum allowed. ({}, {}) usage={} limit={}
GRT 0229 utility.cpp:1464          Vertical edge usage exceeds the maximum allowed. ({}, {}) usage={} limit={}
GRT 0230 FastRoute.cpp:1103        Congestion iterations cannot increase overflow, reached the maximum number of times the total overflow can be increased.
GRT 0231 GlobalRouter.tcl:398      Net name not found.
GRT 0232 GlobalRouter.cpp:3982     Routing congestion too high. Check the congestion heatmap in the GUI.
GRT 0233 GlobalRouter.cpp:1514     Failed to open guide file {}.
GRT 0234 GlobalRouter.cpp:1535     Cannot find net {}.
GRT 0235 GlobalRouter.cpp:1555     Cannot find layer {}.
GRT 0236 GlobalRouter.cpp:1563     Error reading guide file {}.
GRT 0237 GlobalRouter.cpp:3737     Net {} global route wire length: {:.2f}um
GRT 0238 GlobalRouter.tcl:444      -net is required.
GRT 0239 GlobalRouter.cpp:3761     Net {} does not have detailed route.
GRT 0240 GlobalRouter.cpp:3767     Net {} detailed route wire length: {:.2f}um
GRT 0241 GlobalRouter.cpp:3732     Net {} does not have global route.
GRT 0242 GlobalRouter.tcl:175      -seed argument is required.
GRT 0243 RepairAntennas.cpp:387    Unable to repair antennas on net with diodes.
GRT 0244 GlobalRouter.cpp:379      Diode {}/{} ANTENNADIFFAREA is zero.
GRT 0245 GlobalRouter.tcl:314      Too arguments to repair_antennas.
GRT 0246 GlobalRouter.cpp:373      No diode with LEF class CORE ANTENNACELL found.
GRT 0247 utility.cpp:1417          v_edge mismatch {} vs {}
GRT 0248 utility.cpp:1428          h_edge mismatch {} vs {}
GRT 0249 GlobalRouter.cpp:1501     Load design before reading guides
GRT 0250 GlobalRouter.cpp:1544     Net {} has guides but is not routed by the global router and will be skipped.
GRT 0251 GlobalRouter.cpp:283      The start_incremental and end_incremental flags cannot be defined together
GRT 1247 utility.cpp:1307          v_edge mismatch {} vs {}
GRT 1248 utility.cpp:1320          h_edge mismatch {} vs {}
GUI 0001 gui.i:47                  Command {} is not usable in non-GUI mode
GUI 0002 gui.i:53                  No database loaded
GUI 0003 gui.i:64                  No database loaded
GUI 0005 gui.i:68                  No chip loaded
GUI 0006 gui.i:72                  No block loaded
GUI 0007 gui.i:337                 Unknown display control type: {}
GUI 0008 gui.cpp:1095              GUI already active.
GUI 0009 gui.i:360                 Unknown display control type: {}
GUI 0010 gui_utils.cpp:71          File path does not end with a valid extension, new path is: {}
GUI 0011 gui_utils.cpp:121         Failed to write image: {}
GUI 0012 gui_utils.cpp:126         Image size is not valid: {}px x {}px
GUI 0013 displayControls.cpp:1041  Unable to find {} display control at {}.
GUI 0014 displayControls.cpp:1062  Unable to find {} display control at {}.
GUI 0015 gui.cpp:615               No design loaded.
GUI 0016 gui.cpp:648               No design loaded.
GUI 0017 gui.tcl:119               No technology loaded.
GUI 0018 gui.tcl:132               Area must contain 4 elements.
GUI 0019 gui.tcl:279               Display option must have 2 elements {control name} {value}.
GUI 0020 gui.tcl:48                The -text argument must be specified.
GUI 0021 gui.tcl:53                The -script argument must be specified.
GUI 0022 mainWindow.cpp:714        Button {} already defined.
GUI 0023 mainWindow.cpp:1198       Failed to open help automatically, navigate to: {}
GUI 0024 mainWindow.cpp:1019       Ruler with name \"{}\" already exists
GUI 0025 mainWindow.cpp:805        Menu action {} already defined.
GUI 0026 gui.tcl:79                The -text argument must be specified.
GUI 0027 gui.tcl:84                The -script argument must be specified.
GUI 0028 gui.cpp:753               {} is not a known map. Valid options are: {}
GUI 0029 gui.cpp:781               {} is not a valid option. Valid options are: {}
GUI 0030 drcWidget.cpp:524         Unable to open TritonRoute DRC report: {}
GUI 0031 gui.tcl:124               Resolution too high for design, defaulting to [expr $resolution / [$tech getLefUnits]] um per pixel
GUI 0032 drcWidget.cpp:507         Unable to determine type of {}
GUI 0033 gui.cpp:290               No descriptor is registered for {}.
GUI 0034 displayControls.cpp:1074  Found {} controls matching {} at {}.
GUI 0035 gui.cpp:476               Unable to find descriptor for: {}
GUI 0036 gui.i:497                 Nothing selected
GUI 0037 gui.i:503                 Unknown property: {}
GUI 0038 gui.tcl:160               Must specify -type.
GUI 0039 gui.tcl:176               Cannot use case insensitivity without a name.
GUI 0040 drcWidget.cpp:601         Unable to find tech layer (line: {}): {}
GUI 0041 drcWidget.cpp:695         Unable to find bterm (line: {}): {}
GUI 0042 drcWidget.cpp:684         Unable to find iterm (line: {}): {}
GUI 0043 drcWidget.cpp:673         Unable to find instance (line: {}): {}
GUI 0044 drcWidget.cpp:662         Unable to find net (line: {}): {}
GUI 0045 drcWidget.cpp:555         Unable to parse line as violation type (line: {}): {}
GUI 0046 drcWidget.cpp:570         Unable to parse line as violation source (line: {}): {}
GUI 0047 drcWidget.cpp:590         Unable to parse line as violation location (line: {}): {}
GUI 0048 drcWidget.cpp:620         Unable to parse bounding box (line: {}): {}
GUI 0049 drcWidget.cpp:626         Unable to parse bounding box (line: {}): {}
GUI 0050 drcWidget.cpp:633         Unable to parse bounding box (line: {}): {}
GUI 0051 drcWidget.cpp:722         Unknown source type (line: {}): {}
GUI 0052 drcWidget.cpp:716         Unable to find obstruction (line: {})
GUI 0053 gui.cpp:998               Unable to find descriptor for: {}
GUI 0054 displayControls.cpp:766   Unknown data type for \"{}\".
GUI 0055 drcWidget.cpp:762         Unable to parse JSON file {}: {}
GUI 0056 drcWidget.cpp:798         Unable to parse violation shape: {}
GUI 0057 displayControls.cpp:690   Unknown data type \"{}\" for \"{}\".
GUI 0060 gui.cpp:800               {} must be a boolean
GUI 0061 gui.cpp:809               {} must be an integer or double
GUI 0062 gui.cpp:818               {} must be an integer or double
GUI 0063 gui.cpp:825               {} must be a string
GUI 0064 gui.cpp:628               No design loaded.
GUI 0065 gui.cpp:633               No design loaded.
GUI 0066 heatMap.cpp:562           Heat map \"{}\" has not been populated with data.
GUI 0067 gui.tcl:210               Design not loaded.
GUI 0068 gui.tcl:219               Pin not found.
GUI 0069 gui.tcl:222               Multiple pin timing cones are not supported.
GUI 0070 gui.tcl:253               Design not loaded.
GUI 0071 gui.tcl:260               Unable to find net \"$net_name\".
GUI 0072 heatMap.cpp:94            \"{}\" is not populated with data.
GUI 0073 heatMap.cpp:99            Unable to open {}
GUI 0074 clockWidget.cpp:1418      Unable to find clock: {}
GUI 0076 mainWindow.cpp:1589       Unknown filetype: {}
GUI 0077 mainWindow.cpp:1583       Timing data is not stored in {} and must be loaded separately, if needed.
GUI 0078 layoutViewer.cpp:1915     Failed to write image: {}
IFP 0001 InitFloorplan.cc:474      Added {} rows of {} site {} with height {}.
IFP 0010 InitFloorplan.tcl:159     layer $layer_name not found.
IFP 0011 InitFloorplan.tcl:56      Unable to find site: $sitename
IFP 0013 InitFloorplan.tcl:80      -core_space is either a list of 4 margins or one value for all margins.
IFP 0015 InitFloorplan.tcl:103     -die_area is a list of 4 coordinates.
IFP 0016 InitFloorplan.tcl:115     -core_area is a list of 4 coordinates.
IFP 0017 InitFloorplan.tcl:131     no -core_area specified.
IFP 0019 InitFloorplan.tcl:134     no -utilization or -die_area specified.
IFP 0021 InitFloorplan.cc:614      Track pattern for {} will be skipped due to x_offset > die width.
IFP 0022 InitFloorplan.cc:622      Track pattern for {} will be skipped due to y_offset > die height.
IFP 0025 InitFloorplan.tcl:162     layer $layer_name is not a routing layer.
IFP 0026 InitFloorplan.cc:320      left core row: {} has less than 10 sites
IFP 0027 InitFloorplan.cc:351      right core row: {} has less than 10 sites
IFP 0028 InitFloorplan.cc:215      Core area lower left ({:.3f}, {:.3f}) snapped to ({:.3f}, {:.3f}).
IFP 0029 InitFloorplan.cc:535      Unable to determine tiecell ({}) function.
IFP 0030 InitFloorplan.cc:560      Inserted {} tiecells using {}/{}.
IFP 0031 InitFloorplan.tcl:228     Unable to find master: $tie_cell
IFP 0032 InitFloorplan.tcl:233     Unable to find master pin: $args
IFP 0038 InitFloorplan.i:62        No design is loaded.
IFP 0039 InitFloorplan.cc:519      Liberty cell or port {}/{} not found.
IFP 0040 InitFloorplan.cc:429      Invalid height for site {} detected. The height value of {} is not a multiple of the smallest site height {}.
IFP 0042 InitFloorplan.cc:180      No sites found.
IFP 0043 InitFloorplan.cc:404      No site found for instance {} in block {}.
IFP 0044 InitFloorplan.cc:679      Non horizontal layer uses property LEF58_PITCH.
IFP 0045 InitFloorplan.cc:692      No routing Row found in layer {}
MPL 0001 mpl.tcl:81                No block found for Macro Placement.
MPL 0002 MacroPlacer.cpp:164       Some instances do not have Liberty models. TritonMP will place macros without connection information.
MPL 0002 hier_rtlmp.cpp:867        Floorplan has not been initialized? Pin location error for {}.
MPL 0003 MacroPlacer.cpp:808       Macro {} is unplaced, use global_placement to get an initial placement before macro placement.
MPL 0003 hier_rtlmp.cpp:2577       There are no valid tilings for mixed cluster: {}
MPL 0004 MacroPlacer.cpp:829       No macros found.
MPL 0004 hier_rtlmp.cpp:2800       This no valid tilings for hard macro cluser: {}
MPL 0005 MacroPlacer.cpp:833       Found {} macros.
MPL 0005 hier_rtlmp.cpp:3549       [MultiLevelMacroPlacement] Failed on cluster: {}
MPL 0006 hier_rtlmp.cpp:3767       SA failed on cluster: {}
MPL 0007 hier_rtlmp.cpp:4816       Not enough space in cluster: {} for child hard macro cluster: {}
MPL 0008 hier_rtlmp.cpp:4839       Not enough space in cluster: {} for child mixed cluster: {}
MPL 0009 MacroPlacer.cpp:196       {} pins {}.
MPL 0009 hier_rtlmp.cpp:4989       Fail !!! Bus planning error !!!
MPL 0010 hier_rtlmp.cpp:5179       Cannot find valid macro placement for hard macro cluster: {}
MPL 0011 MacroPlacer.cpp:1287      Pin {} is not placed, using west.
MPL 0012 MacroPlacer.cpp:709       Unhandled partition class.
MPL 0013 bus_synthesis.cpp:1117    bus planning - error condition nullptr
MPL 0014 bus_synthesis.cpp:1131    bus planning - error condition pre_cluster
MPL 0015 graphics.cpp:230          Unexpected orientation
MPL 0061 MacroPlacer.cpp:432       Parquet area {:g} x {:g} exceeds the partition area {:g} x {:g}.
MPL 0066 MacroPlacer.cpp:232       Partitioning failed.
MPL 0067 MacroPlacer.cpp:208       Initial weighted wire length {:g}.
MPL 0068 MacroPlacer.cpp:230       Placed weighted wire length {:g}.
MPL 0069 MacroPlacer.cpp:279       Initial weighted wire length {:g}.
MPL 0070 MacroPlacer.cpp:404       Using {} partition sets.
MPL 0071 MacroPlacer.cpp:452       Solution {} weighted wire length {:g}.
MPL 0072 MacroPlacer.cpp:489       No partition solutions found.
MPL 0073 MacroPlacer.cpp:482       Best weighted wire length {:g}.
MPL 0076 MacroPlacer.cpp:575       Partition {} macros.
MPL 0077 MacroPlacer.cpp:628       Using {} cut lines.
MPL 0079 MacroPlacer.cpp:640       Cut line {:.2f}.
MPL 0080 MacroPlacer.cpp:776       Impossible partition found.
MPL 0085 MacroPlacer.tcl:85        fence_region outside of core area. Using core area.
MPL 0089 MacroPlacer.tcl:69        No rows found. Use initialize_floorplan to add rows.
MPL 0092 MacroPlacer.tcl:49        -halo receives a list with 2 values, [llength $halo] given.
MPL 0093 MacroPlacer.tcl:60        -channel receives a list with 2 values, [llength $channel] given.
MPL 0094 MacroPlacer.tcl:80        -fence_region receives a list with 4 values, [llength $fence_region] given.
MPL 0095 MacroPlacer.tcl:102       Snap layer $snap_layer is not a routing layer.
MPL 0096 MacroPlacer.tcl:115       Unknown placement style. Use one of corner_max_wl or corner_min_wl.
MPL 0097 MacroPlacer.cpp:522       Unable to find a site
MPL 2067 hier_rtlmp.cpp:4710       [MultiLevelMacroPlacement] Failed on cluster {}
ODB 0000 dbWireCodec.cpp:1438      {} Net {} not found
ODB 0002 dbDatabase.cpp:672        Error opening file {}
ODB 0004 dbBlock.cpp:916           Hierarchical block information is lost
ODB 0005 dbBlock.cpp:1913          Can not find master {}
ODB 0006 dbBlock.cpp:1938          Can not find net {}
ODB 0007 dbBlock.cpp:1963          Can not find inst {}
ODB 0008 dbBlock.cpp:2549          Cannot duplicate net {}
ODB 0009 dbBlock.cpp:2553          id mismatch ({},{}) for net {}
ODB 0010 dbBlock.cpp:2910          tot = {}, upd = {}, enc = {}
ODB 0011 dbBlock.cpp:3054          net {} {} capNode {} ccseg {} has otherCapNode {} not from changed or halo nets
ODB 0012 dbBlock.cpp:3064             the other capNode is from net {} {}
ODB 0013 dbBlock.cpp:3219          ccseg {} has other capn {} not from changed or halo nets
ODB 0014 dbBlock.cpp:3393          Failed to generate non-default rule for single wire net {}
ODB 0015 tmg_conn_w.cpp:116        disconnected net {}
ODB 0016 tmg_conn.cpp:1719         problem in getExtension()
ODB 0017 dbBlock.cpp:3487          Failed to write def file {}
ODB 0018 tmg_conn.cpp:1998         error in addToWire
ODB 0019 dbBlock.cpp:3508          Can not open file {} to write!
ODB 0020 dbBlock.cpp:3515          Memory allocation failed for io buffer
ODB 0021 dbCCSeg.cpp:408               ccSeg={} capn0={} next0={} capn1={} next1={}
ODB 0022 dbCCSeg.cpp:434           ccSeg {} has capnd {} {}, not {} !
ODB 0023 dbCCSeg.cpp:755           CCSeg {} does not have orig capNode {}. Can not swap.
ODB 0024 dbCapNode.cpp:182         cc seg {} has both capNodes {} {} from the same net {} . ignored by groundCC .
ODB 0025 dbCapNode.cpp:1100          capn {}
ODB 0034 dbITerm.cpp:679           Can not find physical location of iterm {}/{}
ODB 0036 dbInst.cpp:690            setLevel {} greater than 255 is illegal! inst {}
ODB 0037 dbInst.cpp:1000           instance bound to a block {}
ODB 0038 dbInst.cpp:1021           instance already bound to a block {}
ODB 0039 dbInst.cpp:1026           Forced Initialize to 0
ODB 0040 dbInst.cpp:1034           block already bound to an instance {}
ODB 0041 dbInst.cpp:1039           Forced Initialize to 0
ODB 0042 dbInst.cpp:1047           block not a direct child of instance owner
ODB 0043 dbInst.cpp:1056           _dbHier::create fails
ODB 0044 dbInst.cpp:1167           Failed(_hierarchy) to swap: {} -> {} {}
ODB 0045 dbInst.cpp:1215           Failed(termSize) to swap: {} -> {} {}
ODB 0046 dbInst.cpp:1242           Failed(mtermEquiv) to swap: {} -> {} {}
ODB 0047 dbInst.cpp:1552           instance {} has no output pin
ODB 0048 dbNet.cpp:1013            Net {} {} had been CC adjusted by {}. Please unadjust first.
ODB 0049 dbNet.cpp:2096            Donor net {} {} has no rc data
ODB 0050 dbNet.cpp:2102            Donor net {} {} has no capnode attached to iterm {}/{}
ODB 0051 dbNet.cpp:2126            Receiver net {} {} has no capnode attached to iterm {}/{}
ODB 0052 dbNet.cpp:2541            Net {}, {} has no extraction data
ODB 0053 dbNet.cpp:2587            Net {}, {} has no extraction data
ODB 0054 dbRSeg.cpp:553            CC segs of RSeg {}-{}
ODB 0055 dbRSeg.cpp:561                       CC{} : {}-{}
ODB 0056 dbRSeg.cpp:568            rseg {}
ODB 0057 dbRSeg.cpp:845            Cannot find cap nodes for Rseg {}
ODB 0058 dbTech.cpp:955            Layer {} is not a routing layer!
ODB 0059 dbTech.cpp:964            Layer {}, routing level {}, has {} pitch !!
ODB 0060 dbTech.cpp:973            Layer {}, routing level {}, has {} width !!
ODB 0061 dbTech.cpp:982            Layer {}, routing level {}, has {} spacing !!
ODB 0062 dbWire.cpp:1897           This wire has no net
ODB 0063 dbWireCodec.cpp:1179      {} No wires for net {}
ODB 0064 dbWireCodec.cpp:1188      {} begin decoder for net {}
ODB 0065 dbWireCodec.cpp:1197      {} End decoder for net {}
ODB 0066 dbWireCodec.cpp:1209      {} New path: layer {} type {}  non-default rule {}
ODB 0067 dbWireCodec.cpp:1218      {} New path: layer {} type {}\n
ODB 0068 dbWireCodec.cpp:1241      {} New path at junction {}, point(ext) {} {} {}, with rule {}
ODB 0069 dbWireCodec.cpp:1253      {} New path at junction {}, point(ext) {} {} {}
ODB 0070 dbWireCodec.cpp:1265      {} New path at junction {}, point {} {}, with rule {}
ODB 0071 dbWireCodec.cpp:1275      {} New path at junction {}, point {} {}
ODB 0072 dbWireCodec.cpp:1284      {} opcode after junction is not point or point_ext??\n
ODB 0073 dbWireCodec.cpp:1303      {} Short at junction {}, with rule {}
ODB 0074 dbWireCodec.cpp:1310      {} Short at junction {}
ODB 0075 dbWireCodec.cpp:1325      {} Virtual wire at junction {}, with rule {}
ODB 0076 dbWireCodec.cpp:1332      {} Virtual wire at junction {}
ODB 0077 dbWireCodec.cpp:1339      {} Found point {} {}
ODB 0078 dbWireCodec.cpp:1345      {} Found point(ext){} {} {}
ODB 0079 dbWireCodec.cpp:1351      {} Found via {}
ODB 0080 dbWireCodec.cpp:1360      block via found in signal net!
ODB 0081 dbWireCodec.cpp:1374      {} Found Iterm
ODB 0082 dbWireCodec.cpp:1379      {} Found Bterm
ODB 0083 dbWireCodec.cpp:1387      {} GOT RULE {}, EXPECTED RULE {}
ODB 0084 dbWireCodec.cpp:1396      {} Found Rule {} in middle of path
ODB 0085 dbWireCodec.cpp:1405      {} End decoder for net {}
ODB 0086 dbWireCodec.cpp:1413      {} Hit default!
ODB 0087 dbWirePathItr.cpp:515     {} No wires for net {}
ODB 0088 definBlockage.cpp:72      error: undefined layer ({}) referenced
ODB 0089 definBlockage.cpp:83      error: undefined component ({}) referenced
ODB 0090 definBlockage.cpp:196     error: undefined component ({}) referenced
ODB 0091 definBlockage.cpp:217     warning: Blockage max density {} not in [0, 100] will be ignored
ODB 0092 definComponent.cpp:151    error: unknown library cell referenced ({}) for instance ({})
ODB 0093 definComponent.cpp:173    error: duplicate instance definition({})
ODB 0094 definComponent.cpp:179    \t\tCreated {} Insts
ODB 0095 definFill.cpp:64          error: undefined layer ({}) referenced
ODB 0096 definNet.cpp:122          net {} does not exist
ODB 0097 definNet.cpp:147          \t\tCreated {} Nets
ODB 0098 definNet.cpp:161          duplicate must-join net found ({})
ODB 0099 definNet.cpp:200          error: netlist component ({}) is not defined
ODB 0100 definNet.cpp:210          error: netlist component-pin ({}, {}) is not defined
ODB 0101 definNet.cpp:247          error: undefined NONDEFAULTRULE ({}) referenced
ODB 0102 definNet.cpp:264          error: NONDEFAULTRULE ({}) of net ({}) does not match DEF rule ({}).
ODB 0103 definNet.cpp:278          error: undefined NONDEFAULTRULE ({}) referenced
ODB 0104 definNet.cpp:363          error: undefined layer ({}) referenced
ODB 0105 definNet.cpp:378          error: RULE ({}) referenced for layer ({})
ODB 0106 definNet.cpp:404          error: undefined TAPER RULE ({}) referenced
ODB 0107 definNet.cpp:518          error: undefined via ({}) referenced
ODB 0108 definNet.cpp:550          error: invalid VIA layers, cannot determine exit layer of path
ODB 0109 definNet.cpp:574          error: undefined via ({}) referenced
ODB 0110 definNet.cpp:591          error: invalid VIA layers in {} in net {}, currently on layer {} at ({}, {}), cannot determine exit layer of path
ODB 0111 definNonDefaultRule.cpp:64 error: Duplicate NONDEFAULTRULE {}
ODB 0112 definNonDefaultRule.cpp:85 error: Cannot find tech-via {}
ODB 0113 definNonDefaultRule.cpp:101 error: Cannot find tech-via-generate rule {}
ODB 0114 definNonDefaultRule.cpp:118 error: Cannot find layer {}
ODB 0115 definNonDefaultRule.cpp:134 error: Cannot find layer {}
ODB 0116 definNonDefaultRule.cpp:142 error: Duplicate layer rule ({}) in non-default-rule statement.
ODB 0117 definPin.cpp:118          PIN {} missing right bus character.
ODB 0118 definPin.cpp:124          PIN {} missing left bus character.
ODB 0119 definPin.cpp:202          error: Cannot specify effective width and minimum spacing together.
ODB 0120 definPin.cpp:217          error: Cannot specify effective width and minimum spacing together.
ODB 0121 definPin.cpp:237          error: undefined layer ({}) referenced
ODB 0122 definPin.cpp:372          error: Cannot find PIN {}
ODB 0123 definPin.cpp:385          error: Cannot find PIN {}
ODB 0124 definReader.cpp:537       warning: Polygon DIEAREA statement not supported.  The bounding box will be used instead
ODB 0125 definReader.cpp:1610      lines processed: {}
ODB 0126 definReader.cpp:1615      error: {}
ODB 0127 definReader.cpp:1641      Reading DEF file: {}
ODB 0128 definReader.cpp:353       Design: {}
ODB 0129 definReader.cpp:1645      Error: Failed to read DEF file
ODB 0130 definReader.cpp:1650          Created {} pins.
ODB 0131 definReader.cpp:1656          Created {} components and {} component-terminals.
ODB 0132 definReader.cpp:1667          Created {} special nets and {} connections.
ODB 0133 definReader.cpp:1674          Created {} nets and {} connections.
ODB 0134 definReader.cpp:1687      Finished DEF file: {}
ODB 0135 definReader.cpp:1699      Reading DEF file: {}
ODB 0137 definReader.cpp:1703      Error: Failed to read DEF file
ODB 0138 definReader.cpp:1708          Created {} pins.
ODB 0139 definReader.cpp:1711          Created {} components and {} component-terminals.
ODB 0140 definReader.cpp:1718          Created {} special nets and {} connections.
ODB 0141 definReader.cpp:1725          Created {} nets and {} connections.
ODB 0142 definReader.cpp:1731      Finished DEF file: {}
ODB 0143 definReader.cpp:1742      Reading DEF file: {}
ODB 0144 definReader.cpp:1746      Error: Failed to read DEF file
ODB 0145 definReader.cpp:1751          Processed {} special nets.
ODB 0146 definReader.cpp:1755          Processed {} nets.
ODB 0147 definReader.cpp:1757      Finished DEF file: {}
ODB 0148 definReader.cpp:1827      error: Cannot open DEF file {}
ODB 0149 definReader.cpp:1848      DEF parser returns an error!
ODB 0150 definReader.cpp:1863      error: Cannot open DEF file {}
ODB 0151 definReader.cpp:1884      DEF parser returns an error!
ODB 0152 definRegion.cpp:65        Region \"{}\" already exists
ODB 0155 definRow.cpp:111          error: undefined site ({}) referenced in row ({}) statement.
ODB 0156 definSNet.cpp:123         special net {} does not exist
ODB 0157 definSNet.cpp:178         error: netlist component ({}) is not defined
ODB 0158 definSNet.cpp:188         error: netlist component-pin ({}, {}) is not defined
ODB 0159 definSNet.cpp:243         error: undefined layer ({}) referenced
ODB 0160 definSNet.cpp:262         error: undefined layer ({}) referenced
ODB 0161 definSNet.cpp:297         error: SHIELD net ({}) does not exists.
ODB 0162 definSNet.cpp:315         error: undefined layer ({}) referenced
ODB 0163 definSNet.cpp:442         error: undefined ia ({}) referenced
ODB 0164 definSNet.cpp:499         error: undefined ia ({}) referenced
ODB 0165 definTracks.cpp:70        error: undefined layer ({}) referenced
ODB 0166 definVia.cpp:67           error: duplicate via ({})
ODB 0167 definVia.cpp:80           error: cannot file VIA GENERATE rule in technology ({}).
ODB 0168 definVia.cpp:116          error: undefined layer ({}) referenced
ODB 0169 definVia.cpp:125          error: undefined layer ({}) referenced
ODB 0170 definVia.cpp:134          error: undefined layer ({}) referenced
ODB 0171 definVia.cpp:231          error: undefined layer ({}) referenced
ODB 0172 defout_impl.cpp:151       Cannot open DEF file ({}) for writing
ODB 0173 defout_impl.cpp:910       warning: pin {} skipped because it has no net
ODB 0174 defout_impl.cpp:1622      warning: missing shield net
ODB 0175 lefin.cpp:182             illegal: non-orthogonal-path at Pin
ODB 0176 lefin.cpp:204             error: undefined layer ({}) referenced
ODB 0177 lefin.cpp:390             error: undefined via ({}) referenced
ODB 0178 lefin.cpp:410             error: undefined via ({}) referenced
ODB 0179 lefin.cpp:523             invalid BUSBITCHARS ({})\n
ODB 0180 lefin.cpp:601             duplicate LAYER ({}) ignored
ODB 0181 lefin.cpp:622             Skipping LAYER ({}) ; Non Routing or Cut type
ODB 0182 lefin.cpp:631             Skipping LAYER ({}) ; cannot understand type
ODB 0183 lefin.cpp:824             In layer {}, spacing layer {} not found
ODB 0184 lefin.cpp:1191            cannot find EEQ for macro {}
ODB 0185 lefin.cpp:1200            cannot find LEQ for macro {}
ODB 0186 lefin.cpp:1245            macro {} references unknown site {}
ODB 0187 lefin.cpp:1295            duplicate NON DEFAULT RULE ({})
ODB 0188 lefin.cpp:1306            Invalid layer name {} in NON DEFAULT RULE {}
ODB 0189 lefin.cpp:1343            Invalid layer name {} in NONDEFAULT SPACING
ODB 0190 lefin.cpp:1351            Invalid layer name {} in NONDEFAULT SPACING
ODB 0191 lefin.cpp:1374            error: undefined VIA {}
ODB 0192 lefin.cpp:1387            error: undefined VIA GENERATE RULE {}
ODB 0193 lefin.cpp:1401            error: undefined LAYER {}
ODB 0194 lefin.cpp:1455            Cannot add a new PIN ({}) to MACRO ({}), because the pins have already been defined. \n
ODB 0195 lefin.cpp:1480            Invalid layer name {} in antenna info for term {}
ODB 0196 lefin.cpp:1497            Invalid layer name {} in antenna info for term {}
ODB 0197 lefin.cpp:1514            Invalid layer name {} in antenna info for term {}
ODB 0198 lefin.cpp:1531            Invalid layer name {} in antenna info for term {}
ODB 0199 lefin.cpp:1557            Invalid layer name {} in antenna info for term {}
ODB 0200 lefin.cpp:1573            Invalid layer name {} in antenna info for term {}
ODB 0201 lefin.cpp:1589            Invalid layer name {} in antenna info for term {}
ODB 0202 lefin.cpp:1606            Invalid layer name {} in antenna info for term {}
ODB 0203 lefin.cpp:1701            Invalid layer name {} in SPACING
ODB 0204 lefin.cpp:1707            Invalid layer name {} in SPACING
ODB 0205 lefin.cpp:1750            The LEF UNITS DATABASE MICRON convert factor ({}) is greater than the database units per micron ({}) of the current technology.
ODB 0206 lefin.cpp:1780            error: invalid dbu-per-micron value {}; valid units (100, 200, 400, 8001000, 2000, 4000, 8000, 10000, 20000)
ODB 0207 lefin.cpp:1797            Unknown object type for USEMINSPACING: {}
ODB 0208 lefin.cpp:1815            VIA: duplicate VIA ({}) ignored...
ODB 0209 lefin.cpp:1848            VIA: undefined layer ({}) in VIA ({})
ODB 0210 lefin.cpp:1878            error: missing VIA GENERATE rule {}
ODB 0211 lefin.cpp:1894            error: missing LAYER {}
ODB 0212 lefin.cpp:1903            error: missing LAYER {}
ODB 0213 lefin.cpp:1911            error: missing LAYER {}
ODB 0214 lefin.cpp:1965            duplicate VIARULE ({}) ignoring...
ODB 0215 lefin.cpp:1975            error: VIARULE ({}) undefined layer {}
ODB 0216 lefin.cpp:2005            error: undefined VIA {} in VIARULE {}
ODB 0217 lefin.cpp:2024            duplicate VIARULE ({}) ignoring...
ODB 0218 lefin.cpp:2034            error: VIARULE ({}) undefined layer {}
ODB 0221 lefin.cpp:2102            {} lines parsed!
ODB 0222 lefin.cpp:2107            Reading LEF file: {}
ODB 0223 lefin.cpp:2184                Created {} technology layers
ODB 0224 lefin.cpp:2188                Created {} technology vias
ODB 0225 lefin.cpp:2190                Created {} library cells
ODB 0226 lefin.cpp:2192            Finished LEF file:  {}
ODB 0227 lefin.cpp:2203            Error: technology already exists
ODB 0228 lefin.cpp:2232            Error: technology does not exists
ODB 0229 lefin.cpp:2237            Error: library ({}) already exists
ODB 0230 lefin.cpp:2267            Error: library ({}) already exists
ODB 0231 lefin.cpp:2273            Error: technology already exists
ODB 0232 lefin.cpp:2313            Error: library ({}) already exists
ODB 0233 lefin.cpp:2319            Error: technology already exists
ODB 0234 lefin.cpp:2335            Reading LEF file:  {} ...
ODB 0235 lefin.cpp:2337            Error reading {}
ODB 0236 lefin.cpp:2347            Finished LEF file:  {}
ODB 0237 lefin.cpp:2351                Created {} technology layers
ODB 0238 lefin.cpp:2355                Created {} technology vias
ODB 0239 lefin.cpp:2358                Created {} library cells
ODB 0240 reader.cpp:557            error: Cannot open LEF file {}
ODB 0241 create_box.cpp:154        error: Cannot create a via instance, via ({}) has no shapes
ODB 0242 create_box.cpp:183        error: Can not determine which direction to continue path,
ODB 0243 create_box.cpp:186               via ({}) spans above and below the current layer ({}).
ODB 0244 create_box.cpp:218        error: Cannot create a via instance, via ({}) has no shapes
ODB 0245 create_box.cpp:247        error: Net {}: Can not determine which direction to continue path,
ODB 0246 lefin.cpp:2175            unknown incomplete layer prop of type {}
ODB 0247 definReader.cpp:927       skipping undefined pin {} encountered in {} DEF
ODB 0248 definReader.cpp:458       skipping undefined comp {} encountered in {} DEF
ODB 0249 definReader.cpp:1454      skipping undefined net {} encountered in FLOORPLAN DEF
ODB 0250 definReader.cpp:1632      Chip does not exist
ODB 0252 definReader.cpp:1653          Updated {} pins.
ODB 0253 definReader.cpp:1663          Updated {} components.
ODB 0254 definReader.cpp:1681          Updated {} nets and {} connections.
ODB 0260 definReader.cpp:69        DESIGN is not defined in DEF
ODB 0261 definReader.cpp:330       Block with name \"{}\" already exists, renaming too \"{}\"
ODB 0270 reader.cpp:548            error: Cannot open zipped LEF file {}
ODB 0271 definReader.cpp:1836      error: Cannot open zipped DEF file {}
ODB 0273 dbUtil.cpp:929            Create ND RULE {} for layer/width {},{}
ODB 0274 create_box.cpp:59         Zero length path segment ({},{}) ({},{})
ODB 0275 definReader.cpp:691       skipping undefined net {} encountered in FLOORPLAN DEF
ODB 0276 create_box.cpp:252               via ({}) spans above and below the current layer ({}).
ODB 0277 lefin.cpp:2119            dropping LEF58_SPACING rule for cut layer {} for referencing undefined layer {}
ODB 0279 lefin.cpp:729             parse mismatch in layer property {} for layer {} : \"{}\"
ODB 0280 lefin.cpp:2135            dropping LEF58_SPACINGTABLE rule for cut layer {} for referencing undefined layer {}
ODB 0282 dbTechLayer.cpp:1859      setNumMask {} not in range [1,3]
ODB 0283 cdl.cpp:113               Can't open masters file {}.
ODB 0284 cdl.cpp:144               Master {} not found.
ODB 0285 cdl.cpp:148               Master {} seen more than once in {}.
ODB 0286 cdl.cpp:159               Terminal {} of CDL master {} not found in LEF.
ODB 0287 cdl.cpp:220               Master {} was not in the masters CDL files.
ODB 0288 lefin.cpp:2217            LEF data from {} is discarded due to errors
ODB 0289 lefin.cpp:2294            LEF data from {} is discarded due to errors
ODB 0290 lefin.cpp:2364            LEF data discarded due to errors
ODB 0291 lefin.cpp:2342            LEF data from {} is discarded due to errors
ODB 0292 lefin.cpp:2254            LEF data from {} is discarded due to errors
ODB 0293 definReader.cpp:1297      TECHNOLOGY is ignored
ODB 0294 dbObject.cpp:91           dbInstHdrObj not expected in getDbName
ODB 0295 dbObject.cpp:191          dbHierObj not expected in getDbName
ODB 0296 dbObject.cpp:377          dbNameObj not expected in getDbName
ODB 0297 dbModule.cpp:196          Physical only instance {} can't be added to module {}
ODB 0298 dbModule.cpp:310          The top module can't be destroyed.
ODB 0299 definVia.cpp:257          Via {} has only {} shapes and must have at least three.
ODB 0300 definVia.cpp:267          Via {} has cut top layer {}
ODB 0301 definVia.cpp:277          Via {} has cut bottom layer {}
ODB 0302 definVia.cpp:293          Via {} has no cut shapes.
ODB 0303 util.cpp:229              The initial {} rows ({} sites) were cut with {} shapes for a total of {} rows ({} sites).
ODB 0304 definGroup.cpp:61         Group \"{}\" already exists
ODB 0305 definGroup.cpp:74         Region \"{}\" is not found
ODB 0306 definGroup.cpp:99         error: netlist component ({}) is not defined
ODB 0307 dbBlock.cpp:3546          Guides file could not be opened.
ODB 0308 odb.tcl:10                please load the design before trying to use this command
ODB 0309 odb.tcl:15                duplicate group name
ODB 0310 odb.tcl:27                please load the design before trying to use this command
ODB 0311 odb.tcl:35                please define either top module or the modinst path
ODB 0312 odb.tcl:38                module does not exist
ODB 0313 odb.tcl:47                duplicate group name
ODB 0314 odb.tcl:59                duplicate group name
ODB 0315 odb.tcl:196               -area is a list of 4 coordinates
ODB 0316 odb.tcl:204               please define area
ODB 0317 odb.tcl:211               please load the design before trying to use this command
ODB 0318 odb.tcl:216               duplicate region name
ODB 0319 odb.tcl:223               duplicate group name
ODB 0320 odb.tcl:236               please load the design before trying to use this command
ODB 0321 odb.tcl:241               group does not exist
ODB 0322 odb.tcl:244               group is not of physical cluster type
ODB 0323 odb.tcl:257               please load the design before trying to use this command
ODB 0324 odb.tcl:262               group does not exist
ODB 0325 odb.tcl:265               group is not of voltage domain type
ODB 0326 odb.tcl:277               define domain name
ODB 0327 odb.tcl:282               define net name
ODB 0328 odb.tcl:287               please load the design before trying to use this command
ODB 0329 odb.tcl:293               group does not exist
ODB 0330 odb.tcl:296               group is not of voltage domain type
ODB 0331 odb.tcl:299               net does not exist
ODB 0332 odb.tcl:311               define domain name
ODB 0333 odb.tcl:316               define net name
ODB 0334 odb.tcl:321               please load the design before trying to use this command
ODB 0335 odb.tcl:327               group does not exist
ODB 0336 odb.tcl:330               group is not of voltage domain type
ODB 0337 odb.tcl:333               net does not exist
ODB 0338 odb.tcl:347               please load the design before trying to use this command
ODB 0339 odb.tcl:352               cluster does not exist
ODB 0340 odb.tcl:355               group is not of physical cluster type
ODB 0341 odb.tcl:360               modinst does not exist
ODB 0342 odb.tcl:367               inst does not exist
ODB 0343 odb.tcl:374               child physical cluster does not exist
ODB 0344 odb.tcl:377               child group is not of physical cluster type
ODB 0345 odb.tcl:392               please load the design before trying to use this command
ODB 0346 odb.tcl:397               cluster does not exist
ODB 0347 odb.tcl:400               group is not of physical cluster type
ODB 0348 odb.tcl:405               parent module does not exist
ODB 0349 odb.tcl:409               modinst does not exist
ODB 0350 odb.tcl:416               inst does not exist
ODB 0351 odb.tcl:423               child physical cluster does not exist
ODB 0352 odb.tcl:426               child group is not of physical cluster type
ODB 0353 odb.tcl:438               please load the design before trying to use this command
ODB 0354 odb.tcl:456               please load the design before trying to use this command
ODB 0355 odb.tcl:519               please load the design before trying to use this command
ODB 0356 lefin.cpp:2151            dropping LEF58_METALWIDTHVIAMAP for referencing undefined layer {}
ODB 0357 cdl.cpp:214               Master {} was not in the masters CDL files, but master has no pins.
ODB 0358 cdl.cpp:189               cannot open file {}
ODB 0359 dbInst.cpp:478            Attempt to change the origin of {} instance {}
ODB 0360 dbInst.cpp:572            Attempt to change the orientation of {} instance {}
ODB 0361 lefin.cpp:2165            dropping LEF58_AREA for referencing undefined layer {}
ODB 0362 dbInst.cpp:1424           Attempt to destroy dont_touch instance {}
ODB 0364 dbNet.cpp:2944            Attempt to destroy dont_touch net {}
ODB 0367 dbModule.cpp:209          Attempt to change the module of dont_touch instance {}
ODB 0368 dbInst.cpp:1159           Attempt to change master of dont_touch instance {}
ODB 0369 dbITerm.cpp:468           Attempt to connect iterm of dont_touch instance {}
ODB 0370 dbITerm.cpp:530           Attempt to disconnect iterm of dont_touch instance {}
ODB 0371 dbModule.cpp:244          Attempt to remove dont_touch instance {} from parent module
ODB 0372 dbITerm.cpp:541           Attempt to disconnect iterm of dont_touch net {}
ODB 0373 dbITerm.cpp:476           Attempt to connect iterm to dont_touch net {}
ODB 0374 dbBTerm.cpp:678           Attempt to destroy bterm on dont_touch net {}
ODB 0375 dbBTerm.cpp:449           Attempt to disconnect bterm of dont_touch net {}
ODB 0376 dbBTerm.cpp:623           Attempt to create bterm on dont_touch net {}
ODB 0377 dbBTerm.cpp:415           Attempt to connect bterm to dont_touch net {}
ODB 0378 dbBlock.cpp:4048          Global connections are not set up.
ODB 0379 dbGlobalConnect.cpp:320   {} is marked do not touch, will be skipped for global conenctions
ODB 0380 dbGlobalConnect.cpp:349   {}/{} is connected to {} which is marked do not touch, this connection will not be modified.
ODB 0381 dbBlock.cpp:4022          Invalid net specified.
ODB 0382 dbBlock.cpp:4026          {} is marked do not touch, which will cause the global connect rule to be ignored.
ODB 0383 dbBlock.cpp:4094          {} is marked do not touch and will be skipped in global connections.
ODB 0384 dbGlobalConnect.cpp:280   Invalid regular expression specified the {} pattern: {}
ODB 0385 dbInst.cpp:1337           Attempt to create instance with duplicate name: {}
ODB 0386 util.cpp:213              {} contains {} placed instances and will not be cut.
ODB 0387 definNonDefaultRule.cpp:224 error: Non-default rule ({}) has no rule for layer {}.
ODB 0388 lefin.cpp:736             unsupported {} property for layer {} :\"{}\"
ODB 0389 dbUtil.cpp:92             Cannot allocate {} MBytes for mapArray
ODB 0390 tmg_conn.cpp:1268         order_wires failed: net {}, shorts to another term at wire point ({} {})
ODB 0391 tmg_conn.cpp:1297         order_wires failed: net {}, shorts to another term at wire point ({} {})
ODB 0392 tmg_conn.cpp:1332         order_wires failed: net {}, shorts to another term at wire point ({} {})
ODB 0393 tmg_conn.cpp:1874         tmg_conn::addToWire: value of k is negative: {}
ODB 0394 dbSearch.cpp:1542         Cannot find instance in DB with id {}
ODB 0395 tmg_conn.cpp:1626         cannot order {}
ODB 0396 tmg_conn.cpp:1698         cannot order {}
ODB 0397 dbSearch.cpp:1551         Cannot find instance in DB with name {}
ODB 0398 dbUtil.cpp:735            Cannot open file {} for writting
ODB 0399 dbUtil.cpp:777            Cannot open file {} for writting
ODB 0400 dbUtil.cpp:1022           Cannot create wire, because net name is NULL\n
ODB 0401 dbUtil.cpp:1024           Cannot create wire, because routing layer ({}) is invalid
ODB 0402 dbUtil.cpp:1073           Cannot create net %s, because wire width ({}) is less than minWidth ({}) on layer {}
ODB 0403 dbUtil.cpp:1099           Cannot create net {}, because failed to create bterms
ODB 0404 dbUtil.cpp:1332           Cannot create wire, because net name is NULL
ODB 0405 dbUtil.cpp:1334           Cannot create wire, because routing layer ({}) is invalid
ODB 0406 dbUtil.cpp:1408           Cannot create net {}, duplicate net
ODB 0407 dbUtil.cpp:1422           Cannot create net {}, because failed to create bterms
ODB 0408 dbUtil.cpp:1533           Cannot create wire, because net name is NULL
ODB 0409 dbUtil.cpp:1540           Cannot create net {}, duplicate net
ODB 0410 dbUtil.cpp:1562           Cannot create wire, because routing layer ({}) is invalid
ODB 0411 dbUtil.cpp:1570           Cannot create wire, because routing layer ({}) is invalid
ODB 0412 dbUtil.cpp:1596           Cannot create wire, because routing layer ({}) is invalid
ODB 0413 dbUtil.cpp:1604           Cannot create wire, because routing layer ({}) is invalid
ODB 0414 dbSearch.cpp:1589         Cannot find instance term in DB with id {}
ODB 0415 dbSearch.cpp:2085         Cannot find net in DB with id {}
ODB 0416 dbSearch.cpp:2157         Cannot find block term in DB with id {}
ODB 0417 dbUtil.cpp:131            There is already an ECO block present! Will continue updating
ODB 0418 dbSearch.cpp:2101         Cannot find net in DB with name {}
ODB 0419 dbSearch.cpp:2185         Cannot find block term in DB with name {}
ODB 0420 tmg_conn.cpp:646          tmg_conn::detachTilePins: tilepin inside iterm.
ODB 0421 definReader.cpp:1846      DEF parser returns an error!
ODB 0422 definReader.cpp:1882      DEF parser returns an error!
ODB 0423 lefin.cpp:607             LEF58_REGION layer {} ignored
ODB 0424 parse.cpp:65              Cannot zero/negative number of chars
ODB 0428 parse.cpp:50              Cannot open file {} for \"{}\"
ODB 0429 parse.cpp:412             Syntax Error at line {} ({})
ODB 0430 dbBox.cpp:757             Layer {} has index {} which is too large to be stored
ODB 0431 dbMaster.cpp:739          Can't delete master {} which still has instances
ODB 1000 odb.tcl:69                Layer ${layerName} not found, skipping NDR for this layer
ODB 1001 odb.tcl:137               Layer ${firstLayer} not found
ODB 1002 odb.tcl:140               Layer ${lastLayer} not found
ODB 1004 odb.tcl:152               -name is missing
ODB 1005 odb.tcl:159               NonDefaultRule ${name} already exists
ODB 1006 odb.tcl:164               Spacing values \[$spacings\] are malformed
ODB 1007 odb.tcl:171               Width values \[$widths\] are malformed
ODB 1008 odb.tcl:179               Via ${viaName} not found, skipping NDR for this via
ODB 1009 odb.tcl:89                Invalid input in create_ndr cmd
ODB 1015 lefout.cpp:1267           Cannot open LEF file %s\n
ODB 1033 lefout.cpp:1285           Cannot open LEF file %s\n
ODB 1051 lefout.cpp:1303           Cannot open LEF file %s\n
ODB 1072 lefout.cpp:1323           Cannot open LEF file %s\n
ODB 1100 dbAccessPoint.cpp:323     Access direction is of unknown type
ODB 1101 dbAccessPoint.cpp:343     Access direction is of unknown type
ODB 1102 dbWireCodec.cpp:630       Mask color: {}, but must be between 1 and 3
ODB 2000 lefin.cpp:1175            Cannot parse LEF property '{}' with value '{}'
ORD 0001 OpenRoad.tcl:45           $filename does not exist.
ORD 0002 OpenRoad.tcl:48           $filename is not readable.
ORD 0003 OpenRoad.tcl:71           $filename does not exist.
ORD 0004 OpenRoad.tcl:74           $filename is not readable.
ORD 0005 OpenRoad.tcl:77           No technology has been read.
ORD 0006 OpenRoad.tcl:107          DEF versions 5.8, 5.7, 5.6, 5.5, 5.4, 5.3 supported.
ORD 0007 OpenRoad.tcl:172          $filename does not exist.
ORD 0008 OpenRoad.tcl:175          $filename is not readable.
ORD 0013 OpenRoad.tcl:325          Command units uninitialized. Use the read_liberty or set_cmd_units command to set units.
ORD 0014 Metrics.tcl:64            both -setup and -hold specified.
ORD 0015 OpenRoad.i:404            Unknown tool name {}
ORD 0016 OpenRoad.tcl:87           Options -incremental, -floorplan_initialization, and -child are mutually exclusive.
ORD 0017 Metrics.tcl:81            both -setup and -hold specified.
ORD 0018 Metrics.tcl:98            both -setup and -hold specified.
ORD 0019 Metrics.tcl:48            both -setup and -hold specified.
ORD 0030 OpenRoad.cc:540           Using {} thread(s).
ORD 0031 OpenRoad.cc:526           Unable to determine maximum number of threads.\nOne thread will be used.
ORD 0032 OpenRoad.cc:557           Invalid thread number specification: {}.
ORD 0033 OpenRoad.tcl:80           -order_wires is deprecated.
ORD 0034 OpenRoad.cc:384           More than one lib exists, multiple files will be written.
ORD 0036 Design.cc:64              A block already exists in the db
ORD 0037 Design.cc:124             No block loaded.
ORD 0038 Main.cc:265               -gui is not yet supported with -python
ORD 0039 Main.cc:269               .openroad ignored with -python
ORD 0041 OpenRoad.tcl:271          The flags -power and -ground of the add_global_connection command are mutually exclusive.
ORD 0042 OpenRoad.tcl:275          The -net option of the add_global_connection command is required.
ORD 0043 OpenRoad.tcl:283          The -pin_pattern option of the add_global_connection command is required.
ORD 0044 OpenRoad.tcl:290          Net created for $keys(-net), if intended as power or ground net add the -power/-ground switch as appropriate.
ORD 0045 OpenRoad.tcl:312          Region \"$keys(-region)\" not defined
ORD 0046 OpenRoad.tcl:304          -defer_connection has been deprecated.
ORD 0047 OpenRoad.cc:421           You can't load a new db file as the db is already populated
ORD 0048 OpenRoad.cc:304           You can't load a new DEF file as the db is already populated.
ORD 0101 Design.cc:80              Only one of the options -incremental and -floorplan_init can be set at a time
ORD 0101 Resizer.tcl:48            Use -layer or -via but not both.
ORD 0102 Design.cc:86              No technology has been read.
ORD 0102 Resizer.tcl:57            layer $layer_name not found.
ORD 0103 Resizer.tcl:61            $layer_name is not a routing layer.
ORD 0104 Resizer.tcl:65            missing -capacitance or -resistance argument.
ORD 0105 OpenRoad.cc:462           Can't open {}
ORD 0105 Resizer.tcl:98            via $layer_name not found.
ORD 0106 Resizer.tcl:102           -capacitance not supported for vias.
ORD 0108 Resizer.tcl:120           no -resistance specified for via.
ORD 0109 Resizer.tcl:123           missing -layer or -via argument.
ORD 1001 dbNetwork.cc:918          LEF macro {} pin {} missing from liberty cell.
ORD 1002 dbNetwork.cc:1040         Liberty cell {} pin {} missing from LEF macro.
ORD 1003 dbNetwork.cc:1217         deletePin not implemented for dbITerm
ORD 1004 dbNetwork.cc:1249         unimplemented network function mergeInto
ORD 1005 dbNetwork.cc:1254         unimplemented network function mergeInto
ORD 1006 dbNetwork.cc:1318         pin is not ITerm or BTerm
ORD 1007 dbNetwork.cc:1375         unhandled port direction
ORD 1008 dbNetwork.cc:1447         unknown master term type
ORD 1009 OpenRoad.tcl:193          -name is missing.
ORD 1009 dbReadVerilog.tcl:51      missing top_cell_name argument and no current_design.
ORD 1010 OpenRoad.tcl:196          Either -net or -all_clocks need to be defined.
ORD 1010 dbReadVerilog.tcl:58      no technology has been read.
ORD 1011 OpenRoad.tcl:202          No NDR named ${ndrName} found.
ORD 1011 dbReadVerilog.cc:425      LEF master {} has no liberty cell.
ORD 1012 OpenRoad.tcl:208          No net named ${netName} found.
ORD 1012 dbReadVerilog.cc:431      Liberty cell {} has no LEF master.
ORD 1013 OpenRoad.tcl:155          -masters is required.
ORD 1013 dbReadVerilog.cc:293      instance {} LEF master {} not found.
ORD 1014 dbReadVerilog.cc:275      hierachical instance creation failed for {} of {}
ORD 1015 dbReadVerilog.cc:302      leaf instance creation failed for {} of {}
ORD 1016 dbNetwork.cc:1290         instance is not Inst or ModInst
ORD 1050 OpenRoad.tcl:138          Options -bloat and -bloat_occupied_layers are both set. At most one should be used.
PAD 0001 ICeWall.cpp:557           Unable to place {} ({}) at ({:.3f}um, {:.3f}um) - ({:.3f}um, {:.3f}um) as it overlaps with {} ({})
PAD 0002 ICeWall.cpp:933           {}/{} ({}) and {}/{} ({}) are touching, but are connected to different nets
PAD 0003 RDLRouter.cpp:119         {:.3f}um is below the minimum width for {}, changing to {:.3f}um
PAD 0004 RDLRouter.cpp:133         {:.3f}um is below the minimum spacing for {}, changing to {:.3f}um
PAD 0005 RDLRouter.cpp:184         Routing {} nets
PAD 0006 RDLRouter.cpp:230         Failed to route the following {} nets:
PAD 0007 RDLRouter.cpp:247         Failed to route {} nets.
PAD 0008 RDLRouter.cpp:294         Unable to snap ({:.3f}um, {:.3f}um) to routing grid.
PAD 0009 RDLRouter.cpp:419         No edges added to routing grid to access ({:.3f}um, {:.3f}um).
PAD 0010 RDLRouter.cpp:1150        {} only has one iterm on {} layer
PAD 0011 ICeWall.cpp:76            {} is not of type {}, but is instead {}
PAD 0012 ICeWall.cpp:90            {} is not of type {}, but is instead {}
PAD 0013 ICeWall.cpp:404           Unable to find {} row to place a corner cell in
PAD 0014 ICeWall.cpp:261           Horizontal site must be speficied.
PAD 0015 ICeWall.cpp:264           Vertical site must be speficied.
PAD 0016 ICeWall.cpp:267           Corner site must be speficied.
PAD 0018 ICeWall.cpp:438           Unable to create instance {} without master
PAD 0019 ICeWall.cpp:445           Row must be specified to place a pad
PAD 0020 ICeWall.cpp:586           Row must be specified to place IO filler
PAD 0021 ICeWall.cpp:736           Row must be specified to remove IO filler
PAD 0022 ICeWall.cpp:1127          Layer must be specified to perform routing.
PAD 0023 ICeWall.cpp:73            Master must be specified.
PAD 0024 ICeWall.cpp:181           Instance must be specified to assign it to a bump.
PAD 0025 ICeWall.cpp:186           Net must be specified to assign it to a bump.
PAD 0026 ICeWall.cpp:649           Filling {} ({:.3f}um -> {:.3f}um) will result in a gap.
PAD 0027 ICeWall.cpp:761           Bond master must be specified to place bond pads
PAD 0028 ICeWall.cpp:397           Corner master must be specified.
PAD 0029 ICeWall.cpp:506           {} is not a recognized IO row.
PAD 0030 ICeWall.cpp:716           Unable to fill gap completely {:.3f}um -> {:.3f}um in row {}
PAD 0031 ICeWall.cpp:797           {} contains more than 1 pin shape on {}
PAD 0032 ICeWall.cpp:791           Unable to determine the top layer of {}
PAD 0033 ICeWall.cpp:159           Could not find a block terminal associated with net: \"{}\", creating now.
PAD 0034 ICeWall.cpp:166           Unable to create block terminal: {}
PAD 0100 pad.tcl:370               Unable to find site: $name
PAD 0101 pad.tcl:378               Unable to find master: $name
PAD 0102 pad.tcl:386               Unable to find instance: $name
PAD 0103 pad.tcl:394               Unable to find net: $name
PAD 0104 pad.tcl:402               $arg is required for $cmd
PAD 0105 pad.tcl:329               Unable to find layer: $keys(-layer)
PAD 0106 pad.i:144                 Unable to find row: {}
PAD 0107 pad.tcl:335               Unable to find techvia: $keys(-bump_via)
PAD 0108 pad.tcl:342               Unable to find techvia: $keys(-pad_via)
PAD 0109 pad.tcl:410               Unable to find instance: $inst_name
PAD 0110 pad.tcl:415               Unable to find iterm: $iterm_name of $inst_name
PAD 0111 pad.tcl:420               Unable to find net: $net_name
PAD 9001 ICeWall.tcl:1925          $str\nIncorrect signal assignments ([llength $errors]) found.
PAD 9002 ICeWall.tcl:1721          Not enough bumps: available [expr 2 * ($num_signals_top_bottom + $num_signals_left_right)], required $required.
PAD 9004 ICeWall.tcl:2508          Cannot find a terminal [get_padcell_signal_name $padcell] for ${padcell}.
PAD 9005 ICeWall.tcl:412           Illegal orientation \"$orient\" specified.
PAD 9006 ICeWall.tcl:458           Illegal orientation \"$orient\" specified.
PAD 9007 ICeWall.tcl:1895          File $signal_assignment_file not found.
PAD 9008 ICeWall.tcl:1134          Cannot find cell $name in the database.
PAD 9009 ICeWall.tcl:5020          Expected 1, 2 or 4 offset values, got [llength $args].
PAD 9010 ICeWall.tcl:5049          Expected 1, 2 or 4 inner_offset values, got [llength $args].
PAD 9011 ICeWall.tcl:1683          Expected instance $name for padcell, $padcell not found.
PAD 9012 ICeWall.tcl:2552          Cannot find a terminal $signal_name to associate with bondpad [$inst getName].
PAD 9014 ICeWall.tcl:4671          Net ${signal}_$section already exists, so cannot be used in the padring.
PAD 9015 ICeWall.tcl:4344          No cells found on $side_name side.
PAD 9016 ICeWall.tcl:768           Scaled core area not defined.
PAD 9017 ICeWall.tcl:2038          Found [llength $pad_connections] top level connections to $pin_name of padcell i$padcell (inst:[$inst getName]), expecting only 1.
PAD 9018 ICeWall.tcl:4696          No terminal $signal found on $inst_name.
PAD 9019 ICeWall.tcl:2599          Cannot find shape on layer [get_footprint_pad_pin_layer] for [$inst getName]:[[$inst getMaster] getName]:[$mterm getName].
PAD 9021 ICeWall.tcl:1341          Value of bump spacing_to_edge not specified.
PAD 9022 ICeWall.tcl:1323          Cannot find padcell $padcell.
PAD 9023 ICeWall.tcl:1328          Signal name for padcell $padcell has not been set.
PAD 9024 ICeWall.tcl:495           Cannot find bondpad type in library.
PAD 9025 ICeWall.tcl:566           No instance found for $padcell.
PAD 9026 ICeWall.tcl:506           Cannot find bondpad type in library.
PAD 9027 ICeWall.tcl:3276          Illegal orientation $orientation specified.
PAD 9028 ICeWall.tcl:3296          Illegal orientation $orientation specified.
PAD 9029 ICeWall.tcl:4748          No types specified in the library.
PAD 9030 ICeWall.tcl:4816          Unrecognized arguments to init_footprint $arglist.
PAD 9031 ICeWall.tcl:671           No die_area specified in the footprint specification.
PAD 9032 ICeWall.tcl:967           Cannot find net $signal_name for $padcell in the design.
PAD 9033 ICeWall.tcl:1240          No value defined for pad_pin_name in the library or cell data for $type.
PAD 9034 ICeWall.tcl:2727          No bump pitch table defined in the library.
PAD 9035 ICeWall.tcl:2813          No bump_pitch defined in library data.
PAD 9036 ICeWall.tcl:2893          No width defined for selected bump cell $cell_name.
PAD 9037 ICeWall.tcl:2865          No bump cell defined in library data.
PAD 9038 ICeWall.tcl:2904          No bump_pin_name attribute found in the library.
PAD 9039 ICeWall.tcl:2916          No rdl_width defined in library data.
PAD 9040 ICeWall.tcl:2929          No rdl_spacing defined in library data.
PAD 9041 ICeWall.tcl:685           A value for core_area must specified in the footprint specification, or in the environment variable CORE_AREA.
PAD 9042 ICeWall.tcl:2095          Cannot find any pads on $side side.
PAD 9043 ICeWall.tcl:2098          Pads must be defined on all sides of the die for successful extraction.
PAD 9044 ICeWall.tcl:2230          Cannot open file $signal_map_file.
PAD 9045 ICeWall.tcl:2246          Cannot open file $footprint_file.
PAD 9046 ICeWall.tcl:2285          No power nets found in design.
PAD 9047 ICeWall.tcl:2290          No ground nets found in design.
PAD 9048 ICeWall.tcl:2654          No padcell instance found for $padcell.
PAD 9049 ICeWall.tcl:1143          No cells defined in the library description.
PAD 9050 ICeWall.tcl:4661          Multiple nets found on $signal in padring.
PAD 9051 ICeWall.tcl:2539          Creating padring net: $signal_name.
PAD 9052 ICeWall.tcl:3831          Creating padring net: _UNASSIGNED_$idx.
PAD 9053 ICeWall.tcl:4702          Creating padring nets: [join $report_nets_created {, }].
PAD 9054 ICeWall.tcl:374           Parameter center \"$center\" missing a value for x.
PAD 9055 ICeWall.tcl:377           Parameter center \"$center\" missing a value for y.
PAD 9056 ICeWall.tcl:420           Parameter center \"$center\" missing a value for x.
PAD 9057 ICeWall.tcl:423           Parameter center \"$center\" missing a value for y.
PAD 9058 ICeWall.tcl:469           Footprint has no padcell attribute.
PAD 9059 ICeWall.tcl:473           No side attribute specified for padcell $padcell.
PAD 9060 ICeWall.tcl:585           Cannot determine location of padcell $padcell.
PAD 9061 ICeWall.tcl:716           Footprint attribute die_area has not been defined.
PAD 9062 ICeWall.tcl:727           Footprint attribute die_area has not been defined.
PAD 9063 ICeWall.tcl:864           Padcell $padcell_name not specified.
PAD 9064 ICeWall.tcl:870           No type attribute specified for padcell $padcell_name.
PAD 9065 ICeWall.tcl:912           No type attribute specified for padcell $padcell.
PAD 9066 ICeWall.tcl:1012          Library data has no type entry $type.
PAD 9070 ICeWall.tcl:1189          Library does not have type $type specified.
PAD 9071 ICeWall.tcl:1203          No cell $cell_name found.
PAD 9072 ICeWall.tcl:1398          No bump attribute for padcell $padcell.
PAD 9073 ICeWall.tcl:1402          No row attribute specified for bump associated with padcell $padcell.
PAD 9074 ICeWall.tcl:1405          No col attribute specified for bump associated with padcell $padcell.
PAD 9075 ICeWall.tcl:1442          No bump attribute for padcell $padcell.
PAD 9076 ICeWall.tcl:1445          No row attribute specified for bump associated with padcell $padcell.
PAD 9077 ICeWall.tcl:1448          No col attribute specified for bump associated with padcell $padcell.
PAD 9078 ICeWall.tcl:2566          Layer [get_footprint_pin_layer] not defined in technology.
PAD 9079 ICeWall.tcl:2968          Footprint does not have the pads_per_pitch attribute specified.
PAD 9080 ICeWall.tcl:4428          Attribute $corner not specified in pad_ring ($pad_ring).
PAD 9081 ICeWall.tcl:4438          Attribute $corner not specified in pad_ring ($pad_ring).
PAD 9082 ICeWall.tcl:4563          Type $type not specified in the set of library types.
PAD 9083 ICeWall.tcl:4567          Cell $cell_ref of Type $type is not specified in the list of cells in the library.
PAD 9084 ICeWall.tcl:4721          Type $type not specified in the set of library types.
PAD 9085 ICeWall.tcl:4725          Cell $cell_ref of Type $type is not specified in the list of cells in the library.
PAD 9086 ICeWall.tcl:4881          Type $type not specified in the set of library types.
PAD 9087 ICeWall.tcl:4885          Cell $cell_ref of Type $type is not specified in the list of cells in the library.
PAD 9091 ICeWall.tcl:5293          No signal $signal_name defined for padcell.
PAD 9092 ICeWall.tcl:5291          No signal $signal_name or $try_signal defined for padcell.
PAD 9093 ICeWall.tcl:5307          Signal \"$signal_name\" not found in design.
PAD 9094 ICeWall.tcl:5323          Value for -edge_name ($edge_name) not permitted, choose one of bottom, right, top or left.
PAD 9095 ICeWall.tcl:5333          Value for -type ($type) does not match any library types ([dict keys [dict get $library types]]).
PAD 9096 ICeWall.tcl:1145          No cell $cell_type defined in library ([dict keys [dict get $library cells]]).
PAD 9097 ICeWall.tcl:1147          No entry found in library definition for cell $cell_type on $position side.
PAD 9098 ICeWall.tcl:5336          No library types defined.
PAD 9099 ICeWall.tcl:5434          Invalid orientation $orient, must be one of \"$valid\".
PAD 9100 ICeWall.tcl:5441          Incorrect number of arguments for location, expected an even number, got [llength $location] ($location).
PAD 9101 ICeWall.tcl:5444          Only one of center or origin may be specified for -location ($location).
PAD 9102 ICeWall.tcl:5449          Incorrect value specified for -location center ([dict get $location center]), $msg.
PAD 9103 ICeWall.tcl:5454          Incorrect value specified for -location origin ([dict get $location origin]), $msg.
PAD 9104 ICeWall.tcl:5457          Required origin or center not specified for -location ($location).
PAD 9105 ICeWall.tcl:5471          Specification of bondpads is only allowed for wirebond padring layouts.
PAD 9106 ICeWall.tcl:5480          Specification of bumps is only allowed for flipchip padring layouts.
PAD 9109 ICeWall.tcl:5858          Incorrect number of arguments for add_pad - expected an even number, received [llength $args].
PAD 9110 ICeWall.tcl:5876          Must specify -type option if -name is not specified.
PAD 9111 ICeWall.tcl:5779          Unrecognized argument $arg, should be one of -pitch, -bump_pin_name, -spacing_to_edge, -cell_name, -bumps_per_tile, -rdl_layer, -rdl_width, -rdl_spacing.
PAD 9112 ICeWall.tcl:5909          Padcell $padcell_duplicate already defined to use [dict get $padcell signal_name].
PAD 9113 ICeWall.tcl:6538          Type specified must be flipchip or wirebond.
PAD 9114 ICeWall.tcl:604           No origin information specified for padcell $padcell $type $inst.
PAD 9115 ICeWall.tcl:624           No origin information specified for padcell $padcell.
PAD 9116 ICeWall.tcl:787           Side for padcell $padcell cannot be determined.
PAD 9117 ICeWall.tcl:803           No orient entry for cell reference $cell_ref matching orientation $orient.
PAD 9119 ICeWall.tcl:808           No cell reference $cell_ref found in library data.
PAD 9120 ICeWall.tcl:1167          Padcell $padcell does not have any location information to derive orientation.
PAD 9121 ICeWall.tcl:1170          Padcell $padcell does not define orientation for $element.
PAD 9122 ICeWall.tcl:5539          Cannot find an instance with name \"$inst_name\".
PAD 9123 ICeWall.tcl:5925          Attribute 'name' not defined for padcell $padcell.
PAD 9124 ICeWall.tcl:5955          Cell type $type does not exist in the set of library types.
PAD 9125 ICeWall.tcl:5962          No type specified for padcell $padcell.
PAD 9126 ICeWall.tcl:5968          Only one of center or origin should be used to specify the location of padcell $padcell.
PAD 9127 ICeWall.tcl:5987          Cannot determine side for padcell $padcell, need to sepecify the location or the required edge for the padcell.
PAD 9128 ICeWall.tcl:5994          No orientation specified for $cell_ref for side $side_name.
PAD 9129 ICeWall.tcl:6012          Cannot determine cell name for $padcell_name from library element $cell_ref.
PAD 9130 ICeWall.tcl:6018          Cell $cell_name not loaded into design.
PAD 9131 ICeWall.tcl:6031          Orientation of padcell $padcell_name is $orient, which is different from the orientation expected for padcells on side $side_name ($side_from_orient).
PAD 9132 ICeWall.tcl:6037          Missing orientation information for $cell_ref on side $side_name.
PAD 9133 ICeWall.tcl:6051          Bondpad cell $bondpad_cell_ref not found in library definition.
PAD 9134 ICeWall.tcl:6062          Unexpected value for orient attribute in library definition for $bondpad_cell_ref.
PAD 9135 ICeWall.tcl:6066          Expected orientation ($expected_orient) of bondpad for padcell $padcell_name, overridden with value [dict exists $padcell bondpad orient].
PAD 9136 ICeWall.tcl:6077          Unexpected value for orient attribute in library definition for $bondpad_cell_ref.
PAD 9137 ICeWall.tcl:6081          Missing orientation information for $cell_ref on side $side_name.
PAD 9140 ICeWall.tcl:5949          Type [dict get $padcell type] (cell ref - $expected_cell_name) does not match specified cell_name ($cell_name) for padcell $padcell).
PAD 9141 ICeWall.tcl:2025          Signal name for padcell $padcell has not been set.
PAD 9142 ICeWall.tcl:5601          Unexpected number of arguments for set_die_area.
PAD 9143 ICeWall.tcl:5606          Unexpected number of arguments for set_die_area.
PAD 9144 ICeWall.tcl:5626          Unexpected number of arguments for set_core_area.
PAD 9145 ICeWall.tcl:5631          Unexpected number of arguments for set_core_area.
PAD 9146 ICeWall.tcl:5730          Layer $layer_name is not a valid layer for this technology.
PAD 9147 ICeWall.tcl:5707          The pad_inst_name value must be a format string with exactly one string substitution %s.
PAD 9159 ICeWall.tcl:6005          Cell reference $cell_ref not found in library, setting cell_name to $cell_ref.
PAD 9160 ICeWall.tcl:5716          The pad_pin_name value must be a format string with exactly one string substitution %s.
PAD 9161 ICeWall.tcl:1060          Position $position not defined for $cell_ref, expecting one of [join [dict keys [dict get $library cells $cell_ref cell_name]] {, }].
PAD 9162 ICeWall.tcl:2977          Required setting for num_pads_per_tile not found.
PAD 9163 ICeWall.tcl:6110          Padcell [dict get $padcell inst_name] x location ([ord::dbu_to_microns [dict get $padcell cell scaled_center x]]) cannot connect to the bump $row,$col on the $side_name edge. The x location must satisfy [ord::dbu_to_microns $xMin] <= x <= [ord::dbu_to_microns $xMax].
PAD 9164 ICeWall.tcl:6113          Padcell [dict get $padcell inst_name] y location ([ord::dbu_to_microns [dict get $padcell cell scaled_center y]]) cannot connect to the bump $row,$col on the $side_name edge. The y location must satisfy [ord::dbu_to_microns $yMin] <= y <= [ord::dbu_to_microns $yMax].
PAD 9165 ICeWall.tcl:6165          Attribute 'name' not defined for cell $cell_inst.
PAD 9166 ICeWall.tcl:6178          Type [dict get $cell_inst type] (cell ref - $expected_cell_name) does not match specified cell_name ($cell_name) for cell $name).
PAD 9167 ICeWall.tcl:6184          Cell type $type does not exist in the set of library types.
PAD 9168 ICeWall.tcl:6191          No type specified for cell $name.
PAD 9169 ICeWall.tcl:6197          Only one of center or origin should be used to specify the location of cell $name.
PAD 9170 ICeWall.tcl:6207          Cannot determine library cell name for cell $name.
PAD 9171 ICeWall.tcl:6213          Cell $cell_name not loaded into design.
PAD 9173 ICeWall.tcl:6228          No orientation information available for $name.
PAD 9174 ICeWall.tcl:6312          Unexpected keyword in cell name specification, $msg.
PAD 9175 ICeWall.tcl:6323          Unexpected keyword in orient specification, $orient_by_side.
PAD 9176 ICeWall.tcl:6343          Cannot find $cell_name in the database.
PAD 9177 ICeWall.tcl:6347          Pin $pin_name does not exist on cell $cell_name.
PAD 9178 ICeWall.tcl:6363          Incorrect number of arguments for add_pad, expected an even number, received [llength $args].
PAD 9179 ICeWall.tcl:6371          Must specify -name option for add_libcell.
PAD 9180 ICeWall.tcl:6410          Library cell reference missing name attribute.
PAD 9181 ICeWall.tcl:6426          Library cell reference $cell_ref_name missing type attribute.
PAD 9182 ICeWall.tcl:6437          Type of $cell_ref_name ($type) clashes with existing setting for type ([dict get $library types $type]).
PAD 9183 ICeWall.tcl:6478          No specification found for which cell names to use on each side for padcell $cell_ref_name.
PAD 9184 ICeWall.tcl:6492          No specification found for the orientation of cells on each side.
PAD 9185 ICeWall.tcl:6512          No specification of the name of the external pin on cell_ref $cell_ref_name.
PAD 9187 ICeWall.tcl:365           Signal $break_signal not defined in the list of signals to connect by abutment.
PAD 9188 ICeWall.tcl:6616          Invalid placement status $placement_status, must be one of either PLACED or FIRM.
PAD 9189 ICeWall.tcl:6625          Cell $cell_name not loaded into design.
PAD 9190 ICeWall.tcl:6632          -inst_name is a required argument to the place_cell command.
PAD 9191 ICeWall.tcl:6640          Invalid orientation $orient specified, must be one of [join $valid_orientation {, }].
PAD 9192 ICeWall.tcl:6643          No orientation specified for $inst_name.
PAD 9193 ICeWall.tcl:6650          Origin is $origin, but must be a list of 2 numbers.
PAD 9194 ICeWall.tcl:6653          Invalid value specified for x value, [lindex $origin 0], $msg.
PAD 9195 ICeWall.tcl:6656          Invalid value specified for y value, [lindex $origin 1], $msg.
PAD 9196 ICeWall.tcl:6659          No origin specified for $inst_name.
PAD 9197 ICeWall.tcl:6666          Instance $inst_name not in the design, -cell must be specified to create a new instance.
PAD 9198 ICeWall.tcl:6671          Instance $inst_name expected to be $cell_name, but is actually [[$inst getMaster] getName].
PAD 9199 ICeWall.tcl:6677          Cannot create instance $inst_name of $cell_name.
PAD 9200 ICeWall.tcl:5901          Unrecognized argument $arg, should be one of -name, -signal, -edge, -type, -cell, -location, -bump, -bondpad, -inst_name.
PAD 9201 ICeWall.tcl:6389          Unrecognized argument $arg, should be one of -name, -type, -cell_name, -orient, -pad_pin_name, -break_signals, -physical_only.
PAD 9202 ICeWall.tcl:6397          Padcell $padcell_duplicate already defined to use [dict get $padcell signal_name].
PAD 9203 ICeWall.tcl:358           No cell type $breaker_cell_type defined.
PAD 9204 ICeWall.tcl:361           No cell [dict get $library types $breaker_cell_type] defined.
PAD 9205 ICeWall.tcl:5685          Incorrect number of values specified for offsets ([llength $value]), expected 1, 2 or 4.
PAD 9207 ICeWall.tcl:4779          Required type of cell ($required_type) has no libcell definition.
PAD 9208 ICeWall.tcl:205           Type option already set to [dict get $args -type], option $flag cannot be used to reset the type.
PAD 9209 ICeWall.tcl:5789          The number of padcells within a pad pitch ($num_pads_per_tile) must be a number between 1 and 5.
PAD 9210 ICeWall.tcl:5794          The number of padcells within a pad pitch (pitch $pitch: num_padcells: $value) must be a number between 1 and 5.
PAD 9211 ICeWall.tcl:5807          No RDL layer specified.
PAD 9212 ICeWall.tcl:5818          Width set for RDL layer $rdl_layer_name ([ord::dbu_to_microns $scaled_rdl_width]), is less than the minimum width of the layer in this technology ([ord::dbu_to_microns $min_width]).
PAD 9213 ICeWall.tcl:5821          Width set for RDL layer $rdl_layer_name ([ord::dbu_to_microns $scaled_rdl_width]), is greater than the maximum width of the layer in this technology ([ord::dbu_to_microns $max_width]).
PAD 9214 ICeWall.tcl:5833          Spacing set for RDL layer $rdl_layer_name ([ord::dbu_to_microns $scaled_rdl_spacing]), is less than the required spacing for the layer in this technology ([ord::dbu_to_microns $spacing]).
PAD 9215 ICeWall.tcl:5840          The number of pads within a bump pitch has not been specified.
PAD 9216 ICeWall.tcl:5880          A padcell with the name $padcell_name already exists.
PAD 9217 ICeWall.tcl:2381          Attribute $attribute $value for padcell $name has already been used for padcell [dict get $checks $attribute $value].
PAD 9218 ICeWall.tcl:51            Unrecognized arguments ([lindex $args 0]) specified for set_bump_options.
PAD 9219 ICeWall.tcl:124           Unrecognized arguments ([lindex $args 0]) specified for set_padring_options.
PAD 9220 ICeWall.tcl:195           Unrecognized arguments ([lindex $args 0]) specified for define_pad_cell.
PAD 9221 ICeWall.tcl:235           Unrecognized arguments ([lindex $args 0]) specified for add_pad.
PAD 9222 ICeWall.tcl:250           Unrecognized arguments ([lindex $args 0]) specified for initialize_padring.
PAD 9223 ICeWall.tcl:2353          Design data must be loaded before this command.
PAD 9224 ICeWall.tcl:231           Design must be loaded before calling add_pad.
PAD 9225 ICeWall.tcl:191           Library must be loaded before calling define_pad_cell.
PAD 9226 ICeWall.tcl:116           Design must be loaded before calling set_padring_options.
PAD 9227 ICeWall.tcl:243           Design must be loaded before calling initialize_padring.
PAD 9228 ICeWall.tcl:6604          Design must be loaded before calling place_cell.
PAD 9229 ICeWall.tcl:5421          The value for row is $row, but must be in the range 1 - $num_bumps_y.
PAD 9230 ICeWall.tcl:5424          The value for col is $col, but must be in the range 1 - $num_bumps_x.
PAD 9231 ICeWall.tcl:60            Design must be loaded before calling set_bump.
PAD 9232 ICeWall.tcl:83            The -power -ground and -net options are mutualy exclusive for the set_bump command.
PAD 9233 ICeWall.tcl:72            Required option -row missing for set_bump.
PAD 9234 ICeWall.tcl:75            Required option -col missing for set_bump.
PAD 9235 ICeWall.tcl:3736          Net $net_name specified as a $type net, but has alreaqdy been defined as a [dict get $bumps nets $net_name] net.
PAD 9236 ICeWall.tcl:3863          Bump $row $col is not assigned to power or ground.
PAD 9237 ICeWall.tcl:68            Unrecognized arguments ([lindex $args 0]) specified for set_bump.
PAD 9238 ICeWall.tcl:3709          Trying to set bump at ($row $col) to be $net_name, but it has already been set to [dict get $bumps $row $col net].
PAD 9239 ICeWall.tcl:5351          expecting a 2 element list in the form \"number number\".
PAD 9240 ICeWall.tcl:5344          Invalid coordinate specified $msg.
PAD 9241 ICeWall.tcl:5375          expecting a 2 element list in the form \"number number\".
PAD 9242 ICeWall.tcl:5379          Invalid array_size specified $msg.
PAD 9243 ICeWall.tcl:5408          expecting a 4 element list in the form \"row <integer> col <integer>\".
PAD 9244 ICeWall.tcl:5411          row value ([dict get $rowcol row]), not recognized as an integer.
PAD 9245 ICeWall.tcl:5414          col value ([dict get $rowcol col]), not recognized as an integer.
PAD 9246 ICeWall.tcl:5777          The use of a cover DEF is deprecated, as all RDL routes are writen to the database
PAD 9247 ICeWall.tcl:4221          Cannot fit IO pads between the following anchor cells : $anchor_cell_a, $anchor_cell_b.
PAD 9248 ICeWall.tcl:4272          The max_spacing constraint cannot be met for cell $padcell ($padcellRef), $max_spacing_ref needs to be adjacent to $padcellRef.
PAD 9249 ICeWall.tcl:4240          The max_spacing constraint cannot be met for cell $anchor_cell_a ($padcellRef), and $anchor_cell_b ($padcellRefB), because adjacent cell displacement is larger than the constraint.
PAD 9250 ICeWall.tcl:4033          No center information specified for $inst_name.
PAD 9251 ICeWall.tcl:1123          Cannot find cell $name in the database.
PAD 9252 ICeWall.tcl:2642          Bondpad cell [[$inst getMaster] getName], does not have the specified pin name ($pin_name)
PAD 9253 ICeWall.tcl:3814          Bump cell [[$inst getMaster] getName], does not have the specified pin name ($pin_name)
PAD 9254 ICeWall.tcl:5081          Unfilled gaps in the padring on $side side
PAD 9255 ICeWall.tcl:5083              [ord::dbu_to_microns [lindex $gap 0]] -> [ord::dbu_to_microns [lindex $gap 1]]
PAD 9256 ICeWall.tcl:5086          Padcell ring cannot be filled
PAD 9257 ICeWall.tcl:2621          Cannot create bondpad instance bp_${signal_name}
PAD 9258 ICeWall.tcl:5749          Routing style must be 45, 90 or under. Illegal value \"$value\" specified
PAD 9259 ICeWall.tcl:5739          Via $via does not exist.
PAD 9260 ICeWall.tcl:3465          No via has been defined to connect from padcells to rdl
PAD 9261 ICeWall.tcl:3500          No via has been defined to connect from rdl to bump
PAD 9262 ICeWall.tcl:3441          RDL path trace for $padcell (bump: $row, $col) is further from the core than the padcell pad pin
PAD 9263 ICeWall.tcl:3445          RDL path has an odd number of cor-ordinates
PAD 9264 ICeWall.tcl:3587          Malformed point ([lindex $points 0]) for padcell $padcell (points: $points)
PAD 9265 ICeWall.tcl:3625          Malformed point ($p1) for padcell $padcell (points: $points)
PAD 9266 ICeWall.tcl:3627          Malformed point ($p2) for padcell $padcell (points: $points)
PAD 9267 ICeWall.tcl:3656          Malformed point ($p1) for padcell $padcell (points: $points)
PAD 9268 ICeWall.tcl:3658          Malformed point ($p2) for padcell $padcell (points: $points)
PAD 9269 ICeWall.tcl:3665          Malformed point ($prev) for padcell $padcell (points: $points)
PAD 9270 ICeWall.tcl:3667          Malformed point ($point) for padcell $padcell (points: $points)
PAD 9271 ICeWall.tcl:3677          Malformed point ([lindex $points end]) for padcell $padcell (points: $points)
PAR 0001 Coarsener.cpp:156         Hierarchical coarsening time {} seconds
PAR 0002 TritonPart.cpp:252        Number of partitions = {}
PAR 0003 TritonPart.cpp:253        UBfactor = {}
PAR 0004 TritonPart.cpp:254        Seed = {}
PAR 0005 TritonPart.cpp:255        Vertex dimensions = {}
PAR 0006 TritonPart.cpp:256        Hyperedge dimensions = {}
PAR 0007 TritonPart.cpp:257        Placement dimensions = {}
PAR 0008 TritonPart.cpp:258        Hypergraph file = {}
PAR 0009 TritonPart.cpp:259        Solution file = {}
PAR 0010 TritonPart.cpp:260        Global net threshold = {}
PAR 0011 TritonPart.cpp:262        Fixed file  = {}
PAR 0012 TritonPart.cpp:265        Community file = {}
PAR 0013 TritonPart.cpp:268        Group file = {}
PAR 0014 TritonPart.cpp:271        Placement file = {}
PAR 0015 PartitionMgr.cpp:755      Property 'partition_id' not found for inst {}.
PAR 0016 TritonPart.cpp:370        UBfactor = {}
PAR 0017 TritonPart.cpp:371        Seed = {}
PAR 0018 TritonPart.cpp:372        Vertex dimensions = {}
PAR 0019 TritonPart.cpp:373        Hyperedge dimensions = {}
PAR 0020 TritonPart.cpp:374        Placement dimensions = {}
PAR 0021 TritonPart.cpp:375        Timing aware flag = {}
PAR 0022 PartitionMgr.cpp:844      Unable to open file {}.
PAR 0023 TritonPart.cpp:377        Global net threshold = {}
PAR 0024 TritonPart.cpp:378        Top {} critical timing paths are extracted.
PAR 0025 TritonPart.cpp:379        Fence aware flag = {}
PAR 0026 TritonPart.cpp:381        fence_lx = {}, fence_ly = {}, fence_ux = {}, fence_uy = {}
PAR 0027 TritonPart.cpp:390        Fixed file  = {}
PAR 0028 TritonPart.cpp:393        Community file = {}
PAR 0029 TritonPart.cpp:396        Group file = {}
PAR 0030 TritonPart.cpp:399        Solution file = {}
PAR 0031 TritonPart.cpp:523        Number of partitions = {}
PAR 0032 TritonPart.cpp:524        UBfactor = {}
PAR 0033 TritonPart.cpp:525        Seed = {}
PAR 0034 TritonPart.cpp:526        Vertex dimensions = {}
PAR 0035 TritonPart.cpp:527        Hyperedge dimensions = {}
PAR 0036 TritonPart.cpp:528        Placement dimensions = {}
PAR 0037 TritonPart.cpp:529        Hypergraph file = {}
PAR 0038 TritonPart.cpp:530        Solution file = {}
PAR 0039 TritonPart.cpp:532        Fixed file  = {}
PAR 0040 TritonPart.cpp:535        Community file = {}
PAR 0041 TritonPart.cpp:538        Group file = {}
PAR 0042 TritonPart.cpp:541        Placement file = {}
PAR 0043 TritonPart.cpp:579        hyperedge weight factor : [ {} ]
PAR 0044 TritonPart.cpp:591        vertex weight factor : [ {} ]
PAR 0045 TritonPart.cpp:608        placement weight factor : [ {} ]
PAR 0046 TritonPart.cpp:621        net_timing_factor : {}
PAR 0047 TritonPart.cpp:622        path_timing_factor : {}
PAR 0048 TritonPart.cpp:623        path_snaking_factor : {}
PAR 0049 TritonPart.cpp:624        timing_exp_factor : {}
PAR 0050 TritonPart.cpp:625        extra_delay : {}
PAR 0051 partitionmgr.tcl:952      Missing mandatory argument -read_file
PAR 0052 TritonPart.cpp:715        UBfactor = {}
PAR 0053 TritonPart.cpp:716        Seed = {}
PAR 0054 TritonPart.cpp:717        Vertex dimensions = {}
PAR 0055 TritonPart.cpp:718        Hyperedge dimensions = {}
PAR 0056 TritonPart.cpp:719        Placement dimensions = {}
PAR 0057 TritonPart.cpp:720        Guardband flag = {}
PAR 0058 TritonPart.cpp:721        Timing aware flag = {}
PAR 0059 TritonPart.cpp:722        Global net threshold = {}
PAR 0060 TritonPart.cpp:723        Top {} critical timing paths are extracted.
PAR 0061 TritonPart.cpp:724        Fence aware flag = {}
PAR 0062 TritonPart.cpp:726        fence_lx = {}, fence_ly = {}, fence_ux = {}, fence_uy = {}
PAR 0063 TritonPart.cpp:735        Fixed file  = {}
PAR 0064 TritonPart.cpp:738        Community file = {}
PAR 0065 TritonPart.cpp:741        Group file = {}
PAR 0066 TritonPart.cpp:744        Hypergraph file = {}
PAR 0067 TritonPart.cpp:747        Hypergraph_int_weight_file = {}
PAR 0068 TritonPart.cpp:751        Solution file = {}
PAR 0069 TritonPart.cpp:776        hyperedge weight factor : [ {} ]
PAR 0070 TritonPart.cpp:788        vertex weight factor : [ {} ]
PAR 0071 PartitionMgr.cpp:854      Unable to convert line \"{}\" to an integer in file: {}
PAR 0072 PartitionMgr.cpp:822      Unable to open file {}.
PAR 0073 PartitionMgr.cpp:831      Unable to find instance {}.
PAR 0074 PartitionMgr.cpp:865      Instances in partitioning ({}) does not match instances in netlist ({}).
PAR 0075 TritonPart.cpp:814        timing_exp_factor : {}
PAR 0076 TritonPart.cpp:815        extra_delay : {}
PAR 0077 TritonPart.cpp:1696       hyperedge weight factor : [ {} ]
PAR 0078 TritonPart.cpp:1708       vertex weight factor : [ {} ]
PAR 0079 TritonPart.cpp:1725       placement weight factor : [ {} ]
PAR 0080 TritonPart.cpp:1730       net_timing_factor : {}
PAR 0081 TritonPart.cpp:1731       path_timing_factor : {}
PAR 0082 TritonPart.cpp:1732       path_snaking_factor : {}
PAR 0083 TritonPart.cpp:1733       timing_exp_factor : {}
PAR 0084 TritonPart.cpp:1735       coarsen order : {}
PAR 0085 TritonPart.cpp:1736       thr_coarsen_hyperedge_size_skip : {}
PAR 0086 TritonPart.cpp:1740       thr_coarsen_vertices : {}
PAR 0087 TritonPart.cpp:1741       thr_coarsen_hyperedges : {}
PAR 0088 TritonPart.cpp:1743       coarsening_ratio : {}
PAR 0089 TritonPart.cpp:1744       max_coarsen_iters : {}
PAR 0090 TritonPart.cpp:1745       adj_diff_ratio : {}
PAR 0091 TritonPart.cpp:1746       min_num_vertcies_each_part : {}
PAR 0092 TritonPart.cpp:1749       num_initial_solutions : {}
PAR 0093 TritonPart.cpp:1750       num_best_initial_solutions : {}
PAR 0094 TritonPart.cpp:1753       refine_iters : {}
PAR 0095 TritonPart.cpp:1754       max_moves (FM or greedy refinement) : {}
PAR 0096 TritonPart.cpp:1756       early_stop_ratio : {}
PAR 0097 TritonPart.cpp:1757       total_corking_passes : {}
PAR 0098 TritonPart.cpp:1758       v_cycle_flag : {}
PAR 0099 TritonPart.cpp:1759       max_num_vcycle : {}
PAR 0100 TritonPart.cpp:1760       num_coarsen_solutions : {}
PAR 0101 TritonPart.cpp:1761       num_vertices_threshold_ilp : {}
PAR 0102 TritonPart.cpp:369        Number of partitions = {}
PAR 0103 TritonPart.cpp:376        Guardband flag = {}
PAR 0104 TritonPart.cpp:714        Number of partitions = {}
PAR 0105 TritonPart.cpp:805        placement weight factor : [ {} ]
PAR 0106 TritonPart.cpp:811        net_timing_factor : {}
PAR 0107 TritonPart.cpp:812        path_timing_factor : {}
PAR 0108 TritonPart.cpp:813        path_snaking_factor : {}
PAR 0109 TritonPart.cpp:1933       The runtime of multi-level partitioner : {} seconds
PAR 0110 TritonPart.cpp:464        Updated solution file name = {}
PAR 0111 Evaluator.cpp:113         This no timing-critical paths when calling GetPathTimingScore()
PAR 0112 Evaluator.cpp:130         This no timing-critical paths when calling CalculatePathsCost()
PAR 0113 Evaluator.cpp:178         This no timing-critical paths when calling GetPathsCost()
PAR 0114 Evaluator.cpp:195         This no timing-critical paths when calling GetTimingCuts()
PAR 0115 ILPRefine.cpp:134         ILP-based partitioning cannot find a valid solution.
PAR 0116 Partitioner.cpp:276       ilp_accelerator_factor = {}
PAR 0117 Partitioner.cpp:278       No hyperedges will be used !!!
PAR 0118 Refiner.cpp:119           Exit Refinement.
PAR 0119 TritonPart.cpp:278        Reset the timing_aware_flag to false. Timing-driven mode is not supported
PAR 0120 TritonPart.cpp:559        Reset the timing_aware_flag to false. Timing-driven mode is not supported
PAR 0121 TritonPart.cpp:571        no hyperedge weighting is specified. Use default value of 1.
PAR 0124 TritonPart.cpp:585        No vertex weighting is specified. Use default value of 1.
PAR 0125 TritonPart.cpp:598        No placement weighting is specified. Use default value of 1.
PAR 0126 TritonPart.cpp:768        No hyperedge weighting is specified. Use default value of 1.
PAR 0127 TritonPart.cpp:782        No vertex weighting is specified. Use default value of 1.
PAR 0128 TritonPart.cpp:795        No placement weighting is specified. Use default value of 1.
PAR 0129 TritonPart.cpp:1034       Reset the fixed attributes to NONE.
PAR 0130 TritonPart.cpp:1052       Reset the community attributes to NONE.
PAR 0132 TritonPart.cpp:1139       Reset the placement attributes to NONE.
PAR 0133 TritonPart.cpp:1292       Cannot open the fixed instance file : {}
PAR 0134 TritonPart.cpp:1319       Cannot open the community file : {}
PAR 0135 TritonPart.cpp:1346       Cannot open the group file : {}
PAR 0136 TritonPart.cpp:1484       Timing driven partitioning is disabled
PAR 0137 TritonPart.cpp:1669       {} unconstrained hyperedges !
PAR 0138 TritonPart.cpp:1674       Reset the slack of all unconstrained hyperedges to {} seconds
PAR 0139 TritonPart.cpp:1688       No hyperedge weighting is specified. Use default value of 1.
PAR 0140 TritonPart.cpp:1715       No placement weighting is specified. Use default value of 1.
PAR 0141 TritonPart.cpp:1702       No vertex weighting is specified. Use default value of 1.
PAR 0142 Evaluator.cpp:290         This no timing-critical paths when calling GetTimingCuts()
PAR 0143 Evaluator.cpp:249         Total number of timing paths = {}
PAR 0144 Evaluator.cpp:251         Total number of timing-critical paths = {}
PAR 0145 Evaluator.cpp:255         Total number of timing-noncritical paths = {}
PAR 0146 Evaluator.cpp:259         The worst number of cuts on timing-critical paths = {}
PAR 0147 Evaluator.cpp:263         The average number of cuts on timing-critical paths = {}
PAR 0148 Evaluator.cpp:267         Total number of timing-noncritical to timing critical paths = {}
PAR 0149 Evaluator.cpp:272         The worst number of cuts on timing-non2critical paths = {}
PAR 0150 Evaluator.cpp:276         The average number of cuts on timing-non2critical paths = {}
PAR 0151 Multilevel.cpp:120        Finish Candidate Solutions Generation
PAR 0152 Multilevel.cpp:129        Finish Cut-Overlay Clustering and Optimal Partitioning
PAR 0153 Multilevel.cpp:141        Finish Vcycle Refinement
PAR 0154 Multilevel.cpp:218        [V-cycle Refinement] num_cycles = {}, cutcost = {}
PAR 0155 Multilevel.cpp:442        Number of chosen best initial solutions = {}
PAR 0156 Multilevel.cpp:447        Best initial cutcost {}
PAR 0157 Multilevel.cpp:623        Cut-Overlay Clustering : num_vertices = {}, num_hyperedges = {}
PAR 0158 Multilevel.cpp:650        Statistics of cut-overlay solution:
PAR 0159 Partitioner.cpp:62        Set ILP accelerator factor to {}
PAR 0160 Partitioner.cpp:69        Reset ILP accelerator factor to {}
PAR 0161 Partitioner.cpp:268       ilp_accelerator_factor = {}
PAR 0162 Partitioner.cpp:270       Reduce the number of hyperedges from {} to {}.
PAR 0163 Refiner.cpp:93            Set the max_move to {}
PAR 0164 Refiner.cpp:99            Set the refiner_iter to {}
PAR 0165 Refiner.cpp:107           Reset the max_move to {}
PAR 0166 Refiner.cpp:108           Reset the refiner_iters to {}
PAR 0167 TritonPart.cpp:235        Partitioning parameters**** 
PAR 0168 TritonPart.cpp:333        [INFO] Partitioning parameters**** 
PAR 0169 TritonPart.cpp:504        Partitioning parameters**** 
PAR 0170 TritonPart.cpp:676        Partitioning parameters**** 
PAR 0171 TritonPart.cpp:1157       Hypergraph Information**
PAR 0172 TritonPart.cpp:1158       Vertices = {}
PAR 0173 TritonPart.cpp:1160       Hyperedges = {}
PAR 0174 TritonPart.cpp:1468       Netlist Information**
PAR 0175 TritonPart.cpp:1469       Vertices = {}
PAR 0176 TritonPart.cpp:1471       Hyperedges = {}
PAR 0177 TritonPart.cpp:1473       Number of timing paths = {}
PAR 0178 TritonPart.cpp:1616       maximum_clock_period : {} second
PAR 0179 TritonPart.cpp:1619       normalized extra delay : {}
PAR 0180 TritonPart.cpp:1630       We normalized the slack of each path based on maximum clock period
PAR 0181 TritonPart.cpp:1640       We normalized the slack of each net based on maximum clock period
PAR 0924 partitionmgr.tcl:110      Missing mandatory argument -hypergraph_file.
PAR 0925 partitionmgr.tcl:332      Missing mandatory argument -hypergraph_file.
PAR 2500 TritonPart.cpp:944        Can not open the input hypergraph file : {}
PAR 2501 TritonPart.cpp:1027       Can not open the fixed file : {}
PAR 2502 TritonPart.cpp:1044       Can not open the community file : {}
PAR 2503 TritonPart.cpp:1061       Can not open the group file : {}
PAR 2504 TritonPart.cpp:1084       Can not open the placement file : {}
PAR 2511 TritonPart.cpp:547        Can not open the solution file : {}
PAR 2514 TritonPart.cpp:850        Can not open the solution file : {}
PAR 2677 TritonPart.cpp:1442       There is no vertices and hyperedges
PDN 0001 grid.cpp:133              Inserting grid: {}
PDN 0100 domain.cpp:260            Unable to find {} net for {} domain.
PDN 0101 domain.cpp:282            Using {} as power net for {} domain.
PDN 0102 domain.cpp:291            Using {} as ground net for {} domain.
PDN 0103 domain.cpp:84             {} region must have a shape.
PDN 0104 domain.cpp:87             {} region contains {} shapes, but only one is supported.
PDN 0105 rings.cpp:123             Unable to determine location of pad offset, using die boundary instead.
PDN 0106 grid_component.cpp:364    Width ({:.4f} um) specified for layer {} is less than minimum width ({:.4f} um).
PDN 0107 grid_component.cpp:376    Width ({:.4f} um) specified for layer {} is greater than maximum width ({:.4f} um).
PDN 0108 grid_component.cpp:446    Spacing ({:.4f} um) specified for layer {} is less than minimum spacing ({:.4f} um).
PDN 0109 straps.cpp:473            Unable to determine width of followpin straps from standard cells.
PDN 0110 via.cpp:938               No via inserted between {} and {} at {} on {}
PDN 0113 PdnGen.tcl:572            The grid $grid_name has not been defined.
PDN 0114 grid_component.cpp:424    Width ({:.4f} um) specified for layer {} in not a valid width, must be {}.
PDN 0174 PdnGen.tcl:6608           Net $net_name has no global connections defined.
PDN 0175 straps.cpp:102            Pitch {:.4f} is too small for, must be atleast {:.4f}
PDN 0178 straps.cpp:2004           Remaining channel {} on {} for nets: {}
PDN 0179 straps.cpp:2013           Unable to repair all channels.
PDN 0180 rings.cpp:63              Ring cannot be build with layers following the same direction: {}
PDN 0181 domain.cpp:267            Found multiple possible nets for {} net for {} domain.
PDN 0182 PdnGen.cc:455             Instance {} already belongs to another grid \"{}\" and therefore cannot belong to \"{}\".
PDN 0183 PdnGen.cc:285             Replacing existing core voltage domain.
PDN 0184 PdnGen.cc:306             Cannot have region voltage domain with the same name already exists: {}
PDN 0185 straps.cpp:127            Insufficient width ({} um) to add straps on layer {} in grid \"{}\
          "with total strap width {} um and offset {} um.
PDN 0186 grid.cpp:115              Connect between layers {} and {} already exists in \"{}\".
PDN 0187 straps.cpp:82             Unable to place strap on {} with unknown routing direction.
PDN 0188 grid.cpp:1527             Existing grid does not support adding {}.
PDN 0189 PdnGen.cc:799             Supply pin {} of instance {} is not connected to any net.
PDN 0190 straps.cpp:347            Unable to determine the pitch of the rows.
PDN 0191 techlayer.cpp:147         {} of {:.4f} does not fit the manufacturing grid of {:.4f}.
PDN 0192 grid.cpp:602              There are multiple ({}) followpin definitions in {}, but no connect statements between them.
PDN 0193 grid.cpp:610              There are only ({}) followpin connect statements when {} is/are required.
PDN 0194 grid.cpp:634              Connect statements for followpins overlap between layers: {} -> {} and {} -> {}
PDN 0195 via.cpp:2827              Removing {} via(s) between {} and {} at ({:.4f} um, {:.4f} um) for {}
PDN 0196 PdnGen.cc:339             {} is already defined.
PDN 0197 power_cells.cpp:154       Unrecognized network type: {}
PDN 0198 power_cells.cpp:124       {} requires the power cell to have an acknowledge pin.
PDN 0199 pdn.tcl:153               Net $switched_power_net_name already exists in the design, but is of signal type [$switched_power getSigType].
PDN 0220 power_cells.cpp:247       Unable to find a strap to connect power switched to.
PDN 0221 power_cells.cpp:300       Instance {} should be {}, but is {}.
PDN 0222 power_cells.cpp:236       Power switch insertion has already run. To reset use -ripup option.
PDN 0223 power_cells.cpp:328       Unable to insert power switch ({}) at ({:.4f}, {:.4f}), due to lack of available rows.
PDN 0224 grid_component.cpp:472    {} is not a net in {}.
PDN 0225 pdn.tcl:340               Unable to find net $net_name.
PDN 0226 via_repair.cpp:130        {} contains block vias to be removed, which is not supported.
PDN 0227 via.cpp:860               Removing between {} and {} at ({:.4f} um, {:.4f} um) for {}
PDN 0228 PdnGen.cc:682             Unable to open \"{}\" to write.
PDN 0229 PdnGen.cc:302             Region must be specified.
PDN 0230 pdn.tcl:463               Unable to find net $net_name.
PDN 1001 pdn.tcl:99                The -power argument is required.
PDN 1002 pdn.tcl:103               Unable to find power net: $keys(-power)
PDN 1003 pdn.tcl:108               The -ground argument is required.
PDN 1004 pdn.tcl:112               Unable to find ground net: $keys(-ground)
PDN 1005 pdn.tcl:121               Unable to find region: $keys(-region)
PDN 1006 pdn.tcl:136               Unable to find secondary power net: $snet
PDN 1007 pdn.tcl:290               The -layer argument is required.
PDN 1008 pdn.tcl:295               The -width argument is required.
PDN 1009 pdn.tcl:301               The -pitch argument is required.
PDN 1010 pdn.tcl:354               Options -extend_to_core_ring and -extend_to_boundary are mutually exclusive.
PDN 1011 pdn.tcl:416               The -layers argument is required.
PDN 1012 pdn.tcl:420               Expecting a list of 2 elements for -layers option of add_pdn_ring command, found [llength $keys(-layers)].
PDN 1013 pdn.tcl:424               The -widths argument is required.
PDN 1014 pdn.tcl:430               The -spacings argument is required.
PDN 1015 pdn.tcl:436               Only one of -pad_offsets or -core_offsets can be specified.
PDN 1016 pdn.tcl:438               One of -pad_offsets or -core_offsets must be specified.
PDN 1017 pdn.tcl:450               Only one of -pad_offsets or -core_offsets can be specified.
PDN 1019 pdn.tcl:554               The -layers argument is required.
PDN 1020 pdn.tcl:556               The -layers must contain two layers.
PDN 1021 pdn.tcl:592               Unable to find via: $via
PDN 1022 pdn.tcl:705               Design must be loaded before calling $args.
PDN 1023 pdn.tcl:719               Unable to find $name layer.
PDN 1024 pdn.tcl:728               $key has been deprecated$use
PDN 1025 pdn.tcl:749               -name is required
PDN 1026 pdn.tcl:840               Options -grid_over_pg_pins and -grid_over_boundary are mutually exclusive.
PDN 1027 pdn.tcl:856               Options -instances, -cells, and -default are mutually exclusive.
PDN 1028 pdn.tcl:858               Either -instances, -cells, or -default must be specified.
PDN 1029 pdn.tcl:867               -name is required
PDN 1030 pdn.tcl:909               Unable to find instance: $inst_pattern
PDN 1032 pdn.tcl:960               Unable to find $name domain.
PDN 1033 pdn.tcl:1007              Argument $arg must consist of 1 or 2 entries.
PDN 1034 pdn.tcl:1020              Argument $arg must consist of 1, 2 or 4 entries.
PDN 1035 pdn.tcl:1039              Unknown -starts_with option: $value
PDN 1036 pdn.tcl:1062              Invalid orientation $orient specified, must be one of [join $valid_orientations {, }].
PDN 1037 pdn.tcl:49                -reset flag is mutually exclusive to all other flags
PDN 1038 pdn.tcl:56                -ripup flag is mutually exclusive to all other flags
PDN 1039 pdn.tcl:63                -report_only flag is mutually exclusive to all other flags
PDN 1040 pdn.tcl:1357              File $config does not exist.
PDN 1041 pdn.tcl:1360              File $config is empty.
PDN 1042 pdn.tcl:160               Core voltage domain will be named \"Core\".
PDN 1043 pdn.tcl:753               Grid named \"$keys(-name)\" already defined.
PDN 1044 pdn.tcl:870               Grid named \"$keys(-name)\" already defined.
PDN 1045 pdn.tcl:783               -power_control must be specified with -power_switch_cell
PDN 1046 pdn.tcl:224               Unable to find power switch cell master: $keys(-name)
PDN 1047 pdn.tcl:1046              Unable to find $term on $master
PDN 1048 pdn.tcl:779               Switched power cell $keys(-power_switch_cell) is not defined.
PDN 1049 pdn.tcl:787               Unable to find power control net: $keys(-power_control)
PDN 1183 pdn.tcl:220               The -name argument is required.
PDN 1184 pdn.tcl:229               The -control argument is required.
PDN 1186 pdn.tcl:240               The -power_switchable argument is required.
PDN 1187 pdn.tcl:246               The -power argument is required.
PDN 1188 pdn.tcl:252               The -ground argument is required.
PDN 1190 pdn.tcl:660               Unable to find net: $keys(-net)
PDN 1191 pdn.tcl:650               Cannot use both -net and -all arguments.
PDN 1192 pdn.tcl:653               Must use either -net or -all arguments.
PDN 9002 PdnGen.tcl:3142           No shapes on layer $l1 for $net.
PDN 9003 PdnGen.tcl:3146           No shapes on layer $l2 for $net.
PDN 9004 PdnGen.tcl:3156           Unexpected number of points in connection shape ($l1,$l2 $net [llength $points]).
PDN 9006 PdnGen.tcl:5360           Unexpected number of points in stripe of $layer_name.
PDN 9008 PdnGen.tcl:4928           Design name is $design_name.
PDN 9009 PdnGen.tcl:4975           Reading technology data.
PDN 9010 PdnGen.tcl:6783           Inserting macro grid for [llength [dict keys $instances]] macros.
PDN 9011 PdnGen.tcl:6819           ****** INFO ******
PDN 9012 PdnGen.tcl:6829           **** END INFO ****
PDN 9013 PdnGen.tcl:6833           Inserting stdcell grid - [dict get $specification name].
PDN 9014 PdnGen.tcl:6835           Inserting stdcell grid.
PDN 9015 PdnGen.tcl:6864           Writing to database.
PDN 9016 PdnGen.tcl:6884           Power Delivery Network Generator: Generating PDN\n  config: $config
PDN 9017 PdnGen.tcl:4230           No stdcell grid specification found - no rails can be inserted.
PDN 9018 PdnGen.tcl:6816           No macro grid specifications found - no straps added for macros.
PDN 9019 PdnGen.tcl:1468           Cannot find layer $layer_name in loaded technology.
PDN 9020 PdnGen.tcl:1640           Failed to read CUTCLASS property '$line'.
PDN 9021 PdnGen.tcl:1705           Failed to read ENCLOSURE property '$line'.
PDN 9022 PdnGen.tcl:2918           Cannot find lower metal layer $layer1.
PDN 9023 PdnGen.tcl:2919           Cannot find upper metal layer $layer2.
PDN 9024 PdnGen.tcl:2926           Missing logical viarule [dict get $intersection rule].\nAvailable logical viarules [dict keys $logical_viarules].
PDN 9025 PdnGen.tcl:3312           Unexpected row orientation $orient for row [$row getName].
PDN 9026 PdnGen.tcl:3458           Invalid direction \"[get_dir $layer]\" for metal layer ${layer}. Should be either \"hor\" or \"ver\".
PDN 9027 PdnGen.tcl:4738           Illegal orientation $orientation specified.
PDN 9028 PdnGen.tcl:6894           File $PDN_cfg is empty.
PDN 9029 PdnGen.tcl:4881           Illegal number of elements defined for ::halo \"$::halo\" (1, 2 or 4 allowed).
PDN 9030 PdnGen.tcl:5020           Layer specified for stdcell rails '$layer' not in list of layers.
PDN 9032 PdnGen.tcl:5640           Generating blockages for TritonRoute.
PDN 9033 PdnGen.tcl:1376           Unknown direction for layer $layer_name.
PDN 9034 PdnGen.tcl:6786             - grid [dict get $grid_data name] for instance $instance
PDN 9035 PdnGen.tcl:5720           No track information found for layer $layer_name.
PDN 9036 PdnGen.tcl:2752           Attempt to add illegal via at : ([ord::dbu_to_microns [lindex $via_location 0]] [ord::dbu_to_microns [lindex $via_location 1]]), via will not be added.
PDN 9037 PdnGen.tcl:4782           Pin $term_name of instance [$inst getName] is not connected to any net.
PDN 9038 PdnGen.tcl:2725           Illegal via: number of cuts ($num_cuts), does not meet minimum cut rule ($min_cut_rule) for $lower_layer to $cut_class with width [ord::dbu_to_microns $lower_width].
PDN 9039 PdnGen.tcl:2746           Illegal via: number of cuts ($num_cuts), does not meet minimum cut rule ($min_cut_rule) for $upper_layer to $cut_class with width [ord::dbu_to_microns $upper_width].
PDN 9040 PdnGen.tcl:3175           No via added at ([ord::dbu_to_microns $xMin] [ord::dbu_to_microns $yMin] [ord::dbu_to_microns $xMax] [ord::dbu_to_microns $yMax]) because the full height of $layer1 ([ord::dbu_to_microns [get_grid_wire_width $layer1]]) is not covered by the overlap.
PDN 9041 PdnGen.tcl:3181           No via added at ([ord::dbu_to_microns $xMin] [ord::dbu_to_microns $yMin] [ord::dbu_to_microns $xMax] [ord::dbu_to_microns $yMax]) because the full width of $layer1 ([ord::dbu_to_microns [get_grid_wire_width $layer1]]) is not covered by the overlap.
PDN 9042 PdnGen.tcl:3189           No via added at ([ord::dbu_to_microns $xMin] [ord::dbu_to_microns $yMin] [ord::dbu_to_microns $xMax] [ord::dbu_to_microns $yMax]) because the full height of $layer2 ([ord::dbu_to_microns [get_grid_wire_width $layer2]]) is not covered by the overlap.
PDN 9043 PdnGen.tcl:3195           No via added at ([ord::dbu_to_microns $xMin] [ord::dbu_to_microns $yMin] [ord::dbu_to_microns $xMax] [ord::dbu_to_microns $yMax]) because the full width of $layer2 ([ord::dbu_to_microns [get_grid_wire_width $layer2]]) is not covered by the overlap.
PDN 9044 PdnGen.tcl:3076           No width information found for $layer_name.
PDN 9045 PdnGen.tcl:3097           No pitch information found for $layer_name.
PDN 9048 PdnGen.tcl:3979           Need to define pwr_pads and gnd_pads in config file to use pad_offset option.
PDN 9051 PdnGen.tcl:5966           Infinite loop detected trying to round to grid.
PDN 9052 PdnGen.tcl:3038           Unable to get channel_spacing setting for layer $layer_name.
PDN 9055 PdnGen.tcl:5085           Cannot find pin $pin_name on inst [$inst getName].
PDN 9056 PdnGen.tcl:5089           Cannot find master pin $pin_name for cell [[$inst getMaster] getName].
PDN 9062 PdnGen.tcl:6890           File $PDN_cfg does not exist.
PDN 9063 PdnGen.tcl:2905           Via $via_name specified in the grid specification does not exist in this technology.
PDN 9064 PdnGen.tcl:4039           No power/ground pads found on bottom edge.
PDN 9065 PdnGen.tcl:4042           No power/ground pads found on right edge.
PDN 9066 PdnGen.tcl:4045           No power/ground pads found on top edge.
PDN 9067 PdnGen.tcl:4048           No power/ground pads found on left edge.
PDN 9068 PdnGen.tcl:4051           Cannot place core rings without pwr/gnd pads on each side.
PDN 9069 PdnGen.tcl:4599           Cannot find via $via_name.
PDN 9070 PdnGen.tcl:4644           Cannot find net $net_name in the design.
PDN 9071 PdnGen.tcl:4650           Cannot create terminal for net $net_name.
PDN 9072 PdnGen.tcl:86             Design must be loaded before calling pdngen commands.
PDN 9074 PdnGen.tcl:101            Invalid orientation $orient specified, must be one of [join $valid_orientations {, }].
PDN 9075 PdnGen.tcl:114            Layer $actual_layer_name not found in loaded technology data.
PDN 9076 PdnGen.tcl:117            Layer $layer_name not found in loaded technology data.
PDN 9077 PdnGen.tcl:132            Width ($width) specified for layer $layer_name is less than minimum width ([ord::dbu_to_microns $minWidth]).
PDN 9078 PdnGen.tcl:135            Width ($width) specified for layer $layer_name is greater than maximum width ([ord::dbu_to_microns $maxWidth]).
PDN 9079 PdnGen.tcl:147            Spacing ($spacing) specified for layer $layer_name is less than minimum spacing ([ord::dbu_to_microns $minSpacing)].
PDN 9081 PdnGen.tcl:154            Expected an even number of elements in the list for -rails option, got [llength $rails_spec].
PDN 9083 PdnGen.tcl:173            Expected an even number of elements in the list for straps specification, got [llength $straps_spec].
PDN 9084 PdnGen.tcl:180            Missing width specification for strap on layer $layer_name.
PDN 9085 PdnGen.tcl:194            Pitch [dict get $straps_spec $layer_name pitch] specified for layer $layer_name is less than 2 x (width + spacing) (width=[ord::dbu_to_microns $width], spacing=[ord::dbu_to_microns $spacing]).
PDN 9086 PdnGen.tcl:197            No pitch specified for strap on layer $layer_name.
PDN 9087 PdnGen.tcl:206            Connect statement must consist of at least 2 entries.
PDN 9088 PdnGen.tcl:545            Unrecognized argument $arg, should be one of -name, -orient, -instances -cells -pins -starts_with.
PDN 9090 PdnGen.tcl:1191           The orient attribute cannot be used with stdcell grids.
PDN 9095 PdnGen.tcl:273            Value specified for -starts_with option ($value), must be POWER or GROUND.
PDN 9109 PdnGen.tcl:229            Expected an even number of elements in the list for core_ring specification, got [llength $core_ring_spec].
PDN 9110 PdnGen.tcl:284            Voltage domain $domain has not been specified, use set_voltage_domain to create this voltage domain.
PDN 9111 PdnGen.tcl:296            Instance $instance does not exist in the design.
PDN 9112 PdnGen.tcl:306            Cell $cell not loaded into the database.
PDN 9114 PdnGen.tcl:702            Unexpected value ($value), must be either POWER or GROUND.
PDN 9115 PdnGen.tcl:907            Unexpected number of values for -widths, $msg.
PDN 9116 PdnGen.tcl:920            Unexpected number of values for -spacings, $msg.
PDN 9117 PdnGen.tcl:933            Unexpected number of values for -core_offsets, $msg.
PDN 9118 PdnGen.tcl:946            Unexpected number of values for -pad_offsets, $msg.
PDN 9119 PdnGen.tcl:973            Via $via_name specified in the grid specification does not exist in this technology.
PDN 9121 PdnGen.tcl:237            Missing width specification for strap on layer $layer_name.
PDN 9124 PdnGen.tcl:736            Unrecognized argument $arg, should be one of -grid, -type, -orient, -power_pins, -ground_pins, -blockages, -rails, -straps, -connect.
PDN 9125 PdnGen.tcl:959            Unrecognized argument $arg, should be one of -grid, -type, -orient, -power_pins, -ground_pins, -blockages, -rails, -straps, -connect.
PDN 9126 PdnGen.tcl:1004           Unrecognized argument $arg, should be one of -grid, -type, -orient, -power_pins, -ground_pins, -blockages, -rails, -straps, -connect.
PDN 9127 PdnGen.tcl:317            No region $region_name found in the design for voltage_domain.
PDN 9128 PdnGen.tcl:358            Net $power_net_name already exists in the design, but is of signal type [$net getSigType].
PDN 9129 PdnGen.tcl:395            Net $ground_net_name already exists in the design, but is of signal type [$net getSigType].
PDN 9130 PdnGen.tcl:442            Unrecognized argument $arg, should be one of -name, -power, -ground -region.
PDN 9138 PdnGen.tcl:452            Unexpected value for direction ($direction), should be horizontal or vertical.
PDN 9139 PdnGen.tcl:257            No direction defined for layers [dict keys $core_ring_spec].
PDN 9140 PdnGen.tcl:263            Layers [dict keys $core_ring_spec] are both $direction, missing layer in direction $other_direction.
PDN 9141 PdnGen.tcl:265            Unexpected number of directions found for layers [dict keys $core_ring_spec], ([dict keys $layer_directions]).
PDN 9146 PdnGen.tcl:253            Must specify a pad_offset or core_offset for rings.
PDN 9147 PdnGen.tcl:1139           No definition of power padcells provided, required when using pad_offset.
PDN 9148 PdnGen.tcl:1142           No definition of ground padcells provided, required when using pad_offset.
PDN 9149 PdnGen.tcl:831            Power net $net_name not found.
PDN 9150 PdnGen.tcl:845            Cannot find cells ([join $find_cells {, }]) in voltage domain $voltage_domain.
PDN 9151 PdnGen.tcl:864            Ground net $net_name not found.
PDN 9152 PdnGen.tcl:878            Cannot find cells ([join $find_cells {, }]) in voltage domain $voltage_domain.
PDN 9153 PdnGen.tcl:1151           Core power padcell ($cell) not found in the database.
PDN 9154 PdnGen.tcl:1154           Cannot find pin ($pin_name) on core power padcell ($cell).
PDN 9155 PdnGen.tcl:1164           Core ground padcell ($cell) not found in the database.
PDN 9156 PdnGen.tcl:1167           Cannot find pin ($pin_name) on core ground padcell ($cell).
PDN 9158 PdnGen.tcl:753            No voltage domains defined for grid.
PDN 9159 PdnGen.tcl:764            Voltage domains $domain_name has not been defined.
PDN 9160 PdnGen.tcl:5687           Cannot find layer $layer_name.
PDN 9164 PdnGen.tcl:496            Problem with halo specification, $msg.
PDN 9165 PdnGen.tcl:1093           Conflict found, instance $inst_name is part of two grid definitions ($grid_name, [dict get $instances $inst_name grid]).
PDN 9166 PdnGen.tcl:1277           Instance $inst of cell [dict get $instance macro] is not associated with any grid.
PDN 9168 PdnGen.tcl:2994           Layer $layer_name does not exist
PDN 9169 PdnGen.tcl:6132           Cannot fit additional $net horizontal strap in channel ([ord::dbu_to_microns $xMin] [ord::dbu_to_microns $yMin]) - ([ord::dbu_to_microns $xMax], [ord::dbu_to_microns $yMax])
PDN 9170 PdnGen.tcl:6152           Cannot fit additional $net vertical strap in channel ([ord::dbu_to_microns $xMin] [ord::dbu_to_microns $yMin]) - ([ord::dbu_to_microns $xMax], [ord::dbu_to_microns $yMax])
PDN 9171 PdnGen.tcl:6160           Channel ([ord::dbu_to_microns $xMin] [ord::dbu_to_microns $yMin] [ord::dbu_to_microns $xMax] [ord::dbu_to_microns $yMax]) too narrow. Channel on layer $layer_name must be at least [ord::dbu_to_microns [expr round(2.0 * $width + $channel_spacing)]] wide.
PDN 9172 PdnGen.tcl:6169           Channel ([ord::dbu_to_microns $xMin] [ord::dbu_to_microns $yMin] [ord::dbu_to_microns $xMax] [ord::dbu_to_microns $yMax]) too narrow. Channel on layer $layer_name must be at least [ord::dbu_to_microns [expr round(2.0 * $width + $channel_spacing)]] wide.
PDN 9176 PdnGen.tcl:377            Net $secondary_power already exists in the design, but is of signal type [$net getSigType].
PDN 9177 PdnGen.tcl:4788           Cannot find pin $term_name on instance [$inst getName] ([[$inst getMaster] getName]).
PDN 9178 PdnGen.tcl:486            Problem with max_columns specification, $msg.
PDN 9179 PdnGen.tcl:476            Problem with max_rows specification, $msg.
PDN 9180 PdnGen.tcl:342            Net $switched_power_net_name already exists in the design, but is of signal type [$net getSigType].
PDN 9181 PdnGen.tcl:326            Switch cell $switch_cell not loaded into the database.
PDN 9190 PdnGen.tcl:417            Unrecognized argument $arg, should be one of -name, -control, -acknowledge, -power, -ground.
PDN 9191 PdnGen.tcl:3804           No power control signal is defined for a grid that includes power switches
PDN 9192 PdnGen.tcl:3809           Cannot find power control signal [dict get $power_switch control_signal]
PDN 9193 PdnGen.tcl:3822           Cannot find instance term $control_pin for [$inst getName] of cell [[$inst getMaster] getName]
PDN 9194 PdnGen.tcl:505            Net $value does not exist in the design
PDN 9195 PdnGen.tcl:517            Option -power_control_network must be set to STAR or DAISY
PDN 9196 PdnGen.tcl:3859           Invalid value specified for power control network type
PDN 9197 PdnGen.tcl:3850           Cannot find pin $ack_pin_name on power switch [$inst getName] ($cell_name)
PDN 9248 PdnGen.tcl:5654           Instance $instance is not associated with any grid
PPL 0001 IOPlacer.cpp:1214         Number of slots          {}
PPL 0002 IOPlacer.cpp:1215         Number of I/O            {}
PPL 0003 IOPlacer.cpp:1217         Number of I/O w/sink     {}
PPL 0004 IOPlacer.cpp:1219         Number of I/O w/o sink   {}
PPL 0005 IOPlacer.cpp:1220         Slots per section        {}
PPL 0006 IOPlacer.cpp:1221         Slots increase factor    {:.1}
PPL 0007 IOPlacer.cpp:1776         Random pin placement.
PPL 0008 IOPlacer.cpp:1161         Successfully assigned pins to sections.
PPL 0009 IOPlacer.cpp:1164         Unsuccessfully assigned pins to sections ({} out of {}).
PPL 0010 IOPlacer.cpp:1231         Tentative {} to set up sections.
PPL 0012 IOPlacer.cpp:1852         I/O nets HPWL: {:.2f} um.
PPL 0013 IOPlacer.cpp:1152         Internal error, placed more pins than exist ({} out of {}).
PPL 0015 IOPlacer.tcl:409          Macro [$inst getName] is not placed.
PPL 0016 IOPlacer.tcl:165          Both -direction and -pin_names constraints not allowed.
PPL 0017 IOPlacer.tcl:427          -hor_layers is required.
PPL 0018 IOPlacer.tcl:433          -ver_layers is required.
PPL 0019 IOPlacer.tcl:465          Design without pins.
PPL 0020 IOPlacer.cpp:1298         Manufacturing grid is not defined.
PPL 0021 IOPlacer.tcl:473          Horizontal routing tracks not found for layer $hor_layer_name.
PPL 0023 IOPlacer.tcl:491          Vertical routing tracks not found for layer $ver_layer_name.
PPL 0024 IOPlacer.cpp:1764         Number of IO pins ({}) exceeds maximum number of available positions ({}).
PPL 0025 IOPlacer.tcl:531          -exclude: $interval is an invalid region.
PPL 0026 IOPlacer.tcl:534          -exclude: invalid syntax in $region. Use (top|bottom|left|right):interval.
PPL 0027 IOPlacer.tcl:565          $cmd: $edge is an invalid edge. Use top, bottom, left or right.
PPL 0028 IOPlacer.tcl:578          $cmd: Invalid pin direction.
PPL 0029 IOPlacer.tcl:621          $cmd: Invalid edge
PPL 0030 IOPlacer.tcl:629          Invalid edge for command $cmd, should be one of top, bottom, left, right.
PPL 0031 IOPlacer.tcl:394          No technology found.
PPL 0032 IOPlacer.tcl:399          No block found.
PPL 0033 HungarianMatching.cpp:125 I/O pin {} cannot be placed in the specified region. Not enough space.
PPL 0034 IOPlacer.cpp:1906         Pin {} has dimension {}u which is less than the min width {}u of layer {}.
PPL 0036 IOPlacer.cpp:1238         Number of sections is {} while the maximum recommended value is {} this may negatively affect performance.
PPL 0037 IOPlacer.cpp:1247         Number of slots per sections is {} while the maximum recommended value is {} this may negatively affect performance.
PPL 0038 IOPlacer.cpp:2323         Pin {} without net.
PPL 0039 IOPlacer.cpp:1843         Assigned {} pins out of {} IO pins.
PPL 0040 IOPlacer.cpp:815          Negative number of slots.
PPL 0041 IOPlacer.tcl:542          Pin group $group_idx: \[$group\]
PPL 0042 IOPlacer.cpp:1097         Unsuccessfully assigned I/O groups.
PPL 0043 IOPlacer.tcl:549          Pin $pin_name not found in group $group_idx.
PPL 0044 IOPlacer.tcl:224          Pin group: \[$final_group \]
PPL 0045 IOPlacer.tcl:477          Layer $hor_layer_name preferred direction is not horizontal.
PPL 0046 IOPlacer.tcl:495          Layer $ver_layer_name preferred direction is not vertical.
PPL 0047 IOPlacer.tcl:219          Group pin $pin_name not found in the design.
PPL 0048 IOPlacer.tcl:657          Restrict pins \[$names\] to region [ord::dbu_to_microns $begin]u-[ord::dbu_to_microns $end]u at the $edge_name edge.
PPL 0049 IOPlacer.tcl:171          Restrict $direction pins to region [ord::dbu_to_microns $begin]u-[ord::dbu_to_microns $end]u, in the $edge edge.
PPL 0050 IOPlacer.tcl:646          No technology has been read.
PPL 0051 IOPlacer.tcl:651          Layer $layer_name not found.
PPL 0052 IOPlacer.tcl:55           Routing layer not found for name $layer_name.
PPL 0053 IOPlacer.tcl:58           -layer is required.
PPL 0054 IOPlacer.tcl:65           -x_step and -y_step are required.
PPL 0055 IOPlacer.tcl:87           -region is required.
PPL 0056 IOPlacer.tcl:93           -size is not a list of 2 values.
PPL 0057 IOPlacer.tcl:99           -size is required.
PPL 0058 IOPlacer.tcl:208          The -pin_names argument is required when using -group flag.
PPL 0059 IOPlacer.tcl:192          Box at top layer must have 4 values (llx lly urx ury).
PPL 0060 IOPlacer.tcl:671          Restrict pins \[$names\] to region ([ord::dbu_to_microns $llx]u, [ord::dbu_to_microns $lly]u)-([ord::dbu_to_microns $urx]u, [ord::dbu_to_microns $urx]u) at routing layer $top_layer_name.
PPL 0061 IOPlacer.tcl:684          Pins for $cmd command were not found.
PPL 0063 IOPlacer.tcl:83           -region is not a list of 4 values {llx lly urx ury}.
PPL 0064 IOPlacer.tcl:326          -pin_name is required.
PPL 0065 IOPlacer.tcl:332          -layer is required.
PPL 0066 IOPlacer.tcl:338          -location is required.
PPL 0068 IOPlacer.tcl:342          -location is not a list of 2 values.
PPL 0069 IOPlacer.tcl:355          -pin_size is not a list of 2 values.
PPL 0070 IOPlacer.cpp:1987         Pin {} placed at ({}um, {}um).
PPL 0071 IOPlacer.tcl:363          Command place_pin should receive only one pin name.
PPL 0072 IOPlacer.cpp:234          Number of pins ({}) exceed number of valid positions ({}).
PPL 0073 IOPlacer.tcl:200          Constraint with region $region has an invalid edge.
PPL 0075 IOPlacer.cpp:1557         Pin {} is assigned to more than one constraint, using last defined constraint.
PPL 0076 IOPlacer.cpp:1595         Constraint does not have available slots for its pins.
PPL 0077 IOPlacer.cpp:1322         Layer {} of Pin {} not found.
PPL 0078 IOPlacer.cpp:1082         Not enough available positions ({}) in section ({}, {})-({}, {}) at edge {} to place the pin group of size {}.
PPL 0079 IOPlacer.cpp:1393         Pin {} area {:2.4f}um^2 is lesser than the minimum required area {:2.4f}um^2.
PPL 0080 IOPlacer.tcl:239          Mirroring pins $pin1 and $pin2.
PPL 0081 IOPlacer.tcl:235          List of pins must have an even number of pins.
PPL 0082 HungarianMatching.cpp:172 Mirrored position ({}, {}) at layer {} is not a valid position for pin {} placement.
PPL 0083 IOPlacer.tcl:135          Both -region and -mirrored_pins constraints not allowed.
PPL 0084 IOPlacer.cpp:1541         Pin {} is mirrored with another pin. The constraint for this pin will be dropped.
PPL 0085 IOPlacer.cpp:316          Mirrored position ({}, {}) at layer {} is not a valid position for pin placement.
PPL 0087 IOPlacer.tcl:139          Both -mirrored_pins and -group constraints not allowed.
PPL 0088 IOPlacer.cpp:1809         Cannot assign {} constrained pins to region {}u-{}u at edge {}. Not enough space in the defined region.
PPL 0089 HungarianMatching.cpp:252 Could not create matrix for groups. Not available slots inside section.
PPL 0090 IOPlacer.cpp:358          Group of size {} does not fit in constrained region.
PPL 0091 IOPlacer.cpp:441          Mirrored position ({}, {}) at layer {} is not a valid position for pin {} placement.
PPL 0092 IOPlacer.cpp:1785         Pin group of size {} does not fit any section. Adding to fallback mode.
PPL 0093 IOPlacer.cpp:384          Pin group of size {} does not fit in the constrained region {:.2f}-{:.2f} at {} edge. First pin of the group is {}.
PPL 0094 IOPlacer.cpp:2378         Cannot create group of size {}.
PPL 0095 IOPlacer.tcl:229          -order cannot be used without -group.
PPL 0096 IOPlacer.cpp:227          Pin group of size {} does not fit constraint region. Adding to fallback mode.
PPL 0097 IOPlacer.cpp:519          The max contiguous slots ({}) is smaller than the group size ({}).
PPL 0098 IOPlacer.cpp:1635         Pins {} are assigned to multiple constraints.
PPL 0099 IOPlacer.tcl:667          Constraint up:{$llx $lly $urx $ury} cannot be created. Pin placement grid on top layer not created.
PPL 0100 IOPlacer.cpp:554          Group of size {} placed during fallback mode.
PPL 0101 IOPlacer.cpp:466          Slot for position ({}, {}) in layer {} not found
PSM 0001 pdnsim.cpp:105            Reading voltage source file: {}.
PSM 0002 pdnsim.cpp:111            Output voltage file is specified as: {}.
PSM 0003 pdnsim.cpp:124            Output current file specified {}.
PSM 0004 pdnsim.cpp:130            EM calculation is enabled.
PSM 0005 pdnsim.cpp:137            Output spice file is specified as: {}.
PSM 0006 pdnsim.cpp:162            SPICE file is written at: {}.
PSM 0007 pdnsim.cpp:165            Failed to write out spice file: {}.
PSM 0008 ir_solver.cpp:151         Powergrid is not connected to all instances, therefore the IR Solver may not be accurate. LVS may also fail.
PSM 0010 ir_solver.cpp:175         LU factorization of the G Matrix failed. SparseLU solver message: {}.
PSM 0012 ir_solver.cpp:186         Solving V = inv(G)*J failed.
PSM 0014 ir_solver.cpp:307         Number of voltage sources cannot be 0.
PSM 0015 ir_solver.cpp:324         Reading location of VDD and VSS sources from {}.
PSM 0016 ir_solver.cpp:355         Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
PSM 0017 ir_solver.cpp:369         X direction bump pitch is not specified, defaulting to {}um.
PSM 0018 ir_solver.cpp:377         Y direction bump pitch is not specified, defaulting to {}um.
PSM 0019 ir_solver.cpp:386         Voltage on net {} is not explicitly set.
PSM 0020 ir_solver.cpp:391         Cannot find net {} in the design. Please provide a valid VDD/VSS net.
PSM 0021 ir_solver.cpp:400         Using voltage {:4.3f}V for ground network.
PSM 0022 ir_solver.cpp:406         Using voltage {:4.3f}V for VDD network.
PSM 0024 ir_solver.cpp:568         Instance {}, current node at ({}, {}) at layer {} have been moved from ({}, {}).
PSM 0027 ir_solver.cpp:1187        Cannot find net {} in the design. Please provide a valid VDD/VSS net.
PSM 0030 ir_solver.cpp:1094        VSRC location at ({:4.3f}um, {:4.3f}um) and size {:4.3f}um, is not located on an existing power stripe node. Moving to closest node at ({:4.3f}um, {:4.3f}um).
PSM 0031 ir_solver.cpp:1219        Number of PDN nodes on net {} = {}.
PSM 0032 ir_solver.cpp:972         Node at ({}, {}) and layer {} moved from ({}, {}).
PSM 0033 ir_solver.cpp:983         Node at ({}, {}) and layer {} moved from ({}, {}).
PSM 0035 ir_solver.cpp:952         {} resistance not found in DB. Check the LEF or set it using the 'set_layer_rc' command.
PSM 0036 ir_solver.cpp:1005        Layer {} per-unit resistance not found in DB. Check the LEF or set it using the command 'set_layer_rc -layer'.
PSM 0037 ir_solver.cpp:1026        Layer {} per-unit resistance not found in DB. Check the LEF or set it using the command 'set_layer_rc -layer'.
PSM 0038 ir_solver.cpp:1296        Unconnected PDN node on net {} at location ({:4.3f}um, {:4.3f}um), layer: {}.
PSM 0039 ir_solver.cpp:1317        Unconnected instance {} at location ({:4.3f}um, {:4.3f}um) layer: {}.
PSM 0040 ir_solver.cpp:1330        All PDN stripes on net {} are connected.
PSM 0041 ir_solver.cpp:1370        Could not open SPICE file {}. Please check if it is a valid path.
PSM 0042 ir_solver.cpp:549         Unable to connect macro/pad Instance {} to the power grid.
PSM 0045 gmat.cpp:191              Layer {} contains no grid nodes.
PSM 0046 gmat.cpp:201              Node location lookup error for y.
PSM 0047 gmat.cpp:203              Node location lookup error for x.
PSM 0048 gmat.cpp:285              Printing GMat obj, with {} nodes.
PSM 0049 gmat.cpp:337              No nodes in object, initialization stopped.
PSM 0050 gmat.cpp:391              Creating stripe condunctance with invalid inputs. Min and max values for X or Y are interchanged.
PSM 0051 gmat.cpp:566              Index out of bound for getting G matrix conductance. 
PSM 0052 gmat.cpp:592              Index out of bound for getting G matrix conductance. 
PSM 0053 pdnsim.tcl:57             Cannot read $vsrc_file.
PSM 0054 pdnsim.tcl:64             Argument -net not specified.
PSM 0055 pdnsim.tcl:102            EM outfile defined without EM enable flag. Add -enable_em.
PSM 0056 pdnsim.tcl:108            No rows defined in design. Floorplan not defined. Use initialize_floorplan to add rows.
PSM 0057 pdnsim.tcl:122            Argument -net not specified.
PSM 0058 pdnsim.tcl:131            No rows defined in design. Use initialize_floorplan to add rows.
PSM 0059 pdnsim.tcl:151            Cannot read $vsrc_file.
PSM 0060 pdnsim.tcl:162            Argument -net not specified.
PSM 0061 pdnsim.tcl:176            No rows defined in design. Use initialize_floorplan to add rows and construct PDN.
PSM 0062 pdnsim.tcl:192            Argument -net or -voltage not specified. Please specify both -net and -voltage arguments.
PSM 0063 ir_solver.cpp:416         Specified bump pitches of {:4.3f} and {:4.3f} are less than core width of {:4.3f} or core height of {:4.3f}. Changing bump location to the center of the die at ({:4.3f}, {:4.3f}).
PSM 0064 ir_solver.cpp:309         Number of voltage sources = {}.
PSM 0065 ir_solver.cpp:435         VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
PSM 0066 ir_solver.cpp:1049        Layer {} per-unit resistance not found in DB. Check the LEF or set it using the command 'set_layer_rc -layer'.
PSM 0067 ir_solver.cpp:1112        Multiple voltage supply values mappedat the same node ({:4.3f}um, {:4.3f}um).If you provided a vsrc file. Check for duplicate entries.Choosing voltage value {:4.3f}.
PSM 0068 pdnsim.cpp:282            Minimum resolution not set. Please run analyze_power_grid first.
PSM 0069 pdnsim.tcl:127            Check connectivity failed.
PSM 0070 ir_solver.cpp:1209        Net {} has no nodes and will be skipped
PSM 0071 ir_solver.cpp:462         Instance {} is not placed. Therefore, the power drawn by this instance is not considered for IR  drop estimation. Please run analyze_power_grid after instances are placed.
PSM 0072 ir_solver.cpp:538         No nodes found in macro/pad bounding box for Instance {}.Using nearest node at ({}, {}) on the pin layer at routing level {}.
PSM 0073 ir_solver.cpp:1154        Setting lower metal node density to {}um as specfied by user.
PSM 0074 ir_solver.cpp:519         No nodes found in macro or pad bounding box for Instance {} for the pin layer at routing level {}. Using layer {}.
PSM 0075 ir_solver.cpp:348         Expected four values on line: {}
PSM 0076 ir_solver.cpp:1175        Setting metal node density to be standard cell height times {}.
PSM 0077 pdnsim.tcl:76             Cannot use both node_density and node_density_factor together. Use any one argument
PSM 0078 pdnsim.cpp:191            IR drop setup failed.  Analysis can't proceed.
PSM 0079 get_voltage.cpp:58        Can't determine the supply voltage as no Liberty is loaded.
PSM 0080 gmat.cpp:111              Creating stripe condunctance with invalid inputs. Min and max values for X or Y are interchanged.
PSM 0081 ir_solver.cpp:715         Via connection failed at {}, {}
PSM 0082 ir_solver.cpp:1169        Unable to find a row
PSM 0083 pdnsim.cpp:118            Error file is specified as: {}.
RCX 0001 ext.cpp:312               Reading SPEF file: {}
RCX 0002 ext.cpp:320               Filename is not defined!
RCX 0003 netRC.cpp:2272            Read SPEF into extracted db!
RCX 0004 netRC.cpp:2268            There is no extraction db!
RCX 0005 netRC.cpp:2283            Can't open SPEF file {} to write.
RCX 0007 extBench.cpp:450          Finished {} measurements for pattern MET_UNDER_MET
RCX 0008 ext.cpp:233               extracting parasitics of {} ...
RCX 0015 ext.cpp:250               Finished extracting {}.
RCX 0016 ext.cpp:283               Writing SPEF ...
RCX 0017 ext.cpp:306               Finished writing SPEF ...
RCX 0019 ext.cpp:369               diffing spef {}
RCX 0021 ext.cpp:422               calibrate on spef file  {}
RCX 0029 ext.cpp:187               Defined extraction corner {}
RCX 0030 ext.cpp:198               The original process corner name is required
RCX 0031 ext.cpp:207               Defined Derived extraction corner {}
RCX 0040 netRC.cpp:1834            Final {} rc segments
RCX 0042 extSpef.cpp:1761          {} nets finished
RCX 0043 extFlow.cpp:1179          {} wires to be extracted
RCX 0044 extSpefIn.cpp:2624        {} spef insts not found in db.
RCX 0045 netRC.cpp:1935            Extract {} nets, {} rsegs, {} caps, {} ccs
RCX 0047 extSpef.cpp:1801          {} nets finished
RCX 0048 extSpefIn.cpp:2618        {} db nets not read from spef.
RCX 0049 extSpefIn.cpp:2620        {} db insts not read from spef.
RCX 0050 extSpefIn.cpp:2622        {} spef nets not found in db.
RCX 0052 extSpefIn.cpp:2627        Unmatched spef and db!
RCX 0055 extBench.cpp:282          Finished {} bench measurements for pattern MET_OVER_MET
RCX 0057 extBench.cpp:335          Finished {} bench measurements for pattern MET_UNDER_MET
RCX 0058 extBench.cpp:390          Finished {} bench measurements for pattern MET_DIAGUNDER_MET
RCX 0060 extSpefIn.cpp:2570             merged {} coupling caps
RCX 0065 extmain.cpp:746             layer {}
RCX 0069 extRCmodel.cpp:3292       {}
RCX 0072 extRCmodel.cpp:3407       Can't find <OVER> rules for {}
RCX 0074 extmeasure.cpp:66         Cannot find net {} from the {} table entry {}
RCX 0076 extSpefIn.cpp:549         Cap Node {} not extracted
RCX 0077 extSpefIn.cpp:764         Spef net {} not found in db.
RCX 0078 extSpefIn.cpp:2214        Break simple loop of {} nets
RCX 0079 extmeasure.cpp:1757       Have processed {} CC caps, and stored {} CC caps
RCX 0081 extFlow.cpp:275           Die Area for the block has 0 size, or is undefined!
RCX 0082 extFlow.cpp:312           Layer {}, routing level {}, has pitch {}!!
RCX 0107 netRC.cpp:1943            Nothing is extracted out of {} nets!
RCX 0108 netRC.cpp:459             Net {} multiple-ended at bterm {}
RCX 0109 netRC.cpp:472             Net {} multiple-ended at iterm {}
RCX 0110 netRC.cpp:617             Net {} has no wires.
RCX 0111 netRC.cpp:670             Net {} {} has a loop at x={} y={} {}.
RCX 0112 netRC.cpp:762             Can't locate bterm {}
RCX 0113 netRC.cpp:766             Can't locate iterm {}/{} ( {} )
RCX 0114 netRC.cpp:773             Net {} {} does not start from an iterm or a bterm.
RCX 0115 netRC.cpp:779             Net {} {} already has rseg!
RCX 0120 netRC.cpp:1193            No matching process corner for scaled corner {}, model {}
RCX 0121 netRC.cpp:1333            The corresponding process corner has to be defined using the command <define_process_corner>
RCX 0122 netRC.cpp:1348            A process corner for Extraction RC Model {} has already been defined, skipping definition
RCX 0127 netRC.cpp:1742            No RC model was read with command <load_model>, will not perform extraction!
RCX 0128 netRC.cpp:1764            skipping Extraction ...
RCX 0129 netRC.cpp:1768            Wrong combination of corner related options!
RCX 0134 netRC.cpp:2167            Can't execute write_spef command. There's no extraction data.
RCX 0135 netRC.cpp:2093            Corner {} is out of range; There are {} corners in DB!
RCX 0136 netRC.cpp:2116            Can't find corner name {} in the parasitics DB!
RCX 0137 netRC.cpp:2186            Can't open file \"{}\" to write spef.
RCX 0138 extmain.cpp:440           {} layers are missing resistance value; Check LEF file. Extraction cannot proceed! Exiting
RCX 0139 extmain.cpp:432           Missing Resistance value for layer {}
RCX 0140 extmain.cpp:643           Have processed {} total segments, {} signal segments, {} CC caps, and stored {} CC caps
RCX 0141 extmain.cpp:725           Context of layer {} xy={} len={} base={} width={}
RCX 0142 extmain.cpp:737             layer {}
RCX 0143 extmain.cpp:748               {}: {}
RCX 0147 ext.cpp:172               bench_verilog: file is not defined!
RCX 0148 ext.cpp:226               Extraction corner {} not found!
RCX 0149 OpenRCX.tcl:329           -db is deprecated.
RCX 0152 extprocess.cpp:287        Can't determine Top Width for Conductor <{}>
RCX 0153 extprocess.cpp:317        Can't determine thickness for Conductor <{}>
RCX 0154 extprocess.cpp:518        Can't determine thickness for Diel <{}>
RCX 0158 extprocess.cpp:264        Can't determine Bottom Width for Conductor <{}>
RCX 0159 extprocess.cpp:534        Can't open file {} with permissions <{}>
RCX 0171 extSpef.cpp:319           Can't open log file diff_spef.log for writing!
RCX 0172 extSpef.cpp:323           Can't open output file diff_spef.out for writing!
RCX 0175 extSpef.cpp:1301          Non-symmetric case feature is not implemented!
RCX 0176 extSpef.cpp:1595          Skip instance {} for cell {} is excluded
RCX 0178 extSpefIn.cpp:2295        \" -N {} \" is unknown.
RCX 0208 extRCmodel.cpp:147        {} {} {} {}  {}
RCX 0216 extRCmodel.cpp:3417       Can't find <UNDER> rules for {}
RCX 0217 extRCmodel.cpp:3422       Can't find <OVERUNDER> rules for {}
RCX 0218 extRCmodel.cpp:3468       Cannot write <OVER> rules for <DensityModel> {} and layer {}
RCX 0219 extRCmodel.cpp:3481       Cannot write <UNDER> rules for <DensityModel> {} and layer {}
RCX 0220 extRCmodel.cpp:3500       Cannot write <DIAGUNDER> rules for <DensityModel> {} and layer {}
RCX 0221 extRCmodel.cpp:3513       Cannot write <OVERUNDER> rules for <DensityModel> {} and layer {}
RCX 0222 extRCmodel.cpp:3746       There were {} extraction models defined but only {} exists in the extraction rules file {}
RCX 0223 extRCmodel.cpp:3769       Cannot find model index {} in extRules file {}
RCX 0239 extFlow.cpp:1323          Zero rseg wire property {} on main net {} {}
RCX 0240 extFlow.cpp:1334          GndCap: cannot find rseg for rsegId {} on net {} {}
RCX 0252 extmain.cpp:54            Ext object on dbBlock is NULL!
RCX 0258 extSpefIn.cpp:137         Spef instance {} not found in db.
RCX 0259 extSpefIn.cpp:170         Can't find bterm {} in db.
RCX 0260 extSpefIn.cpp:433         {} and {} are connected to a coupling cap of net {} {} in spef, but connected to net {} {} and net {} {} respectively in db.
RCX 0261 extSpefIn.cpp:599         Cap Node {} not extracted
RCX 0262 extSpefIn.cpp:523         Iterm {}/{} is connected to net {} {} in spef, but connected to net {} {} in db.
RCX 0263 extSpefIn.cpp:575         Bterm {} is connected to net {} {} in spef, but connected to net {} {} in db.
RCX 0264 extSpefIn.cpp:901         Spef net {} not found in db.
RCX 0265 extSpefIn.cpp:1090        There is cc cap between net {} and net {} in db, but not in reference spef file
RCX 0266 extSpefIn.cpp:1147        There is cc cap between net {} and net {} in reference spef file, but not in db
RCX 0267 extSpefIn.cpp:1339        {} has no shapes!
RCX 0269 extSpefIn.cpp:1492        Cannot find coords of driver capNode {} of net {} {}
RCX 0270 extSpefIn.cpp:1535        Driving node of net {} {} is not connected to a rseg.
RCX 0271 extSpefIn.cpp:1612        Cannot find node coords for targetCapNodeId {} of net {} {}
RCX 0272 extSpefIn.cpp:1629        RC of net {} {} is disconnected!
RCX 0273 extSpefIn.cpp:1669        Failed to identify loop in net {} {}
RCX 0274 extSpefIn.cpp:1675        {} capNodes loop in net {} {}
RCX 0275 extSpefIn.cpp:1683            id={}
RCX 0276 extSpefIn.cpp:1685         cap-{}={}
RCX 0277 extSpefIn.cpp:1727        Break one simple loop of {}-rsegs net {} {}
RCX 0278 extSpefIn.cpp:1753        {}-rsegs net {} {} has a {}-rsegs loop
RCX 0279 extSpefIn.cpp:1779        {}-rsegs net {} {} has {} loops
RCX 0280 extSpefIn.cpp:1832        Net {} {} has rseg before reading spef
RCX 0281 extSpefIn.cpp:1881        \"-N s\" in read_spef command, but no coordinates in spef file.
RCX 0282 extSpefIn.cpp:1958        Source capnode {} is the same as target capnode {}. Add the cc capacitance to ground.
RCX 0283 extSpefIn.cpp:2206        Have read {} nets
RCX 0284 extSpefIn.cpp:2212        There are {} nets with looped spef rc
RCX 0285 extSpefIn.cpp:2527        Break simple loop of {} nets
RCX 0286 extSpefIn.cpp:2336        Number of corners in SPEF file = 0.
RCX 0287 extSpefIn.cpp:2355        Cannot find corner name {} in DB
RCX 0288 extSpefIn.cpp:2362        Ext corner {} out of range; There are only {} defined process corners.
RCX 0289 extSpefIn.cpp:2376        Mismatch on the numbers of corners: Spef file has {} corners vs. Process corner table has {} corners.(Use -spef_corner option).
RCX 0290 extSpefIn.cpp:2386        Spef corner {} out of range; There are only {} corners in Spef file
RCX 0291 extSpefIn.cpp:2421        Have to specify option _db_corner_name
RCX 0292 extSpefIn.cpp:2525        {} nets with looped spef rc
RCX 0293 extSpefIn.cpp:2640        *{}{}{}
RCX 0294 extSpefIn.cpp:2657            First {} cc that appear {} times
RCX 0295 extSpefIn.cpp:2756        There is no *PORTS section
RCX 0296 extSpefIn.cpp:2783        There is no *NAME_MAP section
RCX 0297 extSpefIn.cpp:2788        There is no *NAME_MAP section
RCX 0298 extSpefIn.cpp:2790        There is no *PORTS section
RCX 0357 OpenRCX.tcl:232           No LEF technology has been read.
RCX 0358 extRCmodel.cpp:3412       Can't find <RESOVER> Res rules for {}
RCX 0374 extSpefIn.cpp:1596        Inconsistency in RC of net {} {}.
RCX 0376 netRC.cpp:2330            DB created {} nets, {} rsegs, {} caps, {} ccs
RCX 0378 ext.cpp:176               Can't open file {}
RCX 0380 ext.cpp:366               Filename is not defined to run diff_spef command!
RCX 0381 ext.cpp:417               Filename for calibration is not defined. Define the filename using -spef_file
RCX 0404 extSpefIn.cpp:2346        Cannot find corner name {} in DB
RCX 0405 extSpefIn.cpp:1771        {}-rsegs net {} {} has {} loops
RCX 0406 extSpefIn.cpp:1720        Break one simple loop of {}-rsegs net {} {}
RCX 0407 extSpefIn.cpp:1761        {}-rsegs net {} {} has a {}-rsegs loop
RCX 0410 extRCmodel.cpp:3455       Cannot write <OVER> Res rules for <DensityModel> {} and layer {}
RCX 0411 extRCmodel.cpp:2647       \ttotFrCap for netId {}({}) {}
RCX 0414 extRCmodel.cpp:2641       \tfrCap from CC for netId {}({}) {}
RCX 0416 extRCmodel.cpp:2623       \tccCap for netIds {}({}), {}({}) {}
RCX 0417 extRCmodel.cpp:2605       FrCap for netId {} (nodeId= {})  {}
RCX 0418 extRCmodel.cpp:2581       Reads only {} nodes from {}
RCX 0431 netRC.cpp:1292            Defined process_corner {} with ext_model_index {}
RCX 0433 netRC.cpp:1268            A process corner {} for Extraction RC Model {} has already been defined, skipping definition
RCX 0434 netRC.cpp:1298            Defined process_corner {} with ext_model_index {} (using extRulesFile defaults)
RCX 0435 netRC.cpp:1624            Reading extraction model file {} ...
RCX 0436 netRC.cpp:1807            RC segment generation {} (max_merge_res {:.1f}) ...
RCX 0437 netRC.cpp:78              RECT {} ( {} {} ) ( {} {} )  jids= ( {} {} )
RCX 0438 netRC.cpp:67              VIA {} ( {} {} )  jids= ( {} {} )
RCX 0439 netRC.cpp:1838            Coupling Cap extraction {} ...
RCX 0440 netRC.cpp:1849            Coupling threshhold is {:.4f} fF, coupling capacitance less than {:.4f} fF will be grounded.
RCX 0442 extFlow.cpp:1293          {:d}% completion -- {:d} wires have been extracted
RCX 0443 extSpef.cpp:1765          {} nets finished
RCX 0444 extSpefIn.cpp:2223        Read {} D_NET nets, {} resistors, {} gnd caps {} coupling caps
RCX 0445 extSpefIn.cpp:2497        Have read {} D_NET nets, {} resistors, {} gnd caps {} coupling caps
RCX 0447 extSpefIn.cpp:2607        Db inst {} {} not read from spef file!
RCX 0448 extSpefIn.cpp:2592        Db net {} {} not read from spef file!
RCX 0449 extSpefIn.cpp:2647        {} 
RCX 0451 extSpefIn.cpp:2650        {}
RCX 0452 extSpefIn.cpp:69          Spef instance {} not found in db.
RCX 0456 extmeasure.cpp:913        pixelTable gave len {}, bigger than expected {}
RCX 0458 extmeasure.cpp:974        pixelTable gave len {}, bigger than expected {}
RCX 0459 extmeasure.cpp:603        getOverUnderIndex: out of range n= {}   m={} u= {} o= {}
RCX 0460 extmeasure.cpp:76         Cannot find dbRseg for net {} from the {} table entry {}
RCX 0463 extSpefIn.cpp:2560        Have read {} D_NET nets, {} resistors, {} gnd caps {} coupling caps
RCX 0464 extSpefIn.cpp:2572        Broke {} coupling caps of {} fF or smaller
RCX 0465 extSpef.cpp:1799          {} nets finished
RCX 0468 netRC.cpp:1629            Can't open extraction model file {}
RCX 0472 netRC.cpp:1317            The corresponding process corner has to be defined using the command <define_process_corner>
RCX 0474 netRC.cpp:2055            Can't execute write_spef command. There's no block in db!
RCX 0475 netRC.cpp:2150            Can't execute write_spef command. There's no block in db
RCX 0476 extmain.cpp:739               {}: {}
RCX 0480 netRC.cpp:2347                cc appearance count -- 1:{} 2:{} 3:{} 4:{} 5:{} 6:{} 7:{} 8:{} 9:{} 10:{} 11:{} 12:{} 13:{} 14:{} 15:{} 16:{}
RCX 0485 extRCmodel.cpp:2519       Cannot open file {} with permissions {}
RCX 0487 netRC.cpp:1650            No RC model read from the extraction model! Ensure the right extRules file is used!
RCX 0489 extRCmodel.cpp:3005       mv failed: {}
RCX 0490 extRCmodel.cpp:3294       system failed: {}
RCX 0491 extRCmodel.cpp:3303       rm failed on {}
RCX 0497 extmain.cpp:471           No design is loaded.
RMP 0001 blif.cpp:105              Cannot open file {}.
RMP 0002 blif.cpp:357              Blif writer successfully dumped file with {} instances.
RMP 0003 blif.cpp:381              Cannot open file {}.
RMP 0004 blif.cpp:404              Cannot open file {}.
RMP 0005 blif.cpp:426              Blif parsed successfully, will destroy {} existing instances.
RMP 0006 blif.cpp:430              Found {} inputs, {} outputs, {} clocks, {} combinational gates, {} registers after parsing the blif file.
RMP 0007 blif.cpp:455              Inserting {} new instances.
RMP 0008 blif.cpp:473              Const driver {} doesn't have any connected nets.
RMP 0009 blif.cpp:516              Master ({}) not found while stitching back instances.
RMP 0010 blif.cpp:569              Connection {} parsing failed for {} instance.
RMP 0012 rmp.tcl:90                Missing argument -liberty_file
RMP 0016 Restructure.cpp:618       cannot open file {}
RMP 0020 Restructure.cpp:483       Cannot open file {} for writing.
RMP 0021 Restructure.cpp:292       All re-synthesis runs discarded, keeping original netlist.
RMP 0025 Restructure.cpp:640       ABC run failed, see log file {} for details.
RMP 0026 Restructure.cpp:225       Error executing ABC command {}.
RMP 0032 rmp.tcl:106               -tielo_port not specified
RMP 0033 rmp.tcl:122               -tiehi_port not specified
RMP 0034 blif.cpp:418              Blif parser failed. File doesn't follow blif spec.
RMP 0035 Restructure.cpp:451       Could not create instance {}.
RMP 0036 Restructure.cpp:592       Mode {} not recognized.
RMP 0076 blif.cpp:536              Could not create new instance of type {} with name {}.
RMP 0146 blif.cpp:590              Could not connect instance of cell type {} to {} net due to unknown mterm in blif.
RSZ 0001 Resizer.tcl:145           Use -layer or -resistance/-capacitance but not both.
RSZ 0002 Resizer.tcl:150           layer $layer_name not found.
RSZ 0003 Resizer.tcl:237           missing -placement or -global_routing flag.
RSZ 0004 Resizer.tcl:547           -max_utilization must be between 0 and 100%.
RSZ 0005 Resizer.tcl:234           Run global_route before estimating parasitics for global routing.
RSZ 0010 Resizer.tcl:198           $signal_clk wire resistance is 0.
RSZ 0011 Resizer.tcl:201           $signal_clk wire capacitance is 0.
RSZ 0014 Resizer.tcl:569           wire capacitance for corner [$corner name] is zero. Use the set_wire_rc command to set wire resistance and capacitance.
RSZ 0020 Resizer.tcl:478           found $floating_net_count floating nets.
RSZ 0021 Resizer.tcl:514           no estimated parasitics. Using wire load models.
RSZ 0022 Resizer.cc:412            no buffers found.
RSZ 0025 RepairSetup.cc:256        max utilization reached.
RSZ 0026 Resizer.cc:310            Removed {} buffers.
RSZ 0027 Resizer.cc:462            Inserted {} input buffers.
RSZ 0028 Resizer.cc:565            Inserted {} output buffers.
RSZ 0030 RepairSetup.cc:279        Inserted {} buffers.
RSZ 0031 RepairSetup.cc:281        Resized {} instances.
RSZ 0032 RepairHold.cc:299         Inserted {} hold buffers.
RSZ 0033 RepairHold.cc:308         No hold violations found.
RSZ 0034 RepairDesign.cc:118       Found {} slew violations.
RSZ 0035 RepairDesign.cc:120       Found {} fanout violations.
RSZ 0036 RepairDesign.cc:122       Found {} capacitance violations.
RSZ 0037 RepairDesign.cc:124       Found {} long wires.
RSZ 0038 RepairDesign.cc:126       Inserted {} buffers in {} nets.
RSZ 0039 RepairDesign.cc:130       Resized {} instances.
RSZ 0040 RepairSetup.cc:242        Inserted {} buffers.
RSZ 0041 RepairSetup.cc:246        Resized {} instances.
RSZ 0042 Resizer.cc:1596           Inserted {} tie {} instances.
RSZ 0043 RepairSetup.cc:249        Swapped pins on {} instances.
RSZ 0044 RepairSetup.cc:283        Swapped pins on {} instances.
RSZ 0046 RepairHold.cc:267         Found {} endpoints with hold violations.
RSZ 0047 RepairDesign.cc:237       Found {} long wires.
RSZ 0048 RepairDesign.cc:239       Inserted {} buffers in {} nets.
RSZ 0050 RepairHold.cc:305         Max utilization reached.
RSZ 0051 RepairDesign.cc:286       Found {} slew violations.
RSZ 0052 RepairDesign.cc:288       Found {} fanout violations.
RSZ 0053 RepairDesign.cc:290       Found {} capacitance violations.
RSZ 0054 RepairDesign.cc:292       Found {} long wires.
RSZ 0055 RepairDesign.cc:294       Inserted {} buffers in {} nets.
RSZ 0056 RepairDesign.cc:300       Resized {} instances.
RSZ 0057 RepairDesign.cc:302       Resized {} instances.
RSZ 0058 Resizer.tcl:585           Using max wire length [format %.0f [sta::distance_sta_ui $max_wire_length]]um.
RSZ 0060 RepairHold.cc:303         Max buffer count reached.
RSZ 0061 Resizer.tcl:163           $signal_clk wire resistance [sta::format_resistance [expr $wire_res * 1e-6] 6] [sta::unit_scale_abreviation resistance][sta::unit_suffix resistance]/um capacitance [sta::format_capacitance [expr $wire_cap * 1e-6] 6] [sta::unit_scale_abreviation capacitance][sta::unit_suffix capacitance]/um.
RSZ 0062 RepairSetup.cc:253        Unable to repair all setup violations.
RSZ 0064 RepairHold.cc:296         Unable to repair all hold checks within margin.
RSZ 0065 Resizer.tcl:581           max wire length less than [format %.0fu [sta::distance_sta_ui $min_delay_max_wire_length]] increases wire delays.
RSZ 0066 RepairHold.cc:294         Unable to repair all hold violations.
RSZ 0067 Resizer.tcl:525           $key must be  between 0 and 100 percent.
RSZ 0068 Resizer.cc:1334           missing target load cap.
RSZ 0069 SteinerTree.cc:90         skipping net {} with {} pins.
RSZ 0070 Resizer.cc:2058           no LEF cell for {}.
RSZ 0071 Rebuffer.cc:288           unhandled BufferedNet type
RSZ 0072 RepairDesign.cc:613       unhandled BufferedNet type
RSZ 0073 BufferedNet.cc:647        driver pin {} not found in global routes
RSZ 0074 BufferedNet.cc:651        driver pin {} not found in global route grid points
RSZ 0075 Rebuffer.cc:138           makeBufferedNet failed for driver {}
RSZ 0076 Resizer.tcl:413           -slack_margin is deprecated. Use -setup_margin/-hold_margin
RSZ 0077 Resizer.cc:2681           some buffers were moved inside the core.
RSZ 0078 BufferedNet.cc:83         incorrect BufferedNet type {}
RSZ 0079 BufferedNet.cc:117        incorrect BufferedNet type {}
RSZ 0080 BufferedNet.cc:144        incorrect BufferedNet type {}
RSZ 0081 BufferedNet.cc:173        incorrect BufferedNet type {}
RSZ 0082 BufferedNet.cc:342        wireRC called for non-wire
RSZ 0083 RepairDesign.cc:1000      pin outside regions
RSZ 0084 Resizer.cc:583            Output {} can't be buffered due to dont-touch driver {}
RSZ 0085 Resizer.cc:492            Input {} can't be buffered due to dont-touch fanout {}
RSZ 0086 Resizer.cc:1215           metersToDbu({}) cannot convert negative distances
RSZ 0088 Resizer.cc:2015           Corner: {} has no wire signal resistance value.
RSZ 0089 Resizer.cc:2030           Could not find a resistance value for any corner. Cannot evaluate max wire length for buffer. Check over your `set_wire_rc` configuration
RSZ 0090 Resizer.cc:2577           Opendp was not initialized before inserting a new instance
RSZ 0091 Resizer.cc:925            Opendp was not initialized before resized an instance
STA 1000 dbSta.cc:519              instance {} swap master {} is not equivalent
STT 0001 SteinerTreeBuilder.tcl:49 The alpha value must be between 0.0 and 1.0.
STT 0002 SteinerTreeBuilder.tcl:72 set_routing_alpha: Wrong number of arguments.
STT 0003 SteinerTreeBuilder.tcl:86 Nets for $cmd command were not found
STT 0004 SteinerTreeBuilder.cpp:248 Net {} is connected to unplaced instance {}.
STT 0005 SteinerTreeBuilder.cpp:267 Net {} is connected to unplaced pin {}.
STT 0006 SteinerTreeBuilder.tcl:102 Clock nets for $cmd command were not found
TAP 0004 tapcell.cpp:281           Inserted {} endcaps.
TAP 0005 tapcell.cpp:420           Inserted {} tapcells.
TAP 0006 tapcell.cpp:552           Inserted {} top/bottom cells.
TAP 0007 tapcell.cpp:887           Inserted {} cells near blockages.
TAP 0009 tapcell.cpp:262           Row {} has enough space for only one endcap.
TAP 0010 tapcell.tcl:169           Master $tapcell_master_name not found.
TAP 0011 tapcell.tcl:179           Master $endcap_master_name not found.
TAP 0012 tapcell.cpp:181           Master {} not found.
TAP 0013 tapcell.cpp:187           Master {} not found.
TAP 0014 tapcell.tcl:74            endcap_cpp option is deprecated.
TAP 0015 tapcell.tcl:143           tbtie_cpp option is deprecated.
TAP 0016 tapcell.tcl:147           no_cell_at_top_bottom option is deprecated.
TAP 0018 tapcell.cpp:476           Master {} not found.
TAP 0019 tapcell.cpp:482           Master {} not found.
TAP 0020 tapcell.cpp:487           Master {} not found.
TAP 0021 tapcell.cpp:492           Master $tap_nwouttie_master_name not found.
TAP 0022 tapcell.cpp:497           Master {} not found.
TAP 0023 tapcell.cpp:503           Master {} not found.
TAP 0024 tapcell.cpp:678           Master {} not found.
TAP 0025 tapcell.cpp:684           Master {} not found.
TAP 0026 tapcell.cpp:689           Master {} not found.
TAP 0027 tapcell.cpp:694           Master {} not found.
TAP 0028 tapcell.cpp:700           Master {} not found.
TAP 0029 tapcell.cpp:706           Master {} not found.
TAP 0030 tapcell.cpp:712           Master {} not found.
TAP 0031 tapcell.cpp:718           Master {} not found.
TAP 0032 tapcell.cpp:1024          Macro {} is not placed.
TAP 0033 tapcell.cpp:1050          Not able to build instance {} with master {}.
TAP 0034 tapcell.tcl:213           Master $endcap_master_name not found.
TAP 0100 tapcell.tcl:246           Removed $taps_removed tapcells.
TAP 0101 tapcell.tcl:248           Removed $endcaps_removed endcaps.
UPF 0001 upf.tcl:288               -area is a list of 4 coordinates
UPF 0002 upf.tcl:296               please define area
UPF 10001 upf.cpp:50                Creation of '%s' power domain failed
UPF 10002 upf.cpp:66                Couldn't retrieve power domain '%s' while adding element '%s'
UPF 10003 upf.cpp:84                Creation of '%s' logic port failed
UPF 10004 upf.cpp:99                Couldn't retrieve power domain '%s' while creating power switch '%s'
UPF 10005 upf.cpp:110               Creation of '%s' power switch failed
UPF 10006 upf.cpp:128               Couldn't retrieve power switch '%s' while adding control port '%s'
UPF 10007 upf.cpp:148               Couldn't retrieve power switch '%s' while adding on state '%s'
UPF 10008 upf.cpp:173               Couldn't retrieve power domain '%s' while creating/updating isolation '%s'
UPF 10009 upf.cpp:184               Couldn't update a non existing isolation %s
UPF 10010 upf.cpp:229               Couldn't retrieve power domain '%s' while updating isolation '%s'
UPF 10011 upf.cpp:240               Couldn't find isolation %s
UPF 10012 upf.cpp:260               Couldn't retrieve power domain '%s' while updating its area 
UPF 10013 upf.cpp:330               isolation cell has no enable port
UPF 10014 upf.cpp:349               unknown isolation cell function
UPF 10015 upf.cpp:374               multiple power domain definitions for the same path %s
UPF 10016 upf.cpp:393               Creation of '%s' region failed
UPF 10017 upf.cpp:403               No area specified for '%s' power domain
UPF 10018 upf.cpp:411               Creation of '%s' group failed, duplicate group exists.
UPF 10019 upf.cpp:430               Creation of '{}' dbNet from UPF Logic Port failed
UPF 10020 upf.cpp:534               Isolation %s defined, but no cells defined.
UPF 10021 upf.cpp:558               Isolation %s cells defined, but can't find any in the lib.
UPF 10022 upf.cpp:594               Isolation %s cells defined, but can't find one of output, data or enable terms.
UPF 10023 upf.cpp:730               Isolation {} has nonexisting control net {}
UPF 10024 upf.cpp:778               Isolation %s has location %s, but only self|parent|fanoutsupported, defaulting to self.
UPF 10025 upf.cpp:842               No TOP DOMAIN found, aborting
UPF 10026 upf.cpp:879               Multiple isolation strategies defined for the same power domain %s.
UPF 10027 upf.cpp:907               can't find any inverters
UTL 0001 CFileUtils.cpp:8          seeking file to start {}
UTL 0002 CFileUtils.cpp:25         error reading {} bytes from file at offset {}: {}
UTL 0003 CFileUtils.cpp:35         read no bytes from file at offset {}, but neither error nor EOF
UTL 0004 CFileUtils.cpp:56         error writing {} bytes from file at offset {}: {}
UTL 0005 ScopedTemporaryFile.cpp:12 could not create temp file
UTL 0006 ScopedTemporaryFile.cpp:15 ScopedTemporaryFile; fd: {} path: {}
UTL 0007 ScopedTemporaryFile.cpp:19 could not open temp descriptor as FILE
UTL 0008 ScopedTemporaryFile.cpp:27 could not unlink temp file at {}
UTL 0009 ScopedTemporaryFile.cpp:31 could not close temp file: {}
