// Seed: 3020936227
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output wor id_4,
    input id_5
);
  logic id_6;
  logic id_7 (
      id_2 != id_1 - id_6,
      1,
      1
  );
  assign id_4[""] = id_6;
  logic id_8 = 1;
endmodule
