

================================================================
== Vitis HLS Report for 'pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
================================================================
* Date:           Sat Jan 25 23:13:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pad1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    92261|    92261|  0.923 ms|  0.923 ms|  92256|  92256|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    92259|    92259|         5|          1|          1|  92256|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|     435|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     117|    -|
|Register         |        -|     -|     228|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     228|     616|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------------+---------------------------------------+---------------------+
    |                 Instance                 |                 Module                |      Expression     |
    +------------------------------------------+---------------------------------------+---------------------+
    |ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3  |ama_submuladd_5ns_17ns_5ns_5ns_17_4_1  |  (i0 - i1) * i2 + i3|
    |mac_mul_sub_10ns_7ns_17ns_17_4_1_U2       |mac_mul_sub_10ns_7ns_17ns_17_4_1       |         i0 * i1 - i2|
    |mac_muladd_10ns_7ns_5ns_17_4_1_U1         |mac_muladd_10ns_7ns_5ns_17_4_1         |         i0 * i1 + i2|
    +------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_352_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln34_fu_370_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln35_1_fu_338_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln35_fu_238_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln45_1_fu_440_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln45_fu_435_p2       |         +|   0|  0|  24|          17|          17|
    |j_fu_332_p2              |         +|   0|  0|  12|           5|           1|
    |empty_8_fu_425_p2        |         -|   0|  0|  17|          10|          10|
    |and_ln34_fu_224_p2       |       and|   0|  0|   2|           1|           1|
    |cmp9_fu_278_p2           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln34_fu_376_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln35_fu_364_p2      |      icmp|   0|  0|  17|          10|           7|
    |icmp_ln36_fu_358_p2      |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln39_1_fu_303_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln39_fu_298_p2      |      icmp|   0|  0|  39|          32|          32|
    |slt_fu_283_p2            |      icmp|   0|  0|  39|          32|          32|
    |empty_5_fu_244_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln39_1_fu_326_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_320_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_314_p2        |        or|   0|  0|   2|           1|           1|
    |c_fu_230_p3              |    select|   0|  0|   7|           1|           7|
    |empty_11_fu_453_p3       |    select|   0|  0|  32|           1|           1|
    |i_fu_258_p3              |    select|   0|  0|   5|           1|           5|
    |j_mid2_fu_250_p3         |    select|   0|  0|   5|           1|           1|
    |select_ln34_fu_210_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln35_1_fu_344_p3  |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |rev_fu_288_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_218_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_fu_308_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 435|         263|         232|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |add_ln3422_fu_92                      |   9|          2|    7|         14|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln3521_phi_fu_144_p4  |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln3620_phi_fu_155_p4  |   9|          2|    1|          2|
    |c16_fu_76                             |   9|          2|    7|         14|
    |i18_fu_84                             |   9|          2|    5|         10|
    |icmp_ln3521_reg_140                   |   9|          2|    1|          2|
    |icmp_ln3620_reg_151                   |   9|          2|    1|          2|
    |indvar_flatten1215_fu_72              |   9|          2|   17|         34|
    |indvar_flatten17_fu_80                |   9|          2|   10|         20|
    |j19_fu_88                             |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 117|         26|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln3422_fu_92                  |   7|   0|    7|          0|
    |add_ln45_reg_590                  |  17|   0|   17|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |c16_fu_76                         |   7|   0|    7|          0|
    |i18_fu_84                         |   5|   0|    5|          0|
    |i_reg_553                         |   5|   0|    5|          0|
    |icmp_ln34_reg_580                 |   1|   0|    1|          0|
    |icmp_ln3521_reg_140               |   1|   0|    1|          0|
    |icmp_ln35_reg_575                 |   1|   0|    1|          0|
    |icmp_ln3620_reg_151               |   1|   0|    1|          0|
    |icmp_ln36_reg_570                 |   1|   0|    1|          0|
    |indvar_flatten1215_fu_72          |  17|   0|   17|          0|
    |indvar_flatten17_fu_80            |  10|   0|   10|          0|
    |j19_fu_88                         |   5|   0|    5|          0|
    |j_mid2_reg_548                    |   5|   0|    5|          0|
    |j_mid2_reg_548_pp0_iter2_reg      |   5|   0|    5|          0|
    |or_ln39_1_reg_565                 |   1|   0|    1|          0|
    |i_reg_553                         |  64|  32|    5|          0|
    |or_ln39_1_reg_565                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 228|  64|  106|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|pad               |   in|   32|     ap_none|                                                            pad|        scalar|
|sub               |   in|   32|     ap_none|                                                            sub|        scalar|
|empty             |   in|   17|     ap_none|                                                          empty|        scalar|
|inp_img_address0  |  out|   17|   ap_memory|                                                        inp_img|         array|
|inp_img_ce0       |  out|    1|   ap_memory|                                                        inp_img|         array|
|inp_img_q0        |   in|   32|   ap_memory|                                                        inp_img|         array|
|out_img_address0  |  out|   17|   ap_memory|                                                        out_img|         array|
|out_img_ce0       |  out|    1|   ap_memory|                                                        out_img|         array|
|out_img_we0       |  out|    1|   ap_memory|                                                        out_img|         array|
|out_img_d0        |  out|   32|   ap_memory|                                                        out_img|         array|
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

