Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Feb 21 00:29:50 2019
| Host         : TheShell running 64-bit unknown
| Command      : report_control_sets -verbose -file RAT_WRAPPER_control_sets_placed.rpt
| Design       : RAT_WRAPPER
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|     12 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            9 |
| Yes          | No                    | No                     |              32 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------+----------------------------------------------+------------------+----------------+
|           Clock Signal          |        Enable Signal       |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------------+----------------------------+----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG                  |                            |                                              |                1 |              2 |
|  Sev_Seg_Disp/CathMod/s_clk_500 |                            | Sev_Seg_Disp/CathMod/r_disp_digit[0]_i_1_n_0 |                1 |              4 |
|  Sev_Seg_Disp/CathMod/s_clk_500 |                            | Sev_Seg_Disp/CathMod/r_disp_digit[0]         |                1 |              4 |
|  s_clk_50_BUFG                  |                            |                                              |                4 |             12 |
|  MCU/PC/r_seg_reg[7][0]         |                            | MCU/CU/RST                                   |                2 |             16 |
|  CLK_IBUF_BUFG                  | MCU/PC/r_leds_reg[0][0]    |                                              |                4 |             16 |
|  CLK_IBUF_BUFG                  | MCU/PC/E[0]                |                                              |                3 |             16 |
|  Sev_Seg_Disp/CathMod/s_clk_500 |                            |                                              |                5 |             18 |
|  s_clk_50_BUFG                  | MCU/PC/PC_COUNT[9]_i_1_n_0 | MCU/CU/RST                                   |                9 |             20 |
|  s_clk_50_BUFG                  | MCU/PC/RF_WR               |                                              |                2 |             32 |
|  s_clk_50_BUFG                  |                            | Sev_Seg_Disp/CathMod/clear                   |                5 |             40 |
|  s_clk_50_BUFG                  | MCU/PC/SCR_WE              |                                              |               10 |             80 |
+---------------------------------+----------------------------+----------------------------------------------+------------------+----------------+


