/*
###############################################################
#  Generated by:      Cadence Innovus 18.11-s100_1
#  OS:                Linux x86_64(Host ID soc07)
#  Generated on:      Sun Sep 17 16:26:15 2023
#  Design:            CHIP
#  Command:           saveNetlist -includePowerGround CHIP_pg_netlist.v
###############################################################
*/
module TIE1 (
	O, 
	VCC, 
	GND);
   output O;
   inout VCC;
   inout GND;
endmodule

module BUF12CK (
	O, 
	I, 
	VCC, 
	GND);
   output O;
   input I;
   inout VCC;
   inout GND;
endmodule

module ND2 (
	O, 
	I1, 
	I2, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   inout VCC;
   inout GND;
endmodule

module AN2 (
	O, 
	I1, 
	I2, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   inout VCC;
   inout GND;
endmodule

module OA13S (
	O, 
	A1, 
	B1, 
	B2, 
	B3, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input B2;
   input B3;
   inout VCC;
   inout GND;
endmodule

module AO22 (
	O, 
	A1, 
	A2, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input A2;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module OA112 (
	O, 
	A1, 
	B1, 
	C1, 
	C2, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input C1;
   input C2;
   inout VCC;
   inout GND;
endmodule

module AN3B2S (
	O, 
	I1, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input I1;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module OA222 (
	O, 
	A1, 
	A2, 
	B1, 
	B2, 
	C1, 
	C2, 
	VCC, 
	GND);
   output O;
   input A1;
   input A2;
   input B1;
   input B2;
   input C1;
   input C2;
   inout VCC;
   inout GND;
endmodule

module OR3 (
	O, 
	I1, 
	I2, 
	I3, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   input I3;
   inout VCC;
   inout GND;
endmodule

module AN3 (
	O, 
	I1, 
	I2, 
	I3, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   input I3;
   inout VCC;
   inout GND;
endmodule

module AO12 (
	O, 
	A1, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module OR3B2 (
	O, 
	I1, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input I1;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module HA1 (
	S, 
	C, 
	A, 
	B, 
	VCC, 
	GND);
   output S;
   output C;
   input A;
   input B;
   inout VCC;
   inout GND;
endmodule

module XOR2HS (
	O, 
	I1, 
	I2, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   inout VCC;
   inout GND;
endmodule

module QDFFN (
	Q, 
	D, 
	CK, 
	VCC, 
	GND);
   output Q;
   input D;
   input CK;
   inout VCC;
   inout GND;
endmodule

module DFFN (
	Q, 
	QB, 
	D, 
	CK, 
	VCC, 
	GND);
   output Q;
   output QB;
   input D;
   input CK;
   inout VCC;
   inout GND;
endmodule

module INV1S (
	O, 
	I, 
	VCC, 
	GND);
   output O;
   input I;
   inout VCC;
   inout GND;
endmodule

module NR2 (
	O, 
	I1, 
	I2, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   inout VCC;
   inout GND;
endmodule

module OAI12HS (
	O, 
	A1, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module MOAI1S (
	O, 
	A1, 
	A2, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input A2;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module OAI112HS (
	O, 
	A1, 
	B1, 
	C1, 
	C2, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input C1;
   input C2;
   inout VCC;
   inout GND;
endmodule

module NR3 (
	O, 
	I1, 
	I2, 
	I3, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   input I3;
   inout VCC;
   inout GND;
endmodule

module OR2 (
	O, 
	I1, 
	I2, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   inout VCC;
   inout GND;
endmodule

module AOI13HS (
	O, 
	A1, 
	B1, 
	B2, 
	B3, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input B2;
   input B3;
   inout VCC;
   inout GND;
endmodule

module ND3 (
	O, 
	I1, 
	I2, 
	I3, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   input I3;
   inout VCC;
   inout GND;
endmodule

module OA12 (
	O, 
	A1, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module AOI12HS (
	O, 
	A1, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module OAI22S (
	O, 
	A1, 
	A2, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input A2;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module AN4B1S (
	O, 
	I1, 
	I2, 
	I3, 
	B1, 
	VCC, 
	GND);
   output O;
   input I1;
   input I2;
   input I3;
   input B1;
   inout VCC;
   inout GND;
endmodule

module OA22 (
	O, 
	A1, 
	A2, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input A2;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module AOI22S (
	O, 
	A1, 
	A2, 
	B1, 
	B2, 
	VCC, 
	GND);
   output O;
   input A1;
   input A2;
   input B1;
   input B2;
   inout VCC;
   inout GND;
endmodule

module MAO222 (
	O, 
	A1, 
	B1, 
	C1, 
	VCC, 
	GND);
   output O;
   input A1;
   input B1;
   input C1;
   inout VCC;
   inout GND;
endmodule

module INVT1 (
	O, 
	I, 
	E, 
	VCC, 
	GND);
   output O;
   input I;
   input E;
   inout VCC;
   inout GND;
endmodule

module TIE0 (
	O, 
	VCC, 
	GND);
   output O;
   inout VCC;
   inout GND;
endmodule

module XMD (
	O, 
	I, 
	PU, 
	PD, 
	SMT);
   output O;
   input I;
   input PU;
   input PD;
   input SMT;
endmodule

module YA2GSD (
	O, 
	I, 
	E, 
	E2, 
	E4, 
	E8, 
	SR);
   output O;
   input I;
   input E;
   input E2;
   input E4;
   input E8;
   input SR;
endmodule

/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : P-2019.03
// Date      : Thu Sep 14 23:42:39 2023
/////////////////////////////////////////////////////////////
module NFC_0_DW01_inc_0 (
	A, 
	SUM, 
	VCC, 
	GND);
   input [8:0] A;
   output [8:0] SUM;
   inout VCC;
   inout GND;

   // Internal wires
   wire [8:2] carry;

   // Module instantiations
   HA1 U1_1_7 (
	.S(SUM[7]),
	.C(carry[8]),
	.A(A[7]),
	.B(carry[7]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_6 (
	.S(SUM[6]),
	.C(carry[7]),
	.A(A[6]),
	.B(carry[6]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_5 (
	.S(SUM[5]),
	.C(carry[6]),
	.A(A[5]),
	.B(carry[5]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_4 (
	.S(SUM[4]),
	.C(carry[5]),
	.A(A[4]),
	.B(carry[4]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_3 (
	.S(SUM[3]),
	.C(carry[4]),
	.A(A[3]),
	.B(carry[3]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_2 (
	.S(SUM[2]),
	.C(carry[3]),
	.A(A[2]),
	.B(carry[2]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_1 (
	.S(SUM[1]),
	.C(carry[2]),
	.A(A[1]),
	.B(A[0]), 
	.VCC(VCC), 
	.GND(GND));
   XOR2HS U1 (
	.O(SUM[8]),
	.I1(carry[8]),
	.I2(A[8]), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module NFC_0_DW01_inc_1 (
	A, 
	SUM, 
	VCC, 
	GND);
   input [8:0] A;
   output [8:0] SUM;
   inout VCC;
   inout GND;

   // Internal wires
   wire [8:2] carry;

   // Module instantiations
   HA1 U1_1_7 (
	.S(SUM[7]),
	.C(carry[8]),
	.A(A[7]),
	.B(carry[7]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_6 (
	.S(SUM[6]),
	.C(carry[7]),
	.A(A[6]),
	.B(carry[6]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_5 (
	.S(SUM[5]),
	.C(carry[6]),
	.A(A[5]),
	.B(carry[5]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_4 (
	.S(SUM[4]),
	.C(carry[5]),
	.A(A[4]),
	.B(carry[4]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_3 (
	.S(SUM[3]),
	.C(carry[4]),
	.A(A[3]),
	.B(carry[3]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_2 (
	.S(SUM[2]),
	.C(carry[3]),
	.A(A[2]),
	.B(carry[2]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_1 (
	.S(SUM[1]),
	.C(carry[2]),
	.A(A[1]),
	.B(A[0]), 
	.VCC(VCC), 
	.GND(GND));
   XOR2HS U1 (
	.O(SUM[8]),
	.I1(carry[8]),
	.I2(A[8]), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module NFC_0 (
	rst, 
	done, 
	F_IO_A_IN, 
	F_IO_A_OUT, 
	F_CLE_A, 
	F_ALE_A, 
	F_REN_A, 
	F_WEN_A, 
	F_RB_A, 
	F_IO_B_OUT, 
	F_CLE_B, 
	F_ALE_B, 
	F_REN_B, 
	F_WEN_B, 
	F_RB_B, 
	F_IO_A_READING, 
	F_IO_B_READING, 
	KEY, 
	clk, 
	VCC, 
	GND);
   input rst;
   output done;
   input [7:0] F_IO_A_IN;
   output [7:0] F_IO_A_OUT;
   output F_CLE_A;
   output F_ALE_A;
   output F_REN_A;
   output F_WEN_A;
   input F_RB_A;
   output [7:0] F_IO_B_OUT;
   output F_CLE_B;
   output F_ALE_B;
   output F_REN_B;
   output F_WEN_B;
   input F_RB_B;
   output F_IO_A_READING;
   output F_IO_B_READING;
   input [3:0] KEY;
   input clk;
   inout VCC;
   inout GND;

   // Internal wires
   wire WTMK_ACTIVE;
   wire N146;
   wire N147;
   wire N148;
   wire N149;
   wire N150;
   wire N151;
   wire N152;
   wire N153;
   wire N154;
   wire N162;
   wire N163;
   wire N164;
   wire N165;
   wire N166;
   wire N167;
   wire N168;
   wire N169;
   wire N170;
   wire n4;
   wire n5;
   wire n6;
   wire n26;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n202;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n2;
   wire n7;
   wire n8;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire [4:0] state;
   wire [8:0] counter;
   wire [8:0] page;

   // Module instantiations
   ND2 U178 (
	.O(n54),
	.I1(n55),
	.I2(n217), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U179 (
	.O(n64),
	.I1(n36),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U180 (
	.O(n72),
	.I1(n36),
	.I2(n73), 
	.VCC(VCC), 
	.GND(GND));
   OA13S U181 (
	.O(n68),
	.A1(n74),
	.B1(n38),
	.B2(state[1]),
	.B3(n66), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U182 (
	.O(n186),
	.A1(counter[8]),
	.A2(n75),
	.B1(N154),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U183 (
	.O(n187),
	.A1(counter[7]),
	.A2(n75),
	.B1(N153),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U184 (
	.O(n189),
	.A1(counter[5]),
	.A2(n75),
	.B1(N151),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   OA13S U185 (
	.O(n75),
	.A1(n77),
	.B1(n40),
	.B2(n41),
	.B3(n65), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U186 (
	.O(n78),
	.I1(n74),
	.I2(n83), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U187 (
	.O(n70),
	.I1(n82),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U188 (
	.O(n88),
	.A1(n89),
	.B1(n90),
	.C1(state[0]),
	.C2(n39), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U189 (
	.O(n91),
	.A1(n73),
	.B1(n92),
	.C1(n36),
	.C2(n218), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U191 (
	.O(n102),
	.I1(n104),
	.I2(n56), 
	.VCC(VCC), 
	.GND(GND));
   AN3B2S U192 (
	.O(n106),
	.I1(n92),
	.B1(n109),
	.B2(n110), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U193 (
	.O(n116),
	.I1(n53),
	.I2(n104), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U194 (
	.O(n118),
	.I1(KEY[0]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   OA222 U195 (
	.O(n122),
	.A1(n219),
	.A2(n123),
	.B1(n97),
	.B2(n124),
	.C1(n103),
	.C2(n119), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U196 (
	.O(n124),
	.I1(state[1]),
	.I2(n36), 
	.VCC(VCC), 
	.GND(GND));
   OA222 U197 (
	.O(n130),
	.A1(n105),
	.A2(n219),
	.B1(n25),
	.B2(n131),
	.C1(n132),
	.C2(n28), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U198 (
	.O(n131),
	.I1(n33),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   AN3B2S U199 (
	.O(n111),
	.I1(n133),
	.B1(KEY[0]),
	.B2(KEY[2]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U200 (
	.O(n123),
	.I1(n96),
	.I2(n126), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U201 (
	.O(n107),
	.I1(n108),
	.I2(n217), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U202 (
	.O(n138),
	.I1(state[4]),
	.I2(n132), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U203 (
	.O(n141),
	.I1(state[2]),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   OR3 U204 (
	.O(n108),
	.I1(n142),
	.I2(n36),
	.I3(n143), 
	.VCC(VCC), 
	.GND(GND));
   AN3 U205 (
	.O(n146),
	.I1(n148),
	.I2(F_WEN_B),
	.I3(n80), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U206 (
	.O(n80),
	.I1(F_REN_A),
	.I2(F_RB_A), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U207 (
	.O(n87),
	.I1(n217),
	.I2(n149), 
	.VCC(VCC), 
	.GND(GND));
   AO12 U208 (
	.O(n149),
	.A1(state[3]),
	.B1(n104),
	.B2(n56), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U209 (
	.O(n97),
	.I1(n81),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   OR3B2 U210 (
	.O(n56),
	.I1(KEY[0]),
	.B1(KEY[2]),
	.B2(n133), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U211 (
	.O(n93),
	.I1(n33),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   AO12 U212 (
	.O(F_IO_B_OUT[6]),
	.A1(F_IO_A_OUT[6]),
	.B1(n153),
	.B2(n154), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U213 (
	.O(n156),
	.I1(n157),
	.I2(n158), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U214 (
	.O(n165),
	.I1(n154),
	.I2(n166), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U215 (
	.O(n168),
	.I1(F_IO_A_IN[4]),
	.I2(n152), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U216 (
	.O(n157),
	.I1(n169),
	.I2(n43), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U217 (
	.O(n172),
	.I1(F_IO_A_IN[3]),
	.I2(n173), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U218 (
	.O(n174),
	.I1(F_IO_A_IN[2]),
	.I2(n173), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U219 (
	.O(n175),
	.I1(F_IO_A_IN[1]),
	.I2(n173), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U220 (
	.O(n177),
	.I1(F_IO_A_IN[0]),
	.I2(n173), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U221 (
	.O(n173),
	.I1(n154),
	.I2(n152), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U222 (
	.O(n171),
	.I1(n154),
	.I2(n12), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U223 (
	.O(n155),
	.I1(WTMK_ACTIVE),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U224 (
	.O(n176),
	.I1(n164),
	.I2(n170), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U225 (
	.O(n158),
	.I1(n43),
	.I2(n42), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U226 (
	.O(n180),
	.I1(n18),
	.I2(page[8]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U227 (
	.O(n160),
	.I1(n217),
	.I2(n52), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U228 (
	.O(n52),
	.I1(n104),
	.I2(n36), 
	.VCC(VCC), 
	.GND(GND));
   AN3 U229 (
	.O(n104),
	.I1(n95),
	.I2(state[1]),
	.I3(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U230 (
	.O(n179),
	.I1(state[1]),
	.I2(state[2]), 
	.VCC(VCC), 
	.GND(GND));
   NFC_0_DW01_inc_0 add_585 (
	.A(page),
	.SUM({ N170,
		N169,
		N168,
		N167,
		N166,
		N165,
		N164,
		N163,
		N162 }), 
	.VCC(VCC), 
	.GND(GND));
   NFC_0_DW01_inc_1 add_531 (
	.A(counter),
	.SUM({ N154,
		N153,
		N152,
		N151,
		N150,
		N149,
		N148,
		N147,
		N146 }), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[7]  (
	.Q(counter[7]),
	.D(n187),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[5]  (
	.Q(counter[5]),
	.D(n189),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[8]  (
	.Q(counter[8]),
	.D(n186),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[6]  (
	.Q(counter[6]),
	.QB(n4),
	.D(n188),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[4]  (
	.Q(counter[4]),
	.QB(n5),
	.D(n190),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[3]  (
	.Q(counter[3]),
	.QB(n6),
	.D(n191),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN done_reg (
	.Q(done),
	.QB(n26),
	.D(n182),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_ALE_A_reg (
	.Q(F_ALE_A),
	.D(n199),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_ALE_B_reg (
	.Q(F_ALE_B),
	.D(n197),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_CLE_B_reg (
	.Q(F_CLE_B),
	.D(n198),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_WEN_A_reg (
	.Q(F_WEN_A),
	.D(n184),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_CLE_A_reg (
	.Q(F_CLE_A),
	.D(n185),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_REN_A_reg (
	.Q(F_REN_A),
	.D(n195),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_WEN_B_reg (
	.Q(F_WEN_B),
	.D(n196),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_IO_A_READING_reg (
	.Q(F_IO_A_READING),
	.D(n183),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[1]  (
	.Q(state[1]),
	.D(n212),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[4]  (
	.Q(state[4]),
	.D(n209),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[7]  (
	.Q(page[7]),
	.D(n201),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN WTMK_ACTIVE_reg (
	.Q(WTMK_ACTIVE),
	.D(n181),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[1]  (
	.Q(counter[1]),
	.D(n194),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[2]  (
	.Q(page[2]),
	.D(n206),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[5]  (
	.Q(page[5]),
	.D(n203),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[1]  (
	.Q(page[1]),
	.D(n208),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[4]  (
	.Q(page[4]),
	.D(n204),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[3]  (
	.Q(page[3]),
	.D(n205),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[6]  (
	.Q(page[6]),
	.D(n202),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[8]  (
	.Q(page[8]),
	.D(n200),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[0]  (
	.Q(page[0]),
	.D(n207),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[0]  (
	.Q(counter[0]),
	.D(n193),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[2]  (
	.Q(counter[2]),
	.D(n192),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[3]  (
	.Q(state[3]),
	.D(n210),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[0]  (
	.Q(state[0]),
	.D(n213),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[2]  (
	.Q(state[2]),
	.D(n211),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U7 (
	.O(n23),
	.I(n178), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U8 (
	.O(n154),
	.I1(n160),
	.I2(n35), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U9 (
	.O(n178),
	.I1(n160),
	.I2(n34), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U10 (
	.O(n18),
	.I(n160), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U11 (
	.O(n16),
	.I(n107), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U12 (
	.O(n19),
	.I(F_IO_A_OUT[4]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U13 (
	.O(n20),
	.I(F_IO_A_OUT[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U14 (
	.O(n21),
	.I(F_IO_A_OUT[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U15 (
	.O(n22),
	.I(F_IO_A_OUT[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U16 (
	.O(n34),
	.I(n96), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U17 (
	.O(n32),
	.I(n60), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U18 (
	.O(n35),
	.I(n82), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U19 (
	.O(n98),
	.A1(n77),
	.B1(n30),
	.B2(n32), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U20 (
	.O(n126),
	.I1(n37),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U21 (
	.O(n114),
	.A1(n56),
	.B1(n116),
	.B2(n29), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U22 (
	.O(n210),
	.A1(n108),
	.B1(n106),
	.B2(n107), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U23 (
	.O(n110),
	.A1(n105),
	.A2(n111),
	.B1(n112),
	.B2(n113), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U24 (
	.O(n109),
	.A1(n114),
	.B1(n115),
	.C1(n220),
	.C2(n103), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U25 (
	.O(n8),
	.A1(n97),
	.B1(n24),
	.C1(n33),
	.C2(n38), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U26 (
	.O(n30),
	.I(n61), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U27 (
	.O(n219),
	.I(n111), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U28 (
	.O(n220),
	.I(n119), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U29 (
	.O(n15),
	.I(n112), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U30 (
	.O(n28),
	.I(n140), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U31 (
	.O(F_IO_B_OUT[7]),
	.A1(n18),
	.B1(n151),
	.C1(n215),
	.C2(n34), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U32 (
	.O(F_IO_B_OUT[5]),
	.I1(n159),
	.I2(n160), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U33 (
	.O(F_IO_B_OUT[4]),
	.A1(n165),
	.B1(n19),
	.C1(n32),
	.C2(n160), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U34 (
	.O(F_IO_B_OUT[3]),
	.A1(n172),
	.B1(n20),
	.C1(n170),
	.C2(n171), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U35 (
	.O(F_IO_B_OUT[0]),
	.A1(n17),
	.B1(n177),
	.C1(n176),
	.C2(n171), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U36 (
	.O(F_IO_B_OUT[2]),
	.A1(n174),
	.B1(n21),
	.C1(n171),
	.C2(n169), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U37 (
	.O(F_IO_B_OUT[1]),
	.A1(n175),
	.B1(n22),
	.C1(n171),
	.C2(n163), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U38 (
	.O(n217),
	.I(rst), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U39 (
	.O(n95),
	.I1(n39),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U40 (
	.O(n25),
	.I(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U41 (
	.O(F_IO_A_OUT[4]),
	.I1(n23),
	.I2(n49), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U42 (
	.O(F_IO_A_OUT[3]),
	.I1(n23),
	.I2(n48), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U43 (
	.O(F_IO_A_OUT[2]),
	.I1(n23),
	.I2(n47), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U44 (
	.O(F_IO_A_OUT[1]),
	.I1(n23),
	.I2(n45), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U45 (
	.O(F_IO_A_OUT[6]),
	.I1(n23),
	.I2(n214), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U46 (
	.O(F_IO_A_OUT[7]),
	.I1(n215),
	.I2(n23), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U47 (
	.O(F_IO_A_OUT[5]),
	.I1(n50),
	.I2(n23), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U48 (
	.O(n17),
	.I(F_IO_A_OUT[0]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U49 (
	.O(n82),
	.I1(n36),
	.I2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U50 (
	.O(n96),
	.I1(n39),
	.I2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR3 U51 (
	.O(n148),
	.I1(n42),
	.I2(n43),
	.I3(n44), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U52 (
	.O(n60),
	.I1(n36),
	.I2(n33), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U53 (
	.O(n33),
	.I(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U54 (
	.O(n12),
	.I(n155), 
	.VCC(VCC), 
	.GND(GND));
   OR2 U55 (
	.O(n164),
	.I1(n158),
	.I2(n44), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U56 (
	.O(n13),
	.I(n75), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U57 (
	.O(n76),
	.I1(n36),
	.I2(n75), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U58 (
	.O(n133),
	.I1(KEY[3]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U59 (
	.O(n192),
	.A1(n44),
	.A2(n13),
	.B1(N148),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U60 (
	.O(n194),
	.A1(n42),
	.A2(n13),
	.B1(N147),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U61 (
	.O(n77),
	.A1(rst),
	.B1(n150),
	.B2(n36),
	.B3(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U62 (
	.O(n150),
	.I1(n95),
	.I2(n56),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U63 (
	.O(n74),
	.A1(n24),
	.B1(n97),
	.B2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U64 (
	.O(n24),
	.I(n87), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U65 (
	.O(n143),
	.I1(n30),
	.I2(n217),
	.I3(n144), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U66 (
	.O(n142),
	.A1(n93),
	.B1(n25),
	.B2(n37),
	.B3(n66), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U67 (
	.O(n144),
	.I1(n81),
	.I2(n218),
	.I3(n140), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U68 (
	.O(n140),
	.I1(n33),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U69 (
	.O(n37),
	.I(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   AOI12HS U70 (
	.O(n105),
	.A1(n14),
	.B1(n126),
	.B2(n134), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U71 (
	.O(n14),
	.I(n123), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U72 (
	.O(n213),
	.A1(n25),
	.A2(n108),
	.B1(n136),
	.B2(n107), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U73 (
	.O(n136),
	.I1(n135),
	.I2(n137), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U74 (
	.O(n137),
	.A1(n15),
	.A2(n113),
	.B1(state[0]),
	.B2(n138), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U75 (
	.O(n113),
	.I1(KEY[2]),
	.I2(KEY[0]),
	.I3(n133), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U76 (
	.O(n61),
	.I1(n218),
	.I2(n97), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U77 (
	.O(n65),
	.I1(n81),
	.I2(n25),
	.I3(n82), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U78 (
	.O(n209),
	.I1(n100),
	.I2(n15),
	.I3(n101), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U79 (
	.O(n100),
	.A1(n105),
	.B1(n37),
	.B2(n36), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U80 (
	.O(n101),
	.I1(n102),
	.I2(n217),
	.I3(n103),
	.B1(n29), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U81 (
	.O(n211),
	.A1(n39),
	.A2(n108),
	.B1(n16),
	.B2(n120), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U82 (
	.O(n120),
	.I1(n121),
	.I2(n27),
	.I3(n122), 
	.VCC(VCC), 
	.GND(GND));
   OA22 U83 (
	.O(n121),
	.A1(n127),
	.A2(n113),
	.B1(n34),
	.B2(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U84 (
	.O(n212),
	.A1(n33),
	.A2(n108),
	.B1(n16),
	.B2(n128), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U85 (
	.O(n128),
	.A1(n27),
	.B1(n130),
	.C1(n113),
	.C2(n129), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U86 (
	.O(n201),
	.A1(n215),
	.A2(n98),
	.B1(N169),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U87 (
	.O(n202),
	.A1(n214),
	.A2(n98),
	.B1(N168),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U88 (
	.O(n203),
	.A1(n50),
	.A2(n98),
	.B1(N167),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U89 (
	.O(n204),
	.A1(n49),
	.A2(n98),
	.B1(N166),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U90 (
	.O(n205),
	.A1(n48),
	.A2(n98),
	.B1(N165),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U91 (
	.O(n206),
	.A1(n47),
	.A2(n98),
	.B1(N164),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U92 (
	.O(n208),
	.A1(n45),
	.A2(n98),
	.B1(N163),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U93 (
	.O(n27),
	.I(n135), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U94 (
	.O(n41),
	.I(n80), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U95 (
	.O(n119),
	.I1(KEY[3]),
	.I2(KEY[0]),
	.I3(n125), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U96 (
	.O(n125),
	.I1(KEY[2]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U97 (
	.O(n53),
	.I1(KEY[3]),
	.I2(KEY[2]),
	.I3(n118), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U98 (
	.O(n90),
	.A1(n96),
	.B1(n33),
	.B2(n36),
	.B3(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U99 (
	.O(n129),
	.I1(state[4]),
	.I2(n39),
	.I3(n140), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U100 (
	.O(n103),
	.I1(state[1]),
	.I2(n39),
	.I3(n126), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U101 (
	.O(n127),
	.I1(state[4]),
	.I2(n25),
	.I3(n96), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U102 (
	.O(n115),
	.I1(n95),
	.I2(n37),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U103 (
	.O(n112),
	.I1(n127),
	.I2(n129),
	.I3(n139), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U104 (
	.O(n139),
	.I1(state[4]),
	.I2(n25),
	.I3(n134), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U105 (
	.O(n38),
	.I(n81), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U106 (
	.O(n29),
	.I(n117), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U107 (
	.O(n73),
	.A1(n37),
	.B1(n93),
	.B2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U108 (
	.O(n92),
	.A1(n35),
	.B1(state[0]),
	.B2(n36), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U109 (
	.O(n151),
	.A1(n134),
	.B1(n152),
	.B2(n82),
	.B3(F_IO_A_IN[7]), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U110 (
	.O(n166),
	.A1(n25),
	.B1(n168),
	.C1(n167),
	.C2(n155), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U111 (
	.O(n167),
	.A1(n157),
	.B1(counter[2]),
	.B2(n158), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U112 (
	.O(n153),
	.A1(n155),
	.A2(n156),
	.B1(F_IO_A_IN[6]),
	.B2(n152), 
	.VCC(VCC), 
	.GND(GND));
   OA22 U113 (
	.O(n159),
	.A1(n161),
	.A2(n35),
	.B1(n50),
	.B2(n34), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U114 (
	.O(n161),
	.A1(n12),
	.A2(n162),
	.B1(F_IO_A_IN[5]),
	.B2(n152), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U115 (
	.O(n162),
	.I1(n163),
	.I2(n42),
	.I3(n164), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U116 (
	.O(n39),
	.I(state[2]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U117 (
	.O(F_IO_A_OUT[0]),
	.A1(n179),
	.A2(n180),
	.B1(page[0]),
	.B2(n178), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U119 (
	.O(n42),
	.I(counter[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U120 (
	.O(n152),
	.I1(WTMK_ACTIVE),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U121 (
	.O(n134),
	.I1(n93),
	.I2(state[3]), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U122 (
	.O(n170),
	.A1(n148),
	.B1(n42),
	.B2(n44),
	.B3(counter[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U123 (
	.O(n43),
	.I(counter[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U124 (
	.O(n44),
	.I(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U125 (
	.O(n163),
	.I1(counter[0]),
	.I2(n42),
	.I3(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U126 (
	.O(n36),
	.I(state[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U127 (
	.O(n215),
	.I(page[7]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U128 (
	.O(n50),
	.I(page[5]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U129 (
	.O(n169),
	.I1(counter[1]),
	.I2(n43),
	.I3(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U131 (
	.O(n48),
	.I(page[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U132 (
	.O(n214),
	.I(page[6]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U133 (
	.O(n49),
	.I(page[4]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U134 (
	.O(n45),
	.I(page[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U135 (
	.O(n47),
	.I(page[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U137 (
	.O(n40),
	.I(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U138 (
	.O(n188),
	.A1(n4),
	.A2(n13),
	.B1(N152),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U139 (
	.O(n190),
	.A1(n5),
	.A2(n13),
	.B1(N150),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U140 (
	.O(n191),
	.A1(n6),
	.A2(n13),
	.B1(N149),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U141 (
	.O(n193),
	.A1(n43),
	.A2(n13),
	.B1(n43),
	.B2(n76), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U142 (
	.O(n185),
	.A1(n68),
	.A2(n72),
	.B1(F_CLE_A),
	.B2(n68), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U143 (
	.O(n184),
	.A1(n68),
	.A2(n69),
	.B1(F_WEN_A),
	.B2(n68), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U144 (
	.O(n69),
	.A1(n70),
	.A2(n25),
	.B1(n71),
	.B2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U145 (
	.O(n71),
	.I1(state[4]),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U146 (
	.O(n195),
	.A1(n78),
	.A2(n79),
	.B1(F_REN_A),
	.B2(n78), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U147 (
	.O(n79),
	.I1(n65),
	.I2(n80), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U148 (
	.O(n83),
	.A1(n33),
	.B1(n81),
	.C1(n41),
	.C2(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U149 (
	.O(n81),
	.I1(state[2]),
	.I2(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U150 (
	.O(n135),
	.A1(n56),
	.A2(n117),
	.B1(n28),
	.B2(n141), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U151 (
	.O(n218),
	.I(F_RB_B), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U152 (
	.O(n99),
	.I1(state[3]),
	.I2(n98), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U153 (
	.O(n182),
	.A1(n36),
	.A2(n54),
	.B1(n26),
	.B2(n55), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U154 (
	.O(n55),
	.A1(n217),
	.B1(n31),
	.C1(n56),
	.C2(n52), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U155 (
	.O(n31),
	.I(n57), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U156 (
	.O(n66),
	.I1(n145),
	.I2(n146),
	.I3(n147), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U157 (
	.O(n145),
	.I1(n6),
	.I2(n5), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U158 (
	.O(n147),
	.I1(counter[8]),
	.I2(counter[7]),
	.I3(counter[5]),
	.B1(n4), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U159 (
	.O(n200),
	.A1(n216),
	.A2(n98),
	.B1(N170),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U160 (
	.O(n216),
	.I(page[8]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U161 (
	.O(n207),
	.A1(n46),
	.A2(n98),
	.B1(n46),
	.B2(n99), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U162 (
	.O(n46),
	.I(page[0]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U163 (
	.O(n198),
	.A1(n8),
	.A2(n91),
	.B1(F_CLE_B),
	.B2(n8), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U164 (
	.O(n197),
	.A1(n8),
	.A2(n88),
	.B1(F_ALE_B),
	.B2(n8), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U165 (
	.O(n89),
	.I1(n39),
	.I2(n36),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U166 (
	.O(n196),
	.A1(n84),
	.A2(n85),
	.B1(n84),
	.B2(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U167 (
	.O(n85),
	.A1(n60),
	.A2(n218),
	.B1(n86),
	.B2(n25), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U168 (
	.O(n84),
	.I1(n87),
	.I2(n81), 
	.VCC(VCC), 
	.GND(GND));
   OR2 U169 (
	.O(n86),
	.I1(n70),
	.I2(n80), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U170 (
	.O(n183),
	.A1(n63),
	.A2(n64),
	.B1(F_IO_A_READING),
	.B2(n63), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U171 (
	.O(n63),
	.A1(n67),
	.B1(n65),
	.B2(n66), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U172 (
	.O(n67),
	.A1(n77),
	.B1(state[3]),
	.B2(n115), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U173 (
	.O(n199),
	.A1(n74),
	.A2(n94),
	.B1(F_ALE_A),
	.B2(n74), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U174 (
	.O(n94),
	.A1(n90),
	.B1(n95),
	.B2(n33), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U175 (
	.O(n181),
	.A1(rst),
	.A2(n51),
	.B1(n51),
	.B2(WTMK_ACTIVE), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U176 (
	.O(n51),
	.A1(n217),
	.B1(n52),
	.B2(n53), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U177 (
	.O(n57),
	.I1(page[8]),
	.I2(page[7]),
	.I3(n58),
	.B1(n59), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U190 (
	.O(n59),
	.I1(page[5]),
	.I2(page[4]),
	.I3(page[6]), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U231 (
	.O(n58),
	.I1(n60),
	.I2(n61),
	.I3(page[0]),
	.B1(n62), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U232 (
	.O(n62),
	.I1(page[2]),
	.I2(page[1]),
	.I3(page[3]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U233 (
	.O(n117),
	.I1(state[4]),
	.I2(state[2]),
	.I3(n140), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U234 (
	.O(n132),
	.I1(state[3]),
	.I2(n81), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module NFC_2_DW01_inc_0 (
	A, 
	SUM, 
	VCC, 
	GND);
   input [8:0] A;
   output [8:0] SUM;
   inout VCC;
   inout GND;

   // Internal wires
   wire [8:2] carry;

   // Module instantiations
   HA1 U1_1_7 (
	.S(SUM[7]),
	.C(carry[8]),
	.A(A[7]),
	.B(carry[7]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_6 (
	.S(SUM[6]),
	.C(carry[7]),
	.A(A[6]),
	.B(carry[6]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_5 (
	.S(SUM[5]),
	.C(carry[6]),
	.A(A[5]),
	.B(carry[5]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_4 (
	.S(SUM[4]),
	.C(carry[5]),
	.A(A[4]),
	.B(carry[4]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_3 (
	.S(SUM[3]),
	.C(carry[4]),
	.A(A[3]),
	.B(carry[3]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_2 (
	.S(SUM[2]),
	.C(carry[3]),
	.A(A[2]),
	.B(carry[2]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_1 (
	.S(SUM[1]),
	.C(carry[2]),
	.A(A[1]),
	.B(A[0]), 
	.VCC(VCC), 
	.GND(GND));
   XOR2HS U1 (
	.O(SUM[8]),
	.I1(carry[8]),
	.I2(A[8]), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module NFC_2_DW01_inc_1 (
	A, 
	SUM, 
	VCC, 
	GND);
   input [8:0] A;
   output [8:0] SUM;
   inout VCC;
   inout GND;

   // Internal wires
   wire [8:2] carry;

   // Module instantiations
   HA1 U1_1_7 (
	.S(SUM[7]),
	.C(carry[8]),
	.A(A[7]),
	.B(carry[7]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_6 (
	.S(SUM[6]),
	.C(carry[7]),
	.A(A[6]),
	.B(carry[6]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_5 (
	.S(SUM[5]),
	.C(carry[6]),
	.A(A[5]),
	.B(carry[5]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_4 (
	.S(SUM[4]),
	.C(carry[5]),
	.A(A[4]),
	.B(carry[4]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_3 (
	.S(SUM[3]),
	.C(carry[4]),
	.A(A[3]),
	.B(carry[3]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_2 (
	.S(SUM[2]),
	.C(carry[3]),
	.A(A[2]),
	.B(carry[2]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_1 (
	.S(SUM[1]),
	.C(carry[2]),
	.A(A[1]),
	.B(A[0]), 
	.VCC(VCC), 
	.GND(GND));
   XOR2HS U1 (
	.O(SUM[8]),
	.I1(carry[8]),
	.I2(A[8]), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module NFC_2 (
	rst, 
	done, 
	F_IO_A_IN, 
	F_IO_A_OUT, 
	F_CLE_A, 
	F_ALE_A, 
	F_REN_A, 
	F_WEN_A, 
	F_RB_A, 
	F_IO_B_OUT, 
	F_CLE_B, 
	F_ALE_B, 
	F_REN_B, 
	F_WEN_B, 
	F_RB_B, 
	F_IO_A_READING, 
	F_IO_B_READING, 
	KEY, 
	clk, 
	VCC, 
	GND);
   input rst;
   output done;
   input [7:0] F_IO_A_IN;
   output [7:0] F_IO_A_OUT;
   output F_CLE_A;
   output F_ALE_A;
   output F_REN_A;
   output F_WEN_A;
   input F_RB_A;
   output [7:0] F_IO_B_OUT;
   output F_CLE_B;
   output F_ALE_B;
   output F_REN_B;
   output F_WEN_B;
   input F_RB_B;
   output F_IO_A_READING;
   output F_IO_B_READING;
   input [3:0] KEY;
   input clk;
   inout VCC;
   inout GND;

   // Internal wires
   wire WTMK_ACTIVE;
   wire N146;
   wire N147;
   wire N148;
   wire N149;
   wire N150;
   wire N151;
   wire N152;
   wire N153;
   wire N154;
   wire N162;
   wire N163;
   wire N164;
   wire N165;
   wire N166;
   wire N167;
   wire N168;
   wire N169;
   wire N170;
   wire n2;
   wire n7;
   wire n8;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n264;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n314;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n334;
   wire n335;
   wire n336;
   wire n337;
   wire n338;
   wire n339;
   wire n340;
   wire n341;
   wire n342;
   wire n343;
   wire n344;
   wire n345;
   wire n346;
   wire n347;
   wire n348;
   wire n349;
   wire n350;
   wire n351;
   wire n352;
   wire n353;
   wire n354;
   wire n355;
   wire n356;
   wire n357;
   wire n358;
   wire n359;
   wire n360;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;
   wire n368;
   wire n369;
   wire n370;
   wire n371;
   wire n372;
   wire n373;
   wire n374;
   wire n375;
   wire n376;
   wire n377;
   wire n378;
   wire n379;
   wire n380;
   wire n381;
   wire n382;
   wire n383;
   wire n384;
   wire n385;
   wire n386;
   wire n387;
   wire [4:0] state;
   wire [8:0] counter;
   wire [8:0] page;

   // Module instantiations
   ND2 U178 (
	.O(n380),
	.I1(n379),
	.I2(n217), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U179 (
	.O(n370),
	.I1(n36),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U180 (
	.O(n362),
	.I1(n36),
	.I2(n361), 
	.VCC(VCC), 
	.GND(GND));
   OA13S U181 (
	.O(n366),
	.A1(n360),
	.B1(n38),
	.B2(state[1]),
	.B3(n368), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U182 (
	.O(n248),
	.A1(counter[8]),
	.A2(n359),
	.B1(N154),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U183 (
	.O(n247),
	.A1(counter[7]),
	.A2(n359),
	.B1(N153),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U184 (
	.O(n245),
	.A1(counter[5]),
	.A2(n359),
	.B1(N151),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   OA13S U185 (
	.O(n359),
	.A1(n357),
	.B1(n40),
	.B2(n41),
	.B3(n369), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U186 (
	.O(n356),
	.I1(n360),
	.I2(n351), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U187 (
	.O(n364),
	.I1(n352),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U188 (
	.O(n346),
	.A1(n345),
	.B1(n344),
	.C1(state[0]),
	.C2(n39), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U189 (
	.O(n343),
	.A1(n361),
	.B1(n342),
	.C1(n36),
	.C2(n218), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U191 (
	.O(n332),
	.I1(n330),
	.I2(n378), 
	.VCC(VCC), 
	.GND(GND));
   AN3B2S U192 (
	.O(n328),
	.I1(n342),
	.B1(n325),
	.B2(n324), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U193 (
	.O(n318),
	.I1(n381),
	.I2(n330), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U194 (
	.O(n316),
	.I1(KEY[0]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   OA222 U195 (
	.O(n312),
	.A1(n219),
	.A2(n311),
	.B1(n337),
	.B2(n310),
	.C1(n331),
	.C2(n315), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U196 (
	.O(n310),
	.I1(state[1]),
	.I2(n36), 
	.VCC(VCC), 
	.GND(GND));
   OA222 U197 (
	.O(n304),
	.A1(n329),
	.A2(n219),
	.B1(n25),
	.B2(n303),
	.C1(n302),
	.C2(n28), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U198 (
	.O(n303),
	.I1(n33),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   AN3B2S U199 (
	.O(n323),
	.I1(n301),
	.B1(KEY[0]),
	.B2(KEY[2]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U200 (
	.O(n311),
	.I1(n338),
	.I2(n308), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U201 (
	.O(n327),
	.I1(n326),
	.I2(n217), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U202 (
	.O(n296),
	.I1(state[4]),
	.I2(n302), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U203 (
	.O(n293),
	.I1(state[2]),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   OR3 U204 (
	.O(n326),
	.I1(n292),
	.I2(n36),
	.I3(n291), 
	.VCC(VCC), 
	.GND(GND));
   AN3 U205 (
	.O(n288),
	.I1(n286),
	.I2(F_WEN_B),
	.I3(n354), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U206 (
	.O(n354),
	.I1(F_REN_A),
	.I2(F_RB_A), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U207 (
	.O(n347),
	.I1(n217),
	.I2(n285), 
	.VCC(VCC), 
	.GND(GND));
   AO12 U208 (
	.O(n285),
	.A1(state[3]),
	.B1(n330),
	.B2(n378), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U209 (
	.O(n337),
	.I1(n353),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   OR3B2 U210 (
	.O(n378),
	.I1(KEY[0]),
	.B1(KEY[2]),
	.B2(n301), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U211 (
	.O(n341),
	.I1(n33),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   AO12 U212 (
	.O(F_IO_B_OUT[6]),
	.A1(F_IO_A_OUT[6]),
	.B1(n281),
	.B2(n280), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U213 (
	.O(n278),
	.I1(n277),
	.I2(n276), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U214 (
	.O(n269),
	.I1(n280),
	.I2(n268), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U215 (
	.O(n266),
	.I1(F_IO_A_IN[4]),
	.I2(n282), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U216 (
	.O(n277),
	.I1(n265),
	.I2(n43), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U217 (
	.O(n262),
	.I1(F_IO_A_IN[3]),
	.I2(n261), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U218 (
	.O(n260),
	.I1(F_IO_A_IN[2]),
	.I2(n261), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U219 (
	.O(n259),
	.I1(F_IO_A_IN[1]),
	.I2(n261), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U220 (
	.O(n257),
	.I1(F_IO_A_IN[0]),
	.I2(n261), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U221 (
	.O(n261),
	.I1(n280),
	.I2(n282), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U222 (
	.O(n263),
	.I1(n280),
	.I2(n12), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U223 (
	.O(n279),
	.I1(WTMK_ACTIVE),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U224 (
	.O(n258),
	.I1(n270),
	.I2(n264), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U225 (
	.O(n276),
	.I1(n43),
	.I2(n42), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U226 (
	.O(n254),
	.I1(n18),
	.I2(page[8]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U227 (
	.O(n274),
	.I1(n217),
	.I2(n382), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U228 (
	.O(n382),
	.I1(n330),
	.I2(n36), 
	.VCC(VCC), 
	.GND(GND));
   AN3 U229 (
	.O(n330),
	.I1(n339),
	.I2(state[1]),
	.I3(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U230 (
	.O(n255),
	.I1(state[1]),
	.I2(state[2]), 
	.VCC(VCC), 
	.GND(GND));
   NFC_2_DW01_inc_0 add_585 (
	.A(page),
	.SUM({ N170,
		N169,
		N168,
		N167,
		N166,
		N165,
		N164,
		N163,
		N162 }), 
	.VCC(VCC), 
	.GND(GND));
   NFC_2_DW01_inc_1 add_531 (
	.A(counter),
	.SUM({ N154,
		N153,
		N152,
		N151,
		N150,
		N149,
		N148,
		N147,
		N146 }), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[7]  (
	.Q(counter[7]),
	.D(n247),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[5]  (
	.Q(counter[5]),
	.D(n245),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[8]  (
	.Q(counter[8]),
	.D(n248),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[6]  (
	.Q(counter[6]),
	.QB(n387),
	.D(n246),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[4]  (
	.Q(counter[4]),
	.QB(n386),
	.D(n244),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[3]  (
	.Q(counter[3]),
	.QB(n385),
	.D(n243),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN done_reg (
	.Q(done),
	.QB(n384),
	.D(n252),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_ALE_A_reg (
	.Q(F_ALE_A),
	.D(n235),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_ALE_B_reg (
	.Q(F_ALE_B),
	.D(n237),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_CLE_B_reg (
	.Q(F_CLE_B),
	.D(n236),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_WEN_A_reg (
	.Q(F_WEN_A),
	.D(n250),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_CLE_A_reg (
	.Q(F_CLE_A),
	.D(n249),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_REN_A_reg (
	.Q(F_REN_A),
	.D(n239),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_WEN_B_reg (
	.Q(F_WEN_B),
	.D(n238),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_IO_A_READING_reg (
	.Q(F_IO_A_READING),
	.D(n251),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[1]  (
	.Q(state[1]),
	.D(n222),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[4]  (
	.Q(state[4]),
	.D(n225),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[7]  (
	.Q(page[7]),
	.D(n233),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN WTMK_ACTIVE_reg (
	.Q(WTMK_ACTIVE),
	.D(n253),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[1]  (
	.Q(counter[1]),
	.D(n240),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[2]  (
	.Q(page[2]),
	.D(n228),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[5]  (
	.Q(page[5]),
	.D(n231),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[1]  (
	.Q(page[1]),
	.D(n226),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[4]  (
	.Q(page[4]),
	.D(n230),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[3]  (
	.Q(page[3]),
	.D(n229),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[6]  (
	.Q(page[6]),
	.D(n232),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[8]  (
	.Q(page[8]),
	.D(n234),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[0]  (
	.Q(page[0]),
	.D(n227),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[0]  (
	.Q(counter[0]),
	.D(n241),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[2]  (
	.Q(counter[2]),
	.D(n242),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[3]  (
	.Q(state[3]),
	.D(n224),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[0]  (
	.Q(state[0]),
	.D(n221),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[2]  (
	.Q(state[2]),
	.D(n223),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U7 (
	.O(n23),
	.I(n256), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U8 (
	.O(n280),
	.I1(n274),
	.I2(n35), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U9 (
	.O(n256),
	.I1(n274),
	.I2(n34), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U10 (
	.O(n18),
	.I(n274), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U11 (
	.O(n16),
	.I(n327), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U12 (
	.O(n19),
	.I(F_IO_A_OUT[4]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U13 (
	.O(n20),
	.I(F_IO_A_OUT[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U14 (
	.O(n21),
	.I(F_IO_A_OUT[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U15 (
	.O(n22),
	.I(F_IO_A_OUT[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U16 (
	.O(n34),
	.I(n338), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U17 (
	.O(n32),
	.I(n374), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U18 (
	.O(n35),
	.I(n352), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U19 (
	.O(n336),
	.A1(n357),
	.B1(n30),
	.B2(n32), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U20 (
	.O(n308),
	.I1(n37),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U21 (
	.O(n320),
	.A1(n378),
	.B1(n318),
	.B2(n29), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U22 (
	.O(n224),
	.A1(n326),
	.B1(n328),
	.B2(n327), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U23 (
	.O(n324),
	.A1(n329),
	.A2(n323),
	.B1(n322),
	.B2(n321), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U24 (
	.O(n325),
	.A1(n320),
	.B1(n319),
	.C1(n220),
	.C2(n331), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U25 (
	.O(n8),
	.A1(n337),
	.B1(n24),
	.C1(n33),
	.C2(n38), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U26 (
	.O(n30),
	.I(n373), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U27 (
	.O(n219),
	.I(n323), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U28 (
	.O(n220),
	.I(n315), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U29 (
	.O(n15),
	.I(n322), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U30 (
	.O(n28),
	.I(n294), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U31 (
	.O(F_IO_B_OUT[7]),
	.A1(n18),
	.B1(n283),
	.C1(n215),
	.C2(n34), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U32 (
	.O(F_IO_B_OUT[5]),
	.I1(n275),
	.I2(n274), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U33 (
	.O(F_IO_B_OUT[4]),
	.A1(n269),
	.B1(n19),
	.C1(n32),
	.C2(n274), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U34 (
	.O(F_IO_B_OUT[3]),
	.A1(n262),
	.B1(n20),
	.C1(n264),
	.C2(n263), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U35 (
	.O(F_IO_B_OUT[0]),
	.A1(n17),
	.B1(n257),
	.C1(n258),
	.C2(n263), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U36 (
	.O(F_IO_B_OUT[2]),
	.A1(n260),
	.B1(n21),
	.C1(n263),
	.C2(n265), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U37 (
	.O(F_IO_B_OUT[1]),
	.A1(n259),
	.B1(n22),
	.C1(n263),
	.C2(n271), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U38 (
	.O(n217),
	.I(rst), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U39 (
	.O(n339),
	.I1(n39),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U40 (
	.O(n25),
	.I(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U41 (
	.O(F_IO_A_OUT[4]),
	.I1(n23),
	.I2(n49), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U42 (
	.O(F_IO_A_OUT[3]),
	.I1(n23),
	.I2(n48), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U43 (
	.O(F_IO_A_OUT[2]),
	.I1(n23),
	.I2(n47), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U44 (
	.O(F_IO_A_OUT[1]),
	.I1(n23),
	.I2(n45), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U45 (
	.O(F_IO_A_OUT[6]),
	.I1(n23),
	.I2(n214), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U46 (
	.O(F_IO_A_OUT[7]),
	.I1(n215),
	.I2(n23), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U47 (
	.O(F_IO_A_OUT[5]),
	.I1(n50),
	.I2(n23), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U48 (
	.O(n17),
	.I(F_IO_A_OUT[0]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U49 (
	.O(n352),
	.I1(n36),
	.I2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U50 (
	.O(n338),
	.I1(n39),
	.I2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR3 U51 (
	.O(n286),
	.I1(n42),
	.I2(n43),
	.I3(n44), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U52 (
	.O(n374),
	.I1(n36),
	.I2(n33), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U53 (
	.O(n33),
	.I(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U54 (
	.O(n12),
	.I(n279), 
	.VCC(VCC), 
	.GND(GND));
   OR2 U55 (
	.O(n270),
	.I1(n276),
	.I2(n44), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U56 (
	.O(n13),
	.I(n359), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U57 (
	.O(n358),
	.I1(n36),
	.I2(n359), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U58 (
	.O(n301),
	.I1(KEY[3]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U59 (
	.O(n242),
	.A1(n44),
	.A2(n13),
	.B1(N148),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U60 (
	.O(n240),
	.A1(n42),
	.A2(n13),
	.B1(N147),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U61 (
	.O(n357),
	.A1(rst),
	.B1(n284),
	.B2(n36),
	.B3(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U62 (
	.O(n284),
	.I1(n339),
	.I2(n378),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U63 (
	.O(n360),
	.A1(n24),
	.B1(n337),
	.B2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U64 (
	.O(n24),
	.I(n347), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U65 (
	.O(n291),
	.I1(n30),
	.I2(n217),
	.I3(n290), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U66 (
	.O(n292),
	.A1(n341),
	.B1(n25),
	.B2(n37),
	.B3(n368), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U67 (
	.O(n290),
	.I1(n353),
	.I2(n218),
	.I3(n294), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U68 (
	.O(n294),
	.I1(n33),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U69 (
	.O(n37),
	.I(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   AOI12HS U70 (
	.O(n329),
	.A1(n14),
	.B1(n308),
	.B2(n300), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U71 (
	.O(n14),
	.I(n311), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U72 (
	.O(n221),
	.A1(n25),
	.A2(n326),
	.B1(n298),
	.B2(n327), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U73 (
	.O(n298),
	.I1(n299),
	.I2(n297), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U74 (
	.O(n297),
	.A1(n15),
	.A2(n321),
	.B1(state[0]),
	.B2(n296), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U75 (
	.O(n321),
	.I1(KEY[2]),
	.I2(KEY[0]),
	.I3(n301), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U76 (
	.O(n373),
	.I1(n218),
	.I2(n337), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U77 (
	.O(n369),
	.I1(n353),
	.I2(n25),
	.I3(n352), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U78 (
	.O(n225),
	.I1(n334),
	.I2(n15),
	.I3(n333), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U79 (
	.O(n334),
	.A1(n329),
	.B1(n37),
	.B2(n36), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U80 (
	.O(n333),
	.I1(n332),
	.I2(n217),
	.I3(n331),
	.B1(n29), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U81 (
	.O(n223),
	.A1(n39),
	.A2(n326),
	.B1(n16),
	.B2(n314), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U82 (
	.O(n314),
	.I1(n313),
	.I2(n27),
	.I3(n312), 
	.VCC(VCC), 
	.GND(GND));
   OA22 U83 (
	.O(n313),
	.A1(n307),
	.A2(n321),
	.B1(n34),
	.B2(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U84 (
	.O(n222),
	.A1(n33),
	.A2(n326),
	.B1(n16),
	.B2(n306), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U85 (
	.O(n306),
	.A1(n27),
	.B1(n304),
	.C1(n321),
	.C2(n305), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U86 (
	.O(n233),
	.A1(n215),
	.A2(n336),
	.B1(N169),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U87 (
	.O(n232),
	.A1(n214),
	.A2(n336),
	.B1(N168),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U88 (
	.O(n231),
	.A1(n50),
	.A2(n336),
	.B1(N167),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U89 (
	.O(n230),
	.A1(n49),
	.A2(n336),
	.B1(N166),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U90 (
	.O(n229),
	.A1(n48),
	.A2(n336),
	.B1(N165),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U91 (
	.O(n228),
	.A1(n47),
	.A2(n336),
	.B1(N164),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U92 (
	.O(n226),
	.A1(n45),
	.A2(n336),
	.B1(N163),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U93 (
	.O(n27),
	.I(n299), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U94 (
	.O(n41),
	.I(n354), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U95 (
	.O(n315),
	.I1(KEY[3]),
	.I2(KEY[0]),
	.I3(n309), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U96 (
	.O(n309),
	.I1(KEY[2]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U97 (
	.O(n381),
	.I1(KEY[3]),
	.I2(KEY[2]),
	.I3(n316), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U98 (
	.O(n344),
	.A1(n338),
	.B1(n33),
	.B2(n36),
	.B3(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U99 (
	.O(n305),
	.I1(state[4]),
	.I2(n39),
	.I3(n294), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U100 (
	.O(n331),
	.I1(state[1]),
	.I2(n39),
	.I3(n308), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U101 (
	.O(n307),
	.I1(state[4]),
	.I2(n25),
	.I3(n338), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U102 (
	.O(n319),
	.I1(n339),
	.I2(n37),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U103 (
	.O(n322),
	.I1(n307),
	.I2(n305),
	.I3(n295), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U104 (
	.O(n295),
	.I1(state[4]),
	.I2(n25),
	.I3(n300), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U105 (
	.O(n38),
	.I(n353), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U106 (
	.O(n29),
	.I(n317), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U107 (
	.O(n361),
	.A1(n37),
	.B1(n341),
	.B2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U108 (
	.O(n342),
	.A1(n35),
	.B1(state[0]),
	.B2(n36), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U109 (
	.O(n283),
	.A1(n300),
	.B1(n282),
	.B2(n352),
	.B3(F_IO_A_IN[7]), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U110 (
	.O(n268),
	.A1(n25),
	.B1(n266),
	.C1(n267),
	.C2(n279), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U111 (
	.O(n267),
	.A1(n277),
	.B1(counter[2]),
	.B2(n276), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U112 (
	.O(n281),
	.A1(n279),
	.A2(n278),
	.B1(F_IO_A_IN[6]),
	.B2(n282), 
	.VCC(VCC), 
	.GND(GND));
   OA22 U113 (
	.O(n275),
	.A1(n273),
	.A2(n35),
	.B1(n50),
	.B2(n34), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U114 (
	.O(n273),
	.A1(n12),
	.A2(n272),
	.B1(F_IO_A_IN[5]),
	.B2(n282), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U115 (
	.O(n272),
	.I1(n271),
	.I2(n42),
	.I3(n270), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U116 (
	.O(n39),
	.I(state[2]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U117 (
	.O(F_IO_A_OUT[0]),
	.A1(n255),
	.A2(n254),
	.B1(page[0]),
	.B2(n256), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U119 (
	.O(n42),
	.I(counter[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U120 (
	.O(n282),
	.I1(WTMK_ACTIVE),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U121 (
	.O(n300),
	.I1(n341),
	.I2(state[3]), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U122 (
	.O(n264),
	.A1(n286),
	.B1(n42),
	.B2(n44),
	.B3(counter[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U123 (
	.O(n43),
	.I(counter[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U124 (
	.O(n44),
	.I(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U125 (
	.O(n271),
	.I1(counter[0]),
	.I2(n42),
	.I3(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U126 (
	.O(n36),
	.I(state[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U127 (
	.O(n215),
	.I(page[7]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U128 (
	.O(n50),
	.I(page[5]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U129 (
	.O(n265),
	.I1(counter[1]),
	.I2(n43),
	.I3(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U131 (
	.O(n48),
	.I(page[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U132 (
	.O(n214),
	.I(page[6]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U133 (
	.O(n49),
	.I(page[4]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U134 (
	.O(n45),
	.I(page[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U135 (
	.O(n47),
	.I(page[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U137 (
	.O(n40),
	.I(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U138 (
	.O(n246),
	.A1(n387),
	.A2(n13),
	.B1(N152),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U139 (
	.O(n244),
	.A1(n386),
	.A2(n13),
	.B1(N150),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U140 (
	.O(n243),
	.A1(n385),
	.A2(n13),
	.B1(N149),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U141 (
	.O(n241),
	.A1(n43),
	.A2(n13),
	.B1(n43),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U142 (
	.O(n249),
	.A1(n366),
	.A2(n362),
	.B1(F_CLE_A),
	.B2(n366), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U143 (
	.O(n250),
	.A1(n366),
	.A2(n365),
	.B1(F_WEN_A),
	.B2(n366), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U144 (
	.O(n365),
	.A1(n364),
	.A2(n25),
	.B1(n363),
	.B2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U145 (
	.O(n363),
	.I1(state[4]),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U146 (
	.O(n239),
	.A1(n356),
	.A2(n355),
	.B1(F_REN_A),
	.B2(n356), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U147 (
	.O(n355),
	.I1(n369),
	.I2(n354), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U148 (
	.O(n351),
	.A1(n33),
	.B1(n353),
	.C1(n41),
	.C2(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U149 (
	.O(n353),
	.I1(state[2]),
	.I2(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U150 (
	.O(n299),
	.A1(n378),
	.A2(n317),
	.B1(n28),
	.B2(n293), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U151 (
	.O(n218),
	.I(F_RB_B), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U152 (
	.O(n335),
	.I1(state[3]),
	.I2(n336), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U153 (
	.O(n252),
	.A1(n36),
	.A2(n380),
	.B1(n384),
	.B2(n379), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U154 (
	.O(n379),
	.A1(n217),
	.B1(n31),
	.C1(n378),
	.C2(n382), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U155 (
	.O(n31),
	.I(n377), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U156 (
	.O(n368),
	.I1(n289),
	.I2(n288),
	.I3(n287), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U157 (
	.O(n289),
	.I1(n385),
	.I2(n386), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U158 (
	.O(n287),
	.I1(counter[8]),
	.I2(counter[7]),
	.I3(counter[5]),
	.B1(n387), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U159 (
	.O(n234),
	.A1(n216),
	.A2(n336),
	.B1(N170),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U160 (
	.O(n216),
	.I(page[8]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U161 (
	.O(n227),
	.A1(n46),
	.A2(n336),
	.B1(n46),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U162 (
	.O(n46),
	.I(page[0]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U163 (
	.O(n236),
	.A1(n8),
	.A2(n343),
	.B1(F_CLE_B),
	.B2(n8), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U164 (
	.O(n237),
	.A1(n8),
	.A2(n346),
	.B1(F_ALE_B),
	.B2(n8), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U165 (
	.O(n345),
	.I1(n39),
	.I2(n36),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U166 (
	.O(n238),
	.A1(n350),
	.A2(n349),
	.B1(n350),
	.B2(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U167 (
	.O(n349),
	.A1(n374),
	.A2(n218),
	.B1(n348),
	.B2(n25), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U168 (
	.O(n350),
	.I1(n347),
	.I2(n353), 
	.VCC(VCC), 
	.GND(GND));
   OR2 U169 (
	.O(n348),
	.I1(n364),
	.I2(n354), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U170 (
	.O(n251),
	.A1(n371),
	.A2(n370),
	.B1(F_IO_A_READING),
	.B2(n371), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U171 (
	.O(n371),
	.A1(n367),
	.B1(n369),
	.B2(n368), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U172 (
	.O(n367),
	.A1(n357),
	.B1(state[3]),
	.B2(n319), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U173 (
	.O(n235),
	.A1(n360),
	.A2(n340),
	.B1(F_ALE_A),
	.B2(n360), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U174 (
	.O(n340),
	.A1(n344),
	.B1(n339),
	.B2(n33), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U175 (
	.O(n253),
	.A1(rst),
	.A2(n383),
	.B1(n383),
	.B2(WTMK_ACTIVE), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U176 (
	.O(n383),
	.A1(n217),
	.B1(n382),
	.B2(n381), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U177 (
	.O(n377),
	.I1(page[8]),
	.I2(page[7]),
	.I3(n376),
	.B1(n375), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U190 (
	.O(n375),
	.I1(page[5]),
	.I2(page[4]),
	.I3(page[6]), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U231 (
	.O(n376),
	.I1(n374),
	.I2(n373),
	.I3(page[0]),
	.B1(n372), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U232 (
	.O(n372),
	.I1(page[2]),
	.I2(page[1]),
	.I3(page[3]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U233 (
	.O(n317),
	.I1(state[4]),
	.I2(state[2]),
	.I3(n294), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U234 (
	.O(n302),
	.I1(state[3]),
	.I2(n353), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module NFC_1_DW01_inc_0 (
	A, 
	SUM, 
	VCC, 
	GND);
   input [8:0] A;
   output [8:0] SUM;
   inout VCC;
   inout GND;

   // Internal wires
   wire [8:2] carry;

   // Module instantiations
   HA1 U1_1_7 (
	.S(SUM[7]),
	.C(carry[8]),
	.A(A[7]),
	.B(carry[7]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_6 (
	.S(SUM[6]),
	.C(carry[7]),
	.A(A[6]),
	.B(carry[6]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_5 (
	.S(SUM[5]),
	.C(carry[6]),
	.A(A[5]),
	.B(carry[5]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_4 (
	.S(SUM[4]),
	.C(carry[5]),
	.A(A[4]),
	.B(carry[4]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_3 (
	.S(SUM[3]),
	.C(carry[4]),
	.A(A[3]),
	.B(carry[3]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_2 (
	.S(SUM[2]),
	.C(carry[3]),
	.A(A[2]),
	.B(carry[2]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_1 (
	.S(SUM[1]),
	.C(carry[2]),
	.A(A[1]),
	.B(A[0]), 
	.VCC(VCC), 
	.GND(GND));
   XOR2HS U1 (
	.O(SUM[8]),
	.I1(carry[8]),
	.I2(A[8]), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module NFC_1_DW01_inc_1 (
	A, 
	SUM, 
	VCC, 
	GND);
   input [8:0] A;
   output [8:0] SUM;
   inout VCC;
   inout GND;

   // Internal wires
   wire [8:2] carry;

   // Module instantiations
   HA1 U1_1_7 (
	.S(SUM[7]),
	.C(carry[8]),
	.A(A[7]),
	.B(carry[7]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_6 (
	.S(SUM[6]),
	.C(carry[7]),
	.A(A[6]),
	.B(carry[6]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_5 (
	.S(SUM[5]),
	.C(carry[6]),
	.A(A[5]),
	.B(carry[5]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_4 (
	.S(SUM[4]),
	.C(carry[5]),
	.A(A[4]),
	.B(carry[4]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_3 (
	.S(SUM[3]),
	.C(carry[4]),
	.A(A[3]),
	.B(carry[3]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_2 (
	.S(SUM[2]),
	.C(carry[3]),
	.A(A[2]),
	.B(carry[2]), 
	.VCC(VCC), 
	.GND(GND));
   HA1 U1_1_1 (
	.S(SUM[1]),
	.C(carry[2]),
	.A(A[1]),
	.B(A[0]), 
	.VCC(VCC), 
	.GND(GND));
   XOR2HS U1 (
	.O(SUM[8]),
	.I1(carry[8]),
	.I2(A[8]), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module NFC_1 (
	rst, 
	done, 
	F_IO_A_IN, 
	F_IO_A_OUT, 
	F_CLE_A, 
	F_ALE_A, 
	F_REN_A, 
	F_WEN_A, 
	F_RB_A, 
	F_IO_B_OUT, 
	F_CLE_B, 
	F_ALE_B, 
	F_REN_B, 
	F_WEN_B, 
	F_RB_B, 
	F_IO_A_READING, 
	F_IO_B_READING, 
	KEY, 
	clk, 
	VCC, 
	GND);
   input rst;
   output done;
   input [7:0] F_IO_A_IN;
   output [7:0] F_IO_A_OUT;
   output F_CLE_A;
   output F_ALE_A;
   output F_REN_A;
   output F_WEN_A;
   input F_RB_A;
   output [7:0] F_IO_B_OUT;
   output F_CLE_B;
   output F_ALE_B;
   output F_REN_B;
   output F_WEN_B;
   input F_RB_B;
   output F_IO_A_READING;
   output F_IO_B_READING;
   input [3:0] KEY;
   input clk;
   inout VCC;
   inout GND;

   // Internal wires
   wire WTMK_ACTIVE;
   wire N146;
   wire N147;
   wire N148;
   wire N149;
   wire N150;
   wire N151;
   wire N152;
   wire N153;
   wire N154;
   wire N162;
   wire N163;
   wire N164;
   wire N165;
   wire N166;
   wire N167;
   wire N168;
   wire N169;
   wire N170;
   wire n2;
   wire n7;
   wire n8;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n264;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n314;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n334;
   wire n335;
   wire n336;
   wire n337;
   wire n338;
   wire n339;
   wire n340;
   wire n341;
   wire n342;
   wire n343;
   wire n344;
   wire n345;
   wire n346;
   wire n347;
   wire n348;
   wire n349;
   wire n350;
   wire n351;
   wire n352;
   wire n353;
   wire n354;
   wire n355;
   wire n356;
   wire n357;
   wire n358;
   wire n359;
   wire n360;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;
   wire n368;
   wire n369;
   wire n370;
   wire n371;
   wire n372;
   wire n373;
   wire n374;
   wire n375;
   wire n376;
   wire n377;
   wire n378;
   wire n379;
   wire n380;
   wire n381;
   wire n382;
   wire n383;
   wire n384;
   wire n385;
   wire n386;
   wire n387;
   wire [4:0] state;
   wire [8:0] counter;
   wire [8:0] page;

   // Module instantiations
   ND2 U178 (
	.O(n380),
	.I1(n379),
	.I2(n217), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U179 (
	.O(n370),
	.I1(n36),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U180 (
	.O(n362),
	.I1(n36),
	.I2(n361), 
	.VCC(VCC), 
	.GND(GND));
   OA13S U181 (
	.O(n366),
	.A1(n360),
	.B1(n38),
	.B2(state[1]),
	.B3(n368), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U182 (
	.O(n248),
	.A1(counter[8]),
	.A2(n359),
	.B1(N154),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U183 (
	.O(n247),
	.A1(counter[7]),
	.A2(n359),
	.B1(N153),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   AO22 U184 (
	.O(n245),
	.A1(counter[5]),
	.A2(n359),
	.B1(N151),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   OA13S U185 (
	.O(n359),
	.A1(n357),
	.B1(n40),
	.B2(n41),
	.B3(n369), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U186 (
	.O(n356),
	.I1(n360),
	.I2(n351), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U187 (
	.O(n364),
	.I1(n352),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U188 (
	.O(n346),
	.A1(n345),
	.B1(n344),
	.C1(state[0]),
	.C2(n39), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U189 (
	.O(n343),
	.A1(n361),
	.B1(n342),
	.C1(n36),
	.C2(n218), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U191 (
	.O(n332),
	.I1(n330),
	.I2(n378), 
	.VCC(VCC), 
	.GND(GND));
   AN3B2S U192 (
	.O(n328),
	.I1(n342),
	.B1(n325),
	.B2(n324), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U193 (
	.O(n318),
	.I1(n381),
	.I2(n330), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U194 (
	.O(n316),
	.I1(KEY[0]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   OA222 U195 (
	.O(n312),
	.A1(n219),
	.A2(n311),
	.B1(n337),
	.B2(n310),
	.C1(n331),
	.C2(n315), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U196 (
	.O(n310),
	.I1(state[1]),
	.I2(n36), 
	.VCC(VCC), 
	.GND(GND));
   OA222 U197 (
	.O(n304),
	.A1(n329),
	.A2(n219),
	.B1(n25),
	.B2(n303),
	.C1(n302),
	.C2(n28), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U198 (
	.O(n303),
	.I1(n33),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   AN3B2S U199 (
	.O(n323),
	.I1(n301),
	.B1(KEY[0]),
	.B2(KEY[2]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U200 (
	.O(n311),
	.I1(n338),
	.I2(n308), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U201 (
	.O(n327),
	.I1(n326),
	.I2(n217), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U202 (
	.O(n296),
	.I1(state[4]),
	.I2(n302), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U203 (
	.O(n293),
	.I1(state[2]),
	.I2(n37), 
	.VCC(VCC), 
	.GND(GND));
   OR3 U204 (
	.O(n326),
	.I1(n292),
	.I2(n36),
	.I3(n291), 
	.VCC(VCC), 
	.GND(GND));
   AN3 U205 (
	.O(n288),
	.I1(n286),
	.I2(F_WEN_B),
	.I3(n354), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U206 (
	.O(n354),
	.I1(F_REN_A),
	.I2(F_RB_A), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U207 (
	.O(n347),
	.I1(n217),
	.I2(n285), 
	.VCC(VCC), 
	.GND(GND));
   AO12 U208 (
	.O(n285),
	.A1(state[3]),
	.B1(n330),
	.B2(n378), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U209 (
	.O(n337),
	.I1(n353),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   OR3B2 U210 (
	.O(n378),
	.I1(KEY[0]),
	.B1(KEY[2]),
	.B2(n301), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U211 (
	.O(n341),
	.I1(n33),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   AO12 U212 (
	.O(F_IO_B_OUT[6]),
	.A1(F_IO_A_OUT[6]),
	.B1(n281),
	.B2(n280), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U213 (
	.O(n278),
	.I1(n277),
	.I2(n276), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U214 (
	.O(n269),
	.I1(n280),
	.I2(n268), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U215 (
	.O(n266),
	.I1(F_IO_A_IN[4]),
	.I2(n282), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U216 (
	.O(n277),
	.I1(n265),
	.I2(n43), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U217 (
	.O(n262),
	.I1(F_IO_A_IN[3]),
	.I2(n261), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U218 (
	.O(n260),
	.I1(F_IO_A_IN[2]),
	.I2(n261), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U219 (
	.O(n259),
	.I1(F_IO_A_IN[1]),
	.I2(n261), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U220 (
	.O(n257),
	.I1(F_IO_A_IN[0]),
	.I2(n261), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U221 (
	.O(n261),
	.I1(n280),
	.I2(n282), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U222 (
	.O(n263),
	.I1(n280),
	.I2(n12), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U223 (
	.O(n279),
	.I1(WTMK_ACTIVE),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U224 (
	.O(n258),
	.I1(n270),
	.I2(n264), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U225 (
	.O(n276),
	.I1(n43),
	.I2(n42), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U226 (
	.O(n254),
	.I1(n18),
	.I2(page[8]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U227 (
	.O(n274),
	.I1(n217),
	.I2(n382), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U228 (
	.O(n382),
	.I1(n330),
	.I2(n36), 
	.VCC(VCC), 
	.GND(GND));
   AN3 U229 (
	.O(n330),
	.I1(n339),
	.I2(state[1]),
	.I3(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   ND2 U230 (
	.O(n255),
	.I1(state[1]),
	.I2(state[2]), 
	.VCC(VCC), 
	.GND(GND));
   NFC_1_DW01_inc_0 add_585 (
	.A(page),
	.SUM({ N170,
		N169,
		N168,
		N167,
		N166,
		N165,
		N164,
		N163,
		N162 }), 
	.VCC(VCC), 
	.GND(GND));
   NFC_1_DW01_inc_1 add_531 (
	.A(counter),
	.SUM({ N154,
		N153,
		N152,
		N151,
		N150,
		N149,
		N148,
		N147,
		N146 }), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[7]  (
	.Q(counter[7]),
	.D(n247),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[5]  (
	.Q(counter[5]),
	.D(n245),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[8]  (
	.Q(counter[8]),
	.D(n248),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[6]  (
	.Q(counter[6]),
	.QB(n387),
	.D(n246),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[4]  (
	.Q(counter[4]),
	.QB(n386),
	.D(n244),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN \counter_reg[3]  (
	.Q(counter[3]),
	.QB(n385),
	.D(n243),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   DFFN done_reg (
	.Q(done),
	.QB(n384),
	.D(n252),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_ALE_A_reg (
	.Q(F_ALE_A),
	.D(n235),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_ALE_B_reg (
	.Q(F_ALE_B),
	.D(n237),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_CLE_B_reg (
	.Q(F_CLE_B),
	.D(n236),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_WEN_A_reg (
	.Q(F_WEN_A),
	.D(n250),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_CLE_A_reg (
	.Q(F_CLE_A),
	.D(n249),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_REN_A_reg (
	.Q(F_REN_A),
	.D(n239),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_WEN_B_reg (
	.Q(F_WEN_B),
	.D(n238),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN F_IO_A_READING_reg (
	.Q(F_IO_A_READING),
	.D(n251),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[1]  (
	.Q(state[1]),
	.D(n222),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[4]  (
	.Q(state[4]),
	.D(n225),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[7]  (
	.Q(page[7]),
	.D(n233),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN WTMK_ACTIVE_reg (
	.Q(WTMK_ACTIVE),
	.D(n253),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[1]  (
	.Q(counter[1]),
	.D(n240),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[2]  (
	.Q(page[2]),
	.D(n228),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[5]  (
	.Q(page[5]),
	.D(n231),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[1]  (
	.Q(page[1]),
	.D(n226),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[4]  (
	.Q(page[4]),
	.D(n230),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[3]  (
	.Q(page[3]),
	.D(n229),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[6]  (
	.Q(page[6]),
	.D(n232),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[8]  (
	.Q(page[8]),
	.D(n234),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \page_reg[0]  (
	.Q(page[0]),
	.D(n227),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[0]  (
	.Q(counter[0]),
	.D(n241),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \counter_reg[2]  (
	.Q(counter[2]),
	.D(n242),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[3]  (
	.Q(state[3]),
	.D(n224),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[0]  (
	.Q(state[0]),
	.D(n221),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   QDFFN \state_reg[2]  (
	.Q(state[2]),
	.D(n223),
	.CK(clk), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U7 (
	.O(n23),
	.I(n256), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U8 (
	.O(n280),
	.I1(n274),
	.I2(n35), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U9 (
	.O(n256),
	.I1(n274),
	.I2(n34), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U10 (
	.O(n18),
	.I(n274), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U11 (
	.O(n16),
	.I(n327), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U12 (
	.O(n34),
	.I(n338), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U13 (
	.O(n32),
	.I(n374), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U14 (
	.O(n35),
	.I(n352), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U15 (
	.O(n336),
	.A1(n357),
	.B1(n30),
	.B2(n32), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U16 (
	.O(n308),
	.I1(n37),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U17 (
	.O(n320),
	.A1(n378),
	.B1(n318),
	.B2(n29), 
	.VCC(VCC), 
	.GND(GND));
   OAI12HS U18 (
	.O(n224),
	.A1(n326),
	.B1(n328),
	.B2(n327), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U19 (
	.O(n324),
	.A1(n329),
	.A2(n323),
	.B1(n322),
	.B2(n321), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U20 (
	.O(n325),
	.A1(n320),
	.B1(n319),
	.C1(n220),
	.C2(n331), 
	.VCC(VCC), 
	.GND(GND));
   OA112 U21 (
	.O(n8),
	.A1(n337),
	.B1(n24),
	.C1(n33),
	.C2(n38), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U22 (
	.O(n30),
	.I(n373), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U23 (
	.O(n219),
	.I(n323), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U24 (
	.O(n220),
	.I(n315), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U25 (
	.O(n15),
	.I(n322), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U26 (
	.O(n28),
	.I(n294), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U27 (
	.O(F_IO_B_OUT[4]),
	.A1(n269),
	.B1(n19),
	.C1(n32),
	.C2(n274), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U28 (
	.O(n19),
	.I(F_IO_A_OUT[4]), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U29 (
	.O(n268),
	.A1(n25),
	.B1(n266),
	.C1(n267),
	.C2(n279), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U30 (
	.O(n217),
	.I(rst), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U31 (
	.O(n339),
	.I1(n39),
	.I2(n25), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U32 (
	.O(n25),
	.I(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U33 (
	.O(F_IO_A_OUT[4]),
	.I1(n23),
	.I2(n49), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U34 (
	.O(F_IO_A_OUT[3]),
	.I1(n23),
	.I2(n48), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U35 (
	.O(F_IO_A_OUT[2]),
	.I1(n23),
	.I2(n47), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U36 (
	.O(F_IO_A_OUT[1]),
	.I1(n23),
	.I2(n45), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U37 (
	.O(F_IO_A_OUT[6]),
	.I1(n23),
	.I2(n214), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U38 (
	.O(F_IO_A_OUT[7]),
	.I1(n215),
	.I2(n23), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U39 (
	.O(F_IO_A_OUT[5]),
	.I1(n50),
	.I2(n23), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U40 (
	.O(n352),
	.I1(n36),
	.I2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U41 (
	.O(n338),
	.I1(n39),
	.I2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR3 U42 (
	.O(n286),
	.I1(n42),
	.I2(n43),
	.I3(n44), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U43 (
	.O(n374),
	.I1(n36),
	.I2(n33), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U44 (
	.O(n33),
	.I(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U45 (
	.O(n12),
	.I(n279), 
	.VCC(VCC), 
	.GND(GND));
   OR2 U46 (
	.O(n270),
	.I1(n276),
	.I2(n44), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U47 (
	.O(n13),
	.I(n359), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U48 (
	.O(n358),
	.I1(n36),
	.I2(n359), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U49 (
	.O(n301),
	.I1(KEY[3]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U50 (
	.O(n242),
	.A1(n44),
	.A2(n13),
	.B1(N148),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U51 (
	.O(n240),
	.A1(n42),
	.A2(n13),
	.B1(N147),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U52 (
	.O(n357),
	.A1(rst),
	.B1(n284),
	.B2(n36),
	.B3(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U53 (
	.O(n284),
	.I1(n339),
	.I2(n378),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U54 (
	.O(n360),
	.A1(n24),
	.B1(n337),
	.B2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U55 (
	.O(n24),
	.I(n347), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U56 (
	.O(n291),
	.I1(n30),
	.I2(n217),
	.I3(n290), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U57 (
	.O(n292),
	.A1(n341),
	.B1(n25),
	.B2(n37),
	.B3(n368), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U58 (
	.O(n290),
	.I1(n353),
	.I2(n218),
	.I3(n294), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U59 (
	.O(n294),
	.I1(n33),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U60 (
	.O(n37),
	.I(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   AOI12HS U61 (
	.O(n329),
	.A1(n14),
	.B1(n308),
	.B2(n300), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U62 (
	.O(n14),
	.I(n311), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U63 (
	.O(n221),
	.A1(n25),
	.A2(n326),
	.B1(n298),
	.B2(n327), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U64 (
	.O(n298),
	.I1(n299),
	.I2(n297), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U65 (
	.O(n297),
	.A1(n15),
	.A2(n321),
	.B1(state[0]),
	.B2(n296), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U66 (
	.O(n321),
	.I1(KEY[2]),
	.I2(KEY[0]),
	.I3(n301), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U67 (
	.O(n373),
	.I1(n218),
	.I2(n337), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U68 (
	.O(n369),
	.I1(n353),
	.I2(n25),
	.I3(n352), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U69 (
	.O(n225),
	.I1(n334),
	.I2(n15),
	.I3(n333), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U70 (
	.O(n334),
	.A1(n329),
	.B1(n37),
	.B2(n36), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U71 (
	.O(n333),
	.I1(n332),
	.I2(n217),
	.I3(n331),
	.B1(n29), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U72 (
	.O(n223),
	.A1(n39),
	.A2(n326),
	.B1(n16),
	.B2(n314), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U73 (
	.O(n314),
	.I1(n313),
	.I2(n27),
	.I3(n312), 
	.VCC(VCC), 
	.GND(GND));
   OA22 U74 (
	.O(n313),
	.A1(n307),
	.A2(n321),
	.B1(n34),
	.B2(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U75 (
	.O(n222),
	.A1(n33),
	.A2(n326),
	.B1(n16),
	.B2(n306), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U76 (
	.O(n306),
	.A1(n27),
	.B1(n304),
	.C1(n321),
	.C2(n305), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U77 (
	.O(n233),
	.A1(n215),
	.A2(n336),
	.B1(N169),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U78 (
	.O(n232),
	.A1(n214),
	.A2(n336),
	.B1(N168),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U79 (
	.O(n231),
	.A1(n50),
	.A2(n336),
	.B1(N167),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U80 (
	.O(n230),
	.A1(n49),
	.A2(n336),
	.B1(N166),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U81 (
	.O(n229),
	.A1(n48),
	.A2(n336),
	.B1(N165),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U82 (
	.O(n228),
	.A1(n47),
	.A2(n336),
	.B1(N164),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U83 (
	.O(n226),
	.A1(n45),
	.A2(n336),
	.B1(N163),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U84 (
	.O(n27),
	.I(n299), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U85 (
	.O(n41),
	.I(n354), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U86 (
	.O(n315),
	.I1(KEY[3]),
	.I2(KEY[0]),
	.I3(n309), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U87 (
	.O(n309),
	.I1(KEY[2]),
	.I2(KEY[1]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U88 (
	.O(n381),
	.I1(KEY[3]),
	.I2(KEY[2]),
	.I3(n316), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U89 (
	.O(n344),
	.A1(n338),
	.B1(n33),
	.B2(n36),
	.B3(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U90 (
	.O(n305),
	.I1(state[4]),
	.I2(n39),
	.I3(n294), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U91 (
	.O(n331),
	.I1(state[1]),
	.I2(n39),
	.I3(n308), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U92 (
	.O(n307),
	.I1(state[4]),
	.I2(n25),
	.I3(n338), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U93 (
	.O(n319),
	.I1(n339),
	.I2(n37),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U94 (
	.O(n322),
	.I1(n307),
	.I2(n305),
	.I3(n295), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U95 (
	.O(n295),
	.I1(state[4]),
	.I2(n25),
	.I3(n300), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U96 (
	.O(n38),
	.I(n353), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U97 (
	.O(n29),
	.I(n317), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U98 (
	.O(n361),
	.A1(n37),
	.B1(n341),
	.B2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U99 (
	.O(n342),
	.A1(n35),
	.B1(state[0]),
	.B2(n36), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U100 (
	.O(F_IO_B_OUT[3]),
	.A1(n262),
	.B1(n20),
	.C1(n264),
	.C2(n263), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U101 (
	.O(n20),
	.I(F_IO_A_OUT[3]), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U102 (
	.O(F_IO_B_OUT[2]),
	.A1(n260),
	.B1(n21),
	.C1(n263),
	.C2(n265), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U103 (
	.O(n21),
	.I(F_IO_A_OUT[2]), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U104 (
	.O(F_IO_B_OUT[1]),
	.A1(n259),
	.B1(n22),
	.C1(n263),
	.C2(n271), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U105 (
	.O(n22),
	.I(F_IO_A_OUT[1]), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U106 (
	.O(F_IO_B_OUT[0]),
	.A1(n17),
	.B1(n257),
	.C1(n258),
	.C2(n263), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U107 (
	.O(n17),
	.I(F_IO_A_OUT[0]), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U108 (
	.O(F_IO_B_OUT[7]),
	.A1(n18),
	.B1(n283),
	.C1(n215),
	.C2(n34), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U109 (
	.O(n283),
	.A1(n300),
	.B1(n282),
	.B2(n352),
	.B3(F_IO_A_IN[7]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U110 (
	.O(F_IO_B_OUT[5]),
	.I1(n275),
	.I2(n274), 
	.VCC(VCC), 
	.GND(GND));
   OA22 U111 (
	.O(n275),
	.A1(n273),
	.A2(n35),
	.B1(n50),
	.B2(n34), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U112 (
	.O(n273),
	.A1(n12),
	.A2(n272),
	.B1(F_IO_A_IN[5]),
	.B2(n282), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U113 (
	.O(n272),
	.I1(n271),
	.I2(n42),
	.I3(n270), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U114 (
	.O(n281),
	.A1(n279),
	.A2(n278),
	.B1(F_IO_A_IN[6]),
	.B2(n282), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U115 (
	.O(F_IO_A_OUT[0]),
	.A1(n255),
	.A2(n254),
	.B1(page[0]),
	.B2(n256), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U116 (
	.O(n39),
	.I(state[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U118 (
	.O(n42),
	.I(counter[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U119 (
	.O(n282),
	.I1(WTMK_ACTIVE),
	.I2(state[0]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U120 (
	.O(n300),
	.I1(n341),
	.I2(state[3]), 
	.VCC(VCC), 
	.GND(GND));
   AOI13HS U121 (
	.O(n264),
	.A1(n286),
	.B1(n42),
	.B2(n44),
	.B3(counter[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U122 (
	.O(n43),
	.I(counter[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U123 (
	.O(n44),
	.I(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U124 (
	.O(n271),
	.I1(counter[0]),
	.I2(n42),
	.I3(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U125 (
	.O(n36),
	.I(state[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U126 (
	.O(n215),
	.I(page[7]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U127 (
	.O(n50),
	.I(page[5]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U128 (
	.O(n265),
	.I1(counter[1]),
	.I2(n43),
	.I3(counter[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U130 (
	.O(n48),
	.I(page[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U131 (
	.O(n214),
	.I(page[6]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U132 (
	.O(n49),
	.I(page[4]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U133 (
	.O(n45),
	.I(page[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U134 (
	.O(n47),
	.I(page[2]), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U136 (
	.O(n267),
	.A1(n277),
	.B1(counter[2]),
	.B2(n276), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U137 (
	.O(n40),
	.I(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U138 (
	.O(n246),
	.A1(n387),
	.A2(n13),
	.B1(N152),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U139 (
	.O(n244),
	.A1(n386),
	.A2(n13),
	.B1(N150),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U140 (
	.O(n243),
	.A1(n385),
	.A2(n13),
	.B1(N149),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U141 (
	.O(n241),
	.A1(n43),
	.A2(n13),
	.B1(n43),
	.B2(n358), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U142 (
	.O(n249),
	.A1(n366),
	.A2(n362),
	.B1(F_CLE_A),
	.B2(n366), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U143 (
	.O(n250),
	.A1(n366),
	.A2(n365),
	.B1(F_WEN_A),
	.B2(n366), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U144 (
	.O(n365),
	.A1(n364),
	.A2(n25),
	.B1(n363),
	.B2(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U145 (
	.O(n363),
	.I1(state[4]),
	.I2(n39), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U146 (
	.O(n239),
	.A1(n356),
	.A2(n355),
	.B1(F_REN_A),
	.B2(n356), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U147 (
	.O(n355),
	.I1(n369),
	.I2(n354), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U148 (
	.O(n351),
	.A1(n33),
	.B1(n353),
	.C1(n41),
	.C2(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U149 (
	.O(n353),
	.I1(state[2]),
	.I2(state[4]), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U150 (
	.O(n299),
	.A1(n378),
	.A2(n317),
	.B1(n28),
	.B2(n293), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U151 (
	.O(n218),
	.I(F_RB_B), 
	.VCC(VCC), 
	.GND(GND));
   AN2 U152 (
	.O(n335),
	.I1(state[3]),
	.I2(n336), 
	.VCC(VCC), 
	.GND(GND));
   OAI22S U153 (
	.O(n252),
	.A1(n36),
	.A2(n380),
	.B1(n384),
	.B2(n379), 
	.VCC(VCC), 
	.GND(GND));
   OAI112HS U154 (
	.O(n379),
	.A1(n217),
	.B1(n31),
	.C1(n378),
	.C2(n382), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U155 (
	.O(n31),
	.I(n377), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U156 (
	.O(n368),
	.I1(n289),
	.I2(n288),
	.I3(n287), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U157 (
	.O(n289),
	.I1(n385),
	.I2(n386), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U158 (
	.O(n287),
	.I1(counter[8]),
	.I2(counter[7]),
	.I3(counter[5]),
	.B1(n387), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U159 (
	.O(n234),
	.A1(n216),
	.A2(n336),
	.B1(N170),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U160 (
	.O(n216),
	.I(page[8]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U161 (
	.O(n227),
	.A1(n46),
	.A2(n336),
	.B1(n46),
	.B2(n335), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U162 (
	.O(n46),
	.I(page[0]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U163 (
	.O(n236),
	.A1(n8),
	.A2(n343),
	.B1(F_CLE_B),
	.B2(n8), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U164 (
	.O(n237),
	.A1(n8),
	.A2(n346),
	.B1(F_ALE_B),
	.B2(n8), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U165 (
	.O(n345),
	.I1(n39),
	.I2(n36),
	.I3(state[1]), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U166 (
	.O(n238),
	.A1(n350),
	.A2(n349),
	.B1(n350),
	.B2(F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   AOI22S U167 (
	.O(n349),
	.A1(n374),
	.A2(n218),
	.B1(n348),
	.B2(n25), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U168 (
	.O(n350),
	.I1(n347),
	.I2(n353), 
	.VCC(VCC), 
	.GND(GND));
   OR2 U169 (
	.O(n348),
	.I1(n364),
	.I2(n354), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U170 (
	.O(n251),
	.A1(n371),
	.A2(n370),
	.B1(F_IO_A_READING),
	.B2(n371), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U171 (
	.O(n371),
	.A1(n367),
	.B1(n369),
	.B2(n368), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U172 (
	.O(n367),
	.A1(n357),
	.B1(state[3]),
	.B2(n319), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U173 (
	.O(n235),
	.A1(n360),
	.A2(n340),
	.B1(F_ALE_A),
	.B2(n360), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U174 (
	.O(n340),
	.A1(n344),
	.B1(n339),
	.B2(n33), 
	.VCC(VCC), 
	.GND(GND));
   MOAI1S U175 (
	.O(n253),
	.A1(rst),
	.A2(n383),
	.B1(n383),
	.B2(WTMK_ACTIVE), 
	.VCC(VCC), 
	.GND(GND));
   OA12 U176 (
	.O(n383),
	.A1(n217),
	.B1(n382),
	.B2(n381), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U177 (
	.O(n377),
	.I1(page[8]),
	.I2(page[7]),
	.I3(n376),
	.B1(n375), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U190 (
	.O(n375),
	.I1(page[5]),
	.I2(page[4]),
	.I3(page[6]), 
	.VCC(VCC), 
	.GND(GND));
   AN4B1S U231 (
	.O(n376),
	.I1(n374),
	.I2(n373),
	.I3(page[0]),
	.B1(n372), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U232 (
	.O(n372),
	.I1(page[2]),
	.I2(page[1]),
	.I3(page[3]), 
	.VCC(VCC), 
	.GND(GND));
   ND3 U233 (
	.O(n317),
	.I1(state[4]),
	.I2(state[2]),
	.I3(n294), 
	.VCC(VCC), 
	.GND(GND));
   NR2 U234 (
	.O(n302),
	.I1(state[3]),
	.I2(n353), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_0 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_8bit_0 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output [7:0] data_out;
   input [7:0] dataA_in;
   input [7:0] dataB_in;
   input [7:0] dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out[7]),
	.A1(dataA_in[7]),
	.B1(dataC_in[7]),
	.C1(dataB_in[7]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U2 (
	.O(data_out[6]),
	.A1(dataA_in[6]),
	.B1(dataC_in[6]),
	.C1(dataB_in[6]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U3 (
	.O(data_out[5]),
	.A1(dataA_in[5]),
	.B1(dataC_in[5]),
	.C1(dataB_in[5]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U4 (
	.O(data_out[4]),
	.A1(dataA_in[4]),
	.B1(dataC_in[4]),
	.C1(dataB_in[4]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U5 (
	.O(data_out[3]),
	.A1(dataA_in[3]),
	.B1(dataC_in[3]),
	.C1(dataB_in[3]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U6 (
	.O(data_out[2]),
	.A1(dataA_in[2]),
	.B1(dataC_in[2]),
	.C1(dataB_in[2]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U7 (
	.O(data_out[1]),
	.A1(dataA_in[1]),
	.B1(dataC_in[1]),
	.C1(dataB_in[1]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U8 (
	.O(data_out[0]),
	.A1(dataA_in[0]),
	.B1(dataC_in[0]),
	.C1(dataB_in[0]), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_10 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_9 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_8 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_7 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_8bit_1 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output [7:0] data_out;
   input [7:0] dataA_in;
   input [7:0] dataB_in;
   input [7:0] dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out[7]),
	.A1(dataA_in[7]),
	.B1(dataC_in[7]),
	.C1(dataB_in[7]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U2 (
	.O(data_out[6]),
	.A1(dataA_in[6]),
	.B1(dataC_in[6]),
	.C1(dataB_in[6]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U3 (
	.O(data_out[5]),
	.A1(dataA_in[5]),
	.B1(dataC_in[5]),
	.C1(dataB_in[5]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U4 (
	.O(data_out[4]),
	.A1(dataA_in[4]),
	.B1(dataC_in[4]),
	.C1(dataB_in[4]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U5 (
	.O(data_out[3]),
	.A1(dataA_in[3]),
	.B1(dataC_in[3]),
	.C1(dataB_in[3]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U6 (
	.O(data_out[2]),
	.A1(dataA_in[2]),
	.B1(dataC_in[2]),
	.C1(dataB_in[2]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U7 (
	.O(data_out[1]),
	.A1(dataA_in[1]),
	.B1(dataC_in[1]),
	.C1(dataB_in[1]), 
	.VCC(VCC), 
	.GND(GND));
   MAO222 U8 (
	.O(data_out[0]),
	.A1(dataA_in[0]),
	.B1(dataC_in[0]),
	.C1(dataB_in[0]), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_6 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_5 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_4 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;

   assign data_out = dataA_in ;

   // Module instantiations
endmodule

module TMR_1bit_3 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_2 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in, 
	VCC, 
	GND);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;
   inout VCC;
   inout GND;

   // Module instantiations
   MAO222 U1 (
	.O(data_out),
	.A1(dataA_in),
	.B1(dataC_in),
	.C1(dataB_in), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module TMR_1bit_1 (
	data_out, 
	dataA_in, 
	dataB_in, 
	dataC_in);
   output data_out;
   input dataA_in;
   input dataB_in;
   input dataC_in;

   assign data_out = dataA_in ;

   // Module instantiations
endmodule

module NFC_TMR (
	clk, 
	rst, 
	done, 
	F_IO_A, 
	F_CLE_A, 
	F_ALE_A, 
	F_REN_A, 
	F_WEN_A, 
	F_RB_A, 
	F_IO_B, 
	F_CLE_B, 
	F_ALE_B, 
	F_REN_B, 
	F_WEN_B, 
	F_RB_B, 
	KEY, 
	VCC, 
	GND);
   input clk;
   input rst;
   output done;
   inout [7:0] F_IO_A;
   output F_CLE_A;
   output F_ALE_A;
   output F_REN_A;
   output F_WEN_A;
   input F_RB_A;
   inout [7:0] F_IO_B;
   output F_CLE_B;
   output F_ALE_B;
   output F_REN_B;
   output F_WEN_B;
   input F_RB_B;
   input [3:0] KEY;
   inout VCC;
   inout GND;

   // Internal wires
   wire CTS_2;
   wire F_IO_A_READING;
   wire F_IO_B_READING;
   wire OA_done;
   wire OA_F_CLE_A;
   wire OA_F_ALE_A;
   wire OA_F_REN_A;
   wire OA_F_WEN_A;
   wire OA_F_CLE_B;
   wire OA_F_ALE_B;
   wire OC_F_REN_B;
   wire OA_F_WEN_B;
   wire OA_F_IO_A_READING;
   wire OC_F_IO_B_READING;
   wire OB_done;
   wire OB_F_CLE_A;
   wire OB_F_ALE_A;
   wire OB_F_REN_A;
   wire OB_F_WEN_A;
   wire OB_F_CLE_B;
   wire OB_F_ALE_B;
   wire OB_F_WEN_B;
   wire OB_F_IO_A_READING;
   wire OC_done;
   wire OC_F_CLE_A;
   wire OC_F_ALE_A;
   wire OC_F_REN_A;
   wire OC_F_WEN_A;
   wire OC_F_CLE_B;
   wire OC_F_ALE_B;
   wire OC_F_WEN_B;
   wire OC_F_IO_A_READING;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire [7:0] F_IO_A_OUT;
   wire [7:0] F_IO_B_OUT;
   wire [7:0] OA_F_IO_A_OUT;
   wire [7:0] OA_F_IO_B_OUT;
   wire [7:0] OB_F_IO_A_OUT;
   wire [7:0] OB_F_IO_B_OUT;
   wire [7:0] OC_F_IO_A_OUT;
   wire [7:0] OC_F_IO_B_OUT;

   // Module instantiations
   BUF12CK CTS_ccl_a_buf_00003 (
	.O(CTS_2),
	.I(clk), 
	.VCC(VCC), 
	.GND(GND));
   NFC_0 OriNFC_A (
	.rst(rst),
	.done(OA_done),
	.F_IO_A_IN(F_IO_A),
	.F_IO_A_OUT(OA_F_IO_A_OUT),
	.F_CLE_A(OA_F_CLE_A),
	.F_ALE_A(OA_F_ALE_A),
	.F_REN_A(OA_F_REN_A),
	.F_WEN_A(OA_F_WEN_A),
	.F_RB_A(F_RB_A),
	.F_IO_B_OUT(OA_F_IO_B_OUT),
	.F_CLE_B(OA_F_CLE_B),
	.F_ALE_B(OA_F_ALE_B),
	.F_WEN_B(OA_F_WEN_B),
	.F_RB_B(F_RB_B),
	.F_IO_A_READING(OA_F_IO_A_READING),
	.KEY(KEY),
	.clk(CTS_2), 
	.VCC(VCC), 
	.GND(GND));
   NFC_2 OriNFC_B (
	.rst(rst),
	.done(OB_done),
	.F_IO_A_IN(F_IO_A),
	.F_IO_A_OUT(OB_F_IO_A_OUT),
	.F_CLE_A(OB_F_CLE_A),
	.F_ALE_A(OB_F_ALE_A),
	.F_REN_A(OB_F_REN_A),
	.F_WEN_A(OB_F_WEN_A),
	.F_RB_A(F_RB_A),
	.F_IO_B_OUT(OB_F_IO_B_OUT),
	.F_CLE_B(OB_F_CLE_B),
	.F_ALE_B(OB_F_ALE_B),
	.F_WEN_B(OB_F_WEN_B),
	.F_RB_B(F_RB_B),
	.F_IO_A_READING(OB_F_IO_A_READING),
	.KEY(KEY),
	.clk(CTS_2), 
	.VCC(VCC), 
	.GND(GND));
   NFC_1 OriNFC_C (
	.rst(rst),
	.done(OC_done),
	.F_IO_A_IN(F_IO_A),
	.F_IO_A_OUT(OC_F_IO_A_OUT),
	.F_CLE_A(OC_F_CLE_A),
	.F_ALE_A(OC_F_ALE_A),
	.F_REN_A(OC_F_REN_A),
	.F_WEN_A(OC_F_WEN_A),
	.F_RB_A(F_RB_A),
	.F_IO_B_OUT(OC_F_IO_B_OUT),
	.F_CLE_B(OC_F_CLE_B),
	.F_ALE_B(OC_F_ALE_B),
	.F_WEN_B(OC_F_WEN_B),
	.F_RB_B(F_RB_B),
	.F_IO_A_READING(OC_F_IO_A_READING),
	.KEY(KEY),
	.clk(CTS_2), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_0 TMR_done (
	.data_out(done),
	.dataA_in(OA_done),
	.dataB_in(OB_done),
	.dataC_in(OC_done), 
	.VCC(VCC), 
	.GND(GND));
   TMR_8bit_0 TMR_F_IO_A_OUT (
	.data_out(F_IO_A_OUT),
	.dataA_in(OA_F_IO_A_OUT),
	.dataB_in(OB_F_IO_A_OUT),
	.dataC_in(OC_F_IO_A_OUT), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_10 TMR_F_CLE_A (
	.data_out(F_CLE_A),
	.dataA_in(OA_F_CLE_A),
	.dataB_in(OB_F_CLE_A),
	.dataC_in(OC_F_CLE_A), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_9 TMR_F_ALE_A (
	.data_out(F_ALE_A),
	.dataA_in(OA_F_ALE_A),
	.dataB_in(OB_F_ALE_A),
	.dataC_in(OC_F_ALE_A), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_8 TMR_F_REN_A (
	.data_out(F_REN_A),
	.dataA_in(OA_F_REN_A),
	.dataB_in(OB_F_REN_A),
	.dataC_in(OC_F_REN_A), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_7 TMR_F_WEN_A (
	.data_out(F_WEN_A),
	.dataA_in(OA_F_WEN_A),
	.dataB_in(OB_F_WEN_A),
	.dataC_in(OC_F_WEN_A), 
	.VCC(VCC), 
	.GND(GND));
   TMR_8bit_1 TMR_F_IO_B_OUT (
	.data_out(F_IO_B_OUT),
	.dataA_in(OA_F_IO_B_OUT),
	.dataB_in(OB_F_IO_B_OUT),
	.dataC_in(OC_F_IO_B_OUT), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_6 TMR_F_CLE_B (
	.data_out(F_CLE_B),
	.dataA_in(OA_F_CLE_B),
	.dataB_in(OB_F_CLE_B),
	.dataC_in(OC_F_CLE_B), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_5 TMR_F_ALE_B (
	.data_out(F_ALE_B),
	.dataA_in(OA_F_ALE_B),
	.dataB_in(OB_F_ALE_B),
	.dataC_in(OC_F_ALE_B), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_4 TMR_F_REN_B (
	.data_out(F_REN_B),
	.dataA_in(OC_F_REN_B),
	.dataB_in(OC_F_REN_B),
	.dataC_in(OC_F_REN_B));
   TMR_1bit_3 TMR_F_WEN_B (
	.data_out(F_WEN_B),
	.dataA_in(OA_F_WEN_B),
	.dataB_in(OB_F_WEN_B),
	.dataC_in(OC_F_WEN_B), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_2 TMR_F_IO_A_READING (
	.data_out(F_IO_A_READING),
	.dataA_in(OA_F_IO_A_READING),
	.dataB_in(OB_F_IO_A_READING),
	.dataC_in(OC_F_IO_A_READING), 
	.VCC(VCC), 
	.GND(GND));
   TMR_1bit_1 TMR_F_IO_B_READING (
	.data_out(F_IO_B_READING),
	.dataA_in(OC_F_IO_B_READING),
	.dataB_in(OC_F_IO_B_READING),
	.dataC_in(OC_F_IO_B_READING));
   INVT1 \F_IO_A_tri[7]  (
	.O(F_IO_A[7]),
	.I(n33),
	.E(n40), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_A_tri[5]  (
	.O(F_IO_A[5]),
	.I(n35),
	.E(n40), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_A_tri[3]  (
	.O(F_IO_A[3]),
	.I(n37),
	.E(n40), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_A_tri[2]  (
	.O(F_IO_A[2]),
	.I(n38),
	.E(n40), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_A_tri[1]  (
	.O(F_IO_A[1]),
	.I(n39),
	.E(n40), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_A_tri[0]  (
	.O(F_IO_A[0]),
	.I(n31),
	.E(n40), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_A_tri[4]  (
	.O(F_IO_A[4]),
	.I(n36),
	.E(n40), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_A_tri[6]  (
	.O(F_IO_A[6]),
	.I(n34),
	.E(n40), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_B_tri[7]  (
	.O(F_IO_B[7]),
	.I(n32),
	.E(n41), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_B_tri[6]  (
	.O(F_IO_B[6]),
	.I(n30),
	.E(n41), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_B_tri[5]  (
	.O(F_IO_B[5]),
	.I(n28),
	.E(n41), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_B_tri[4]  (
	.O(F_IO_B[4]),
	.I(n29),
	.E(n41), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_B_tri[3]  (
	.O(F_IO_B[3]),
	.I(n27),
	.E(n41), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_B_tri[2]  (
	.O(F_IO_B[2]),
	.I(n26),
	.E(n41), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_B_tri[1]  (
	.O(F_IO_B[1]),
	.I(n25),
	.E(n41), 
	.VCC(VCC), 
	.GND(GND));
   INVT1 \F_IO_B_tri[0]  (
	.O(F_IO_B[0]),
	.I(n24),
	.E(n41), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U19 (
	.O(n36),
	.I(F_IO_A_OUT[4]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U20 (
	.O(n37),
	.I(F_IO_A_OUT[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U21 (
	.O(n38),
	.I(F_IO_A_OUT[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U22 (
	.O(n39),
	.I(F_IO_A_OUT[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U23 (
	.O(n34),
	.I(F_IO_A_OUT[6]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U24 (
	.O(n32),
	.I(F_IO_B_OUT[7]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U25 (
	.O(n28),
	.I(F_IO_B_OUT[5]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U26 (
	.O(n30),
	.I(F_IO_B_OUT[6]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U27 (
	.O(n29),
	.I(F_IO_B_OUT[4]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U28 (
	.O(n27),
	.I(F_IO_B_OUT[3]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U29 (
	.O(n24),
	.I(F_IO_B_OUT[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U30 (
	.O(n26),
	.I(F_IO_B_OUT[2]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U31 (
	.O(n25),
	.I(F_IO_B_OUT[1]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U32 (
	.O(n31),
	.I(F_IO_A_OUT[0]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U33 (
	.O(n33),
	.I(F_IO_A_OUT[7]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U34 (
	.O(n35),
	.I(F_IO_A_OUT[5]), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U36 (
	.O(n40),
	.I(F_IO_A_READING), 
	.VCC(VCC), 
	.GND(GND));
   INV1S U41 (
	.O(n41),
	.I(F_IO_B_READING), 
	.VCC(VCC), 
	.GND(GND));
   TIE1 U42 (
	.O(OC_F_REN_B), 
	.VCC(VCC), 
	.GND(GND));
   TIE0 U43 (
	.O(OC_F_IO_B_READING), 
	.VCC(VCC), 
	.GND(GND));
endmodule

module CHIP (
	I_clk, 
	I_rst, 
	O_done, 
	IO_F_IO_A, 
	O_F_CLE_A, 
	O_F_ALE_A, 
	O_F_REN_A, 
	O_F_WEN_A, 
	I_F_RB_A, 
	IO_F_IO_B, 
	O_F_CLE_B, 
	O_F_ALE_B, 
	O_F_REN_B, 
	O_F_WEN_B, 
	I_F_RB_B, 
	I_KEY);
   input I_clk;
   input I_rst;
   output O_done;
   inout [7:0] IO_F_IO_A;
   output O_F_CLE_A;
   output O_F_ALE_A;
   output O_F_REN_A;
   output O_F_WEN_A;
   input I_F_RB_A;
   inout [7:0] IO_F_IO_B;
   output O_F_CLE_B;
   output O_F_ALE_B;
   output O_F_REN_B;
   output O_F_WEN_B;
   input I_F_RB_B;
   input [3:0] I_KEY;

   // Internal wires
   wire LTIE_LTIEHI_3_NET;
   wire LTIE_LTIEHI_2_NET;
   wire LTIE_LTIEHI_1_NET;
   wire LTIE_LTIEHI_NET;
   wire GND;
   wire VCC;
   wire [7:0] F_IO_A;
   wire [7:0] F_IO_B;
   wire [3:0] KEY;
   wire clk;
   wire rst;
   wire F_RB_A;
   wire F_RB_B;
   wire done;
   wire F_CLE_A;
   wire F_ALE_A;
   wire F_REN_A;
   wire F_WEN_A;
   wire F_CLE_B;
   wire F_ALE_B;
   wire F_REN_B;
   wire F_WEN_B;

   // Module instantiations
   TIE1 LTIE_LTIEHI_3 (
	.O(LTIE_LTIEHI_3_NET), 
	.VCC(VCC), 
	.GND(GND));
   TIE1 LTIE_LTIEHI_2 (
	.O(LTIE_LTIEHI_2_NET), 
	.VCC(VCC), 
	.GND(GND));
   TIE1 LTIE_LTIEHI_1 (
	.O(LTIE_LTIEHI_1_NET), 
	.VCC(VCC), 
	.GND(GND));
   TIE1 LTIE_LTIEHI (
	.O(LTIE_LTIEHI_NET), 
	.VCC(VCC), 
	.GND(GND));
   NFC_TMR NFC_CHIP (
	.clk(clk),
	.rst(rst),
	.done(done),
	.F_IO_A(F_IO_A),
	.F_CLE_A(F_CLE_A),
	.F_ALE_A(F_ALE_A),
	.F_REN_A(F_REN_A),
	.F_WEN_A(F_WEN_A),
	.F_RB_A(F_RB_A),
	.F_IO_B(F_IO_B),
	.F_CLE_B(F_CLE_B),
	.F_ALE_B(F_ALE_B),
	.F_REN_B(F_REN_B),
	.F_WEN_B(F_WEN_B),
	.F_RB_B(F_RB_B),
	.KEY(KEY), 
	.VCC(VCC), 
	.GND(GND));
   XMD PAD_I_F_IO_A0 (
	.O(F_IO_A[0]),
	.I(IO_F_IO_A[0]));
   XMD PAD_I_F_IO_A1 (
	.O(F_IO_A[1]),
	.I(IO_F_IO_A[1]));
   XMD PAD_I_F_IO_A2 (
	.O(F_IO_A[2]),
	.I(IO_F_IO_A[2]));
   XMD PAD_I_F_IO_A3 (
	.O(F_IO_A[3]),
	.I(IO_F_IO_A[3]));
   XMD PAD_I_F_IO_A4 (
	.O(F_IO_A[4]),
	.I(IO_F_IO_A[4]));
   XMD PAD_I_F_IO_A5 (
	.O(F_IO_A[5]),
	.I(IO_F_IO_A[5]));
   XMD PAD_I_F_IO_A6 (
	.O(F_IO_A[6]),
	.I(IO_F_IO_A[6]));
   XMD PAD_I_F_IO_A7 (
	.O(F_IO_A[7]),
	.I(IO_F_IO_A[7]));
   XMD PAD_I_F_IO_B0 (
	.O(F_IO_B[0]),
	.I(IO_F_IO_B[0]));
   XMD PAD_I_F_IO_B1 (
	.O(F_IO_B[1]),
	.I(IO_F_IO_B[1]));
   XMD PAD_I_F_IO_B2 (
	.O(F_IO_B[2]),
	.I(IO_F_IO_B[2]));
   XMD PAD_I_F_IO_B3 (
	.O(F_IO_B[3]),
	.I(IO_F_IO_B[3]));
   XMD PAD_I_F_IO_B4 (
	.O(F_IO_B[4]),
	.I(IO_F_IO_B[4]));
   XMD PAD_I_F_IO_B5 (
	.O(F_IO_B[5]),
	.I(IO_F_IO_B[5]));
   XMD PAD_I_F_IO_B6 (
	.O(F_IO_B[6]),
	.I(IO_F_IO_B[6]));
   XMD PAD_I_F_IO_B7 (
	.O(F_IO_B[7]),
	.I(IO_F_IO_B[7]));
   XMD PAD_I_KEY0 (
	.O(KEY[0]),
	.I(I_KEY[0]));
   XMD PAD_I_KEY1 (
	.O(KEY[1]),
	.I(I_KEY[1]));
   XMD PAD_I_KEY2 (
	.O(KEY[2]),
	.I(I_KEY[2]));
   XMD PAD_I_KEY3 (
	.O(KEY[3]),
	.I(I_KEY[3]));
   XMD PAD_I_clk (
	.O(clk),
	.I(I_clk));
   XMD PAD_I_rst (
	.O(rst),
	.I(I_rst));
   XMD PAD_I_F_RB_A (
	.O(F_RB_A),
	.I(I_F_RB_A));
   XMD PAD_I_F_RB_B (
	.O(F_RB_B),
	.I(I_F_RB_B));
   YA2GSD PAD_O_done (
	.O(O_done),
	.I(done),
	.E(LTIE_LTIEHI_NET));
   YA2GSD PAD_O_F_CLE_A (
	.O(O_F_CLE_A),
	.I(F_CLE_A),
	.E(LTIE_LTIEHI_NET));
   YA2GSD PAD_O_F_ALE_A (
	.O(O_F_ALE_A),
	.I(F_ALE_A),
	.E(LTIE_LTIEHI_NET));
   YA2GSD PAD_O_F_REN_A (
	.O(O_F_REN_A),
	.I(F_REN_A),
	.E(LTIE_LTIEHI_1_NET));
   YA2GSD PAD_O_F_WEN_A (
	.O(O_F_WEN_A),
	.I(F_WEN_A),
	.E(LTIE_LTIEHI_1_NET));
   YA2GSD PAD_O_F_CLE_B (
	.O(O_F_CLE_B),
	.I(F_CLE_B),
	.E(LTIE_LTIEHI_2_NET));
   YA2GSD PAD_O_F_ALE_B (
	.O(O_F_ALE_B),
	.I(F_ALE_B),
	.E(LTIE_LTIEHI_2_NET));
   YA2GSD PAD_O_F_REN_B (
	.O(O_F_REN_B),
	.I(F_REN_B),
	.E(LTIE_LTIEHI_2_NET));
   YA2GSD PAD_O_F_WEN_B (
	.O(O_F_WEN_B),
	.I(F_WEN_B),
	.E(LTIE_LTIEHI_3_NET));
endmodule

