 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 23:44:16 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_7 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_119 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_7/CK (DFFR_X1)                       0.0000     0.0000 r
  R_7/Q (DFFR_X1)                        0.7168     0.7168 r
  U1234/ZN (XNOR2_X1)                    0.4257     1.1425 r
  U1235/ZN (XNOR2_X1)                    0.3980     1.5404 r
  U1237/ZN (XNOR2_X1)                    0.3543     1.8947 r
  U673/ZN (NAND3_X1)                     0.1447     2.0394 f
  U712/ZN (NAND2_X1)                     0.1216     2.1610 r
  U710/ZN (NAND2_X1)                     0.0832     2.2442 f
  R_119/D (DFF_X2)                       0.0000     2.2442 f
  data arrival time                                 2.2442

  clock clk (rise edge)                  2.6000     2.6000
  clock network delay (ideal)            0.0000     2.6000
  clock uncertainty                     -0.0500     2.5500
  R_119/CK (DFF_X2)                      0.0000     2.5500 r
  library setup time                    -0.3056     2.2444
  data required time                                2.2444
  -----------------------------------------------------------
  data required time                                2.2444
  data arrival time                                -2.2442
  -----------------------------------------------------------
  slack (MET)                                       0.0002


1
