=====
SETUP
-6.342
45.311
38.969
clk_ibuf
0.000
2.088
cpu_1/EXMEM_RegWriteAddr_1_s1
2.332
2.790
cpu_1/control_bypass_ex/n8_s0
5.565
6.523
cpu_1/control_bypass_ex/n9_s0
6.523
6.580
cpu_1/control_bypass_ex/n10_s0
6.580
6.637
cpu_1/control_bypass_ex/n11_s0
6.637
6.694
cpu_1/BranchInA_24_s3
8.073
8.699
cpu_1/ALUInA_23_s2
11.038
11.840
cpu_1/ALUInA_23_s3
12.259
13.081
cpu_1/ALUInA_23_s0
14.540
15.166
cpu_1/cpu_alu/n53_s5
17.935
18.757
cpu_1/cpu_alu/n55_s3
19.737
20.559
cpu_1/data_addr_Z_6_s30
21.876
22.501
cpu_1/data_addr_Z_6_s22
22.924
23.746
cpu_1/data_addr_Z_6_s16
25.854
26.676
cpu_1/data_addr_Z_6_s15
28.135
29.167
flashController/n1278_s3
31.634
32.260
flashController/n1279_s2
33.923
34.745
flashController/n1279_s1
36.061
36.687
bu/data_out_new_31_s7
38.505
39.604
bu/data_out_new_28_s3
43.059
43.881
bu/data_out_new_28_s0
44.685
45.311
cpu_1/MEMWB_DMemOut_28_s0
45.311
=====
SETUP
-6.290
45.485
39.195
clk_ibuf
0.000
2.088
cpu_1/EXMEM_RegWriteAddr_1_s1
2.332
2.790
cpu_1/control_bypass_ex/n8_s0
5.565
6.523
cpu_1/control_bypass_ex/n9_s0
6.523
6.580
cpu_1/control_bypass_ex/n10_s0
6.580
6.637
cpu_1/control_bypass_ex/n11_s0
6.637
6.694
cpu_1/BranchInA_24_s3
8.073
8.699
cpu_1/ALUInA_23_s2
11.038
11.840
cpu_1/ALUInA_23_s3
12.259
13.081
cpu_1/ALUInA_23_s0
14.540
15.166
cpu_1/cpu_alu/n53_s5
17.935
18.757
cpu_1/cpu_alu/n55_s3
19.737
20.559
cpu_1/data_addr_Z_6_s30
21.876
22.501
cpu_1/data_addr_Z_6_s22
22.924
23.746
cpu_1/data_addr_Z_6_s16
25.854
26.676
cpu_1/data_addr_Z_6_s15
28.135
29.167
flashController/n1278_s3
31.634
32.260
flashController/n1279_s2
33.923
34.745
flashController/n1279_s1
36.061
36.687
bu/data_out_new_31_s7
38.505
39.604
mem/data_mem_0_s8
40.948
41.574
mem/data_mem_3_s5
42.424
43.450
mem/data_mem_3_data_mem_3_0_0_s0
45.485
=====
SETUP
-6.242
45.437
39.195
clk_ibuf
0.000
2.088
cpu_1/EXMEM_RegWriteAddr_1_s1
2.332
2.790
cpu_1/control_bypass_ex/n8_s0
5.565
6.523
cpu_1/control_bypass_ex/n9_s0
6.523
6.580
cpu_1/control_bypass_ex/n10_s0
6.580
6.637
cpu_1/control_bypass_ex/n11_s0
6.637
6.694
cpu_1/BranchInA_24_s3
8.073
8.699
cpu_1/ALUInA_23_s2
11.038
11.840
cpu_1/ALUInA_23_s3
12.259
13.081
cpu_1/ALUInA_23_s0
14.540
15.166
cpu_1/cpu_alu/n53_s5
17.935
18.757
cpu_1/cpu_alu/n55_s3
19.737
20.559
cpu_1/data_addr_Z_6_s30
21.876
22.501
cpu_1/data_addr_Z_6_s22
22.924
23.746
cpu_1/data_addr_Z_6_s16
25.854
26.676
cpu_1/data_addr_Z_6_s15
28.135
29.167
flashController/n1278_s3
31.634
32.260
flashController/n1279_s2
33.923
34.745
flashController/n1279_s1
36.061
36.687
bu/data_out_new_31_s7
38.505
39.604
mem/data_mem_0_s8
40.948
41.574
mem/data_mem_3_s5
42.424
43.450
mem/data_mem_3_data_mem_3_0_0_s
45.437
=====
SETUP
-6.212
45.181
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n7_s11
35.932
36.964
flashController/n545_s21
38.509
39.608
flashController/n571_s19
40.933
42.032
flashController/n571_s17
42.038
43.070
flashController/n571_s15
44.359
45.181
flashController/data_out_2_s0
45.181
=====
SETUP
-6.173
45.142
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.286
cpu_1/n2023_s17
23.303
24.125
cpu_1/n2023_s16
24.130
24.952
cpu_1/n2023_s11
26.241
27.267
cpu_1/n2023_s5
27.686
28.718
bu/n212_s10
30.832
31.654
bu/n285_s14
34.263
35.065
bu/n285_s10
35.484
36.545
bu/n285_s7
36.964
37.996
bu/n285_s5
38.981
40.013
bu/n446_s16
42.133
42.570
bu/n446_s5
42.570
42.733
bu/data_out_new_24_s0
44.516
45.142
cpu_1/MEMWB_DMemOut_24_s0
45.142
=====
SETUP
-6.172
45.141
38.969
clk_ibuf
0.000
2.088
cpu_1/EXMEM_RegWriteAddr_1_s1
2.332
2.790
cpu_1/control_bypass_ex/n8_s0
5.565
6.523
cpu_1/control_bypass_ex/n9_s0
6.523
6.580
cpu_1/control_bypass_ex/n10_s0
6.580
6.637
cpu_1/control_bypass_ex/n11_s0
6.637
6.694
cpu_1/BranchInA_24_s3
8.073
8.699
cpu_1/ALUInA_23_s2
11.038
11.840
cpu_1/ALUInA_23_s3
12.259
13.081
cpu_1/ALUInA_23_s0
14.540
15.166
cpu_1/cpu_alu/n53_s5
17.935
18.757
cpu_1/cpu_alu/n55_s3
19.737
20.559
cpu_1/data_addr_Z_6_s30
21.876
22.501
cpu_1/data_addr_Z_6_s22
22.924
23.746
cpu_1/data_addr_Z_6_s16
25.854
26.676
cpu_1/data_addr_Z_6_s15
28.135
29.167
flashController/n1278_s3
31.634
32.260
flashController/n1279_s2
33.923
34.745
flashController/n1279_s1
36.061
36.687
bu/data_out_new_15_s7
40.138
40.764
bu/data_out_new_15_s4
42.872
43.694
bu/data_out_new_15_s0
44.515
45.141
cpu_1/MEMWB_DMemOut_15_s0
45.141
=====
SETUP
-6.158
45.127
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n7_s11
35.932
36.964
flashController/n565_s20
38.509
39.331
flashController/n559_s20
40.631
41.453
flashController/n559_s18
41.458
42.557
flashController/n559_s15
44.501
45.127
flashController/data_out_14_s0
45.127
=====
SETUP
-6.126
45.095
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n542_s27
35.923
36.549
flashController/n550_s21
37.364
38.463
flashController/n550_s20
39.938
41.037
flashController/n550_s18
42.353
43.452
flashController/n550_s15
44.273
45.095
flashController/data_out_23_s0
45.095
=====
SETUP
-6.093
45.062
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_15_s3
13.591
14.413
cpu_1/ALUInB_15_s8
16.527
17.153
cpu_1/cpu_alu/n417_s
18.937
19.487
cpu_1/cpu_alu/n416_s
19.487
19.544
cpu_1/cpu_alu/n415_s
19.544
19.601
cpu_1/cpu_alu/n414_s
19.601
19.658
cpu_1/cpu_alu/n413_s
19.658
19.715
cpu_1/cpu_alu/n412_s
19.715
19.772
cpu_1/cpu_alu/n411_s
19.772
19.829
cpu_1/cpu_alu/n410_s
19.829
19.886
cpu_1/cpu_alu/n409_s
19.886
19.943
cpu_1/cpu_alu/n408_s
19.943
20.000
cpu_1/cpu_alu/n407_s
20.000
20.057
cpu_1/cpu_alu/n406_s
20.057
20.114
cpu_1/cpu_alu/n405_s
20.114
20.677
cpu_1/n2027_s14
22.451
23.273
cpu_1/n2027_s11
23.763
24.795
cpu_1/n2027_s9
25.770
26.869
cpu_1/n2027_s4
27.689
28.788
bu/n212_s8
30.083
31.182
flashController/n7_s21
32.498
33.597
flashController/n7_s10
34.406
35.432
flashController/n7_s2
35.853
36.479
bu/n446_s12
37.860
38.682
bu/data_out_new_2_s2
41.039
41.861
bu/data_out_new_2_s0
43.963
45.062
cpu_1/MEMWB_DMemOut_2_s0
45.062
=====
SETUP
-6.090
45.059
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.286
cpu_1/n2023_s17
23.303
24.125
cpu_1/n2023_s16
24.130
24.952
cpu_1/n2023_s11
26.241
27.267
cpu_1/n2023_s5
27.686
28.718
bu/n212_s10
30.832
31.654
bu/data_out_new_24_s10
33.784
34.883
bu/data_out_new_24_s4
34.889
35.514
bu/data_out_new_31_s9
35.940
36.972
bu/data_out_new_20_s4
42.096
42.722
bu/data_out_new_20_s0
44.027
45.059
cpu_1/MEMWB_DMemOut_20_s0
45.059
=====
SETUP
-6.082
45.051
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n542_s27
35.923
36.549
flashController/n550_s21
37.364
38.463
flashController/n550_s20
39.938
41.037
flashController/n552_s18
41.873
42.972
flashController/n552_s15
44.425
45.051
flashController/data_out_21_s0
45.051
=====
SETUP
-5.957
44.926
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_15_s3
13.591
14.413
cpu_1/ALUInB_15_s8
16.527
17.153
cpu_1/cpu_alu/n417_s
18.937
19.487
cpu_1/cpu_alu/n416_s
19.487
19.544
cpu_1/cpu_alu/n415_s
19.544
19.601
cpu_1/cpu_alu/n414_s
19.601
19.658
cpu_1/cpu_alu/n413_s
19.658
19.715
cpu_1/cpu_alu/n412_s
19.715
19.772
cpu_1/cpu_alu/n411_s
19.772
19.829
cpu_1/cpu_alu/n410_s
19.829
19.886
cpu_1/cpu_alu/n409_s
19.886
19.943
cpu_1/cpu_alu/n408_s
19.943
20.000
cpu_1/cpu_alu/n407_s
20.000
20.057
cpu_1/cpu_alu/n406_s
20.057
20.114
cpu_1/cpu_alu/n405_s
20.114
20.677
cpu_1/n2027_s14
22.451
23.273
cpu_1/n2027_s11
23.763
24.795
cpu_1/n2027_s9
25.770
26.869
cpu_1/n2027_s4
27.689
28.788
bu/n212_s8
30.083
31.182
flashController/n7_s21
32.498
33.597
flashController/n7_s10
34.406
35.432
flashController/n7_s2
35.853
36.479
bu/n446_s12
37.860
38.682
bu/data_out_new_18_s2
41.546
42.645
bu/data_out_new_18_s0
44.104
44.926
cpu_1/MEMWB_DMemOut_18_s0
44.926
=====
SETUP
-5.912
44.881
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n7_s11
35.932
36.964
flashController/n544_s20
38.798
39.897
flashController/n544_s18
39.902
40.934
flashController/n544_s16
41.764
42.390
flashController/n544_s15
43.849
44.881
flashController/data_out_29_s0
44.881
=====
SETUP
-5.909
44.878
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n7_s11
35.932
36.964
flashController/n565_s20
38.509
39.331
flashController/n569_s20
40.810
41.436
flashController/n569_s18
41.442
42.541
flashController/n569_s15
43.846
44.878
flashController/data_out_4_s0
44.878
=====
SETUP
-5.889
45.084
39.195
clk_ibuf
0.000
2.088
cpu_1/EXMEM_RegWriteAddr_1_s1
2.332
2.790
cpu_1/control_bypass_ex/n8_s0
5.565
6.523
cpu_1/control_bypass_ex/n9_s0
6.523
6.580
cpu_1/control_bypass_ex/n10_s0
6.580
6.637
cpu_1/control_bypass_ex/n11_s0
6.637
6.694
cpu_1/BranchInA_24_s3
8.073
8.699
cpu_1/ALUInA_23_s2
11.038
11.840
cpu_1/ALUInA_23_s3
12.259
13.081
cpu_1/ALUInA_23_s0
14.540
15.166
cpu_1/cpu_alu/n53_s5
17.935
18.757
cpu_1/cpu_alu/n55_s3
19.737
20.559
cpu_1/data_addr_Z_6_s30
21.876
22.501
cpu_1/data_addr_Z_6_s22
22.924
23.746
cpu_1/data_addr_Z_6_s16
25.854
26.676
cpu_1/data_addr_Z_6_s15
28.135
29.167
flashController/n1278_s3
31.634
32.260
flashController/n1279_s2
33.923
34.745
flashController/n1279_s1
36.061
36.687
bu/data_out_new_31_s7
38.505
39.604
mem/data_mem_0_s8
40.948
41.574
mem/data_mem_2_s5
42.424
43.049
mem/data_mem_2_data_mem_2_0_0_s0
45.084
=====
SETUP
-5.888
45.082
39.195
clk_ibuf
0.000
2.088
cpu_1/EXMEM_RegWriteAddr_1_s1
2.332
2.790
cpu_1/control_bypass_ex/n8_s0
5.565
6.523
cpu_1/control_bypass_ex/n9_s0
6.523
6.580
cpu_1/control_bypass_ex/n10_s0
6.580
6.637
cpu_1/control_bypass_ex/n11_s0
6.637
6.694
cpu_1/BranchInA_24_s3
8.073
8.699
cpu_1/ALUInA_23_s2
11.038
11.840
cpu_1/ALUInA_23_s3
12.259
13.081
cpu_1/ALUInA_23_s0
14.540
15.166
cpu_1/cpu_alu/n53_s5
17.935
18.757
cpu_1/cpu_alu/n55_s3
19.737
20.559
cpu_1/data_addr_Z_6_s30
21.876
22.501
cpu_1/data_addr_Z_6_s22
22.924
23.746
cpu_1/data_addr_Z_6_s16
25.854
26.676
cpu_1/data_addr_Z_6_s15
28.135
29.167
flashController/n1278_s3
31.634
32.260
flashController/n1279_s2
33.923
34.745
flashController/n1279_s1
36.061
36.687
bu/data_out_new_31_s7
38.505
39.604
mem/data_mem_0_s8
40.948
41.574
mem/data_mem_1_s5
42.424
43.049
mem/data_mem_1_data_mem_1_0_0_s0
45.082
=====
SETUP
-5.841
45.036
39.195
clk_ibuf
0.000
2.088
cpu_1/EXMEM_RegWriteAddr_1_s1
2.332
2.790
cpu_1/control_bypass_ex/n8_s0
5.565
6.523
cpu_1/control_bypass_ex/n9_s0
6.523
6.580
cpu_1/control_bypass_ex/n10_s0
6.580
6.637
cpu_1/control_bypass_ex/n11_s0
6.637
6.694
cpu_1/BranchInA_24_s3
8.073
8.699
cpu_1/ALUInA_23_s2
11.038
11.840
cpu_1/ALUInA_23_s3
12.259
13.081
cpu_1/ALUInA_23_s0
14.540
15.166
cpu_1/cpu_alu/n53_s5
17.935
18.757
cpu_1/cpu_alu/n55_s3
19.737
20.559
cpu_1/data_addr_Z_6_s30
21.876
22.501
cpu_1/data_addr_Z_6_s22
22.924
23.746
cpu_1/data_addr_Z_6_s16
25.854
26.676
cpu_1/data_addr_Z_6_s15
28.135
29.167
flashController/n1278_s3
31.634
32.260
flashController/n1279_s2
33.923
34.745
flashController/n1279_s1
36.061
36.687
bu/data_out_new_31_s7
38.505
39.604
mem/data_mem_0_s8
40.948
41.574
mem/data_mem_2_s5
42.424
43.049
mem/data_mem_2_data_mem_2_0_0_s
45.036
=====
SETUP
-5.839
44.808
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n542_s27
35.923
36.549
flashController/n550_s21
37.364
38.463
flashController/n550_s20
39.938
41.037
flashController/n561_s19
41.873
42.972
flashController/n561_s15
43.776
44.808
flashController/data_out_12_s0
44.808
=====
SETUP
-5.826
44.795
38.969
clk_ibuf
0.000
2.088
cpu_1/EXMEM_RegWriteAddr_1_s1
2.332
2.790
cpu_1/control_bypass_ex/n8_s0
5.565
6.523
cpu_1/control_bypass_ex/n9_s0
6.523
6.580
cpu_1/control_bypass_ex/n10_s0
6.580
6.637
cpu_1/control_bypass_ex/n11_s0
6.637
6.694
cpu_1/BranchInA_24_s3
8.073
8.699
cpu_1/ALUInA_23_s2
11.038
11.840
cpu_1/ALUInA_23_s3
12.259
13.081
cpu_1/ALUInA_23_s0
14.540
15.166
cpu_1/cpu_alu/n53_s5
17.935
18.757
cpu_1/cpu_alu/n55_s3
19.737
20.559
cpu_1/data_addr_Z_6_s30
21.876
22.501
cpu_1/data_addr_Z_6_s22
22.924
23.746
cpu_1/data_addr_Z_6_s16
25.854
26.676
cpu_1/data_addr_Z_6_s15
28.135
29.167
flashController/n1278_s3
31.634
32.260
flashController/n1279_s2
33.923
34.745
flashController/n1279_s1
36.061
36.687
bu/data_out_new_31_s7
38.505
39.604
bu/data_out_new_7_s3
41.927
42.959
bu/data_out_new_7_s0
43.763
44.795
cpu_1/MEMWB_DMemOut_7_s0
44.795
=====
SETUP
-5.812
44.781
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n7_s11
35.932
36.964
flashController/n7_s3
38.653
39.279
flashController/n563_s19
41.085
42.117
flashController/n563_s17
42.123
43.155
flashController/n563_s15
43.959
44.781
flashController/data_out_10_s0
44.781
=====
SETUP
-5.812
44.781
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n542_s27
35.923
36.549
flashController/n550_s21
37.364
38.463
flashController/n550_s20
39.938
41.037
flashController/n566_s17
42.528
43.330
flashController/n566_s15
43.749
44.781
flashController/data_out_7_s0
44.781
=====
SETUP
-5.797
44.766
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_15_s3
13.591
14.413
cpu_1/ALUInB_15_s8
16.527
17.153
cpu_1/cpu_alu/n417_s
18.937
19.487
cpu_1/cpu_alu/n416_s
19.487
19.544
cpu_1/cpu_alu/n415_s
19.544
19.601
cpu_1/cpu_alu/n414_s
19.601
19.658
cpu_1/cpu_alu/n413_s
19.658
19.715
cpu_1/cpu_alu/n412_s
19.715
19.772
cpu_1/cpu_alu/n411_s
19.772
19.829
cpu_1/cpu_alu/n410_s
19.829
19.886
cpu_1/cpu_alu/n409_s
19.886
19.943
cpu_1/cpu_alu/n408_s
19.943
20.000
cpu_1/cpu_alu/n407_s
20.000
20.057
cpu_1/cpu_alu/n406_s
20.057
20.114
cpu_1/cpu_alu/n405_s
20.114
20.677
cpu_1/n2027_s14
22.451
23.273
cpu_1/n2027_s11
23.763
24.795
cpu_1/n2027_s9
25.770
26.869
cpu_1/n2027_s4
27.689
28.788
bu/n212_s8
30.083
31.182
flashController/n7_s21
32.498
33.597
flashController/n7_s10
34.406
35.432
flashController/n7_s2
35.853
36.479
bu/n446_s12
37.860
38.682
bu/data_out_new_4_s2
40.681
41.713
bu/data_out_new_4_s0
43.667
44.766
cpu_1/MEMWB_DMemOut_4_s0
44.766
=====
SETUP
-5.728
44.697
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n542_s27
35.923
36.549
flashController/n550_s21
37.364
38.463
flashController/n550_s20
39.938
41.037
flashController/n554_s18
42.039
43.071
flashController/n554_s15
43.875
44.697
flashController/data_out_19_s0
44.697
=====
SETUP
-5.716
44.685
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_12_s3
13.437
14.536
cpu_1/ALUInB_12_s8
16.480
17.512
cpu_1/cpu_alu/unsigned_sub_12_s
19.653
20.203
cpu_1/cpu_alu/unsigned_sub_13_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_14_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_15_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_16_s
20.374
20.431
cpu_1/cpu_alu/unsigned_sub_17_s
20.431
20.488
cpu_1/cpu_alu/unsigned_sub_18_s
20.488
20.545
cpu_1/cpu_alu/unsigned_sub_19_s
20.545
20.602
cpu_1/cpu_alu/unsigned_sub_20_s
20.602
20.659
cpu_1/cpu_alu/unsigned_sub_21_s
20.659
20.716
cpu_1/cpu_alu/unsigned_sub_22_s
20.716
20.773
cpu_1/cpu_alu/unsigned_sub_23_s
20.773
20.830
cpu_1/cpu_alu/unsigned_sub_24_s
20.830
20.887
cpu_1/cpu_alu/unsigned_sub_25_s
20.887
20.944
cpu_1/cpu_alu/unsigned_sub_26_s
20.944
21.001
cpu_1/cpu_alu/unsigned_sub_27_s
21.001
21.058
cpu_1/cpu_alu/unsigned_sub_28_s
21.058
21.115
cpu_1/cpu_alu/unsigned_sub_29_s
21.115
21.172
cpu_1/cpu_alu/unsigned_sub_30_s
21.172
21.229
cpu_1/cpu_alu/unsigned_sub_31_s
21.229
21.792
cpu_1/n2024_s20
23.087
24.119
cpu_1/n2024_s16
24.124
25.223
cpu_1/n2024_s12
25.229
26.051
cpu_1/n2024_s7
27.521
28.343
bu/n212_s4
30.451
31.483
flashController/n1277_s6
33.596
34.628
flashController/n7_s11
35.932
36.964
flashController/n565_s20
38.509
39.331
flashController/n551_s18
40.801
41.623
flashController/n551_s16
41.629
42.728
flashController/n551_s15
43.863
44.685
flashController/data_out_22_s0
44.685
=====
SETUP
-5.648
44.617
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs2_2_s1
2.332
2.790
cpu_1/control_bypass_ex/n32_s0
4.251
5.296
cpu_1/control_bypass_ex/n33_s0
5.296
5.353
cpu_1/control_bypass_ex/n34_s0
5.353
5.410
cpu_1/n2124_s8
7.634
8.666
cpu_1/n2113_s3
10.362
11.461
cpu_1/ALUInB_15_s3
13.591
14.413
cpu_1/ALUInB_15_s8
16.527
17.153
cpu_1/cpu_alu/n417_s
18.937
19.487
cpu_1/cpu_alu/n416_s
19.487
19.544
cpu_1/cpu_alu/n415_s
19.544
19.601
cpu_1/cpu_alu/n414_s
19.601
19.658
cpu_1/cpu_alu/n413_s
19.658
19.715
cpu_1/cpu_alu/n412_s
19.715
19.772
cpu_1/cpu_alu/n411_s
19.772
19.829
cpu_1/cpu_alu/n410_s
19.829
19.886
cpu_1/cpu_alu/n409_s
19.886
19.943
cpu_1/cpu_alu/n408_s
19.943
20.000
cpu_1/cpu_alu/n407_s
20.000
20.057
cpu_1/cpu_alu/n406_s
20.057
20.114
cpu_1/cpu_alu/n405_s
20.114
20.677
cpu_1/n2027_s14
22.451
23.273
cpu_1/n2027_s11
23.763
24.795
cpu_1/n2027_s9
25.770
26.869
cpu_1/n2027_s4
27.689
28.788
bu/n212_s8
30.083
31.182
flashController/n7_s21
32.498
33.597
flashController/n7_s10
34.406
35.432
flashController/n7_s2
35.853
36.479
bu/n446_s12
37.860
38.682
bu/data_out_new_21_s2
41.500
42.126
bu/data_out_new_21_s0
43.585
44.617
cpu_1/MEMWB_DMemOut_21_s0
44.617
=====
HOLD
-1.146
1.669
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.669
=====
HOLD
-1.129
1.686
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.686
=====
HOLD
-1.126
1.688
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.688
=====
HOLD
-1.104
1.711
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.711
=====
HOLD
-1.100
1.715
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.715
=====
HOLD
-0.865
1.950
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.950
=====
HOLD
-0.842
1.973
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.973
=====
HOLD
-0.836
1.978
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.978
=====
HOLD
-0.828
1.987
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.987
=====
HOLD
-0.802
2.013
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.013
=====
HOLD
-0.802
2.013
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.013
=====
HOLD
-0.559
2.255
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.255
=====
HOLD
-0.500
2.315
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.315
=====
HOLD
-0.302
2.513
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.513
=====
HOLD
-0.302
2.513
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.513
=====
HOLD
-0.236
2.578
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.578
=====
HOLD
0.506
2.158
1.652
clk_ibuf
0.000
1.392
cpu_1/PC_9_s0
1.577
1.910
programMemory_inst/BRAM_2/dpb_inst_0
2.158
=====
HOLD
0.558
1.086
0.527
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_9_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_11_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_0_s0
1.084
