// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module stereolbm_axis_cambm_xFGradientX3x3_0_4_s (
        ap_ready,
        t0_val,
        t2_val,
        m0_val,
        m2_val,
        b0_val,
        b2_val,
        ap_return
);


output   ap_ready;
input  [7:0] t0_val;
input  [7:0] t2_val;
input  [7:0] m0_val;
input  [7:0] m2_val;
input  [7:0] b0_val;
input  [7:0] b2_val;
output  [10:0] ap_return;

wire   [8:0] M00_fu_54_p3;
wire   [8:0] M01_fu_66_p3;
wire   [8:0] zext_ln61_1_fu_82_p1;
wire   [8:0] zext_ln61_fu_78_p1;
wire   [8:0] A00_fu_86_p2;
wire   [8:0] zext_ln62_1_fu_100_p1;
wire   [8:0] zext_ln62_fu_96_p1;
wire   [8:0] S00_fu_104_p2;
wire   [9:0] zext_ln60_fu_74_p1;
wire   [9:0] zext_ln59_fu_62_p1;
wire   [9:0] out_pix_5_fu_114_p2;
wire  signed [10:0] sext_ln66_fu_120_p1;
wire   [10:0] zext_ln62_2_fu_110_p1;
wire   [10:0] out_pix_6_fu_124_p2;
wire   [10:0] zext_ln61_2_fu_92_p1;

assign A00_fu_86_p2 = (zext_ln61_1_fu_82_p1 + zext_ln61_fu_78_p1);

assign M00_fu_54_p3 = {{m0_val}, {1'd0}};

assign M01_fu_66_p3 = {{m2_val}, {1'd0}};

assign S00_fu_104_p2 = (zext_ln62_1_fu_100_p1 + zext_ln62_fu_96_p1);

assign ap_ready = 1'b1;

assign out_pix_5_fu_114_p2 = (zext_ln60_fu_74_p1 - zext_ln59_fu_62_p1);

assign out_pix_6_fu_124_p2 = ($signed(sext_ln66_fu_120_p1) - $signed(zext_ln62_2_fu_110_p1));

assign sext_ln66_fu_120_p1 = $signed(out_pix_5_fu_114_p2);

assign zext_ln59_fu_62_p1 = M00_fu_54_p3;

assign zext_ln60_fu_74_p1 = M01_fu_66_p3;

assign zext_ln61_1_fu_82_p1 = b2_val;

assign zext_ln61_2_fu_92_p1 = A00_fu_86_p2;

assign zext_ln61_fu_78_p1 = t2_val;

assign zext_ln62_1_fu_100_p1 = b0_val;

assign zext_ln62_2_fu_110_p1 = S00_fu_104_p2;

assign zext_ln62_fu_96_p1 = t0_val;

assign ap_return = (out_pix_6_fu_124_p2 + zext_ln61_2_fu_92_p1);

endmodule //stereolbm_axis_cambm_xFGradientX3x3_0_4_s
