vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/arm.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/controllerc.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/decoderdec.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/condlogic.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/datapath.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/regfile.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/adder.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/extend.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopr.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopenr.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/mux2.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/dmem.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/imem.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/alu.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/led_controller.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top_sim.sv
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/program.mif
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/rom.qip
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/rom.v
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/program_ram.mif
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/ram.qip
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/ram.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/db/altsyncram_ljf1.tdf
source_file = 1, C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/db/altsyncram_k2p1.tdf
design_name = top
instance = comp, \WriteData[0]~output , WriteData[0]~output, top, 1
instance = comp, \WriteData[1]~output , WriteData[1]~output, top, 1
instance = comp, \WriteData[2]~output , WriteData[2]~output, top, 1
instance = comp, \WriteData[3]~output , WriteData[3]~output, top, 1
instance = comp, \WriteData[4]~output , WriteData[4]~output, top, 1
instance = comp, \WriteData[5]~output , WriteData[5]~output, top, 1
instance = comp, \WriteData[6]~output , WriteData[6]~output, top, 1
instance = comp, \WriteData[7]~output , WriteData[7]~output, top, 1
instance = comp, \WriteData[8]~output , WriteData[8]~output, top, 1
instance = comp, \WriteData[9]~output , WriteData[9]~output, top, 1
instance = comp, \WriteData[10]~output , WriteData[10]~output, top, 1
instance = comp, \WriteData[11]~output , WriteData[11]~output, top, 1
instance = comp, \WriteData[12]~output , WriteData[12]~output, top, 1
instance = comp, \WriteData[13]~output , WriteData[13]~output, top, 1
instance = comp, \WriteData[14]~output , WriteData[14]~output, top, 1
instance = comp, \WriteData[15]~output , WriteData[15]~output, top, 1
instance = comp, \WriteData[16]~output , WriteData[16]~output, top, 1
instance = comp, \WriteData[17]~output , WriteData[17]~output, top, 1
instance = comp, \WriteData[18]~output , WriteData[18]~output, top, 1
instance = comp, \WriteData[19]~output , WriteData[19]~output, top, 1
instance = comp, \WriteData[20]~output , WriteData[20]~output, top, 1
instance = comp, \WriteData[21]~output , WriteData[21]~output, top, 1
instance = comp, \WriteData[22]~output , WriteData[22]~output, top, 1
instance = comp, \WriteData[23]~output , WriteData[23]~output, top, 1
instance = comp, \WriteData[24]~output , WriteData[24]~output, top, 1
instance = comp, \WriteData[25]~output , WriteData[25]~output, top, 1
instance = comp, \WriteData[26]~output , WriteData[26]~output, top, 1
instance = comp, \WriteData[27]~output , WriteData[27]~output, top, 1
instance = comp, \WriteData[28]~output , WriteData[28]~output, top, 1
instance = comp, \WriteData[29]~output , WriteData[29]~output, top, 1
instance = comp, \WriteData[30]~output , WriteData[30]~output, top, 1
instance = comp, \WriteData[31]~output , WriteData[31]~output, top, 1
instance = comp, \DataAdr[0]~output , DataAdr[0]~output, top, 1
instance = comp, \DataAdr[1]~output , DataAdr[1]~output, top, 1
instance = comp, \DataAdr[2]~output , DataAdr[2]~output, top, 1
instance = comp, \DataAdr[3]~output , DataAdr[3]~output, top, 1
instance = comp, \DataAdr[4]~output , DataAdr[4]~output, top, 1
instance = comp, \DataAdr[5]~output , DataAdr[5]~output, top, 1
instance = comp, \DataAdr[6]~output , DataAdr[6]~output, top, 1
instance = comp, \DataAdr[7]~output , DataAdr[7]~output, top, 1
instance = comp, \DataAdr[8]~output , DataAdr[8]~output, top, 1
instance = comp, \DataAdr[9]~output , DataAdr[9]~output, top, 1
instance = comp, \DataAdr[10]~output , DataAdr[10]~output, top, 1
instance = comp, \DataAdr[11]~output , DataAdr[11]~output, top, 1
instance = comp, \DataAdr[12]~output , DataAdr[12]~output, top, 1
instance = comp, \DataAdr[13]~output , DataAdr[13]~output, top, 1
instance = comp, \DataAdr[14]~output , DataAdr[14]~output, top, 1
instance = comp, \DataAdr[15]~output , DataAdr[15]~output, top, 1
instance = comp, \DataAdr[16]~output , DataAdr[16]~output, top, 1
instance = comp, \DataAdr[17]~output , DataAdr[17]~output, top, 1
instance = comp, \DataAdr[18]~output , DataAdr[18]~output, top, 1
instance = comp, \DataAdr[19]~output , DataAdr[19]~output, top, 1
instance = comp, \DataAdr[20]~output , DataAdr[20]~output, top, 1
instance = comp, \DataAdr[21]~output , DataAdr[21]~output, top, 1
instance = comp, \DataAdr[22]~output , DataAdr[22]~output, top, 1
instance = comp, \DataAdr[23]~output , DataAdr[23]~output, top, 1
instance = comp, \DataAdr[24]~output , DataAdr[24]~output, top, 1
instance = comp, \DataAdr[25]~output , DataAdr[25]~output, top, 1
instance = comp, \DataAdr[26]~output , DataAdr[26]~output, top, 1
instance = comp, \DataAdr[27]~output , DataAdr[27]~output, top, 1
instance = comp, \DataAdr[28]~output , DataAdr[28]~output, top, 1
instance = comp, \DataAdr[29]~output , DataAdr[29]~output, top, 1
instance = comp, \DataAdr[30]~output , DataAdr[30]~output, top, 1
instance = comp, \DataAdr[31]~output , DataAdr[31]~output, top, 1
instance = comp, \MemWrite~output , MemWrite~output, top, 1
instance = comp, \LED[0]~output , LED[0]~output, top, 1
instance = comp, \LED[1]~output , LED[1]~output, top, 1
instance = comp, \LED[2]~output , LED[2]~output, top, 1
instance = comp, \LED[3]~output , LED[3]~output, top, 1
instance = comp, \LED[4]~output , LED[4]~output, top, 1
instance = comp, \LED[5]~output , LED[5]~output, top, 1
instance = comp, \LED[6]~output , LED[6]~output, top, 1
instance = comp, \LED[7]~output , LED[7]~output, top, 1
instance = comp, \clk~input , clk~input, top, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, top, 1
instance = comp, \clk_counter[0]~0 , clk_counter[0]~0, top, 1
instance = comp, \reset~input , reset~input, top, 1
instance = comp, \clk_counter[0] , clk_counter[0], top, 1
instance = comp, \Add0~93 , Add0~93, top, 1
instance = comp, \clk_counter[1]~feeder , clk_counter[1]~feeder, top, 1
instance = comp, \clk_counter[1] , clk_counter[1], top, 1
instance = comp, \Add0~89 , Add0~89, top, 1
instance = comp, \clk_counter[2] , clk_counter[2], top, 1
instance = comp, \Add0~85 , Add0~85, top, 1
instance = comp, \clk_counter[3] , clk_counter[3], top, 1
instance = comp, \Add0~81 , Add0~81, top, 1
instance = comp, \clk_counter[4] , clk_counter[4], top, 1
instance = comp, \Add0~77 , Add0~77, top, 1
instance = comp, \clk_counter[5] , clk_counter[5], top, 1
instance = comp, \Add0~73 , Add0~73, top, 1
instance = comp, \clk_counter[6] , clk_counter[6], top, 1
instance = comp, \Add0~69 , Add0~69, top, 1
instance = comp, \clk_counter[7] , clk_counter[7], top, 1
instance = comp, \Add0~65 , Add0~65, top, 1
instance = comp, \clk_counter[8] , clk_counter[8], top, 1
instance = comp, \Add0~61 , Add0~61, top, 1
instance = comp, \clk_counter[9] , clk_counter[9], top, 1
instance = comp, \Add0~57 , Add0~57, top, 1
instance = comp, \clk_counter[10] , clk_counter[10], top, 1
instance = comp, \Add0~53 , Add0~53, top, 1
instance = comp, \clk_counter[11] , clk_counter[11], top, 1
instance = comp, \Add0~49 , Add0~49, top, 1
instance = comp, \clk_counter[12] , clk_counter[12], top, 1
instance = comp, \Add0~45 , Add0~45, top, 1
instance = comp, \clk_counter[13] , clk_counter[13], top, 1
instance = comp, \Add0~41 , Add0~41, top, 1
instance = comp, \clk_counter[14] , clk_counter[14], top, 1
instance = comp, \Add0~37 , Add0~37, top, 1
instance = comp, \clk_counter[15] , clk_counter[15], top, 1
instance = comp, \Add0~33 , Add0~33, top, 1
instance = comp, \clk_counter[16] , clk_counter[16], top, 1
instance = comp, \Add0~29 , Add0~29, top, 1
instance = comp, \clk_counter[17] , clk_counter[17], top, 1
instance = comp, \Add0~25 , Add0~25, top, 1
instance = comp, \clk_counter[18] , clk_counter[18], top, 1
instance = comp, \Add0~21 , Add0~21, top, 1
instance = comp, \clk_counter[19] , clk_counter[19], top, 1
instance = comp, \Add0~17 , Add0~17, top, 1
instance = comp, \clk_counter[20] , clk_counter[20], top, 1
instance = comp, \Add0~13 , Add0~13, top, 1
instance = comp, \clk_counter[21] , clk_counter[21], top, 1
instance = comp, \Add0~9 , Add0~9, top, 1
instance = comp, \clk_counter[22] , clk_counter[22], top, 1
instance = comp, \Add0~5 , Add0~5, top, 1
instance = comp, \clk_counter[23] , clk_counter[23], top, 1
instance = comp, \Add0~1 , Add0~1, top, 1
instance = comp, \clk_counter[24]~feeder , clk_counter[24]~feeder, top, 1
instance = comp, \clk_counter[24] , clk_counter[24], top, 1
instance = comp, \led_ctrl|heartbeat~0 , led_ctrl|heartbeat~0, top, 1
instance = comp, \led_ctrl|heartbeat~feeder , led_ctrl|heartbeat~feeder, top, 1
instance = comp, \led_ctrl|heartbeat , led_ctrl|heartbeat, top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, top, 1
