<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="dw__gpio_8h" kind="file">
    <compoundname>dw_gpio.h</compoundname>
    <includes refid="dev__gpio_8h" local="yes">dev_gpio.h</includes>
    <includes refid="arc__exception_8h" local="yes">arc_exception.h</includes>
    <includedby refid="axs_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h" local="yes">dw_gpio_obj.h</includedby>
    <includedby refid="axc003__gpio_8c" local="yes">axc003_gpio.c</includedby>
    <includedby refid="axs_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c" local="yes">dw_gpio_obj.c</includedby>
    <includedby refid="emsk__gpio_8c" local="yes">emsk_gpio.c</includedby>
    <includedby refid="emsk__gpio_8h" local="yes">emsk_gpio.h</includedby>
    <includedby refid="emsk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c" local="yes">dw_gpio_obj.c</includedby>
    <includedby refid="emsk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h" local="yes">dw_gpio_obj.h</includedby>
    <includedby refid="hsdk__io_8c" local="yes">hsdk_io.c</includedby>
    <includedby refid="hsdk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c" local="yes">dw_gpio_obj.c</includedby>
    <includedby refid="hsdk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h" local="yes">dw_gpio_obj.h</includedby>
    <includedby refid="dw__gpio_8c" local="yes">dw_gpio.c</includedby>
    <incdepgraph>
      <node id="1334">
        <label>stdbool.h</label>
      </node>
      <node id="1335">
        <label>arc.h</label>
        <link refid="arc_8h"/>
        <childnode refid="1336" relation="include">
        </childnode>
      </node>
      <node id="1327">
        <label>dev_gpio.h</label>
        <link refid="dev__gpio_8h"/>
        <childnode refid="1328" relation="include">
        </childnode>
      </node>
      <node id="1329">
        <label>stdint.h</label>
      </node>
      <node id="1337">
        <label>arc_builtin.h</label>
        <link refid="arc__builtin_8h"/>
        <childnode refid="1331" relation="include">
        </childnode>
      </node>
      <node id="1333">
        <label>stddef.h</label>
      </node>
      <node id="1328">
        <label>dev_common.h</label>
        <link refid="dev__common_8h"/>
        <childnode refid="1329" relation="include">
        </childnode>
      </node>
      <node id="1332">
        <label>limits.h</label>
      </node>
      <node id="1336">
        <label>arc_feature_config.h</label>
        <link refid="arc__feature__config_8h"/>
      </node>
      <node id="1330">
        <label>arc_exception.h</label>
        <link refid="arc__exception_8h"/>
        <childnode refid="1331" relation="include">
        </childnode>
        <childnode refid="1335" relation="include">
        </childnode>
        <childnode refid="1337" relation="include">
        </childnode>
      </node>
      <node id="1331">
        <label>embARC_toolchain.h</label>
        <link refid="emb_a_r_c__toolchain_8h"/>
        <childnode refid="1329" relation="include">
        </childnode>
        <childnode refid="1332" relation="include">
        </childnode>
        <childnode refid="1333" relation="include">
        </childnode>
        <childnode refid="1334" relation="include">
        </childnode>
      </node>
      <node id="1326">
        <label>dw_gpio.h</label>
        <link refid="dw_gpio.h"/>
        <childnode refid="1327" relation="include">
        </childnode>
        <childnode refid="1330" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="1358">
        <label>hsdk.h</label>
        <link refid="hsdk_8h"/>
        <childnode refid="1355" relation="include">
        </childnode>
        <childnode refid="1356" relation="include">
        </childnode>
        <childnode refid="1359" relation="include">
        </childnode>
        <childnode refid="1360" relation="include">
        </childnode>
        <childnode refid="1361" relation="include">
        </childnode>
        <childnode refid="1362" relation="include">
        </childnode>
        <childnode refid="1363" relation="include">
        </childnode>
        <childnode refid="1364" relation="include">
        </childnode>
        <childnode refid="1365" relation="include">
        </childnode>
      </node>
      <node id="1343">
        <label>axs_hardware.h</label>
        <link refid="axs__hardware_8h"/>
        <childnode refid="1340" relation="include">
        </childnode>
        <childnode refid="1342" relation="include">
        </childnode>
      </node>
      <node id="1340">
        <label>axs.h</label>
        <link refid="axs_8h"/>
      </node>
      <node id="1362">
        <label>dw_uart_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2uart_2dw__uart__obj_8c"/>
      </node>
      <node id="1345">
        <label>dw_gpio_obj.c</label>
        <link refid="axs_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c"/>
      </node>
      <node id="1339">
        <label>dw_gpio_obj.h</label>
        <link refid="axs_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h"/>
        <childnode refid="1340" relation="include">
        </childnode>
        <childnode refid="1341" relation="include">
        </childnode>
        <childnode refid="1345" relation="include">
        </childnode>
      </node>
      <node id="1363">
        <label>mux.c</label>
        <link refid="hsdk_2drivers_2mux_2mux_8c"/>
      </node>
      <node id="1346">
        <label>emsk_gpio.c</label>
        <link refid="emsk__gpio_8c"/>
      </node>
      <node id="1347">
        <label>emsk_gpio.h</label>
        <link refid="emsk__gpio_8h"/>
        <childnode refid="1346" relation="include">
        </childnode>
        <childnode refid="1348" relation="include">
        </childnode>
      </node>
      <node id="1359">
        <label>dw_iic_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2iic_2dw__iic__obj_8c"/>
      </node>
      <node id="1350">
        <label>dw_iic_obj.c</label>
        <link refid="emsk_2drivers_2ip_2designware_2iic_2dw__iic__obj_8c"/>
      </node>
      <node id="1348">
        <label>emsk.h</label>
        <link refid="emsk_8h"/>
        <childnode refid="1346" relation="include">
        </childnode>
        <childnode refid="1349" relation="include">
        </childnode>
        <childnode refid="1350" relation="include">
        </childnode>
        <childnode refid="1351" relation="include">
        </childnode>
        <childnode refid="1352" relation="include">
        </childnode>
        <childnode refid="1353" relation="include">
        </childnode>
      </node>
      <node id="1352">
        <label>dw_uart_obj.c</label>
        <link refid="emsk_2drivers_2ip_2designware_2uart_2dw__uart__obj_8c"/>
      </node>
      <node id="1349">
        <label>dw_gpio_obj.c</label>
        <link refid="emsk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c"/>
      </node>
      <node id="1354">
        <label>dw_gpio_obj.h</label>
        <link refid="emsk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h"/>
        <childnode refid="1349" relation="include">
        </childnode>
        <childnode refid="1348" relation="include">
        </childnode>
      </node>
      <node id="1355">
        <label>hsdk_io.c</label>
        <link refid="hsdk__io_8c"/>
      </node>
      <node id="1360">
        <label>dw_sdio_obj.c</label>
        <link refid="dw__sdio__obj_8c_source"/>
      </node>
      <node id="1351">
        <label>dw_spi_obj.c</label>
        <link refid="emsk_2drivers_2ip_2designware_2spi_2dw__spi__obj_8c"/>
      </node>
      <node id="1342">
        <label>axc003_gpio.c</label>
        <link refid="axc003__gpio_8c"/>
      </node>
      <node id="1341">
        <label>axc003_gpio.h</label>
        <link refid="axc003__gpio_8h"/>
        <childnode refid="1342" relation="include">
        </childnode>
        <childnode refid="1343" relation="include">
        </childnode>
        <childnode refid="1344" relation="include">
        </childnode>
      </node>
      <node id="1356">
        <label>dw_gpio_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c"/>
      </node>
      <node id="1357">
        <label>dw_gpio_obj.h</label>
        <link refid="hsdk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h"/>
        <childnode refid="1356" relation="include">
        </childnode>
        <childnode refid="1358" relation="include">
        </childnode>
      </node>
      <node id="1364">
        <label>ntshell_io_uart.c</label>
        <link refid="hsdk_2drivers_2ntshell_2ntshell__io__uart_8c"/>
      </node>
      <node id="1344">
        <label>axs_103_init.c</label>
        <link refid="axs__103__init_8c"/>
      </node>
      <node id="1365">
        <label>pmwifi.c</label>
        <link refid="hsdk_2drivers_2pmwifi_2pmwifi_8c"/>
      </node>
      <node id="1361">
        <label>dw_spi_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2spi_2dw__spi__obj_8c"/>
      </node>
      <node id="1353">
        <label>mux.c</label>
        <link refid="emsk_2drivers_2mux_2mux_8c"/>
      </node>
      <node id="1366">
        <label>dw_gpio.c</label>
        <link refid="dw__gpio_8c"/>
      </node>
      <node id="1338">
        <label>dw_gpio.h</label>
        <link refid="dw_gpio.h"/>
        <childnode refid="1339" relation="include">
        </childnode>
        <childnode refid="1342" relation="include">
        </childnode>
        <childnode refid="1345" relation="include">
        </childnode>
        <childnode refid="1346" relation="include">
        </childnode>
        <childnode refid="1347" relation="include">
        </childnode>
        <childnode refid="1349" relation="include">
        </childnode>
        <childnode refid="1354" relation="include">
        </childnode>
        <childnode refid="1355" relation="include">
        </childnode>
        <childnode refid="1356" relation="include">
        </childnode>
        <childnode refid="1357" relation="include">
        </childnode>
        <childnode refid="1366" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
    <innerclass refid="structport__ctrl" prot="public">port_ctrl</innerclass>
    <innerclass refid="structdw__gpio__reg" prot="public">dw_gpio_reg</innerclass>
    <innerclass refid="structdw__gpio__bit__isr" prot="public">dw_gpio_bit_isr</innerclass>
    <innerclass refid="structdw__gpio__port" prot="public">dw_gpio_port</innerclass>
      <sectiondef kind="user-defined">
      <header>DesignWare GPIO Register Structure</header>
      <description><para>contains definitions of DesignWare GPIO register structure. </para></description>
      <memberdef kind="typedef" id="dw__gpio_8h_1aa20cb73d59515f63de57fa2c877b3a58" prot="public" static="no">
        <type>struct <ref refid="structport__ctrl" kindref="compound">port_ctrl</ref></type>
        <definition>typedef struct port_ctrl  PORT_CTRL</definition>
        <argsstring></argsstring>
        <name>PORT_CTRL</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="75" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="dw__gpio_8h_1a2984772bf6e5521c157e8279ed74c1a9" prot="public" static="no">
        <type>struct <ref refid="structdw__gpio__reg" kindref="compound">dw_gpio_reg</ref></type>
        <definition>typedef volatile struct dw_gpio_reg  DW_GPIO_REG</definition>
        <argsstring></argsstring>
        <name>DW_GPIO_REG</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="98" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="dw__gpio_8h_1a5451a126bb62827a969898271948a162" prot="public" static="no">
        <type>struct <ref refid="structdw__gpio__reg" kindref="compound">dw_gpio_reg</ref> *</type>
        <definition>typedef volatile struct dw_gpio_reg * DW_GPIO_REG_PTR</definition>
        <argsstring></argsstring>
        <name>DW_GPIO_REG_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="98" column="1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>DesignWare GPIO Function Declaration</header>
      <description><para>contains declarations of designware gpio functions.</para><para>This are only used in gpio object implementation source file </para></description>
      <memberdef kind="function" id="dw__gpio_8h_1a14067525e0a0bf4a46bfd3e3627a031b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dw_gpio_open</definition>
        <argsstring>(DEV_GPIO *gpio_obj, uint32_t dir)</argsstring>
        <name>dw_gpio_open</name>
        <param>
          <type><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" kindref="member">DEV_GPIO</ref> *</type>
          <declname>gpio_obj</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>dir</declname>
        </param>
        <briefdescription>
<para>Open designware gpio device with specified io direction configuration. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="130" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.c" bodystart="238" bodyend="285"/>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga1e7cc741c56207a8872ea58373276925" compoundref="emb_a_r_c__error_8h" startline="55">E_OK</references>
        <references refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" compoundref="dev__gpio_8h" startline="418">dev_gpio::gpio_info</references>
        <references refid="dw__gpio_8c_1a61bc555dd864cdcc6bd02a534e014487" compoundref="dw__gpio_8c" startline="55">VALID_CHK_GPIO_INFO_OBJECT</references>
        <references refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" compoundref="dev__gpio_8h" startline="390">dev_gpio_info::gpio_ctrl</references>
        <references refid="dw__gpio_8c_1a976fe0dcdf97291c5180a1d95bb6ed1a" compoundref="dw__gpio_8c" startline="51">DW_GPIO_CHECK_EXP</references>
        <references refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" compoundref="dw__gpio_8h" startline="112">dw_gpio_port::no</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga33dcdca4c2e85d1b2899272d9d176553" compoundref="emb_a_r_c__error_8h" startline="69">E_OBJ</references>
        <references refid="structdev__gpio__info_1a44feae265065db66d495eeeff034cc26" compoundref="dev__gpio_8h" startline="391">dev_gpio_info::opn_cnt</references>
        <references refid="structdev__gpio__info_1ad127dface06d3090d4041e97d45e9104" compoundref="dev__gpio_8h" startline="392">dev_gpio_info::direction</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gaa5935765e74b9d1a7e72c9c8f9018b42" compoundref="emb_a_r_c__error_8h" startline="78">E_OPNED</references>
        <references refid="structdw__gpio__port_1ae0523d8ddae4568382d3955461d94207" compoundref="dw__gpio_8h" startline="115">dw_gpio_port::valid_bit_mask</references>
        <references refid="structdw__gpio__port_1a381445cd0e2d05a29c6e80bbb442a18f" compoundref="dw__gpio_8h" startline="114">dw_gpio_port::intno</references>
        <references refid="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___i_n_t_e_r_r_u_p_t_1ga92d3c2a8a703078234357e7bce5a5c48" compoundref="arc__exception_8c" startline="493" endline="501">int_handler_install</references>
        <references refid="structdw__gpio__port_1a156756c45cf6fe4d54895b2d932899a8" compoundref="dw__gpio_8h" startline="116">dw_gpio_port::int_handler</references>
        <references refid="group___b_o_a_r_d___a_x_s__103___i_n_t_e_r_r_u_p_t_1gaa06cd81d78d066c1cdc46dde7dabeb57" compoundref="arc__exception_8c" startline="279" endline="287">int_disable</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga25fcd68b3e78f18559a32d0bacd9bcb1" compoundref="dev__gpio_8h" startline="359">gpio_int_cfg_default</references>
        <references refid="structdev__gpio__info_1a5f1fdd29f4effd6df56db55ccc011a27" compoundref="dev__gpio_8h" startline="393">dev_gpio_info::method</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga38f184480198a34d80ea26240160facb" compoundref="dev__gpio_8h" startline="409">DEV_GPIO_BITS_MTHD_DEFAULT</references>
        <references refid="structdev__gpio__info_1a1b0f0c94f8c74d556f2b9a11eabb7c6d" compoundref="dev__gpio_8h" startline="395">dev_gpio_info::extra</references>
        <references refid="structdev__gpio__info_1ab30658a6eda2ab275436d129ad384c25" compoundref="dev__gpio_8h" startline="394">dev_gpio_info::bitofs</references>
      </memberdef>
      <memberdef kind="function" id="dw__gpio_8h_1a9380ba6d879c34a642e949b3d4b63b38" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dw_gpio_close</definition>
        <argsstring>(DEV_GPIO *gpio_obj)</argsstring>
        <name>dw_gpio_close</name>
        <param>
          <type><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" kindref="member">DEV_GPIO</ref> *</type>
          <declname>gpio_obj</declname>
        </param>
        <briefdescription>
<para>Close designware gpio device. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="131" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.c" bodystart="288" bodyend="324"/>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga1e7cc741c56207a8872ea58373276925" compoundref="emb_a_r_c__error_8h" startline="55">E_OK</references>
        <references refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" compoundref="dev__gpio_8h" startline="418">dev_gpio::gpio_info</references>
        <references refid="dw__gpio_8c_1a61bc555dd864cdcc6bd02a534e014487" compoundref="dw__gpio_8c" startline="55">VALID_CHK_GPIO_INFO_OBJECT</references>
        <references refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" compoundref="dev__gpio_8h" startline="390">dev_gpio_info::gpio_ctrl</references>
        <references refid="dw__gpio_8c_1a976fe0dcdf97291c5180a1d95bb6ed1a" compoundref="dw__gpio_8c" startline="51">DW_GPIO_CHECK_EXP</references>
        <references refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" compoundref="dw__gpio_8h" startline="112">dw_gpio_port::no</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga33dcdca4c2e85d1b2899272d9d176553" compoundref="emb_a_r_c__error_8h" startline="69">E_OBJ</references>
        <references refid="structdev__gpio__info_1a44feae265065db66d495eeeff034cc26" compoundref="dev__gpio_8h" startline="391">dev_gpio_info::opn_cnt</references>
        <references refid="structdev__gpio__info_1ab30658a6eda2ab275436d129ad384c25" compoundref="dev__gpio_8h" startline="394">dev_gpio_info::bitofs</references>
        <references refid="structdw__gpio__port_1ae0523d8ddae4568382d3955461d94207" compoundref="dw__gpio_8h" startline="115">dw_gpio_port::valid_bit_mask</references>
        <references refid="structdw__gpio__port_1a381445cd0e2d05a29c6e80bbb442a18f" compoundref="dw__gpio_8h" startline="114">dw_gpio_port::intno</references>
        <references refid="group___b_o_a_r_d___a_x_s__103___i_n_t_e_r_r_u_p_t_1gaa06cd81d78d066c1cdc46dde7dabeb57" compoundref="arc__exception_8c" startline="279" endline="287">int_disable</references>
        <references refid="structdev__gpio__info_1ad127dface06d3090d4041e97d45e9104" compoundref="dev__gpio_8h" startline="392">dev_gpio_info::direction</references>
        <references refid="structdev__gpio__info_1a5f1fdd29f4effd6df56db55ccc011a27" compoundref="dev__gpio_8h" startline="393">dev_gpio_info::method</references>
        <references refid="structdev__gpio__info_1a1b0f0c94f8c74d556f2b9a11eabb7c6d" compoundref="dev__gpio_8h" startline="395">dev_gpio_info::extra</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gaa5935765e74b9d1a7e72c9c8f9018b42" compoundref="emb_a_r_c__error_8h" startline="78">E_OPNED</references>
      </memberdef>
      <memberdef kind="function" id="dw__gpio_8h_1a16f24a522be708f9ce711efd42cddabf" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dw_gpio_read</definition>
        <argsstring>(DEV_GPIO *gpio_obj, uint32_t *val, uint32_t mask)</argsstring>
        <name>dw_gpio_read</name>
        <param>
          <type><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" kindref="member">DEV_GPIO</ref> *</type>
          <declname>gpio_obj</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>val</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>mask</declname>
        </param>
        <briefdescription>
<para>Read designware gpio device value. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="132" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.c" bodystart="327" bodyend="347"/>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga1e7cc741c56207a8872ea58373276925" compoundref="emb_a_r_c__error_8h" startline="55">E_OK</references>
        <references refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" compoundref="dev__gpio_8h" startline="418">dev_gpio::gpio_info</references>
        <references refid="dw__gpio_8c_1a61bc555dd864cdcc6bd02a534e014487" compoundref="dw__gpio_8c" startline="55">VALID_CHK_GPIO_INFO_OBJECT</references>
        <references refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" compoundref="dev__gpio_8h" startline="390">dev_gpio_info::gpio_ctrl</references>
        <references refid="dw__gpio_8c_1a976fe0dcdf97291c5180a1d95bb6ed1a" compoundref="dw__gpio_8c" startline="51">DW_GPIO_CHECK_EXP</references>
        <references refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" compoundref="dw__gpio_8h" startline="112">dw_gpio_port::no</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga33dcdca4c2e85d1b2899272d9d176553" compoundref="emb_a_r_c__error_8h" startline="69">E_OBJ</references>
        <references refid="structdev__gpio__info_1a44feae265065db66d495eeeff034cc26" compoundref="dev__gpio_8h" startline="391">dev_gpio_info::opn_cnt</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gac4e674c971a46afe82377d02a2d19451" compoundref="emb_a_r_c__error_8h" startline="79">E_CLSED</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga28d0303b78b18735ae91a99ecc11bc8e" compoundref="emb_a_r_c__error_8h" startline="60">E_PAR</references>
      </memberdef>
      <memberdef kind="function" id="dw__gpio_8h_1a48005fdc99ba27845d549b06eb2049d9" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dw_gpio_write</definition>
        <argsstring>(DEV_GPIO *gpio_obj, uint32_t val, uint32_t mask)</argsstring>
        <name>dw_gpio_write</name>
        <param>
          <type><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" kindref="member">DEV_GPIO</ref> *</type>
          <declname>gpio_obj</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>val</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>mask</declname>
        </param>
        <briefdescription>
<para>Write designware gpio device value. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="133" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.c" bodystart="350" bodyend="367"/>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga1e7cc741c56207a8872ea58373276925" compoundref="emb_a_r_c__error_8h" startline="55">E_OK</references>
        <references refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" compoundref="dev__gpio_8h" startline="418">dev_gpio::gpio_info</references>
        <references refid="dw__gpio_8c_1a61bc555dd864cdcc6bd02a534e014487" compoundref="dw__gpio_8c" startline="55">VALID_CHK_GPIO_INFO_OBJECT</references>
        <references refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" compoundref="dev__gpio_8h" startline="390">dev_gpio_info::gpio_ctrl</references>
        <references refid="dw__gpio_8c_1a976fe0dcdf97291c5180a1d95bb6ed1a" compoundref="dw__gpio_8c" startline="51">DW_GPIO_CHECK_EXP</references>
        <references refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" compoundref="dw__gpio_8h" startline="112">dw_gpio_port::no</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga33dcdca4c2e85d1b2899272d9d176553" compoundref="emb_a_r_c__error_8h" startline="69">E_OBJ</references>
        <references refid="structdev__gpio__info_1a44feae265065db66d495eeeff034cc26" compoundref="dev__gpio_8h" startline="391">dev_gpio_info::opn_cnt</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gac4e674c971a46afe82377d02a2d19451" compoundref="emb_a_r_c__error_8h" startline="79">E_CLSED</references>
      </memberdef>
      <memberdef kind="function" id="dw__gpio_8h_1aded8e591ccd8f0c63e0516dc7776d3f7" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dw_gpio_control</definition>
        <argsstring>(DEV_GPIO *gpio_obj, uint32_t ctrl_cmd, void *param)</argsstring>
        <name>dw_gpio_control</name>
        <param>
          <type><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" kindref="member">DEV_GPIO</ref> *</type>
          <declname>gpio_obj</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>ctrl_cmd</declname>
        </param>
        <param>
          <type>void *</type>
          <declname>param</declname>
        </param>
        <briefdescription>
<para>Control designware gpio device. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="134" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.c" bodystart="370" bodyend="470"/>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga1e7cc741c56207a8872ea58373276925" compoundref="emb_a_r_c__error_8h" startline="55">E_OK</references>
        <references refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" compoundref="dev__gpio_8h" startline="418">dev_gpio::gpio_info</references>
        <references refid="dw__gpio_8c_1a61bc555dd864cdcc6bd02a534e014487" compoundref="dw__gpio_8c" startline="55">VALID_CHK_GPIO_INFO_OBJECT</references>
        <references refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" compoundref="dev__gpio_8h" startline="390">dev_gpio_info::gpio_ctrl</references>
        <references refid="dw__gpio_8c_1a976fe0dcdf97291c5180a1d95bb6ed1a" compoundref="dw__gpio_8c" startline="51">DW_GPIO_CHECK_EXP</references>
        <references refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" compoundref="dw__gpio_8h" startline="112">dw_gpio_port::no</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga33dcdca4c2e85d1b2899272d9d176553" compoundref="emb_a_r_c__error_8h" startline="69">E_OBJ</references>
        <references refid="structdev__gpio__info_1a44feae265065db66d495eeeff034cc26" compoundref="dev__gpio_8h" startline="391">dev_gpio_info::opn_cnt</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gac4e674c971a46afe82377d02a2d19451" compoundref="emb_a_r_c__error_8h" startline="79">E_CLSED</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gadf2e3c74bf24056161b11fe605ae2465" compoundref="dev__gpio_8h" startline="178">GPIO_CMD_SET_BIT_DIR_INPUT</references>
        <references refid="structdev__gpio__info_1ad127dface06d3090d4041e97d45e9104" compoundref="dev__gpio_8h" startline="392">dev_gpio_info::direction</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga012ec483702c3346090ed3990fb5c424" compoundref="dev__gpio_8h" startline="185">GPIO_CMD_SET_BIT_DIR_OUTPUT</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gaad16affb5d8e7ec732e904be45328c96" compoundref="dev__gpio_8h" startline="192">GPIO_CMD_GET_BIT_DIR</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gace3d588dc25676d080bcf53ee3522d63" compoundref="emb_a_r_c__error_8h" startline="143">CHECK_ALIGN_4BYTES</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga28d0303b78b18735ae91a99ecc11bc8e" compoundref="emb_a_r_c__error_8h" startline="60">E_PAR</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga1bdac03e82e12781a8196fd300753a4d" compoundref="dev__gpio_8h" startline="251">GPIO_CMD_TOGGLE_BITS</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gac05cde47c29052935fd39d6d8a6c5ff4" compoundref="emb_a_r_c__error_8h" startline="57">E_NOSPT</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gada822221fb039eb5549af98e8c88ce9b" compoundref="dev__gpio_8h" startline="199">GPIO_CMD_SET_BIT_INT_CFG</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga75fc7807746e1c9a4fecbb2ac17a23a6" compoundref="dev__gpio_8h" startline="208">GPIO_CMD_GET_BIT_INT_CFG</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gad43d27e0971a8cbca838dc69af2639a7" compoundref="dev__gpio_8h" startline="215">GPIO_CMD_SET_BIT_ISR</references>
        <references refid="structdev__gpio__bit__isr_1ac46b214e96ed33acaa2394e2fb75fe34" compoundref="dev__gpio_8h" startline="368">dev_gpio_bit_isr::int_bit_ofs</references>
        <references refid="structdw__gpio__port_1ab02148e6be77d3827bf3cba30421e26a" compoundref="dw__gpio_8h" startline="117">dw_gpio_port::gpio_bit_isr</references>
        <references refid="structdw__gpio__bit__isr_1ac5d3deb05fedcbf2ce97d823b912f05d" compoundref="dw__gpio_8h" startline="103">dw_gpio_bit_isr::int_bit_max_cnt</references>
        <references refid="structdw__gpio__bit__isr_1abfd97ea888da0a5857c3b20870483634" compoundref="dw__gpio_8h" startline="104">dw_gpio_bit_isr::int_bit_handler_ptr</references>
        <references refid="structdev__gpio__bit__isr_1a4c3106c9eedd78f6b1dec60069db08b6" compoundref="dev__gpio_8h" startline="369">dev_gpio_bit_isr::int_bit_handler</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga35168af88b6a2ddef118c55687d23bfa" compoundref="dev__gpio_8h" startline="223">GPIO_CMD_GET_BIT_ISR</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga0dc3ba08f56ab2c5ca64e4beab70fed5" compoundref="dev__gpio_8h" startline="230">GPIO_CMD_ENA_BIT_INT</references>
        <references refid="structdev__gpio__info_1a5f1fdd29f4effd6df56db55ccc011a27" compoundref="dev__gpio_8h" startline="393">dev_gpio_info::method</references>
        <references refid="structdw__gpio__port_1a381445cd0e2d05a29c6e80bbb442a18f" compoundref="dw__gpio_8h" startline="114">dw_gpio_port::intno</references>
        <references refid="group___b_o_a_r_d___a_x_s__103___i_n_t_e_r_r_u_p_t_1gab709d97aa7dcc618975fc7e8d5860c7f" compoundref="arc__exception_8c" startline="294" endline="302">int_enable</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga628f933ae67d4f0acdedffd3b8b3ae99" compoundref="dev__gpio_8h" startline="237">GPIO_CMD_DIS_BIT_INT</references>
        <references refid="group___b_o_a_r_d___a_x_s__103___i_n_t_e_r_r_u_p_t_1gaa06cd81d78d066c1cdc46dde7dabeb57" compoundref="arc__exception_8c" startline="279" endline="287">int_disable</references>
        <references refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga5c4b788e2447b60ec5e67dea7fc96104" compoundref="dev__gpio_8h" startline="244">GPIO_CMD_GET_BIT_MTHD</references>
      </memberdef>
      <memberdef kind="function" id="dw__gpio_8h_1a21733bb0557ceb1ec260ce52d31b4f1f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dw_gpio_isr_handler</definition>
        <argsstring>(DEV_GPIO *gpio_obj, void *ptr)</argsstring>
        <name>dw_gpio_isr_handler</name>
        <param>
          <type><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" kindref="member">DEV_GPIO</ref> *</type>
          <declname>gpio_obj</declname>
        </param>
        <param>
          <type>void *</type>
          <declname>ptr</declname>
        </param>
        <briefdescription>
<para>designware gpio interrupt process </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="135" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.c" bodystart="473" bodyend="510"/>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga1e7cc741c56207a8872ea58373276925" compoundref="emb_a_r_c__error_8h" startline="55">E_OK</references>
        <references refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" compoundref="dev__gpio_8h" startline="418">dev_gpio::gpio_info</references>
        <references refid="dw__gpio_8c_1a61bc555dd864cdcc6bd02a534e014487" compoundref="dw__gpio_8c" startline="55">VALID_CHK_GPIO_INFO_OBJECT</references>
        <references refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" compoundref="dev__gpio_8h" startline="390">dev_gpio_info::gpio_ctrl</references>
        <references refid="dw__gpio_8c_1a976fe0dcdf97291c5180a1d95bb6ed1a" compoundref="dw__gpio_8c" startline="51">DW_GPIO_CHECK_EXP</references>
        <references refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" compoundref="dw__gpio_8h" startline="112">dw_gpio_port::no</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gac05cde47c29052935fd39d6d8a6c5ff4" compoundref="emb_a_r_c__error_8h" startline="57">E_NOSPT</references>
        <references refid="structdw__gpio__port_1ab02148e6be77d3827bf3cba30421e26a" compoundref="dw__gpio_8h" startline="117">dw_gpio_port::gpio_bit_isr</references>
        <references refid="structdw__gpio__bit__isr_1ac5d3deb05fedcbf2ce97d823b912f05d" compoundref="dw__gpio_8h" startline="103">dw_gpio_bit_isr::int_bit_max_cnt</references>
        <references refid="structdev__gpio__info_1ab30658a6eda2ab275436d129ad384c25" compoundref="dev__gpio_8h" startline="394">dev_gpio_info::bitofs</references>
        <references refid="structdw__gpio__bit__isr_1abfd97ea888da0a5857c3b20870483634" compoundref="dw__gpio_8h" startline="104">dw_gpio_bit_isr::int_bit_handler_ptr</references>
      </memberdef>
      <memberdef kind="function" id="dw__gpio_8h_1a14a05d1eec248e95cb142d6419c1a095" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dw_gpio_bit_isr_handler</definition>
        <argsstring>(DEV_GPIO *gpio_obj, uint32_t bitofs, void *ptr)</argsstring>
        <name>dw_gpio_bit_isr_handler</name>
        <param>
          <type><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" kindref="member">DEV_GPIO</ref> *</type>
          <declname>gpio_obj</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>bitofs</declname>
        </param>
        <param>
          <type>void *</type>
          <declname>ptr</declname>
        </param>
        <briefdescription>
<para>designware gpio bit interrupt process </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="136" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.c" bodystart="513" bodyend="549"/>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1ga1e7cc741c56207a8872ea58373276925" compoundref="emb_a_r_c__error_8h" startline="55">E_OK</references>
        <references refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" compoundref="dev__gpio_8h" startline="418">dev_gpio::gpio_info</references>
        <references refid="dw__gpio_8c_1a61bc555dd864cdcc6bd02a534e014487" compoundref="dw__gpio_8c" startline="55">VALID_CHK_GPIO_INFO_OBJECT</references>
        <references refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" compoundref="dev__gpio_8h" startline="390">dev_gpio_info::gpio_ctrl</references>
        <references refid="dw__gpio_8c_1a976fe0dcdf97291c5180a1d95bb6ed1a" compoundref="dw__gpio_8c" startline="51">DW_GPIO_CHECK_EXP</references>
        <references refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" compoundref="dw__gpio_8h" startline="112">dw_gpio_port::no</references>
        <references refid="group___e_m_b_a_r_c___e_r_r_o_r_1gac05cde47c29052935fd39d6d8a6c5ff4" compoundref="emb_a_r_c__error_8h" startline="57">E_NOSPT</references>
        <references refid="structdw__gpio__port_1ab02148e6be77d3827bf3cba30421e26a" compoundref="dw__gpio_8h" startline="117">dw_gpio_port::gpio_bit_isr</references>
        <references refid="structdw__gpio__bit__isr_1ac5d3deb05fedcbf2ce97d823b912f05d" compoundref="dw__gpio_8h" startline="103">dw_gpio_bit_isr::int_bit_max_cnt</references>
        <references refid="structdev__gpio__info_1ab30658a6eda2ab275436d129ad384c25" compoundref="dev__gpio_8h" startline="394">dev_gpio_info::bitofs</references>
        <references refid="structdw__gpio__bit__isr_1abfd97ea888da0a5857c3b20870483634" compoundref="dw__gpio_8h" startline="104">dw_gpio_bit_isr::int_bit_handler_ptr</references>
      </memberdef>
      </sectiondef>
      <sectiondef kind="define">
      <memberdef kind="define" id="dw__gpio_8h_1a67c3f2013de50310f621df8b50b9df14" prot="public" static="no">
        <name>DW_GPIO_PORT_A</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="44" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1a65c71f2011a145ceeb165628df790cae" prot="public" static="no">
        <name>DW_GPIO_PORT_B</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="45" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="45" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1a08eb98dd84db8cf59c90fa4af06e86a3" prot="public" static="no">
        <name>DW_GPIO_PORT_C</name>
        <initializer>(2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="46" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1ab23f5cdb03eb1a7ca224307448bdbda4" prot="public" static="no">
        <name>DW_GPIO_PORT_D</name>
        <initializer>(3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="47" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1a1fa49e904965e2934fc50ef9853eff78" prot="public" static="no">
        <name>DW_GPIO_INT_ACT_LOW</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a" kindref="member">GPIO_INT_ACTIVE_LOW</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="49" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1a3ef067dcea5f9c4979bb03c0e0f0aed3" prot="public" static="no">
        <name>DW_GPIO_INT_ACT_HIGH</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075" kindref="member">GPIO_INT_ACTIVE_HIGH</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="50" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1ac1d5ad9086830afca0b8ac35592a361f" prot="public" static="no">
        <name>DW_GPIO_INT_LEVEL_TRIG</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga6af26c98e4ab38de1881a258ad890cb5" kindref="member">GPIO_INT_LEVEL_TRIG</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="52" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="52" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1ae84deb504a3e51df8403dbd199e9a0a4" prot="public" static="no">
        <name>DW_GPIO_INT_EDGE_TRIG</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gab62c3bce0ebe01b3fea627a032a56995" kindref="member">GPIO_INT_EDGE_TRIG</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="53" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1a211fa90c83b3b58454d6f386ffce0064" prot="public" static="no">
        <name>DW_GPIO_INT_NO_DEBOUNCE</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga593c2f076bdb6d88ca004fed48c7a12f" kindref="member">GPIO_INT_NO_DEBOUNCE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="55" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1af61c95980f8a29c5ad19a59761f91efe" prot="public" static="no">
        <name>DW_GPIO_INT_DEBOUNCE</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2ca79acf34a8eb18f89f02f1edf8e8a6" kindref="member">GPIO_INT_DEBOUNCE</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="56" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="56" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1a944e054212a7a58bc5ab965fe8d85b6e" prot="public" static="no">
        <name>DW_GPIO_ALL_ZERO</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="58" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="58" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1a901a57cb601676ea11a51020140d2ce9" prot="public" static="no">
        <name>DW_GPIO_ALL_ONE</name>
        <initializer>(0xffffffff)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="59" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1aff5476769ac24bbf79518242017441af" prot="public" static="no">
        <name>DW_GPIO_MASK_ALL</name>
        <initializer>(0xffffffff)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="60" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1a96b867c321785fbbb2cfa167e354fabe" prot="public" static="no">
        <name>DW_GPIO_INPUT_ALL</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="61" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="61" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1acb5b37e49ae882abe9edd6e529035ad0" prot="public" static="no">
        <name>DW_GPIO_OUTPUT_ALL</name>
        <initializer>(0xffffffff)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="62" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="62" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__gpio_8h_1ad8afd7c7955f3d24a5ee2538b6227325" prot="public" static="no">
        <name>DW_GPIO_INVALID_INTNO</name>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n_1ga1c959a409ad6e952dc79b876f8e9b861" kindref="member">DEV_INTNO_INVALID</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="64" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="dw__gpio_8h_1a4b9da2b063846ee8a7d6b6b52e285bbb" prot="public" static="no">
        <type>struct <ref refid="structdw__gpio__bit__isr" kindref="compound">dw_gpio_bit_isr</ref></type>
        <definition>typedef struct dw_gpio_bit_isr  DW_GPIO_BIT_ISR</definition>
        <argsstring></argsstring>
        <name>DW_GPIO_BIT_ISR</name>
        <briefdescription>
<para>interrupt handler for each port bit </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="105" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="dw__gpio_8h_1a959c5eb2df330156977ae6a1d24c8ed7" prot="public" static="no">
        <type>struct <ref refid="structdw__gpio__bit__isr" kindref="compound">dw_gpio_bit_isr</ref> *</type>
        <definition>typedef struct dw_gpio_bit_isr *  DW_GPIO_BIT_ISR_PTR</definition>
        <argsstring></argsstring>
        <name>DW_GPIO_BIT_ISR_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="105" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="dw__gpio_8h_1a5894d60ad6ca701345408f76790dcb0e" prot="public" static="no">
        <type>struct <ref refid="structdw__gpio__port" kindref="compound">dw_gpio_port</ref></type>
        <definition>typedef struct dw_gpio_port  DW_GPIO_PORT</definition>
        <argsstring></argsstring>
        <name>DW_GPIO_PORT</name>
        <briefdescription>
<para>DesignWare GPIO control structure definition. </para>        </briefdescription>
        <detaileddescription>
<para>implement of <ref refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" kindref="member">dev_gpio_info::gpio_ctrl</ref> </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="118" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="dw__gpio_8h_1a1f9f7c9e316249c38d70b9f8a041166a" prot="public" static="no">
        <type>struct <ref refid="structdw__gpio__port" kindref="compound">dw_gpio_port</ref> *</type>
        <definition>typedef struct dw_gpio_port * DW_GPIO_PORT_PTR</definition>
        <argsstring></argsstring>
        <name>DW_GPIO_PORT_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h" line="118" column="1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>designware gpio driver </para>    </briefdescription>
    <detaileddescription>
<para>Designware GPIO driver header file </para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="preprocessor">#ifndef<sp/>_DW_GPIO_H_</highlight></codeline>
<codeline lineno="39"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_DW_GPIO_H_</highlight></codeline>
<codeline lineno="40"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="dev__gpio_8h" kindref="compound">dev_gpio.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__exception_8h" kindref="compound">arc_exception.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_PORT_A<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="45"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_PORT_B<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight></codeline>
<codeline lineno="46"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_PORT_C<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2)</highlight></codeline>
<codeline lineno="47"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_PORT_D<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3)</highlight></codeline>
<codeline lineno="48"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_INT_ACT_LOW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>GPIO_INT_ACTIVE_LOW</highlight></codeline>
<codeline lineno="50"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_INT_ACT_HIGH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>GPIO_INT_ACTIVE_HIGH</highlight></codeline>
<codeline lineno="51"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_INT_LEVEL_TRIG<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>GPIO_INT_LEVEL_TRIG</highlight></codeline>
<codeline lineno="53"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_INT_EDGE_TRIG<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>GPIO_INT_EDGE_TRIG</highlight></codeline>
<codeline lineno="54"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_INT_NO_DEBOUNCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>GPIO_INT_NO_DEBOUNCE</highlight></codeline>
<codeline lineno="56"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_INT_DEBOUNCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>GPIO_INT_DEBOUNCE</highlight></codeline>
<codeline lineno="57"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_ALL_ZERO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)</highlight></codeline>
<codeline lineno="59"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_ALL_ONE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xffffffff)</highlight></codeline>
<codeline lineno="60"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_MASK_ALL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xffffffff)</highlight></codeline>
<codeline lineno="61"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_INPUT_ALL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)</highlight></codeline>
<codeline lineno="62"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_OUTPUT_ALL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xffffffff)</highlight></codeline>
<codeline lineno="63"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_GPIO_INVALID_INTNO<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(DEV_INTNO_INVALID)</highlight></codeline>
<codeline lineno="65"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="71" refid="structport__ctrl" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structport__ctrl" kindref="compound">port_ctrl</ref><sp/>{</highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>DR;</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>DDR;</highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>CTRL;</highlight></codeline>
<codeline lineno="75"><highlight class="normal">}<sp/><ref refid="structport__ctrl" kindref="compound">PORT_CTRL</ref>;</highlight></codeline>
<codeline lineno="76"><highlight class="normal"></highlight></codeline>
<codeline lineno="77"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>DW<sp/>GPIO<sp/>PORTS<sp/>Registers<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78" refid="structdw__gpio__reg" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">volatile</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structdw__gpio__reg" kindref="compound">dw_gpio_reg</ref><sp/>{</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="structport__ctrl" kindref="compound">PORT_CTRL</ref><sp/>SWPORTS[4];</highlight></codeline>
<codeline lineno="80" refid="structdw__gpio__reg_1a4797e00e2dd61c6c101113393d8947fa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a4797e00e2dd61c6c101113393d8947fa" kindref="member">INTEN</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="81" refid="structdw__gpio__reg_1a4cb829d10257aab9904acee6f7340081" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a4cb829d10257aab9904acee6f7340081" kindref="member">INTMASK</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="82" refid="structdw__gpio__reg_1a92d9013e2058dfea38879e20e022e2a7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a92d9013e2058dfea38879e20e022e2a7" kindref="member">INTTYPE_LEVEL</ref>;<sp/></highlight></codeline>
<codeline lineno="83" refid="structdw__gpio__reg_1a896362ecee18402ab0b077ab8e14d745" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a896362ecee18402ab0b077ab8e14d745" kindref="member">INT_POLARITY</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="84" refid="structdw__gpio__reg_1a5336b0585d6559106ceedd81b2f363a5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a5336b0585d6559106ceedd81b2f363a5" kindref="member">INTSTATUS</ref>;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="85" refid="structdw__gpio__reg_1a52473f5529c053a5694abf3ea5b3598a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a52473f5529c053a5694abf3ea5b3598a" kindref="member">RAW_INTSTATUS</ref>;<sp/></highlight></codeline>
<codeline lineno="86" refid="structdw__gpio__reg_1a3fbcec16b1661e6558157306ed58faff" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a3fbcec16b1661e6558157306ed58faff" kindref="member">DEBOUNCE</ref>;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="87" refid="structdw__gpio__reg_1a950e923804e4bad7ff3c0c6ede5f2de8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a950e923804e4bad7ff3c0c6ede5f2de8" kindref="member">PORTA_EOI</ref>;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="88" refid="structdw__gpio__reg_1a17f46b1232530d23c3f8699a242f6798" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a17f46b1232530d23c3f8699a242f6798" kindref="member">EXT_PORTS</ref>[4];<sp/><sp/></highlight></codeline>
<codeline lineno="92" refid="structdw__gpio__reg_1a4af43507effbcb9e285063b80e386c39" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a4af43507effbcb9e285063b80e386c39" kindref="member">LS_SYNC</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="93" refid="structdw__gpio__reg_1a077eb7e12aee9606ec2956d67b9f6992" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a077eb7e12aee9606ec2956d67b9f6992" kindref="member">ID_CODE</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="94" refid="structdw__gpio__reg_1a38356dc687b2188bbc95772a08aa09ad" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a38356dc687b2188bbc95772a08aa09ad" kindref="member">RESERVED_3</ref>;<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="95" refid="structdw__gpio__reg_1acd745ed25ddf8778063b4b068168f816" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1acd745ed25ddf8778063b4b068168f816" kindref="member">VER_ID_CODE</ref>;<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="96" refid="structdw__gpio__reg_1a6ec222d3dd62998966f26a5b5cf369d7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1a6ec222d3dd62998966f26a5b5cf369d7" kindref="member">CONFIG_REG2</ref>;<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="97" refid="structdw__gpio__reg_1af6c15aaf8afbecc6d68d3dbc12f2557e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__reg_1af6c15aaf8afbecc6d68d3dbc12f2557e" kindref="member">CONFIG_REG1</ref>;<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="98"><highlight class="normal">}<sp/>DW_GPIO_REG,<sp/>*DW_GPIO_REG_PTR;</highlight></codeline>
<codeline lineno="102" refid="structdw__gpio__bit__isr" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structdw__gpio__bit__isr" kindref="compound">dw_gpio_bit_isr</ref><sp/>{</highlight></codeline>
<codeline lineno="103" refid="structdw__gpio__bit__isr_1ac5d3deb05fedcbf2ce97d823b912f05d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__bit__isr_1ac5d3deb05fedcbf2ce97d823b912f05d" kindref="member">int_bit_max_cnt</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="104" refid="structdw__gpio__bit__isr_1abfd97ea888da0a5857c3b20870483634" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8b480cf689e0b43585d081d51d1b6ff6" kindref="member">DEV_GPIO_HANDLER</ref><sp/>*<ref refid="structdw__gpio__bit__isr_1abfd97ea888da0a5857c3b20870483634" kindref="member">int_bit_handler_ptr</ref>;<sp/><sp/></highlight></codeline>
<codeline lineno="105"><highlight class="normal">}<sp/><ref refid="dw__gpio_8h_1a4b9da2b063846ee8a7d6b6b52e285bbb" kindref="member">DW_GPIO_BIT_ISR</ref>,<sp/>*<sp/><ref refid="structdw__gpio__bit__isr" kindref="compound">DW_GPIO_BIT_ISR_PTR</ref>;</highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight></codeline>
<codeline lineno="111" refid="structdw__gpio__port" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structdw__gpio__port" kindref="compound">dw_gpio_port</ref><sp/>{</highlight></codeline>
<codeline lineno="112" refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__port_1a5ed97f0f998070ffef102930d65e6edf" kindref="member">no</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="113" refid="structdw__gpio__port_1a67b01cb15c1e133e57852d77350657c3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DW_GPIO_REG_PTR<sp/><ref refid="structdw__gpio__port_1a67b01cb15c1e133e57852d77350657c3" kindref="member">regs</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="114" refid="structdw__gpio__port_1a381445cd0e2d05a29c6e80bbb442a18f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__port_1a381445cd0e2d05a29c6e80bbb442a18f" kindref="member">intno</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="115" refid="structdw__gpio__port_1ae0523d8ddae4568382d3955461d94207" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdw__gpio__port_1ae0523d8ddae4568382d3955461d94207" kindref="member">valid_bit_mask</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="116" refid="structdw__gpio__port_1a156756c45cf6fe4d54895b2d932899a8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___i_n_t_e_r_r_u_p_t_1ga9ad1c2fee7a6abbc4e0b9f739e72c8c9" kindref="member">INT_HANDLER</ref><sp/><ref refid="structdw__gpio__port_1a156756c45cf6fe4d54895b2d932899a8" kindref="member">int_handler</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="117" refid="structdw__gpio__port_1ab02148e6be77d3827bf3cba30421e26a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DW_GPIO_BIT_ISR_PTR<sp/><ref refid="structdw__gpio__port_1ab02148e6be77d3827bf3cba30421e26a" kindref="member">gpio_bit_isr</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="118"><highlight class="normal">}<sp/><ref refid="dw__gpio_8h_1a5894d60ad6ca701345408f76790dcb0e" kindref="member">DW_GPIO_PORT</ref>,<sp/>*<ref refid="structdw__gpio__port" kindref="compound">DW_GPIO_PORT_PTR</ref>;</highlight></codeline>
<codeline lineno="119"><highlight class="normal"></highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="121"><highlight class="preprocessor"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="122"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="123"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="130"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="dw__gpio_8h_1a14067525e0a0bf4a46bfd3e3627a031b" kindref="member">dw_gpio_open</ref>(<ref refid="structdev__gpio" kindref="compound">DEV_GPIO</ref><sp/>*gpio_obj,<sp/>uint32_t<sp/>dir);</highlight></codeline>
<codeline lineno="131"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="dw__gpio_8h_1a9380ba6d879c34a642e949b3d4b63b38" kindref="member">dw_gpio_close</ref>(<ref refid="structdev__gpio" kindref="compound">DEV_GPIO</ref><sp/>*gpio_obj);</highlight></codeline>
<codeline lineno="132"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="dw__gpio_8h_1a16f24a522be708f9ce711efd42cddabf" kindref="member">dw_gpio_read</ref>(<ref refid="structdev__gpio" kindref="compound">DEV_GPIO</ref><sp/>*gpio_obj,<sp/>uint32_t<sp/>*val,<sp/>uint32_t<sp/>mask);</highlight></codeline>
<codeline lineno="133"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="dw__gpio_8h_1a48005fdc99ba27845d549b06eb2049d9" kindref="member">dw_gpio_write</ref>(<ref refid="structdev__gpio" kindref="compound">DEV_GPIO</ref><sp/>*gpio_obj,<sp/>uint32_t<sp/>val,<sp/>uint32_t<sp/>mask);</highlight></codeline>
<codeline lineno="134"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="dw__gpio_8h_1aded8e591ccd8f0c63e0516dc7776d3f7" kindref="member">dw_gpio_control</ref>(<ref refid="structdev__gpio" kindref="compound">DEV_GPIO</ref><sp/>*gpio_obj,<sp/>uint32_t<sp/>ctrl_cmd,<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*param);</highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="dw__gpio_8h_1a21733bb0557ceb1ec260ce52d31b4f1f" kindref="member">dw_gpio_isr_handler</ref>(<ref refid="structdev__gpio" kindref="compound">DEV_GPIO</ref><sp/>*gpio_obj,<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*ptr);</highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="dw__gpio_8h_1a14a05d1eec248e95cb142d6419c1a095" kindref="member">dw_gpio_bit_isr_handler</ref>(<ref refid="structdev__gpio" kindref="compound">DEV_GPIO</ref><sp/>*gpio_obj,<sp/>uint32_t<sp/>bitofs,<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*ptr);</highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="139"><highlight class="preprocessor"></highlight><highlight class="normal">}</highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="141"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="144"><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_DW_GPIO_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/gpio/dw_gpio.h"/>
  </compounddef>
</doxygen>
