initSidebarItems({"enum":[["BOOT_LOCK_A","CPU1 CM4 Unique Boot entry enable option bit"],["BOR_LEV_A","BOR reset Level"],["ESE_A","System security enabled flag"],["IWDG_STDBY_A","Independent watchdog counter freeze in Standby mode"],["IWDG_STOP_A","Independent watchdog counter freeze in Stop mode"],["IWDG_SW_A","Independent watchdog selection"],["NBOOT0_A","nBOOT0 option bit"],["NBOOT1_A","Boot configuration"],["NRST_SHDW_A","nRSTSHDW"],["NRST_STDBY_A","nRST_STDBY"],["NRST_STOP_A","nRST_STOP"],["NSWBOOT0_A","Software BOOT0 selection"],["RDP_A","Read protection level"],["SRAM2_PE_A","SRAM2 parity check enable"],["SRAM_RST_A","SRAM2 Erase when system reset"],["WWDG_SW_A","Window watchdog selection"]],"struct":[["BOOT_LOCK_R","Field `BOOT_LOCK` reader - CPU1 CM4 Unique Boot entry enable option bit"],["BOOT_LOCK_W","Field `BOOT_LOCK` writer - CPU1 CM4 Unique Boot entry enable option bit"],["BOR_LEV_R","Field `BOR_LEV` reader - BOR reset Level"],["BOR_LEV_W","Field `BOR_LEV` writer - BOR reset Level"],["C2BOOT_LOCK_R","Field `C2BOOT_LOCK` reader - CPU2 CM0+ Unique Boot entry enable option bit"],["C2BOOT_LOCK_W","Field `C2BOOT_LOCK` writer - CPU2 CM0+ Unique Boot entry enable option bit"],["ESE_R","Field `ESE` reader - System security enabled flag"],["ESE_W","Field `ESE` writer - System security enabled flag"],["IWDG_STDBY_R","Field `IWDG_STDBY` reader - Independent watchdog counter freeze in Standby mode"],["IWDG_STDBY_W","Field `IWDG_STDBY` writer - Independent watchdog counter freeze in Standby mode"],["IWDG_STOP_R","Field `IWDG_STOP` reader - Independent watchdog counter freeze in Stop mode"],["IWDG_STOP_W","Field `IWDG_STOP` writer - Independent watchdog counter freeze in Stop mode"],["IWDG_SW_R","Field `IWDG_SW` reader - Independent watchdog selection"],["IWDG_SW_W","Field `IWDG_SW` writer - Independent watchdog selection"],["NBOOT0_R","Field `nBOOT0` reader - nBOOT0 option bit"],["NBOOT0_W","Field `nBOOT0` writer - nBOOT0 option bit"],["NBOOT1_R","Field `nBOOT1` reader - Boot configuration"],["NBOOT1_W","Field `nBOOT1` writer - Boot configuration"],["NRST_SHDW_R","Field `nRST_SHDW` reader - nRSTSHDW"],["NRST_SHDW_W","Field `nRST_SHDW` writer - nRSTSHDW"],["NRST_STDBY_R","Field `nRST_STDBY` reader - nRST_STDBY"],["NRST_STDBY_W","Field `nRST_STDBY` writer - nRST_STDBY"],["NRST_STOP_R","Field `nRST_STOP` reader - nRST_STOP"],["NRST_STOP_W","Field `nRST_STOP` writer - nRST_STOP"],["NSWBOOT0_R","Field `nSWBOOT0` reader - Software BOOT0 selection"],["NSWBOOT0_W","Field `nSWBOOT0` writer - Software BOOT0 selection"],["OPTR_SPEC","Flash option register"],["R","Register `OPTR` reader"],["RDP_R","Field `RDP` reader - Read protection level"],["RDP_W","Field `RDP` writer - Read protection level"],["SRAM2_PE_R","Field `SRAM2_PE` reader - SRAM2 parity check enable"],["SRAM2_PE_W","Field `SRAM2_PE` writer - SRAM2 parity check enable"],["SRAM_RST_R","Field `SRAM_RST` reader - SRAM2 Erase when system reset"],["SRAM_RST_W","Field `SRAM_RST` writer - SRAM2 Erase when system reset"],["W","Register `OPTR` writer"],["WWDG_SW_R","Field `WWDG_SW` reader - Window watchdog selection"],["WWDG_SW_W","Field `WWDG_SW` writer - Window watchdog selection"]]});