# Soft processor using Altera EP2C70F896DE70.

### Basic Verilog RISC processor design.  
<figure>
    <img src="Img1.png" width="900" height="400"/>
    <figcaption>Circuit overview.</figcaption>
</figure>

### The required board is a DE70 or any other with at least two 7-segments display and switches.
<figure>
    <img src="Img2.png" width="1000" height="400"/>
    <figcaption> Above the CPU, with symbols: ld_PC(program counter load), acc_FB(accumulator feedback), op(operator), d/q (flip flop I/O) </figcaption>
</figure>

### The ROM example code implements an user input fatorial calculation.
<figure>
    <img src="Img3.png" width="900" height="400"/>
    <figcaption>IHM blocks.</figcaption>
</figure>

