
*** Running vivado
    with args -log RISC_V_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov 13 12:28:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source RISC_V_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 491.086 ; gain = 211.297
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/sources_1/bd/RISC_V/RISC_V.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 RISC_V_reset_inv_0_0
Command: synth_design -top RISC_V_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6676
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.047 ; gain = 492.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISC_V_wrapper' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/sources_1/imports/hdl/RISC_V_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'RISC_V' declared at 'c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:531' bound to instance 'RISC_V_i' of component 'RISC_V' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/sources_1/imports/hdl/RISC_V_wrapper.vhd:38]
INFO: [Synth 8-638] synthesizing module 'RISC_V' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:546]
INFO: [Synth 8-3491] module 'RISC_V_axi_gpio_0_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_leds' of component 'RISC_V_axi_gpio_0_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:935]
INFO: [Synth 8-638] synthesizing module 'RISC_V_axi_gpio_0_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_axi_gpio_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'RISC_V_axi_gpio_1_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_axi_gpio_1_0_stub.vhdl:6' bound to instance 'axi_gpio_switches' of component 'RISC_V_axi_gpio_1_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:958]
INFO: [Synth 8-638] synthesizing module 'RISC_V_axi_gpio_1_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_axi_gpio_1_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'RISC_V_axi_smc_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_axi_smc_0_stub.vhdl:6' bound to instance 'axi_smc' of component 'RISC_V_axi_smc_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:981]
INFO: [Synth 8-638] synthesizing module 'RISC_V_axi_smc_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_axi_smc_0_stub.vhdl:96]
INFO: [Synth 8-3491] module 'RISC_V_axi_uartlite_0_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'RISC_V_axi_uartlite_0_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:1062]
INFO: [Synth 8-638] synthesizing module 'RISC_V_axi_uartlite_0_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_axi_uartlite_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'RISC_V_clk_wiz_1_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_clk_wiz_1_0_stub.vhdl:6' bound to instance 'clk_wiz_1' of component 'RISC_V_clk_wiz_1_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:1087]
INFO: [Synth 8-638] synthesizing module 'RISC_V_clk_wiz_1_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_clk_wiz_1_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'RISC_V_mdm_1_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_mdm_1_0_stub.vhdl:6' bound to instance 'mdm_1' of component 'RISC_V_mdm_1_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'RISC_V_mdm_1_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_mdm_1_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'RISC_V_microblaze_riscv_0_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_microblaze_riscv_0_0_stub.vhdl:6' bound to instance 'microblaze_riscv_0' of component 'RISC_V_microblaze_riscv_0_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:1107]
INFO: [Synth 8-638] synthesizing module 'RISC_V_microblaze_riscv_0_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_microblaze_riscv_0_0_stub.vhdl:70]
INFO: [Synth 8-638] synthesizing module 'microblaze_riscv_0_local_memory_imp_3UL0U' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:41]
INFO: [Synth 8-3491] module 'RISC_V_dlmb_bram_if_cntlr_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_dlmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'RISC_V_dlmb_bram_if_cntlr_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:213]
INFO: [Synth 8-638] synthesizing module 'RISC_V_dlmb_bram_if_cntlr_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_dlmb_bram_if_cntlr_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'RISC_V_dlmb_v10_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_dlmb_v10_0_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'RISC_V_dlmb_v10_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:267]
INFO: [Synth 8-638] synthesizing module 'RISC_V_dlmb_v10_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_dlmb_v10_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'RISC_V_ilmb_bram_if_cntlr_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_ilmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'RISC_V_ilmb_bram_if_cntlr_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:295]
INFO: [Synth 8-638] synthesizing module 'RISC_V_ilmb_bram_if_cntlr_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_ilmb_bram_if_cntlr_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'RISC_V_ilmb_v10_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_ilmb_v10_0_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'RISC_V_ilmb_v10_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:349]
INFO: [Synth 8-638] synthesizing module 'RISC_V_ilmb_v10_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_ilmb_v10_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'RISC_V_lmb_bram_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_lmb_bram_0_stub.vhdl:6' bound to instance 'lmb_bram' of component 'RISC_V_lmb_bram_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:377]
INFO: [Synth 8-638] synthesizing module 'RISC_V_lmb_bram_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_lmb_bram_0_stub.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'microblaze_riscv_0_local_memory_imp_3UL0U' (0#1) [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:41]
INFO: [Synth 8-3491] module 'RISC_V_reset_inv_0_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_reset_inv_0_0_stub.vhdl:6' bound to instance 'reset_inv_0' of component 'RISC_V_reset_inv_0_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:1186]
INFO: [Synth 8-638] synthesizing module 'RISC_V_reset_inv_0_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_reset_inv_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'RISC_V_rst_clk_wiz_1_100M_0' declared at 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_rst_clk_wiz_1_100M_0_stub.vhdl:6' bound to instance 'rst_clk_wiz_1_100M' of component 'RISC_V_rst_clk_wiz_1_100M_0' [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'RISC_V_rst_clk_wiz_1_100M_0' [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/.Xil/Vivado-21332-ThinkpadP1_Liam/realtime/RISC_V_rst_clk_wiz_1_100M_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'RISC_V' (0#1) [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/synth/RISC_V.vhd:546]
INFO: [Synth 8-256] done synthesizing module 'RISC_V_wrapper' (0#1) [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/sources_1/imports/hdl/RISC_V_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1365.797 ; gain = 609.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1365.797 ; gain = 609.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1365.797 ; gain = 609.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1365.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_microblaze_riscv_0_0/RISC_V_microblaze_riscv_0_0/RISC_V_microblaze_riscv_0_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_microblaze_riscv_0_0/RISC_V_microblaze_riscv_0_0/RISC_V_microblaze_riscv_0_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_dlmb_v10_0/RISC_V_dlmb_v10_0/RISC_V_dlmb_v10_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_dlmb_v10_0/RISC_V_dlmb_v10_0/RISC_V_dlmb_v10_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_ilmb_v10_0/RISC_V_ilmb_v10_0/RISC_V_dlmb_v10_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_ilmb_v10_0/RISC_V_ilmb_v10_0/RISC_V_dlmb_v10_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_dlmb_bram_if_cntlr_0/RISC_V_dlmb_bram_if_cntlr_0/RISC_V_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_dlmb_bram_if_cntlr_0/RISC_V_dlmb_bram_if_cntlr_0/RISC_V_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_ilmb_bram_if_cntlr_0/RISC_V_ilmb_bram_if_cntlr_0/RISC_V_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_ilmb_bram_if_cntlr_0/RISC_V_ilmb_bram_if_cntlr_0/RISC_V_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_lmb_bram_0/RISC_V_lmb_bram_0/RISC_V_lmb_bram_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_lmb_bram_0/RISC_V_lmb_bram_0/RISC_V_lmb_bram_0_in_context.xdc] for cell 'RISC_V_i/microblaze_riscv_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0/RISC_V_mdm_1_0_in_context.xdc] for cell 'RISC_V_i/mdm_1'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_mdm_1_0/RISC_V_mdm_1_0/RISC_V_mdm_1_0_in_context.xdc] for cell 'RISC_V_i/mdm_1'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0_in_context.xdc] for cell 'RISC_V_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0/RISC_V_clk_wiz_1_0_in_context.xdc] for cell 'RISC_V_i/clk_wiz_1'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_rst_clk_wiz_1_100M_0/RISC_V_rst_clk_wiz_1_100M_0/RISC_V_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'RISC_V_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_rst_clk_wiz_1_100M_0/RISC_V_rst_clk_wiz_1_100M_0/RISC_V_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'RISC_V_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_0_0/RISC_V_axi_gpio_0_0/RISC_V_axi_gpio_0_0_in_context.xdc] for cell 'RISC_V_i/axi_gpio_leds'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_0_0/RISC_V_axi_gpio_0_0/RISC_V_axi_gpio_0_0_in_context.xdc] for cell 'RISC_V_i/axi_gpio_leds'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_1_0/RISC_V_axi_gpio_1_0/RISC_V_axi_gpio_1_0_in_context.xdc] for cell 'RISC_V_i/axi_gpio_switches'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_gpio_1_0/RISC_V_axi_gpio_1_0/RISC_V_axi_gpio_1_0_in_context.xdc] for cell 'RISC_V_i/axi_gpio_switches'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_uartlite_0_0/RISC_V_axi_uartlite_0_0/RISC_V_axi_uartlite_0_0_in_context.xdc] for cell 'RISC_V_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_uartlite_0_0/RISC_V_axi_uartlite_0_0/RISC_V_axi_uartlite_0_0_in_context.xdc] for cell 'RISC_V_i/axi_uartlite_0'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_smc_0/RISC_V_axi_smc_0/RISC_V_axi_smc_0_in_context.xdc] for cell 'RISC_V_i/axi_smc'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_axi_smc_0/RISC_V_axi_smc_0/RISC_V_axi_smc_0_in_context.xdc] for cell 'RISC_V_i/axi_smc'
Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_reset_inv_0_0/RISC_V_reset_inv_0_0/RISC_V_reset_inv_0_0_in_context.xdc] for cell 'RISC_V_i/reset_inv_0'
Finished Parsing XDC File [c:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.gen/sources_1/bd/RISC_V/ip/RISC_V_reset_inv_0_0/RISC_V_reset_inv_0_0/RISC_V_reset_inv_0_0_in_context.xdc] for cell 'RISC_V_i/reset_inv_0'
Parsing XDC File [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc:187]
Finished Parsing XDC File [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RISC_V_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.srcs/constrs_1/imports/VHDL_Projects/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RISC_V_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RISC_V_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1365.797 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'RISC_V_i/microblaze_riscv_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1365.797 ; gain = 609.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1365.797 ; gain = 609.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1365.797 ; gain = 609.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1365.797 ; gain = 609.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1377.230 ; gain = 620.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1550.105 ; gain = 793.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1550.254 ; gain = 793.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1560.941 ; gain = 804.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.664 ; gain = 1038.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.664 ; gain = 1038.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.664 ; gain = 1038.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.664 ; gain = 1038.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.664 ; gain = 1038.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.664 ; gain = 1038.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |RISC_V_axi_gpio_0_0         |         1|
|2     |RISC_V_axi_gpio_1_0         |         1|
|3     |RISC_V_axi_smc_0            |         1|
|4     |RISC_V_axi_uartlite_0_0     |         1|
|5     |RISC_V_clk_wiz_1_0          |         1|
|6     |RISC_V_mdm_1_0              |         1|
|7     |RISC_V_microblaze_riscv_0_0 |         1|
|8     |RISC_V_reset_inv_0_0        |         1|
|9     |RISC_V_rst_clk_wiz_1_100M_0 |         1|
|10    |RISC_V_dlmb_bram_if_cntlr_0 |         1|
|11    |RISC_V_dlmb_v10_0           |         1|
|12    |RISC_V_ilmb_bram_if_cntlr_0 |         1|
|13    |RISC_V_ilmb_v10_0           |         1|
|14    |RISC_V_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |RISC_V_axi_gpio_0_0_bbox         |     1|
|2     |RISC_V_axi_gpio_1_0_bbox         |     1|
|3     |RISC_V_axi_smc_0_bbox            |     1|
|4     |RISC_V_axi_uartlite_0_0_bbox     |     1|
|5     |RISC_V_clk_wiz_1_0_bbox          |     1|
|6     |RISC_V_dlmb_bram_if_cntlr_0_bbox |     1|
|7     |RISC_V_dlmb_v10_0_bbox           |     1|
|8     |RISC_V_ilmb_bram_if_cntlr_0_bbox |     1|
|9     |RISC_V_ilmb_v10_0_bbox           |     1|
|10    |RISC_V_lmb_bram_0_bbox           |     1|
|11    |RISC_V_mdm_1_0_bbox              |     1|
|12    |RISC_V_microblaze_riscv_0_0_bbox |     1|
|13    |RISC_V_reset_inv_0_0_bbox        |     1|
|14    |RISC_V_rst_clk_wiz_1_100M_0_bbox |     1|
|15    |IBUF                             |    18|
|16    |OBUF                             |    17|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.664 ; gain = 1038.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.664 ; gain = 1038.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.664 ; gain = 1038.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1798.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e1e2dc4
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1801.840 ; gain = 1251.488
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1801.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/liamb/GitHub/KBSCE-Plotter/KBSCE-Plotter.runs/synth_1/RISC_V_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISC_V_wrapper_utilization_synth.rpt -pb RISC_V_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 13 12:29:42 2025...
