
synpwrap -msg -prj "blink_impl1_synplify.tcl" -log "blink_impl1.srf"
Copyright (C) 1992-2024 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.14.0.75.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of blink_impl1.srf
#Build: Synplify Pro (R) V-2023.09L-2, Build 349R, Sep 17 2024
#install: C:\lscc\diamond\3.14\synpbase
#OS: Windows 10 or later
#Hostname: BRMASOFT41

# Tue Sep  2 11:23:56 2025

#Implementation: impl1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: BRMASOFT41

Implementation : impl1
Synopsys HDL Compiler, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: BRMASOFT41

Implementation : impl1
Synopsys VHDL Compiler, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

@N|Running in 64-bit mode
@N:"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":5:7:5:11|Top entity is set to blink.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\diamond\3.14\cae_library\synthesis\vhdl\ecp5u.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd'.
VHDL syntax check successful!
@N: CD630 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":5:7:5:11|Synthesizing work.blink.rtl.
Post processing for work.blink.rtl
Running optimization stage 1 on blink .......
Finished optimization stage 1 on blink (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on blink .......
@N: CL189 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Register bit counter(24) is always 0.
@N: CL189 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Register bit counter(25) is always 0.
@N: CL189 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Register bit counter(26) is always 0.
@N: CL189 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Register bit counter(27) is always 0.
@N: CL189 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Register bit counter(28) is always 0.
@N: CL189 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Register bit counter(29) is always 0.
@N: CL189 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Register bit counter(30) is always 0.
@N: CL189 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Register bit counter(31) is always 0.
@W: CL279 :"C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\Arquivos\blink.vhd":19:4:19:5|Pruning register bits 31 to 24 of counter(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on blink (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\impl1\synwork\layer0.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep  2 11:23:58 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: BRMASOFT41

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep  2 11:23:58 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\impl1\synwork\blink_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 28MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep  2 11:23:59 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: BRMASOFT41

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:16:26, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep  2 11:24:00 2025

###########################################################]
Premap Report

# Tue Sep  2 11:24:01 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: BRMASOFT41

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 191R, Built Sep 17 2024 10:38:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 202MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\impl1\blink_impl1_scck.rpt 
See clock summary report "C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\impl1\blink_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 202MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 202MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 207MB peak: 207MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 207MB peak: 209MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "0" on instance led_r.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 259MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 259MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 259MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 258MB peak: 259MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 259MB peak: 259MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 260MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 260MB peak: 260MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 260MB peak: 261MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=108 on top level netlist blink 

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 260MB peak: 261MB)



Clock Summary
******************

          Start         Requested     Requested     Clock        Clock          Clock
Level     Clock         Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------
0 -       blink|clk     200.0 MHz     5.000         inferred     (multiple)     25   
=====================================================================================



Clock Load Summary
***********************

              Clock     Source        Clock Pin           Non-clock Pin     Non-clock Pin
Clock         Load      Pin           Seq Example         Seq Example       Comb Example 
-----------------------------------------------------------------------------------------
blink|clk     25        clk(port)     counter[23:0].C     -                 -            
=========================================================================================

@W: MT529 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":19:4:19:5|Found inferred clock blink|clk which controls 25 sequential elements including led_r. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   25         led_r          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 261MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 261MB peak: 261MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 261MB peak: 262MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 177MB peak: 263MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Sep  2 11:24:05 2025

###########################################################]
Map & Optimize Report

# Tue Sep  2 11:24:05 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: BRMASOFT41

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 191R, Built Sep 17 2024 10:38:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 202MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 202MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 203MB peak: 203MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 206MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 257MB peak: 257MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 261MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un1_counterlto23 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un1_counterlto22 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un1_counterlto16 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un1_counterlto15 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un1_counterlto14 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net N_53 has multiple drivers .

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 262MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 262MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 262MB)

@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_0 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_1 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_2 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_3 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_4 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_5 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_6 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_7 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_8 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_9 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_10 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_11 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_12 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_13 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_14 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_15 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_16 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_17 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_18 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_19 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_20 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_21 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_22 has multiple drivers .
@W: BN161 :"c:\users\restic16\documents\aula placa fpga\blink_vhdl\arquivos\blink.vhd":5:7:5:11|Net un3_counter_axb_23 has multiple drivers .

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 263MB peak: 263MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 264MB peak: 264MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 264MB peak: 264MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 264MB peak: 264MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 264MB peak: 264MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     1.88ns		  13 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 264MB peak: 265MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 265MB peak: 265MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 265MB peak: 265MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 265MB peak: 266MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 211MB peak: 266MB)

Writing Analyst data base C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\impl1\synwork\blink_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 265MB peak: 266MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\ResTIC16\Documents\aula placa fpga\blink_VHDL\impl1\blink_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 273MB peak: 273MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 273MB peak: 274MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 272MB peak: 274MB)

@W: MT420 |Found inferred clock blink|clk with period 5.00ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep  2 11:24:10 2025
#


Top view:               blink
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.980

                   Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group     
------------------------------------------------------------------------------------------------------------
blink|clk          200.0 MHz     248.7 MHz     5.000         4.020         0.980     inferred     (multiple)
============================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
blink|clk  blink|clk  |  5.000       0.980  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: blink|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                          Arrival          
Instance        Reference     Type        Pin     Net             Time        Slack
                Clock                                                              
-----------------------------------------------------------------------------------
counter[10]     blink|clk     FD1S3IX     Q       counter[10]     0.907       0.980
counter[11]     blink|clk     FD1S3IX     Q       counter[11]     0.907       0.980
counter[12]     blink|clk     FD1S3IX     Q       counter[12]     0.907       0.980
counter[13]     blink|clk     FD1S3IX     Q       counter[13]     0.907       0.980
counter[20]     blink|clk     FD1S3IX     Q       counter[20]     0.907       0.980
counter[21]     blink|clk     FD1S3IX     Q       counter[21]     0.907       0.980
counter[14]     blink|clk     FD1S3IX     Q       counter[14]     0.955       1.538
counter[16]     blink|clk     FD1S3IX     Q       counter[16]     0.955       1.538
counter[2]      blink|clk     FD1S3IX     Q       counter[2]      0.907       1.586
counter[3]      blink|clk     FD1S3IX     Q       counter[3]      0.907       1.586
===================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                      Required          
Instance        Reference     Type        Pin     Net                         Time         Slack
                Clock                                                                           
------------------------------------------------------------------------------------------------
led_r           blink|clk     FD1S3AX     D       led_r_RNO                   4.946        0.980
counter[23]     blink|clk     FD1S3IX     D       un3_counter_s_23_0_S0       4.946        1.722
counter[21]     blink|clk     FD1S3IX     D       un3_counter_cry_21_0_S0     4.946        1.784
counter[22]     blink|clk     FD1S3IX     D       un3_counter_cry_21_0_S1     4.946        1.784
counter[19]     blink|clk     FD1S3IX     D       un3_counter_cry_19_0_S0     4.946        1.845
counter[20]     blink|clk     FD1S3IX     D       un3_counter_cry_19_0_S1     4.946        1.845
counter[17]     blink|clk     FD1S3IX     D       un3_counter_cry_17_0_S0     4.946        1.905
counter[18]     blink|clk     FD1S3IX     D       un3_counter_cry_17_0_S1     4.946        1.905
counter[15]     blink|clk     FD1S3IX     D       un3_counter_cry_15_0_S0     4.946        1.966
counter[16]     blink|clk     FD1S3IX     D       un3_counter_cry_15_0_S1     4.946        1.966
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      3.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.980

    Number of logic level(s):                5
    Starting point:                          counter[10] / Q
    Ending point:                            led_r / D
    The start point is clocked by            blink|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            blink|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
counter[10]                  FD1S3IX      Q        Out     0.907     0.907 r     -         
counter[10]                  Net          -        -       -         -           2         
un1_counterlto13_2           ORCALUT4     A        In      0.000     0.907 r     -         
un1_counterlto13_2           ORCALUT4     Z        Out     0.606     1.513 f     -         
un1_counterlto13_2           Net          -        -       -         -           1         
un1_counterlto23_0_2_1       ORCALUT4     D        In      0.000     1.513 f     -         
un1_counterlto23_0_2_1       ORCALUT4     Z        Out     0.606     2.119 f     -         
un1_counterlto23_0_2_1       Net          -        -       -         -           1         
un1_counterlto23_0_2         ORCALUT4     D        In      0.000     2.119 f     -         
un1_counterlto23_0_2         ORCALUT4     Z        Out     0.606     2.725 f     -         
un1_counterlto23_0_2         Net          -        -       -         -           1         
un1_counterlto4_RNIIQG8J     ORCALUT4     B        In      0.000     2.725 f     -         
un1_counterlto4_RNIIQG8J     ORCALUT4     Z        Out     0.851     3.576 r     -         
un1_counter_i                Net          -        -       -         -           25        
led_r_RNO                    ORCALUT4     B        In      0.000     3.576 r     -         
led_r_RNO                    ORCALUT4     Z        Out     0.390     3.966 r     -         
led_r_RNO                    Net          -        -       -         -           1         
led_r                        FD1S3AX      D        In      0.000     3.966 r     -         
===========================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 274MB peak: 274MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 274MB peak: 274MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_45f-6

Register bits: 25 of 43848 (0%)
PIC Latch:       0
I/O cells:       2


Details:
CCU2C:          13
FD1S3AX:        1
FD1S3IX:        24
GSR:            1
IB:             1
INV:            1
OB:             1
ORCALUT4:       11
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 137MB peak: 274MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Tue Sep  2 11:24:11 2025

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5U" -d LFE5U-45F -path "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1" -path "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL"   "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1/blink_impl1.edi" "blink_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to blink_impl1.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 15 MB


ngdbuild  -a "ECP5U" -d LFE5U-45F  -p "C:/lscc/diamond/3.14/ispfpga/sa5p00/data"  -p "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1" -p "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL"  "blink_impl1.ngo" "blink_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'blink_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
     55 blocks expanded
Complete the first expansion.
Writing 'blink_impl1.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 23 MB


map -a "ECP5U" -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial   "blink_impl1.ngd" -o "blink_impl1_map.ncd" -pr "blink_impl1.prf" -mp "blink_impl1.mrp" -lpf "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1/blink_impl1_synplify.lpf" -lpf "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/Arquivos/blink.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: blink_impl1.ngd
   Picdevice="LFE5U-45F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-45FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     25 out of 44457 (0%)
      PFU registers:           25 out of 43848 (0%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:        20 out of 21924 (0%)
      SLICEs as Logic/ROM:     20 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:         13 out of 21924 (0%)
   Number of LUT4s:         38 out of 43848 (0%)
      Number used as logic LUTs:         12
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 2 out of 203 (1%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_c: 14 loads, 14 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net un1_counter_i: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un1_counter_i: 14 loads
     Net counter[0]: 3 loads
     Net counter[14]: 3 loads
     Net counter[16]: 3 loads
     Net counter[22]: 3 loads
     Net counter[1]: 2 loads
     Net counter[23]: 2 loads
     Net counter[2]: 2 loads
     Net counter[3]: 2 loads
     Net counter[4]: 2 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 158 MB

Dumping design to file blink_impl1_map.ncd.

mpartrce -p "blink_impl1.p2t" -f "blink_impl1.p3t" -tf "blink_impl1.pt" "blink_impl1_map.ncd" "blink_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "blink_impl1_map.ncd"
Tue Sep 02 11:24:18 2025

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 blink_impl1_map.ncd blink_impl1.dir/5_1.ncd blink_impl1.prf
Preference file: blink_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file blink_impl1_map.ncd.
Design name: blink
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       2/245          <1% used
                      2/203           0% bonded

   SLICE             20/21924        <1% used



Number of Signals: 73
Number of Connections: 128

Pin Constraint Summary:
   2 out of 2 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk_c (driver: clk, clk/ce/sr load #: 14/0/0)
    un1_counter_i (driver: SLICE_14, clk/ce/sr load #: 0/0/13)


No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
..................
Placer score = 3350.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  2550
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BL Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 14
  PRIMARY "un1_counter_i" from F1 on comp "SLICE_14" on site "R61C9A", CLK/CE/SR load = 13

  PRIMARY  : 2 out of 16 (12%)

Quadrant BR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   2 out of 245 (0.8%) PIO sites used.
   2 out of 203 (1.0%) bonded PIO sites used.
   Number of PIO comps: 2; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 27 (  0%) | -          | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 0 / 32 (  0%) | -          | -          | -          |
| 3        | 0 / 33 (  0%) | -          | -          | -          |
| 6        | 2 / 33 (  6%) | 3.3V       | -          | -          |
| 7        | 0 / 32 (  0%) | -          | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 2 secs 

Dumping design to file blink_impl1.dir/5_1.ncd.

0 connections routed; 128 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 11:24:24 09/02/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:24:24 09/02/25

Start NBR section for initial routing at 11:24:24 09/02/25
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 30.743ns/0.000ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:24:24 09/02/25
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 30.743ns/0.000ns; real time: 6 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 30.743ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:24:24 09/02/25

Start NBR section for re-routing at 11:24:25 09/02/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 30.743ns/0.000ns; real time: 7 secs 

Start NBR section for post-routing at 11:24:25 09/02/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 30.743ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 5 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  128 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file blink_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 30.743
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.178
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 7 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "blink_impl1.pt" -o "blink_impl1.twr" "blink_impl1.ncd" "blink_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file blink_impl1.ncd.
Design name: blink
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Tue Sep 02 11:24:26 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o blink_impl1.twr -gui blink_impl1.ncd blink_impl1.prf 
Design file:     blink_impl1.ncd
Preference file: blink_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 679 paths, 1 nets, and 127 connections (99.22% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Tue Sep 02 11:24:27 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o blink_impl1.twr -gui blink_impl1.ncd blink_impl1.prf 
Design file:     blink_impl1.ncd
Preference file: blink_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 679 paths, 1 nets, and 127 connections (99.22% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 220 MB


tmcheck -par "blink_impl1.par" 

bitgen -w "blink_impl1.ncd" -f "blink_impl1.t2b" -e -s "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/blink.sec" -k "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/blink.bek" "blink_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file blink_impl1.ncd.
Design name: blink
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from blink_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "blink_impl1.bit".
Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 365 MB
