-- pcdb file, Rev:1.0 written by Allegro Design Entry HDL 16.5-S005 (v16-5-13R) 8/23/2011 on Wed May  9 17:52:52 2012
#ISCELL
  bris_cds_standard a3-2000 *
  *
#ISCELL
  standard inport *
  page1_i24
#ISCELL
  standard inport *
  page1_i25
#ISCELL
  standard inport *
  page1_i26
#ISCELL
  standard inport *
  page1_i27
#ISCELL
  standard inport *
  page1_i28
#ISCELL
  standard inport *
  page1_i29
#ISCELL
  standard inport *
  page1_i30
#ISCELL
  standard inport *
  page1_i31
#ISCELL
  cnpower p2v5 *
  page1_i41
#ISCELL
  standard gnd_signal *
  page1_i42
#CELL
  bris_cds_analogue prtr5v0u8s *
  page1_i43
#CELL
  bris_cds_analogue prtr5v0u8s *
  page1_i44
#CELL
  bris_cds_analogue prtr5v0u8s *
  page1_i45
#CELL
  bris_cds_analogue prtr5v0u8s *
  page1_i46
#CELL
  bris_cds_analogue prtr5v0u8s *
  page1_i47
#CELL
  bris_cds_analogue prtr5v0u8s *
  page1_i48
#CELL
  bris_cds_analogue prtr5v0u8s *
  page1_i50
#CELL
  bris_cds_analogue prtr5v0u8s *
  page1_i7
#CELL
  cnpassive capcersmdcl2 *
  page1_i9
