

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>bsg_misc &mdash; BasejumpDoc  documentation</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />

  
  
  
  

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="prev" title="bsg_mem" href="bsg_mem.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home" alt="Documentation Home"> BasejumpDoc
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="bsg_dataflow.html">bsg_dataflow</a></li>
<li class="toctree-l1"><a class="reference internal" href="bsg_mem.html">bsg_mem</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">bsg_misc</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#multiplier-releted-unint">Multiplier Releted Unint</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul-comp42">bsg_mul_comp42</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul-comp42-rep">bsg_mul_comp42_rep</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul-booth-4-block">bsg_mul_booth_4_block</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul-booth-4-block-rep">bsg_mul_booth_4_block_rep</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-imul-iterative">bsg_imul_iterative</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul-array">bsg_mul_array</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul-array-row">bsg_mul_array_row</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul-pipelined">bsg_mul_pipelined</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul-synth">bsg_mul_synth</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mul">bsg_mul</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#logic-gate-releted-unit">Logic Gate Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-abs">bsg_abs</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-and">bsg_and</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-inv">bsg_inv</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-nand">bsg_nand</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-nor2">bsg_nor2</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-nor3">bsg_nor3</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-xnor">bsg_xnor</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-xor">bsg_xor</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#adder-releted-unit">Adder Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-adder-cin">bsg_adder_cin</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-adder-one-hot">bsg_adder_one_hot</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-adder-ripple-carry">bsg_adder_ripple_carry</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#encoder-releted-unit">Encoder Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-priority-encode">bsg_priority_encode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-priority-encode-one-hot-out">bsg_priority_encode_one_hot_out</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-arb-fixed">bsg_arb_fixed</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-arb-round-robin">bsg_arb_round_robin</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-arrary-concentrate">bsg_arrary_concentrate</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-array-reverse">bsg_array_reverse</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-binary-plus-one-to-gray">bsg_binary_plus_one_to_gray</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#buffer-releted-unit">Buffer Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-buf">bsg_buf</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-buf-ctrl">bsg_buf_ctrl</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-clkbuf">bsg_clkbuf</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#bsg">bsg</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-concentrate-static">bsg_concentrate_static</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id7">bsg</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-circular-ptr">bsg_circular_ptr</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-clkgate-optional">bsg_clkgate_optional</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#counter-releted-unit">Counter Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-clear-up">bsg_counter_clear_up</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-clear-up-one-hot">bsg_counter_clear_up_one_hot</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-clock-downsample">bsg_counter_clock_downsample</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-dynamic-limit">bsg_counter_dynamic_limit</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-dynamic-limit-en">bsg_counter_dynamic_limit_en</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-overflow-en">bsg_counter_overflow_en</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-overflow-set-en">bsg_counter_overflow_set_en</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-set-down">bsg_counter_set_down</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-set-en">bsg_counter_set_en</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-up-down">bsg_counter_up_down</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counter-up-down-variable">bsg_counter_up_down_variable</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-counting-leading-zeros">bsg_counting_leading_zeros</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-cycle-counter">bsg_cycle_counter</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#crossbar-releted-unit">Crossbar Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-crossbar-control-basic-o-by-i">bsg_crossbar_control_basic_o_by_i</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-crossbar-o-by-i">bsg_crossbar_o_by_i</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#dff-releted-unit">Dff Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff">bsg_dff</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-en">bsg_dff_en</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-reset">bsg_dff_reset</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-reset-en">bsg_dff_reset_en</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-negedge-reset">bsg_dff_negedge_reset</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-gatestack">bsg_dff_gatestack</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-chain">bsg_dff_chain</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-en-bypass">bsg_dff_en_bypass</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-reset-en-bypass">bsg_dff_reset_en_bypass</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dff-reset-set-clear">bsg_dff_reset_set_clear</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-dlatch">bsg_dlatch</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#decode-releted-unit">Decode Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-decode">bsg_decode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-decode-with-v">bsg_decode_with_v</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-encode-one-hot">bsg_encode_one_hot</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-expand-bitmask">bsg_expand_bitmask</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-gray-to-binary">bsg_gray_to_binary</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#defines">Defines</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-defines">bsg_defines</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#edge">Edge</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-edge-detect">bsg_edge_detect</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#hash-bank-releted-unit">Hash Bank Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-hash-bank">bsg_hash_bank</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-hash-bank-reverse">bsg_hash_bank_reverse</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#divider-releted-unit">Divider Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-idiv-iterative">bsg_idiv_iterative</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-idiv-iterative-controller">bsg_idiv_iterative_controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-id-pool">bsg_id_pool</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#comparator-releted-unit">Comparator Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-less-than">bsg_less_than</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#linear-shifter-releted-uint">Linear Shifter Releted Uint</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-level-shift-up-down-sink">bsg_level_shift_up_down_sink</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-level-shift-up-down-source">bsg_level_shift_up_down_source</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-lfsr">bsg_lfsr</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#arbitration-releted-unit">Arbitration Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-locking-arb-fixed">bsg_locking_arb_fixed</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#pseudo-tree-releted-unit">Pseudo_Tree Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-lru-pseudo-tree-backup">bsg_lru_pseudo_tree_backup</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-lru-pseudo-tree-decode">bsg_lru_pseudo_tree_decode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-lru-pseudo-tree-encode">bsg_lru_pseudo_tree_encode</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#selector-releted-unit">Selector Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mux">bsg_mux</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mux2-gatestack">bsg_mux2_gatestack</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-muxi2-gatestack">bsg_muxi2_gatestack</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mux-bitwise">bsg_mux_bitwise</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mux-butterfly">bsg_mux_butterfly</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mux-one-hot">bsg_mux_one_hot</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-mux-segmented">bsg_mux_segmented</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#pg-tree-releted-unit">pg_tree Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-pg-tree">bsg_pg_tree</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#popcount-releted-uint">Popcount Releted Uint</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-popcount">bsg_popcount</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#reduce-releted-uint">Reduce Releted Uint</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-reduce">bsg_reduce</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-reduce-segmented">bsg_reduce_segmented</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#rotate-shift-releted-unit">Rotate Shift Releted Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-rotate-left">bsg_rotate_left</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-rotate-right">bsg_rotate_right</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-round-robin-arb">bsg_round_robin_arb</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#scan">scan</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-scan">bsg_scan</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#cyclically-arbitration">Cyclically Arbitration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-strobe">bsg_strobe</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#swap-unit">Swap Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-swap">bsg_swap</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#edge-detection-unit">Edge Detection Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-thermometer-count">bsg_thermometer_count</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#output-fixed-bit-value-unit">Output Fixed Bit Value Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-tiehi">bsg_tiehi</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bsg-tielo">bsg_tielo</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#output-switching-position-unit">Output Switching Position Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-transpose">bsg_transpose</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#unconcentrate-uint">Unconcentrate Uint</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-unconcentrate-static">bsg_unconcentrate_static</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#reset-unit">Reset Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-wait-after-reset">bsg_wait_after_reset</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#wait-cycles-unit">Wait Cycles Unit</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#bsg-wait-cycles">bsg_wait_cycles</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BasejumpDoc</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>bsg_misc</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/source/bsg_misc.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="bsg-misc">
<h1>bsg_misc<a class="headerlink" href="#bsg-misc" title="Permalink to this headline">¶</a></h1>
<div class="section" id="multiplier-releted-unint">
<h2>Multiplier Releted Unint<a class="headerlink" href="#multiplier-releted-unint" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-mul-comp42">
<h3>bsg_mul_comp42<a class="headerlink" href="#bsg-mul-comp42" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a adder for mul.</p>
</li>
<li><p>Parameter</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>4</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>cr_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>cl_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>c_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>s_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul_comp42.jpg" src="source\image/bsg_mul_comp42.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mul-comp42-rep">
<h3>bsg_mul_comp42_rep<a class="headerlink" href="#bsg-mul-comp42-rep" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module combine vectors of results from blocks.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>blocks_p</p></td>
<td><p>signal width</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>4*blocks_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>cr_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>cl_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>c_o</p></td>
<td><p>blocks_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>s_o</p></td>
<td><p>blocks_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul_comp42_rep.jpg" src="source\image/bsg_mul_comp42_rep.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mul-booth-4-block">
<h3>bsg_mul_booth_4_block<a class="headerlink" href="#bsg-mul-booth-4-block" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a block of mul_booth_4.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>S_above_vec_p</p></td>
<td><p>select signal</p></td>
<td><p>4’b0000</p></td>
</tr>
<tr class="row-odd"><td><p>dot_bar_vec_p</p></td>
<td><p>select signal</p></td>
<td><p>4’b0000</p></td>
</tr>
<tr class="row-even"><td><p>B_vec_p</p></td>
<td><p>select signal</p></td>
<td><p>4’b0000</p></td>
</tr>
<tr class="row-odd"><td><p>one_vec_p</p></td>
<td><p>select signal</p></td>
<td><p>4’b0000</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>SDN_i</p></td>
<td><p>15</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>cr_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>y_i</p></td>
<td><p>8</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>cl_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>c_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>s_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul_comp42_rep.jpg" src="source\image/bsg_mul_comp42_rep.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mul-booth-4-block-rep">
<h3>bsg_mul_booth_4_block_rep<a class="headerlink" href="#bsg-mul-booth-4-block-rep" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module combine vectors of results from blocks.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>blocks_p</p></td>
<td><p>input and output data width</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>S_above_vec_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>dot_bar_vec_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>B_vec_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>one_vec_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>SDN_i</p></td>
<td><p>15</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>cr_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>y_vec_i</p></td>
<td><p>8*blocks_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>cl_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>c_o</p></td>
<td><p>blocks_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>s_o</p></td>
<td><p>blocks_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul_booth_4_block_rep.jpg" src="source\image/bsg_mul_booth_4_block_rep.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-imul-iterative">
<h3>bsg_imul_iterative<a class="headerlink" href="#bsg-imul-iterative" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is an 32bit integer iterative multiplier, capable of signed &amp; unsigned multiplication.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>32</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p></li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_imul_iterative.jpg" src="source\image/bsg_imul_iterative.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mul-array">
<h3>bsg_mul_array<a class="headerlink" href="#bsg-mul-array" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a pipelined unsigned array multiplier.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>pipeline_p</p></td>
<td><p>selcet signal</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 20%" />
<col style="width: 15%" />
<col style="width: 54%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>rst_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>2*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul_array.jpg" src="source\image/bsg_mul_array.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mul-array-row">
<h3>bsg_mul_array_row<a class="headerlink" href="#bsg-mul-array-row" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a pipelined adder.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>row_idx_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>pipeline_p</p></td>
<td><p>selcet signal</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p></li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul_array_row.jpg" src="source\image/bsg_mul_array_row.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mul-pipelined">
<h3>bsg_mul_pipelined<a class="headerlink" href="#bsg-mul-pipelined" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a library of multipliers.</p>
</li>
</ul>
</div>
<div class="section" id="bsg-mul-synth">
<h3>bsg_mul_synth<a class="headerlink" href="#bsg-mul-synth" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is synthesized multiplier.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>2*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul_synth.jpg" src="source\image/bsg_mul_synth.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mul">
<h3>bsg_mul<a class="headerlink" href="#bsg-mul" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a pipeline multiplier.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 20%" />
<col style="width: 15%" />
<col style="width: 54%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>x_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>y_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>signed_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>z_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul.jpg" src="source\image/bsg_mul.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="logic-gate-releted-unit">
<h2>Logic Gate Releted Unit<a class="headerlink" href="#logic-gate-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-abs">
<h3>bsg_abs<a class="headerlink" href="#bsg-abs" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module calculates the absolute value of signed integers.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>a_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_abs.jpg" src="source\image/bsg_abs.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-and">
<h3>bsg_and<a class="headerlink" href="#bsg-and" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two-input AND gate.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_and.jpg" src="source\image/bsg_and.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-inv">
<h3>bsg_inv<a class="headerlink" href="#bsg-inv" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is an inverter.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_inv.jpg" src="source\image/bsg_inv.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-nand">
<h3>bsg_nand<a class="headerlink" href="#bsg-nand" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two-input NAND gate.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nand.jpg" src="source\image/bsg_nand.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-nor2">
<h3>bsg_nor2<a class="headerlink" href="#bsg-nor2" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two-input NOR gate.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nor2.jpg" src="source\image/bsg_nor2.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-nor3">
<h3>bsg_nor3<a class="headerlink" href="#bsg-nor3" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a three-input NOR gate.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>c_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nor3.jpg" src="source\image/bsg_nor3.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-xnor">
<h3>bsg_xnor<a class="headerlink" href="#bsg-xnor" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two-input XNOR gate.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_xnor.jpg" src="source\image/bsg_xnor.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-xor">
<h3>bsg_xor<a class="headerlink" href="#bsg-xor" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two-input XOR gate.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_xor.jpg" src="source\image/bsg_xor.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="adder-releted-unit">
<h2>Adder Releted Unit<a class="headerlink" href="#adder-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-adder-cin">
<h3>bsg_adder_cin<a class="headerlink" href="#bsg-adder-cin" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module implements a simple adder with cin.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>cin_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_adder_cin.jpg" src="source\image/bsg_adder_cin.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-adder-one-hot">
<h3>bsg_adder_one_hot<a class="headerlink" href="#bsg-adder-one-hot" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module calculates the absolute value of signed integers.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 21%" />
<col style="width: 56%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>output_width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>assert (output_width_p &gt;= width_p)</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_adder_one_hot.jpg" src="source\image/bsg_adder_one_hot.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-adder-ripple-carry">
<h3>bsg_adder_ripple_carry<a class="headerlink" href="#bsg-adder-ripple-carry" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a traveling wave carry adder.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>s_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>c_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_adder_ripple_carry.jpg" src="source\image/bsg_adder_ripple_carry.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="encoder-releted-unit">
<h2>Encoder Releted Unit<a class="headerlink" href="#encoder-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-priority-encode">
<h3>bsg_priority_encode<a class="headerlink" href="#bsg-priority-encode" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to encode and output the input data twice.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 21%" />
<col style="width: 47%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lo_to_hi_p</p></td>
<td><p>control signal</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 28%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>addr_o</p></td>
<td><p><a href="#id1"><span class="problematic" id="id2">`</span></a>BSG_SAFE_CLOG2(width_p)-1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_priority_encode.jpg" src="source\image/bsg_priority_encode.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-priority-encode-one-hot-out">
<h3>bsg_priority_encode_one_hot_out<a class="headerlink" href="#bsg-priority-encode-one-hot-out" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module encodes by one-hot and outputs the input data.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 21%" />
<col style="width: 47%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lo_to_hi_p</p></td>
<td><p>control signal</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 28%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_priority_encode_one_hot_out.jpg" src="source\image/bsg_priority_encode_one_hot_out.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-arb-fixed">
<h3>bsg_arb_fixed<a class="headerlink" href="#bsg-arb-fixed" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a priority encoder that can control the output to all 0 or the encoded result.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>inputs_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lo_to_hi_p</p></td>
<td><p>control signal</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>ready_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>reqs_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>grants_0</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_arb_fixed.jpg" src="source\image/bsg_arb_fixed.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-arb-round-robin">
<h3>bsg_arb_round_robin<a class="headerlink" href="#bsg-arb-round-robin" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a circular encoder.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 68%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>reqs_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>grants_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_arb_round_robin.jpg" src="source\image/bsg_arb_round_robin.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-arrary-concentrate">
<h3>bsg_arrary_concentrate<a class="headerlink" href="#bsg-arrary-concentrate" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module outputs an input array of a certain number of digits.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 15%" />
<col style="width: 49%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>pattern_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>dense_els_lp</p></td>
<td><p>input data width</p></td>
<td><p>$bits(pattern_els_p)</p></td>
</tr>
<tr class="row-odd"><td><p>sparse_els_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id3"><span class="problematic" id="id4">`</span></a>BSG_COUNTONES_SYNTH(pattern_els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 27%" />
<col style="width: 52%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>dense_els_lp*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>sparse_els_lp*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_arrary_concentrate.jpg" src="source\image/bsg_arrary_concentrate.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-array-reverse">
<h3>bsg_array_reverse<a class="headerlink" href="#bsg-array-reverse" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module reverse the input array for output.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 15%" />
<col style="width: 49%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 27%" />
<col style="width: 52%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_array_reverse.jpg" src="source\image/bsg_array_reverse.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-binary-plus-one-to-gray">
<h3>bsg_binary_plus_one_to_gray<a class="headerlink" href="#bsg-binary-plus-one-to-gray" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module converts binary input + 1 to gray code.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 16%" />
<col style="width: 53%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 15%" />
<col style="width: 20%" />
<col style="width: 55%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>binary_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>gray_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_binary_plus_one_to_gray.jpg" src="source\image/bsg_binary_plus_one_to_gray.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="buffer-releted-unit">
<h2>Buffer Releted Unit<a class="headerlink" href="#buffer-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-buf">
<h3>bsg_buf<a class="headerlink" href="#bsg-buf" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a buffer circuit.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 16%" />
<col style="width: 53%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 15%" />
<col style="width: 20%" />
<col style="width: 55%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_buf.jpg" src="source\image/bsg_buf.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-buf-ctrl">
<h3>bsg_buf_ctrl<a class="headerlink" href="#bsg-buf-ctrl" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module buff 1 bit control signal to width_p vector.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 16%" />
<col style="width: 53%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 15%" />
<col style="width: 20%" />
<col style="width: 55%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_buf_ctrl.jpg" src="source\image/bsg_buf_ctrl.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-clkbuf">
<h3>bsg_clkbuf<a class="headerlink" href="#bsg-clkbuf" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a buffer.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 16%" />
<col style="width: 53%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>strength_p</p></td>
<td><p>no</p></td>
<td><p>8</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 15%" />
<col style="width: 20%" />
<col style="width: 55%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_clkbuf.jpg" src="source\image/bsg_clkbuf.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="bsg">
<h2>bsg<a class="headerlink" href="#bsg" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-concentrate-static">
<h3>bsg_concentrate_static<a class="headerlink" href="#bsg-concentrate-static" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module given a bunch of signals, and a bitvector parameter,concentrate those bits together into a more condensed vector.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 41%" />
<col style="width: 42%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>pattern_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>width_lp</p></td>
<td><p>input data width</p></td>
<td><p>$bits(pattern_els_p)</p></td>
</tr>
<tr class="row-even"><td><p>set_els_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id5"><span class="problematic" id="id6">`</span></a>BSG_COUNTONES_SYNTH(pattern_els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>set_els_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_concentrate_static.jpg" src="source\image/bsg_concentrate_static.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="id7">
<h2>bsg<a class="headerlink" href="#id7" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-circular-ptr">
<h3>bsg_circular_ptr<a class="headerlink" href="#bsg-circular-ptr" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module implements a circular pointer that can be incremented by at most max_add_p and points to slots_p slots.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>slots_p</p></td>
<td><p>output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>max_add_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>ptr_width_lp</p></td>
<td><p>output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Type</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>add_i</p></td>
<td><p>$clog2(max_add_p+1)</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>n_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_circular_ptr.jpg" src="source\image/bsg_circular_ptr.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-clkgate-optional">
<h3>bsg_clkgate_optional<a class="headerlink" href="#bsg-clkgate-optional" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is an integrated clock cell using a negative latch and an AND gate.</p>
</li>
<li><p>Parameter</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Type</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>INPUT</p></td>
<td><p>en_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>bypass_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>gated_clock_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_clkgate_optional.jpg" src="source\image/bsg_clkgate_optional.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="counter-releted-unit">
<h2>Counter Releted Unit<a class="headerlink" href="#counter-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-counter-clear-up">
<h3>bsg_counter_clear_up<a class="headerlink" href="#bsg-counter-clear-up" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This counter counts up and is occasionally cleared.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>max_val_p</p></td>
<td><p>set the max value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>init_val_p</p></td>
<td><p>set the initial value of the count</p></td>
<td><p><a href="#id8"><span class="problematic" id="id9">`</span></a>BSG_UNDEFINED_IN_SIM(‘0)</p></td>
</tr>
<tr class="row-even"><td><p>ptr_width_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id10"><span class="problematic" id="id11">`</span></a>BSG_SAFE_CLOG2(max_val_p+1)</p></td>
</tr>
<tr class="row-odd"><td><p>disable_overflow_warning_p</p></td>
<td><p>overflow signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>CLEAR</p></td>
<td><p>clear_i</p></td>
<td><p>1</p></td>
<td><p>clear input port</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT</p></td>
<td><p>up_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>count_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_clear_up.jpg" src="source\image/bsg_counter_clear_up.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-clear-up-one-hot">
<h3>bsg_counter_clear_up_one_hot<a class="headerlink" href="#bsg-counter-clear-up-one-hot" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This counter is a one hot counter only one output bit is set at any time.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>max_val_p</p></td>
<td><p>set the max value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>init_val_p</p></td>
<td><p>set the initial value of the count</p></td>
<td><p>(width_lp) ‘ (1)</p></td>
</tr>
<tr class="row-even"><td><p>width_lp</p></td>
<td><p>output data width</p></td>
<td><p>max_val_p+1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>CLEAR</p></td>
<td><p>clear_i</p></td>
<td><p>1</p></td>
<td><p>clear input port</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT</p></td>
<td><p>up_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>count_o</p></td>
<td><p>width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_clear_up_one_hot.jpg" src="source\image/bsg_counter_clear_up_one_hot.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-clock-downsample">
<h3>bsg_counter_clock_downsample<a class="headerlink" href="#bsg-counter-clock-downsample" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This counter will counter down from val_i to 0.When the counter hits 0, the output clk_r_o will invert.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>val_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>clk_r_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_clock_downsample.jpg" src="source\image/bsg_counter_clock_downsample.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-dynamic-limit">
<h3>bsg_counter_dynamic_limit<a class="headerlink" href="#bsg-counter-dynamic-limit" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a counter with dynamic limit that repeats counting from zero to overflow value.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>limit_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>counter_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_dynamic_limit.jpg" src="source\image/bsg_counter_dynamic_limit.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-dynamic-limit-en">
<h3>bsg_counter_dynamic_limit_en<a class="headerlink" href="#bsg-counter-dynamic-limit-en" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module implements simple counter with enable signal and dynamic overflow limit.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 56%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>en_i</p></td>
<td><p>1</p></td>
<td><p>setting  port</p></td>
</tr>
<tr class="row-odd"><td><p>limit_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>counter_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>overflowed_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_dynamic_limit_en.jpg" src="source\image/bsg_counter_dynamic_limit_en.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-overflow-en">
<h3>bsg_counter_overflow_en<a class="headerlink" href="#bsg-counter-overflow-en" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a counter with an overflow flag bit.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>max_val_p</p></td>
<td><p>max value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>init_val_p</p></td>
<td><p>initial value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>ptr_width_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id12"><span class="problematic" id="id13">`</span></a>BSG_SAFE_CLOG2(max_val_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 56%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>en_i</p></td>
<td><p>1</p></td>
<td><p>setting  port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>count_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>overflow_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_overflow_en.jpg" src="source\image/bsg_counter_overflow_en.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-overflow-set-en">
<h3>bsg_counter_overflow_set_en<a class="headerlink" href="#bsg-counter-overflow-set-en" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a counter with a set signal and an overflow flag signal.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>max_val_p</p></td>
<td><p>max value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>lg_max_val_lp</p></td>
<td><p>input and output data width</p></td>
<td><p><a href="#id14"><span class="problematic" id="id15">`</span></a>BSG_SAFE_CLOG2(max_val_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 16%" />
<col style="width: 22%" />
<col style="width: 52%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>set_i</p></td>
<td><p>1</p></td>
<td><p>setting  port</p></td>
</tr>
<tr class="row-odd"><td><p>val_i</p></td>
<td><p>lg_max_val_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>count_o</p></td>
<td><p>lg_max_val_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>overflow_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_overflow_set_en.jpg" src="source\image/bsg_counter_overflow_set_en.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-set-down">
<h3>bsg_counter_set_down<a class="headerlink" href="#bsg-counter-set-down" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a decrement counter with a set.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>init_val_p</p></td>
<td><p>initial value</p></td>
<td><p>‘0</p></td>
</tr>
<tr class="row-even"><td><p>set_and_down_exclusive_p</p></td>
<td><p>flag bit</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 16%" />
<col style="width: 22%" />
<col style="width: 52%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>set_i</p></td>
<td><p>1</p></td>
<td><p>setting  port</p></td>
</tr>
<tr class="row-odd"><td><p>val_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>down_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>count_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_set_down.jpg" src="source\image/bsg_counter_set_down.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-set-en">
<h3>bsg_counter_set_en<a class="headerlink" href="#bsg-counter-set-en" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a decrement counter with a set.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>max_val_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lg_max_val_lp</p></td>
<td><p>input and output data width</p></td>
<td><p><a href="#id16"><span class="problematic" id="id17">`</span></a>BSG_SAFE_CLOG2(max_val_p)</p></td>
</tr>
<tr class="row-even"><td><p>reset_val_p</p></td>
<td><p>reset value</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 16%" />
<col style="width: 22%" />
<col style="width: 52%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>set_i</p></td>
<td><p>1</p></td>
<td><p>setting  port</p></td>
</tr>
<tr class="row-odd"><td><p>val_i</p></td>
<td><p>lg_max_val_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>en_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>count_o</p></td>
<td><p>lg_max_val_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_set_en.jpg" src="source\image/bsg_counter_set_en.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-up-down">
<h3>bsg_counter_up_down<a class="headerlink" href="#bsg-counter-up-down" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is an up-down counter with initial and max values.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>max_val_p</p></td>
<td><p>max value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>init_val_p</p></td>
<td><p>initial value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>max_step_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>step_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id18"><span class="problematic" id="id19">`</span></a>BSG_WIDTH(max_step_p)</p></td>
</tr>
<tr class="row-even"><td><p>ptr_width_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id20"><span class="problematic" id="id21">`</span></a>BSG_WIDTH(max_val_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 16%" />
<col style="width: 22%" />
<col style="width: 52%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>up_i</p></td>
<td><p>step_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>down_i</p></td>
<td><p>step_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>count_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_up_down.jpg" src="source\image/bsg_counter_up_down.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counter-up-down-variable">
<h3>bsg_counter_up_down_variable<a class="headerlink" href="#bsg-counter-up-down-variable" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is an up-down counter with initial and max values.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>max_val_p</p></td>
<td><p>max value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>init_val_p</p></td>
<td><p>initial value</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>max_step_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>step_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id22"><span class="problematic" id="id23">`</span></a>BSG_WIDTH(max_step_p)</p></td>
</tr>
<tr class="row-even"><td><p>ptr_width_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id24"><span class="problematic" id="id25">`</span></a>BSG_WIDTH(max_val_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 16%" />
<col style="width: 22%" />
<col style="width: 52%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>up_i</p></td>
<td><p>step_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>down_i</p></td>
<td><p>step_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>count_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counter_up_down_variable.jpg" src="source\image/bsg_counter_up_down_variable.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-counting-leading-zeros">
<h3>bsg_counting_leading_zeros<a class="headerlink" href="#bsg-counting-leading-zeros" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a priority encoder that encodes the input reversed first.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 15%" />
<col style="width: 28%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>num_zero_o</p></td>
<td><p><a href="#id26"><span class="problematic" id="id27">`</span></a>BSG_SAFE_CLOG2(width_p)</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_counting_leading_zeros.jpg" src="source\image/bsg_counting_leading_zeros.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-cycle-counter">
<h3>bsg_cycle_counter<a class="headerlink" href="#bsg-cycle-counter" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a loop counter.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>i_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>o_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 23%" />
<col style="width: 20%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>ctr_r_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_cycle_counter.jpg" src="source\image/bsg_cycle_counter.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="crossbar-releted-unit">
<h2>Crossbar Releted Unit<a class="headerlink" href="#crossbar-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-crossbar-control-basic-o-by-i">
<h3>bsg_crossbar_control_basic_o_by_i<a class="headerlink" href="#bsg-crossbar-control-basic-o-by-i" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module generates the control signals for bsg_router_crossbar_o_by_i.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>i_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>o_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>lg_o_els_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id28"><span class="problematic" id="id29">`</span></a>BSG_SAFE_CLOG2(o_els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 23%" />
<col style="width: 20%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>valid_i</p></td>
<td><p>i_els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>sel_io_i</p></td>
<td><p>i_els_p*lg_o_els_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>ready_and_i</p></td>
<td><p>o_els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>yumi_o</p></td>
<td><p>i_els_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>valid_o</p></td>
<td><p>step_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>grants_oi_one_hot_o</p></td>
<td><p>o_els_p*i_els_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_crossbar_control_basic_o_by_i.jpg" src="source\image/bsg_crossbar_control_basic_o_by_i.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-crossbar-o-by-i">
<h3>bsg_crossbar_o_by_i<a class="headerlink" href="#bsg-crossbar-o-by-i" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a benes network implementation.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 35%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>i_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>o_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 23%" />
<col style="width: 20%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>i_els_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>sel_oi_one_hot_i</p></td>
<td><p>o_els_p*i_els_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>o_els_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_crossbar_o_by_i.jpg" src="source\image/bsg_crossbar_o_by_i.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="dff-releted-unit">
<h2>Dff Releted Unit<a class="headerlink" href="#dff-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-dff">
<h3>bsg_dff<a class="headerlink" href="#bsg-dff" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a dff with no reset Port. It is triggered by positive edge of the clock.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>data width of input and output port</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>strength_p</p></td>
<td><p>drive strength</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="../_images/bsg_dff.svg" src="../_images/bsg_dff.svg" /></div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-en">
<h3>bsg_dff_en<a class="headerlink" href="#bsg-dff-en" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a dff with enable Port but no reset Port. It is triggered by positive edge of the clock.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>data width of input and output port</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>strength_p</p></td>
<td><p>drive strength</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>en_i</p></td>
<td><p>1</p></td>
<td><p>enable port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="../_images/bsg_dff_en.svg" src="../_images/bsg_dff_en.svg" /></div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-reset">
<h3>bsg_dff_reset<a class="headerlink" href="#bsg-dff-reset" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a dff with reset Port.It is triggered by positive edge of the clock.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 68%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>data width of input and output port</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>reset_val_p</p></td>
<td><p>Bit extended reset_val_p is initial value of data_o after reset</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="../_images/bsg_dff_reset.svg" src="../_images/bsg_dff_reset.svg" /></div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-reset-en">
<h3>bsg_dff_reset_en<a class="headerlink" href="#bsg-dff-reset-en" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a dff with reset and enable Port.It is triggered by positive edge of the clock.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 68%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>data width of input and output port</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>reset_val_p</p></td>
<td><p>Bit extended reset_val_p is initial value of data_o after reset</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>en_i</p></td>
<td><p>1</p></td>
<td><p>enable port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_dff_reset_en.svg" src="source\image/bsg_dff_reset_en.svg" /></div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-negedge-reset">
<h3>bsg_dff_negedge_reset<a class="headerlink" href="#bsg-dff-negedge-reset" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This dff is negative edge triggered, D-TYPE flip-flop with active-high synchronous reset.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 68%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_dff_negedge_reset.jpg" src="source\image/bsg_dff_negedge_reset.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-gatestack">
<h3>bsg_dff_gatestack<a class="headerlink" href="#bsg-dff-gatestack" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The cell provides three ports(i0,i1,o) and consists of width_p flip-flops in parallel.This dff gatestack is positive edge of i1 triggered.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 68%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>i0</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>i1</p></td>
<td><p>width_p</p></td>
<td><p>data transmission trigger port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_dff_gatestack.jpg" src="source\image/bsg_dff_gatestack.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-chain">
<h3>bsg_dff_chain<a class="headerlink" href="#bsg-dff-chain" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>Chain several Dffs together. A Dff chain consists of  width_p serial <a class="reference internal" href="#bsg-dff">bsg_dff</a>. It is positive edge triggered.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 68%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>num_stages_p</p></td>
<td><p>stage number of <a class="reference internal" href="#bsg-dff">bsg_dff</a></p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_dff_chain.jpg" src="source\image/bsg_dff_chain.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-en-bypass">
<h3>bsg_dff_en_bypass<a class="headerlink" href="#bsg-dff-en-bypass" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The output of this module is always equal to the input.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>strength_p</p></td>
<td><p>set drive strength</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>en_i</p></td>
<td><p>1</p></td>
<td><p>enable port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_dff_en_bypass.jpg" src="source\image/bsg_dff_en_bypass.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-reset-en-bypass">
<h3>bsg_dff_reset_en_bypass<a class="headerlink" href="#bsg-dff-reset-en-bypass" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The output of this module is always equal to the input and comes with a reset signal.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 68%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>reset_val_p</p></td>
<td><p>Bit extended reset_val_p is initial value of data_o after reset</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>en_i</p></td>
<td><p>1</p></td>
<td><p>enable port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_dff_reset_en_bypass.jpg" src="source\image/bsg_dff_reset_en_bypass.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dff-reset-set-clear">
<h3>bsg_dff_reset_set_clear<a class="headerlink" href="#bsg-dff-reset-set-clear" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>Output different results in different modes of the ‘clear_over_set_p’ signal.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 63%" />
<col style="width: 19%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>clear_over_set_p</p></td>
<td><p>set the set signal and clear signal priorities</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>set_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>clear_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_dff_reset_set_clear.jpg" src="source\image/bsg_dff_reset_set_clear.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-dlatch">
<h3>bsg_dlatch<a class="headerlink" href="#bsg-dlatch" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This unit module is a latch.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 33%" />
<col style="width: 44%" />
<col style="width: 23%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>i_know_this_is_a_bad_idea_p</p></td>
<td><p>choose whether to show fatal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_dlatch.jpg" src="source\image/bsg_dlatch.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="decode-releted-unit">
<h2>Decode Releted Unit<a class="headerlink" href="#decode-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-decode">
<h3>bsg_decode<a class="headerlink" href="#bsg-decode" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This unit is a decoder.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 33%" />
<col style="width: 44%" />
<col style="width: 23%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>num_out_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 32%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p><a href="#id30"><span class="problematic" id="id31">`</span></a>BSG_SAFE_CLOG2(num_out_p)</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>num_out_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_decode.jpg" src="source\image/bsg_decode.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-decode-with-v">
<h3>bsg_decode_with_v<a class="headerlink" href="#bsg-decode-with-v" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This unit is a decoder and can control whether the output is zero or decoder.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 33%" />
<col style="width: 44%" />
<col style="width: 23%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>num_out_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 32%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>i</p></td>
<td><p><a href="#id32"><span class="problematic" id="id33">`</span></a>BSG_SAFE_CLOG2(num_out_p)</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>control port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>num_out_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_decode_with_v.jpg" src="source\image/bsg_decode_with_v.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-encode-one-hot">
<h3>bsg_encode_one_hot<a class="headerlink" href="#bsg-encode-one-hot" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a one hot encoder.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>o_to_hi_p</p></td>
<td><p>select signal</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>debug_p</p></td>
<td><p>debug signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>addr_o</p></td>
<td><p><a href="#id34"><span class="problematic" id="id35">`</span></a>BSG_SAFE_CLOG2(width_p)</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_encode_one_hot.jpg" src="source\image/bsg_encode_one_hot.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-expand-bitmask">
<h3>bsg_expand_bitmask<a class="headerlink" href="#bsg-expand-bitmask" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module expands each bit in the input vector by the factor of expand_p.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>in_width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>expand_p</p></td>
<td><p>select signal</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>in_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>in_width_p*expand_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_expand_bitmask.jpg" src="source\image/bsg_expand_bitmask.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-gray-to-binary">
<h3>bsg_gray_to_binary<a class="headerlink" href="#bsg-gray-to-binary" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module converts gray code into binary code.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>gray_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>binary_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_gray_to_binary.jpg" src="source\image/bsg_gray_to_binary.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="defines">
<h2>Defines<a class="headerlink" href="#defines" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-defines">
<h3>bsg_defines<a class="headerlink" href="#bsg-defines" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a file containing the required macro definition.</p>
</li>
</ul>
</div>
</div>
<div class="section" id="edge">
<h2>Edge<a class="headerlink" href="#edge" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-edge-detect">
<h3>bsg_edge_detect<a class="headerlink" href="#bsg-edge-detect" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This unit produces the fall edge.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>falling_not_rising_p</p></td>
<td><p>input and output data width</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>sig_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>detect_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_edge_detect.jpg" src="source\image/bsg_edge_detect.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="hash-bank-releted-unit">
<h2>Hash Bank Releted Unit<a class="headerlink" href="#hash-bank-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-hash-bank">
<h3>bsg_hash_bank<a class="headerlink" href="#bsg-hash-bank" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module takes a binary address, and a constant number of banks, and then hashes the address across the banks efficiently; outputing the bank #, and the index at that bank.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>banks_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>index_width_lp</p></td>
<td><p>output data width</p></td>
<td><p>$clog2((2**width_p+banks_p-1)/banks_p)</p></td>
</tr>
<tr class="row-odd"><td><p>lg_banks_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id36"><span class="problematic" id="id37">`</span></a>BSG_SAFE_CLOG2(banks_p)</p></td>
</tr>
<tr class="row-even"><td><p>debug_lp</p></td>
<td><p>debug signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>bank_o</p></td>
<td><p>lg_banks_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>index_o</p></td>
<td><p>index_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_hash_bank.jpg" src="source\image/bsg_hash_bank.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-hash-bank-reverse">
<h3>bsg_hash_bank_reverse<a class="headerlink" href="#bsg-hash-bank-reverse" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is the inverse,taking a bank number and an index, and producing the original address.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>banks_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>index_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>$clog2((2**width_p+banks_p-1)/banks_p)</p></td>
</tr>
<tr class="row-odd"><td><p>lg_banks_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id38"><span class="problematic" id="id39">`</span></a>BSG_SAFE_CLOG2(banks_p)</p></td>
</tr>
<tr class="row-even"><td><p>debug_lp</p></td>
<td><p>debug signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>index_i</p></td>
<td><p>index_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>bank_i</p></td>
<td><p>lg_banks_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_hash_bank_reverse.jpg" src="source\image/bsg_hash_bank_reverse.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="divider-releted-unit">
<h2>Divider Releted Unit<a class="headerlink" href="#divider-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-idiv-iterative">
<h3>bsg_idiv_iterative<a class="headerlink" href="#bsg-idiv-iterative" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is an N-bit integer iterative divider, capable of signed &amp; unsigned division.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>32</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p></li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_idiv_iterative.jpg" src="source\image/bsg_idiv_iterative.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-idiv-iterative-controller">
<h3>bsg_idiv_iterative_controller<a class="headerlink" href="#bsg-idiv-iterative-controller" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The controller of bsg_idiv_iterative module.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>Internal signal  width</p></td>
<td><p>32</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p></li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_idiv_iterative_controller.jpg" src="source\image/bsg_idiv_iterative_controller.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-id-pool">
<h3>bsg_id_pool<a class="headerlink" href="#bsg-id-pool" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is an N-bit integer iterative divider, capable of signed &amp; unsigned division.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>id_width_lp</p></td>
<td><p>input and output data width</p></td>
<td><p><a href="#id40"><span class="problematic" id="id41">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p></li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_id_pool.jpg" src="source\image/bsg_id_pool.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="comparator-releted-unit">
<h2>Comparator Releted Unit<a class="headerlink" href="#comparator-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-less-than">
<h3>bsg_less_than<a class="headerlink" href="#bsg-less-than" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two input comparer.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>a_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>b_i</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_less_than.jpg" src="source\image/bsg_less_than.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="linear-shifter-releted-uint">
<h2>Linear Shifter Releted Uint<a class="headerlink" href="#linear-shifter-releted-uint" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-level-shift-up-down-sink">
<h3>bsg_level_shift_up_down_sink<a class="headerlink" href="#bsg-level-shift-up-down-sink" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module represents a simple level shifter.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>v0_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v1_en_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>v1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_level_shift_up_down_sink.jpg" src="source\image/bsg_level_shift_up_down_sink.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-level-shift-up-down-source">
<h3>bsg_level_shift_up_down_source<a class="headerlink" href="#bsg-level-shift-up-down-source" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module represents a simple level shifter.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>v0_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v1_en_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>v1_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_level_shift_up_down_source.jpg" src="source\image/bsg_level_shift_up_down_source.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-lfsr">
<h3>bsg_lfsr<a class="headerlink" href="#bsg-lfsr" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a LFSR.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>init_val_p</p></td>
<td><p>initial signal</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>xor_mask_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_lfsr.jpg" src="source\image/bsg_lfsr.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="arbitration-releted-unit">
<h2>Arbitration Releted Unit<a class="headerlink" href="#arbitration-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-locking-arb-fixed">
<h3>bsg_locking_arb_fixed<a class="headerlink" href="#bsg-locking-arb-fixed" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a fixed priority arbitration unit.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>inputs_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lo_to_hi_p</p></td>
<td><p>select signal</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 59%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>INPUT</p></td>
<td><p>ready_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>unlock_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>reqs_i</p></td>
<td><p>inputs_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>grants_o</p></td>
<td><p>inputs_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_locking_arb_fixed.jpg" src="source\image/bsg_locking_arb_fixed.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="pseudo-tree-releted-unit">
<h2>Pseudo_Tree Releted Unit<a class="headerlink" href="#pseudo-tree-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-lru-pseudo-tree-backup">
<h3>bsg_lru_pseudo_tree_backup<a class="headerlink" href="#bsg-lru-pseudo-tree-backup" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a tree pseudo LRU backup finder.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>ways_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lg_ways_lp</p></td>
<td><p>cyclic variable</p></td>
<td><p><a href="#id42"><span class="problematic" id="id43">`</span></a>BSG_SAFE_CLOG2(ways_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 20%" />
<col style="width: 15%" />
<col style="width: 54%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>disabled_ways_i</p></td>
<td><p>ways_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>modify_mask_o</p></td>
<td><p>ways_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>modify_data_o</p></td>
<td><p>ways_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_lru_pseudo_tree_backup.jpg" src="source\image/bsg_lru_pseudo_tree_backup.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-lru-pseudo-tree-decode">
<h3>bsg_lru_pseudo_tree_decode<a class="headerlink" href="#bsg-lru-pseudo-tree-decode" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a Pseudo-Tree-LRU decode unit.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>ways_p</p></td>
<td><p>output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lg_ways_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id44"><span class="problematic" id="id45">`</span></a>BSG_SAFE_CLOG2(ways_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 20%" />
<col style="width: 15%" />
<col style="width: 54%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>way_id_i</p></td>
<td><p>lg_ways_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>ways_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>mask_o</p></td>
<td><p>ways_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_lru_pseudo_tree_decode.jpg" src="source\image/bsg_lru_pseudo_tree_decode.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-lru-pseudo-tree-encode">
<h3>bsg_lru_pseudo_tree_encode<a class="headerlink" href="#bsg-lru-pseudo-tree-encode" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a Pseudo-Tree-LRU encode unit.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>ways_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lg_ways_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id46"><span class="problematic" id="id47">`</span></a>BSG_SAFE_CLOG2(ways_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 20%" />
<col style="width: 15%" />
<col style="width: 54%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>lru_i</p></td>
<td><p>ways_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>way_id_o</p></td>
<td><p>lg_ways_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_lru_pseudo_tree_encode.jpg" src="source\image/bsg_lru_pseudo_tree_encode.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="selector-releted-unit">
<h2>Selector Releted Unit<a class="headerlink" href="#selector-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-mux">
<h3>bsg_mux<a class="headerlink" href="#bsg-mux" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a selector.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input  data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>balanced_p</p></td>
<td><p>assert signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>lg_els_lp</p></td>
<td><p>input  data width</p></td>
<td><p><a href="#id48"><span class="problematic" id="id49">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 21%" />
<col style="width: 56%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>sel_i</p></td>
<td><p>lg_els_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mux.jpg" src="source\image/bsg_mux.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mux2-gatestack">
<h3>bsg_mux2_gatestack<a class="headerlink" href="#bsg-mux2-gatestack" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two-selection selector with width of width_p bits.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>i0</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>i1</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>i2</p></td>
<td><p>width_p</p></td>
<td><p>select port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mux2_gatestack.jpg" src="source\image/bsg_mux2_gatestack.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-muxi2-gatestack">
<h3>bsg_muxi2_gatestack<a class="headerlink" href="#bsg-muxi2-gatestack" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two-selection selector with width of width_p bits.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>i0</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>i1</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>i2</p></td>
<td><p>width_p</p></td>
<td><p>select port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_muxi2_gatestack.jpg" src="source\image/bsg_muxi2_gatestack.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mux-bitwise">
<h3>bsg_mux_bitwise<a class="headerlink" href="#bsg-mux-bitwise" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a two-to-one data selector with width_p bit width.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 50%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 13%" />
<col style="width: 29%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data0_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>data1_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>sel_i</p></td>
<td><p>width_p</p></td>
<td><p>sel input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mux_bitwise.jpg" src="source\image/bsg_mux_bitwise.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mux-butterfly">
<h3>bsg_mux_butterfly<a class="headerlink" href="#bsg-mux-butterfly" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module has stages of mux which interleaves input data.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 50%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>lg_els_lp</p></td>
<td><p>input data width.</p></td>
<td><p><a href="#id50"><span class="problematic" id="id51">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 13%" />
<col style="width: 29%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data1_i</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>sel_i</p></td>
<td><p>lg_els_lp</p></td>
<td><p>sel input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mux_butterfly.jpg" src="source\image/bsg_mux_butterfly.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mux-one-hot">
<h3>bsg_mux_one_hot<a class="headerlink" href="#bsg-mux-one-hot" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a multi-bit selector with one-hot encoding.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 28%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>sel_one_hot_i</p></td>
<td><p>els_p</p></td>
<td><p>sel input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mux_one_hot.jpg" src="source\image/bsg_mux_one_hot.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-mux-segmented">
<h3>bsg_mux_segmented<a class="headerlink" href="#bsg-mux-segmented" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a two-selection selector with width of segment_width_p bits.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 51%" />
<col style="width: 31%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>data_width_lp</p></td>
<td><p>input and output data width.</p></td>
<td><p>segments_p*segment_width_p</p></td>
</tr>
<tr class="row-odd"><td><p>segments_p</p></td>
<td><p>number of segments</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>segment_width_p</p></td>
<td><p>width of each segment</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 19%" />
<col style="width: 58%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data0_i</p></td>
<td><p>data_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>data1_i</p></td>
<td><p>data_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>sel_i</p></td>
<td><p>segments_p</p></td>
<td><p>select port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>data_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mux_segmented.jpg" src="source\image/bsg_mux_segmented.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="pg-tree-releted-unit">
<h2>pg_tree Releted Unit<a class="headerlink" href="#pg-tree-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-pg-tree">
<h3>bsg_pg_tree<a class="headerlink" href="#bsg-pg-tree" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module builds a PG (propagate generate) tree.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>input_width_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>output_width_p</p></td>
<td><p>ouput data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>nodes_p</p></td>
<td><p>internal signal width</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>edges_lp</p></td>
<td><p>internal signal width</p></td>
<td><p>nodes_p*3</p></td>
</tr>
<tr class="row-even"><td><p>l_edge_p</p></td>
<td><p>index value</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>r_edge_p</p></td>
<td><p>index value</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>o_edge_p</p></td>
<td><p>index value</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>node_TYPE_p</p></td>
<td><p>index value</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>row_p</p></td>
<td><p>index value</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 20%" />
<col style="width: 57%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>p_i</p></td>
<td><p>input_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>g_i</p></td>
<td><p>input_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>p_o</p></td>
<td><p>output_width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>g_o</p></td>
<td><p>output_width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_pg_tree.jpg" src="source\image/bsg_pg_tree.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="popcount-releted-uint">
<h2>Popcount Releted Uint<a class="headerlink" href="#popcount-releted-uint" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-popcount">
<h3>bsg_popcount<a class="headerlink" href="#bsg-popcount" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module uses a recursive method to reduce the bit width of the input data.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 50%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 28%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>log2(width_p+1)</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_popcount.jpg" src="source\image/bsg_popcount.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="reduce-releted-uint">
<h2>Reduce Releted Uint<a class="headerlink" href="#reduce-releted-uint" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-reduce">
<h3>bsg_reduce<a class="headerlink" href="#bsg-reduce" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to perform the reduction.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>xor_p</p></td>
<td><p>xor operation judgment expression</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>and_p</p></td>
<td><p>and operation judgment expression</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>or_p</p></td>
<td><p>or operation judgment expression</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_reduce.jpg" src="source\image/bsg_reduce.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-reduce-segmented">
<h3>bsg_reduce_segmented<a class="headerlink" href="#bsg-reduce-segmented" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to perform the segment_width_p bit reduction.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 16%" />
<col style="width: 53%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>segments_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>xor_p</p></td>
<td><p>xor operation judgment expression</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>and_p</p></td>
<td><p>and operation judgment expression</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>or_p</p></td>
<td><p>or operation judgment expression</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>nor_p</p></td>
<td><p>nor operation judgment expression</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 32%" />
<col style="width: 49%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>segments_p*segment_width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>segments_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_reduce_segmented.jpg" src="source\image/bsg_reduce_segmented.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="rotate-shift-releted-unit">
<h2>Rotate Shift Releted Unit<a class="headerlink" href="#rotate-shift-releted-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-rotate-left">
<h3>bsg_rotate_left<a class="headerlink" href="#bsg-rotate-left" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a left shift.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 31%" />
<col style="width: 49%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>rot_i</p></td>
<td><p><a href="#id52"><span class="problematic" id="id53">`</span></a>BSG_SAFE_CLOG2(width_p)</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_nor2.jpg" src="source\image/bsg_nor2.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-rotate-right">
<h3>bsg_rotate_right<a class="headerlink" href="#bsg-rotate-right" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This is a right shift.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 31%" />
<col style="width: 49%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>rot_i</p></td>
<td><p><a href="#id54"><span class="problematic" id="id55">`</span></a>BSG_SAFE_CLOG2(width_p)</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_rotate_right.jpg" src="source\image/bsg_rotate_right.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-round-robin-arb">
<h3>bsg_round_robin_arb<a class="headerlink" href="#bsg-round-robin-arb" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module is a arbiter.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 37%" />
<col style="width: 38%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>inputs_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>lg_inputs_p</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id56"><span class="problematic" id="id57">`</span></a>BSG_SAFE_CLOG2(inputs_p)</p></td>
</tr>
<tr class="row-even"><td><p>reset_on_sr_p</p></td>
<td><p>selcet signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>hold_on_sr_p</p></td>
<td><p>selcet signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p></li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_mul_array_row.jpg" src="source\image/bsg_mul_array_row.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="scan">
<h2>scan<a class="headerlink" href="#scan" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-scan">
<h3>bsg_scan<a class="headerlink" href="#bsg-scan" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module can encode the input data by selecting different modes.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 50%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>xor_p</p></td>
<td><p>control signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>and_p</p></td>
<td><p>control signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>or_p</p></td>
<td><p>control signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>lo_to_hi_p</p></td>
<td><p>control signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>debug_p</p></td>
<td><p>control signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 28%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_scan.jpg" src="source\image/bsg_scan.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="cyclically-arbitration">
<h2>Cyclically Arbitration<a class="headerlink" href="#cyclically-arbitration" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-strobe">
<h3>bsg_strobe<a class="headerlink" href="#bsg-strobe" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to cyclically schedule arbitration.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 17%" />
<col style="width: 13%" />
<col style="width: 58%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>reset_r_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>init_val_r_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>strobe_r_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_strobe.jpg" src="source\image/bsg_strobe.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="swap-unit">
<h2>Swap Unit<a class="headerlink" href="#swap-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-swap">
<h3>bsg_swap<a class="headerlink" href="#bsg-swap" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The cell provides three ports(data_i,swap_i,data_o).The function of this module is to exchange the first row and the second row of the input array and output the position.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 15%" />
<col style="width: 54%" />
<col style="width: 31%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 62%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>swap_i</p></td>
<td><p>1</p></td>
<td><p>control port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_swap.jpg" src="source\image/bsg_swap.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="edge-detection-unit">
<h2>Edge Detection Unit<a class="headerlink" href="#edge-detection-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-thermometer-count">
<h3>bsg_thermometer_count<a class="headerlink" href="#bsg-thermometer-count" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>This module encodes and outputs the input data edge detection.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 21%" />
<col style="width: 47%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 28%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>$clog2(width_p+1)</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_thermometer_count.jpg" src="source\image/bsg_thermometer_count.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="output-fixed-bit-value-unit">
<h2>Output Fixed Bit Value Unit<a class="headerlink" href="#output-fixed-bit-value-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-tiehi">
<h3>bsg_tiehi<a class="headerlink" href="#bsg-tiehi" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to output width_p bit 1.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_tiehi.jpg" src="source\image/bsg_tiehi.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-tielo">
<h3>bsg_tielo<a class="headerlink" href="#bsg-tielo" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to output width_p bit 0.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 62%" />
<col style="width: 24%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_tielo.jpg" src="source\image/bsg_tielo.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="output-switching-position-unit">
<h2>Output Switching Position Unit<a class="headerlink" href="#output-switching-position-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-transpose">
<h3>bsg_transpose<a class="headerlink" href="#bsg-transpose" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to exchange the position of the bit width and the bit width of the input data for the output.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 16%" />
<col style="width: 53%" />
<col style="width: 32%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input and output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_transpose.jpg" src="source\image/bsg_transpose.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="unconcentrate-uint">
<h2>Unconcentrate Uint<a class="headerlink" href="#unconcentrate-uint" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-unconcentrate-static">
<h3>bsg_unconcentrate_static<a class="headerlink" href="#bsg-unconcentrate-static" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to extend the elements of the input vector according to the bit pattern.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 19%" />
<col style="width: 42%" />
<col style="width: 39%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input data width.</p></td>
<td><p><a href="#id58"><span class="problematic" id="id59">`</span></a>BSG_COUNTONES_SYNTH(pattern_els_p)</p></td>
</tr>
<tr class="row-odd"><td><p>pattern_els_p</p></td>
<td><p>output data width.</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 28%" />
<col style="width: 47%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_1p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>$bits(pattern_els_p)</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_unconcentrate_static.jpg" src="source\image/bsg_unconcentrate_static.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="reset-unit">
<h2>Reset Unit<a class="headerlink" href="#reset-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-wait-after-reset">
<h3>bsg_wait_after_reset<a class="headerlink" href="#bsg-wait-after-reset" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to wait a certain number of cycles after reset to begin.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 50%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>lg_wait_cycles_p</p></td>
<td><p>register variable bit width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>clk input port</p></td>
</tr>
<tr class="row-odd"><td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>ready_r_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_wait_after_reset.jpg" src="source\image/bsg_wait_after_reset.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
<div class="section" id="wait-cycles-unit">
<h2>Wait Cycles Unit<a class="headerlink" href="#wait-cycles-unit" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bsg-wait-cycles">
<h3>bsg_wait_cycles<a class="headerlink" href="#bsg-wait-cycles" title="Permalink to this headline">¶</a></h3>
<ul>
<li><p>Overview</p>
<p>The function of this module is to wait for several cycles before the circuit starts to work.</p>
</li>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 50%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>cycles_p</p></td>
<td><p>circuit intermediate variable bit width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 13%" />
<col style="width: 29%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>clk input port</p></td>
</tr>
<tr class="row-odd"><td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td><p>activate_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>ready_r_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_wait_cycles.jpg" src="source\image/bsg_wait_cycles.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
      
        <a href="bsg_mem.html" class="btn btn-neutral float-left" title="bsg_mem" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        
        &copy; Copyright 2020, Zion Group

    </p>
  </div>
    
    
    
    Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>