Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_encoder_top glbl -Oenable_linking_all_libraries -prj encoder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s encoder 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_encoder_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_axi_s_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_axi_s_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder_encoder_Pipeline_VITIS_LOOP_22_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_encoder_Pipeline_VITIS_LOOP_22_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder_encoder_Pipeline_VITIS_LOOP_50_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_encoder_Pipeline_VITIS_LOOP_50_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_regslice_both
INFO: [VRFC 10-311] analyzing module encoder_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.encoder_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.encoder_encoder_Pipeline_VITIS_L...
Compiling module xil_defaultlib.encoder_encoder_Pipeline_VITIS_L...
Compiling module xil_defaultlib.encoder_regslice_both(DataWidth=...
Compiling module xil_defaultlib.encoder_regslice_both(DataWidth=...
Compiling module xil_defaultlib.encoder_regslice_both(DataWidth=...
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.fifo(DEPTH=969,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=969)
Compiling module xil_defaultlib.fifo(DEPTH=969,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_data_in
Compiling module xil_defaultlib.fifo(DEPTH=1925,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=1925)
Compiling module xil_defaultlib.fifo(DEPTH=1925,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_data_out
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_encoder_top
Compiling module work.glbl
Built simulation snapshot encoder
