timestamp 1678383033
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_13339638_X1_Y1_1678382967_1678382968 PMOS_S_13339638_X1_Y1_1678382967_1678382968_1 1 0 516 0 1 1512
use PMOS_S_13339638_X1_Y1_1678382967_1678382968 PMOS_S_13339638_X1_Y1_1678382967_1678382968_0 -1 0 516 0 1 1512
use NMOS_S_94657632_X1_Y1_1678382966_1678382968 NMOS_S_94657632_X1_Y1_1678382966_1678382968_1 1 0 516 0 -1 1512
use NMOS_S_94657632_X1_Y1_1678382966_1678382968 NMOS_S_94657632_X1_Y1_1678382966_1678382968_0 -1 0 516 0 -1 1512
node "m1_742_560#" 5 850.494 742 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_405_1411#" 52 112.885 405 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 7616 496 0 0 0 0 0 0 0 0 0 0
node "li_405_571#" 556 1037.48 405 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97500 4200 42112 2176 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_405_1411#" "li_405_571#" 99.7533
cap "m1_742_560#" "li_405_571#" 75.2349
cap "m1_742_560#" "li_405_1411#" 2.45194
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/w_0_0#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" 37.5282
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" 353.471
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/w_0_0#" 24.4334
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" 10.7043
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" 413.108
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" 16.8483
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/w_0_0#" 3.08459
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" 93.9041
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" 5.05318
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/w_0_0#" 701.607
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/w_0_0#" 102.878
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/w_0_0#" 954.469
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" 0.687648
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" 5.4743
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" 5.69313
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" 10.1047
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/w_0_0#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" 61.0423
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" 188.879
cap "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" 2.43722
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_147_315#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_1/a_147_315#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382968_1/a_147_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/VSUBS"
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/VSUBS" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/VSUBS"
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/VSUBS" "VSUBS"
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/w_0_0#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/w_0_0#" -996.767 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382968_1/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" -1259.39 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_200_252#" "m1_742_560#"
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_200_252#" "NMOS_S_94657632_X1_Y1_1678382966_1678382968_1/a_230_315#" -2948.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15232 -992 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382968_1/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_200_252#"
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_200_252#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#"
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382968_1/a_230_315#" "li_405_571#"
merge "NMOS_S_94657632_X1_Y1_1678382966_1678382968_0/a_230_315#" "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" -244.291 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_13339638_X1_Y1_1678382967_1678382968_0/a_230_315#" "li_405_1411#"
