<module name="ELM0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ELM_REVISION" acronym="ELM_REVISION" offset="0x0" width="32" description="This register contains the IP revision code. (A write to or reset of this register has no effect.)">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x20" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="ELM_SYSCONFIG" acronym="ELM_SYSCONFIG" offset="0x10" width="32" description="This register controls ELM local power management and software reset. Some of the ELM features described in this section may not be supported on this family of devices. For more information, see , ELM Not Supported Features.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLOCKACTIVITYOCP" width="1" begin="8" end="8" resetval="0x0" description="ELM_FICLK activity when module is in IDLE mode 0h (R/W) = ELM_FICLK can be switched off. 1h (R/W) = ELM_FICLK is maintained." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Slave interface power management (clock stop req/ack control) 0h (R/W) = Force-idle. A clock stop request is acknowledged unconditionally and immediately 1h (R/W) = No-idle. A clock stop request is never acknowledged. 2h (R/W) = Smart-idle. The acknowledgment to a clock stop request is given based on the internal activity. 3h (R/W) = Reserved do not use" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Module software reset 0h (R/W) = Normal mode 1h (R/W) = Start soft reset sequence." range="" rwaccess="RW"/>
    <bitfield id="AUTOGATING" width="1" begin="0" end="0" resetval="0x1" description="Internal ELM_FICLK gating strategy 0h (R/W) = ELM_FICLK is free-running. 1h (R/W) = Automatic internal ELM_FICLK gating strategy is applied based on the Interconnect interface activity." range="" rwaccess="RW"/>
  </register>
  <register id="ELM_SYSSTATUS" acronym="ELM_SYSSTATUS" offset="0x14" width="32" description="Internal reset monitoring Undefined since: From hardware perspective, the reset state is 0. From software user perspective, when the accessible module is 1.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x0" description="Internal reset monitoring 0h (R) = Reset is ongoing. 1h (R) = Reset is done (completed)." range="" rwaccess="R"/>
  </register>
  <register id="ELM_IRQSTATUS" acronym="ELM_IRQSTATUS" offset="0x18" width="32" description="Interrupt status. This register doubles as a status register for the error-location processes.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAGE_VALID" width="1" begin="8" end="8" resetval="0x0" description="Error-location status for a full page, based on the mask definition" range="" rwaccess="RW1C"/>
    <bitfield id="LOC_VALID_7" width="1" begin="7" end="7" resetval="0x0" description="Error-location status for syndrome polynomial 7" range="" rwaccess="RW1C"/>
    <bitfield id="LOC_VALID_6" width="1" begin="6" end="6" resetval="0x0" description="Error-location status for syndrome polynomial 6" range="" rwaccess="RW1C"/>
    <bitfield id="LOC_VALID_5" width="1" begin="5" end="5" resetval="0x0" description="Error-location status for syndrome polynomial 5" range="" rwaccess="RW1C"/>
    <bitfield id="LOC_VALID_4" width="1" begin="4" end="4" resetval="0x0" description="Error-location status for syndrome polynomial 4" range="" rwaccess="RW1C"/>
    <bitfield id="LOC_VALID_3" width="1" begin="3" end="3" resetval="0x0" description="Error-location status for syndrome polynomial 3" range="" rwaccess="RW1C"/>
    <bitfield id="LOC_VALID_2" width="1" begin="2" end="2" resetval="0x0" description="Error-location status for syndrome polynomial 2" range="" rwaccess="RW1C"/>
    <bitfield id="LOC_VALID_1" width="1" begin="1" end="1" resetval="0x0" description="Error-location status for syndrome polynomial 1" range="" rwaccess="RW1C"/>
    <bitfield id="LOC_VALID_0" width="1" begin="0" end="0" resetval="0x0" description="Error-location status for syndrome polynomial 0" range="" rwaccess="RW1C"/>
  </register>
  <register id="ELM_IRQENABLE" acronym="ELM_IRQENABLE" offset="0x1C" width="32" description="Interrupt enable.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAGE_MASK" width="1" begin="8" end="8" resetval="0x0" description="Page interrupt mask bit" range="" rwaccess="RW"/>
    <bitfield id="LOCATION_MASK_7" width="1" begin="7" end="7" resetval="0x0" description="Error-location interrupt mask bit for syndrome polynomial 7" range="" rwaccess="RW"/>
    <bitfield id="LOCATION_MASK_6" width="1" begin="6" end="6" resetval="0x0" description="Error-location interrupt mask bit for syndrome polynomial 6" range="" rwaccess="RW"/>
    <bitfield id="LOCATION_MASK_5" width="1" begin="5" end="5" resetval="0x0" description="Error-location interrupt mask bit for syndrome polynomial 5" range="" rwaccess="RW"/>
    <bitfield id="LOCATION_MASK_4" width="1" begin="4" end="4" resetval="0x0" description="Error-location interrupt mask bit for syndrome polynomial 4" range="" rwaccess="RW"/>
    <bitfield id="LOCATION_MASK_3" width="1" begin="3" end="3" resetval="0x0" description="Error-location interrupt mask bit for syndrome polynomial 3" range="" rwaccess="RW"/>
    <bitfield id="LOCATION_MASK_2" width="1" begin="2" end="2" resetval="0x0" description="Error-location interrupt mask bit for syndrome polynomial 2" range="" rwaccess="RW"/>
    <bitfield id="LOCATION_MASK_1" width="1" begin="1" end="1" resetval="0x0" description="Error-location interrupt mask bit for syndrome polynomial 1" range="" rwaccess="RW"/>
    <bitfield id="LOCATION_MASK_0" width="1" begin="0" end="0" resetval="0x0" description="Error-location interrupt mask bit for syndrome polynomial 0" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_LOCATION_CONFIG" acronym="ELM_LOCATION_CONFIG" offset="0x20" width="32" description="ECC algorithm parameters.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_SIZE" width="11" begin="26" end="16" resetval="0x0" description="Maximum size of the buffers for which the error-location engine is used, in number of nibbles (4-bit entities)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_BCH_LEVEL" width="2" begin="1" end="0" resetval="0x0" description="Error correction level" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_PAGE_CTRL" acronym="ELM_PAGE_CTRL" offset="0x80" width="32" description="Page definition.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SECTOR_7" width="1" begin="7" end="7" resetval="0x0" description="Set to 1 if syndrome polynomial 7 is part of the page in page mode. Must be 0 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="SECTOR_6" width="1" begin="6" end="6" resetval="0x0" description="Set to 1 if syndrome polynomial 6 is part of the page in page mode. Must be 0 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="SECTOR_5" width="1" begin="5" end="5" resetval="0x0" description="Set to 1 if syndrome polynomial 5 is part of the page in page mode. Must be 0 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="SECTOR_4" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 if syndrome polynomial 4 is part of the page in page mode. Must be 0 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="SECTOR_3" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 if syndrome polynomial 3 is part of the page in page mode. Must be 0 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="SECTOR_2" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 if syndrome polynomial 2 is part of the page in page mode. Must be 0 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="SECTOR_1" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 if syndrome polynomial 1 is part of the page in page mode. Must be 0 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="SECTOR_0" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 if syndrome polynomial 0 is part of the page in page mode. Must be 0 in continuous mode." range="" rwaccess="RW"/>
  </register>
  <register id="ELM_SYNDROME_FRAGMENT_0_i" acronym="ELM_SYNDROME_FRAGMENT_0_i" offset="0x400" width="32" description="Input syndrome polynomial bits 0 to 31. Offset = 400h + (i * 40h), where: i = 0 to 7">
    <bitfield id="SYNDROME_0" width="32" begin="31" end="0" resetval="0x0" description="Syndrome bits 0 to 31" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_SYNDROME_FRAGMENT_1_i" acronym="ELM_SYNDROME_FRAGMENT_1_i" offset="0x404" width="32" description="Input syndrome polynomial bits 32 to 63. Offset = 404h + (i * 40h), where: i = 0 to 7">
    <bitfield id="SYNDROME_1" width="32" begin="31" end="0" resetval="0x0" description="Syndrome bits 32 to 63" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_SYNDROME_FRAGMENT_2_i" acronym="ELM_SYNDROME_FRAGMENT_2_i" offset="0x408" width="32" description="Input syndrome polynomial bits 64 to 95. Offset = 408h + (i * 40h), where: i = 0 to 7">
    <bitfield id="SYNDROME_2" width="32" begin="31" end="0" resetval="0x0" description="Syndrome bits 64 to 95" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_SYNDROME_FRAGMENT_3_i" acronym="ELM_SYNDROME_FRAGMENT_3_i" offset="0x40C" width="32" description="Input syndrome polynomial bits 96 to 127. Offset = 40Ch + (i * 40h), where: i = 0 to 7">
    <bitfield id="SYNDROME_3" width="32" begin="31" end="0" resetval="0x0" description="Syndrome bits 96 to 127" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_SYNDROME_FRAGMENT_4_i" acronym="ELM_SYNDROME_FRAGMENT_4_i" offset="0x410" width="32" description="Input syndrome polynomial bits 128 to 159. Offset = 410h + (i * 40h), where: i = 0 to 7">
    <bitfield id="SYNDROME_4" width="32" begin="31" end="0" resetval="0x0" description="Syndrome bits 128 to 159" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_SYNDROME_FRAGMENT_5_i" acronym="ELM_SYNDROME_FRAGMENT_5_i" offset="0x414" width="32" description="Input syndrome polynomial bits 160 to 191. Offset = 414h + (i * 40h), where: i = 0 to 7">
    <bitfield id="SYNDROME_5" width="32" begin="31" end="0" resetval="0x0" description="Syndrome bits 160 to 191" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_SYNDROME_FRAGMENT_6_i" acronym="ELM_SYNDROME_FRAGMENT_6_i" offset="0x418" width="32" description="Input syndrome polynomial bits 192 to 207. Offset = 418h + (i * 40h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNDROME_VALID" width="1" begin="16" end="16" resetval="0x0" description="Syndrome valid bit" range="" rwaccess="RW"/>
    <bitfield id="SYNDROME_6" width="16" begin="15" end="0" resetval="0x0" description="Syndrome bits 192 to 207" range="" rwaccess="RW"/>
  </register>
  <register id="ELM_LOCATION_STATUS_i" acronym="ELM_LOCATION_STATUS_i" offset="0x800" width="32" description="Exit status for the syndrome polynomial processing. Offset = 800h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTABLE" width="1" begin="8" end="8" resetval="0x0" description="Error-location process exit status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_NB_ERRORS" width="5" begin="4" end="0" resetval="0x0" description="Number of errors detected and located" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_0_i" acronym="ELM_ERROR_LOCATION_0_i" offset="0x880" width="32" description="Error-location register 0. Offset = 880h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_1_i" acronym="ELM_ERROR_LOCATION_1_i" offset="0x884" width="32" description="Error-location register 1. Offset = 884h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_2_i" acronym="ELM_ERROR_LOCATION_2_i" offset="0x888" width="32" description="Error-location register 2. Offset = 888h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_3_i" acronym="ELM_ERROR_LOCATION_3_i" offset="0x88C" width="32" description="Error-location register 3. Offset = 88Ch + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_4_i" acronym="ELM_ERROR_LOCATION_4_i" offset="0x890" width="32" description="Error-location register 4. Offset = 890h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_5_i" acronym="ELM_ERROR_LOCATION_5_i" offset="0x894" width="32" description="Error-location register 5. Offset = 894h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_6_i" acronym="ELM_ERROR_LOCATION_6_i" offset="0x898" width="32" description="Error-location register 6. Offset = 898h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_7_i" acronym="ELM_ERROR_LOCATION_7_i" offset="0x89C" width="32" description="Error-location register 7. Offset = 89Ch + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_8_i" acronym="ELM_ERROR_LOCATION_8_i" offset="0x8A0" width="32" description="Error-location register 8. Offset = 8A0h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_9_i" acronym="ELM_ERROR_LOCATION_9_i" offset="0x8A4" width="32" description="Error-location register 9. Offset = 8A4h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_10_i" acronym="ELM_ERROR_LOCATION_10_i" offset="0x8A8" width="32" description="Error-location register 10. Offset = 8A8h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_11_i" acronym="ELM_ERROR_LOCATION_11_i" offset="0x8AC" width="32" description="Error-location register 11. Offset = 8ACh + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_12_i" acronym="ELM_ERROR_LOCATION_12_i" offset="0x8B0" width="32" description="Error-location register 12. Offset = 8B0h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_13_i" acronym="ELM_ERROR_LOCATION_13_i" offset="0x8B4" width="32" description="Error-location register 13. Offset = 8B4h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_14_i" acronym="ELM_ERROR_LOCATION_14_i" offset="0x8B8" width="32" description="Error-location register 14. Offset = 8B8h + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
  <register id="ELM_ERROR_LOCATION_15_i" acronym="ELM_ERROR_LOCATION_15_i" offset="0x8BC" width="32" description="Error-location register 15. Offset = 8BCh + (i * 100h), where: i = 0 to 7">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERROR_LOCATION" width="13" begin="12" end="0" resetval="0x0" description="Error-location bit address" range="" rwaccess="R"/>
  </register>
</module>
