Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/system_cpu_master_tb_isim_par.exe -prj C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/system_cpu_master_tb_par.prj work.system_cpu_master_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/netgen/par/system_cpu_master_timesim.v" into library work
Analyzing Verilog file "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/system_cpu_master_tb.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 172504 KB
Fuse CPU Usage: 515 ms
Compiling module mux
Compiling module X_MUX2
Compiling module X_BUF
Compiling module X_AND2
Compiling module X_LUT4(INIT=16'b1001100110011001...
Compiling module X_XOR2
Compiling module ffsrce
Compiling module X_FF
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUFGMUX(LOC="BUFGMUX_X2Y10")
Compiling module X_INV(LOC="BUFGMUX_X2Y10")
Compiling module X_MULT18X18SIO(AREG=0,BREG=0,PRE...
Compiling module X_RAMB16_S18(INIT_00=256'b010010...
Compiling module X_ONE
Compiling module X_ZERO
Compiling module system_cpu_master
Compiling module system_cpu_master_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3459 Verilog Units
Built simulation executable C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/system_cpu_master_tb_isim_par.exe
Fuse Memory Usage: 185276 KB
Fuse CPU Usage: 7296 ms
