-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wt_i_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    wt_i_ce0 : OUT STD_LOGIC;
    wt_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    kh_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    kh_i_ce0 : OUT STD_LOGIC;
    kh_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    dmem_i_ce0 : OUT STD_LOGIC;
    dmem_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_o_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    dmem_o_ce0 : OUT STD_LOGIC;
    dmem_o_we0 : OUT STD_LOGIC;
    dmem_o_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
    n_outputs : IN STD_LOGIC_VECTOR (15 downto 0);
    input_words : IN STD_LOGIC_VECTOR (15 downto 0);
    output_words : IN STD_LOGIC_VECTOR (15 downto 0);
    layer_mode : IN STD_LOGIC_VECTOR (2 downto 0);
    dmem_mode : IN STD_LOGIC_VECTOR (0 downto 0);
    width_mode : IN STD_LOGIC_VECTOR (1 downto 0);
    norm_mode : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_top,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.203750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=61,HLS_SYN_DSP=0,HLS_SYN_FF=6938,HLS_SYN_LUT=30698,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal kh_index_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal o_index_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dmem_V_ce0 : STD_LOGIC;
    signal dmem_V_we0 : STD_LOGIC;
    signal dmem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_ce1 : STD_LOGIC;
    signal dmem_V_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_mem_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal wt_mem_V_ce0 : STD_LOGIC;
    signal wt_mem_V_we0 : STD_LOGIC;
    signal wt_mem_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_mem_V_ce1 : STD_LOGIC;
    signal wt_mem_V_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kh_mem_V_ce0 : STD_LOGIC;
    signal kh_mem_V_we0 : STD_LOGIC;
    signal kh_mem_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal kh_mem_V_ce1 : STD_LOGIC;
    signal kh_mem_V_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_type_V_reg_683 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln779_fu_368_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln701_fu_353_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_394_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_reg_694 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln751_fu_407_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln751_reg_699 : STD_LOGIC_VECTOR (6 downto 0);
    signal words_per_image_V_fu_413_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal words_per_image_V_reg_704 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_418_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_710 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_V_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_reg_715 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_5_fu_449_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_5_reg_736 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln1027_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal off_fu_470_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal off_reg_746 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal nc_V_1_fu_494_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1019_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_reg_770 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1019_fu_529_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1019_reg_775 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln793_fu_546_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln793_reg_780 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal words_per_out_V_fu_586_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal words_per_out_V_reg_785 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal brmerge22_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge22_reg_791 : STD_LOGIC_VECTOR (0 downto 0);
    signal o_index_V_load_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_done : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_idle : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_ready : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_ce0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_ce0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_we0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_ap_done : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_ap_idle : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_ap_ready : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_ce0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_ce0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_we0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_ap_done : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_ap_idle : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_ap_ready : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_ce0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_ce0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_we0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_fu_267_ap_start : STD_LOGIC;
    signal grp_bin_conv_fu_267_ap_done : STD_LOGIC;
    signal grp_bin_conv_fu_267_ap_idle : STD_LOGIC;
    signal grp_bin_conv_fu_267_ap_ready : STD_LOGIC;
    signal grp_bin_conv_fu_267_wt_mem_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_bin_conv_fu_267_wt_mem_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_267_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_fu_267_dmem_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_267_dmem_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_267_dmem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_290_ap_start : STD_LOGIC;
    signal grp_fp_conv_fu_290_ap_done : STD_LOGIC;
    signal grp_fp_conv_fu_290_ap_idle : STD_LOGIC;
    signal grp_fp_conv_fu_290_ap_ready : STD_LOGIC;
    signal grp_fp_conv_fu_290_wt_mem_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fp_conv_fu_290_wt_mem_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_290_kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp_conv_fu_290_kh_mem_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_290_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fp_conv_fu_290_dmem_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_290_dmem_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_290_dmem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_306_ap_start : STD_LOGIC;
    signal grp_bin_dense_fu_306_ap_done : STD_LOGIC;
    signal grp_bin_dense_fu_306_ap_idle : STD_LOGIC;
    signal grp_bin_dense_fu_306_ap_ready : STD_LOGIC;
    signal grp_bin_dense_fu_306_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_dense_fu_306_dmem_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_306_dmem_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_306_dmem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_306_dmem_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_dense_fu_306_dmem_V_ce1 : STD_LOGIC;
    signal grp_bin_dense_fu_306_wt_mem_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_bin_dense_fu_306_wt_mem_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_306_wt_mem_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_bin_dense_fu_306_wt_mem_V_ce1 : STD_LOGIC;
    signal grp_bin_dense_fu_306_kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_bin_dense_fu_306_kh_mem_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_306_kh_mem_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_bin_dense_fu_306_kh_mem_V_ce1 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_idle : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_ready : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_ce0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_we0 : STD_LOGIC;
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_ce0 : STD_LOGIC;
    signal agg_tmp141_0_reg_209 : STD_LOGIC_VECTOR (0 downto 0);
    signal nc_V_4_reg_221 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg : STD_LOGIC := '0';
    signal grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg : STD_LOGIC := '0';
    signal grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg : STD_LOGIC := '0';
    signal grp_bin_conv_fu_267_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fp_conv_fu_290_ap_start_reg : STD_LOGIC := '0';
    signal grp_bin_dense_fu_306_ap_start_reg : STD_LOGIC := '0';
    signal grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm_state10 : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal zext_ln541_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln840_5_fu_551_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln840_8_fu_513_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln744_fu_372_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln840_9_fu_534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_V_3_fu_144 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal zext_ln751_fu_403_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1027_fu_440_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_9_fu_455_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln_fu_573_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1023_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1513_fu_582_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal cmp_i_i130_not_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_604_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op122_call_state8 : BOOLEAN;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_top_Pipeline_LOOP_DMEM_I IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_words : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln754 : IN STD_LOGIC_VECTOR (4 downto 0);
        dmem_mode : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln751 : IN STD_LOGIC_VECTOR (2 downto 0);
        dmem_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        dmem_i_ce0 : OUT STD_LOGIC;
        dmem_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        layer_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln758 : IN STD_LOGIC_VECTOR (1 downto 0);
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_we0 : OUT STD_LOGIC;
        dmem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_top_Pipeline_LOOP_WT_I IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wt_i_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        wt_i_ce0 : OUT STD_LOGIC;
        wt_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        wt_mem_V_ce0 : OUT STD_LOGIC;
        wt_mem_V_we0 : OUT STD_LOGIC;
        wt_mem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_top_Pipeline_LOOP_KH_I IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        kh_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_i_ce0 : OUT STD_LOGIC;
        kh_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_mem_V_ce0 : OUT STD_LOGIC;
        kh_mem_V_we0 : OUT STD_LOGIC;
        kh_mem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_bin_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        nc : IN STD_LOGIC_VECTOR (15 downto 0);
        d_i_idx : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx : IN STD_LOGIC_VECTOR (0 downto 0);
        n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
        o_index : IN STD_LOGIC_VECTOR (14 downto 0);
        new_batch : IN STD_LOGIC_VECTOR (0 downto 0);
        width_mode : IN STD_LOGIC_VECTOR (1 downto 0);
        norm_mode : IN STD_LOGIC_VECTOR (1 downto 0);
        wt_mem_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        wt_mem_V_ce0 : OUT STD_LOGIC;
        wt_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_we0 : OUT STD_LOGIC;
        dmem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_fp_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_i_idx : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx : IN STD_LOGIC_VECTOR (0 downto 0);
        kh_index : IN STD_LOGIC_VECTOR (0 downto 0);
        o_index : IN STD_LOGIC_VECTOR (8 downto 0);
        N : IN STD_LOGIC_VECTOR (15 downto 0);
        wt_mem_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        wt_mem_V_ce0 : OUT STD_LOGIC;
        wt_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_mem_V_ce0 : OUT STD_LOGIC;
        kh_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_we0 : OUT STD_LOGIC;
        dmem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_bin_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer_type : IN STD_LOGIC_VECTOR (1 downto 0);
        d_i_idx : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx : IN STD_LOGIC_VECTOR (0 downto 0);
        o_index : IN STD_LOGIC_VECTOR (15 downto 0);
        n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
        n_outputs : IN STD_LOGIC_VECTOR (15 downto 0);
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_we0 : OUT STD_LOGIC;
        dmem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce1 : OUT STD_LOGIC;
        dmem_V_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        wt_mem_V_ce0 : OUT STD_LOGIC;
        wt_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        wt_mem_V_ce1 : OUT STD_LOGIC;
        wt_mem_V_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_mem_V_ce0 : OUT STD_LOGIC;
        kh_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kh_mem_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_mem_V_ce1 : OUT STD_LOGIC;
        kh_mem_V_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_top_Pipeline_LOOP_DMEM_O IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_words : IN STD_LOGIC_VECTOR (15 downto 0);
        dmem_o_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        dmem_o_ce0 : OUT STD_LOGIC;
        dmem_o_we0 : OUT STD_LOGIC;
        dmem_o_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        r_V : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln1494 : IN STD_LOGIC_VECTOR (4 downto 0);
        brmerge22 : IN STD_LOGIC_VECTOR (0 downto 0);
        words_per_out_V_cast5 : IN STD_LOGIC_VECTOR (4 downto 0);
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_dmem_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_wt_mem_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_kh_mem_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    dmem_V_U : component top_dmem_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dmem_V_address0,
        ce0 => dmem_V_ce0,
        we0 => dmem_V_we0,
        d0 => dmem_V_d0,
        q0 => dmem_V_q0,
        address1 => grp_bin_dense_fu_306_dmem_V_address1,
        ce1 => dmem_V_ce1,
        q1 => dmem_V_q1);

    wt_mem_V_U : component top_wt_mem_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 4682,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => wt_mem_V_address0,
        ce0 => wt_mem_V_ce0,
        we0 => wt_mem_V_we0,
        d0 => grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_d0,
        q0 => wt_mem_V_q0,
        address1 => grp_bin_dense_fu_306_wt_mem_V_address1,
        ce1 => wt_mem_V_ce1,
        q1 => wt_mem_V_q1);

    kh_mem_V_U : component top_kh_mem_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kh_mem_V_address0,
        ce0 => kh_mem_V_ce0,
        we0 => kh_mem_V_we0,
        d0 => grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_d0,
        q0 => kh_mem_V_q0,
        address1 => grp_bin_dense_fu_306_kh_mem_V_address1,
        ce1 => kh_mem_V_ce1,
        q1 => kh_mem_V_q1);

    grp_top_Pipeline_LOOP_DMEM_I_fu_235 : component top_top_Pipeline_LOOP_DMEM_I
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start,
        ap_done => grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_done,
        ap_idle => grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_idle,
        ap_ready => grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_ready,
        input_words => input_words,
        zext_ln754 => words_per_image_V_reg_704,
        dmem_mode => dmem_mode,
        zext_ln751 => shl_ln_reg_694,
        dmem_i_address0 => grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_address0,
        dmem_i_ce0 => grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_ce0,
        dmem_i_q0 => dmem_i_q0,
        layer_type_V => layer_type_V_reg_683,
        zext_ln758 => tmp_reg_710,
        dmem_V_address0 => grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_address0,
        dmem_V_ce0 => grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_ce0,
        dmem_V_we0 => grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_we0,
        dmem_V_d0 => grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_d0);

    grp_top_Pipeline_LOOP_WT_I_fu_251 : component top_top_Pipeline_LOOP_WT_I
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start,
        ap_done => grp_top_Pipeline_LOOP_WT_I_fu_251_ap_done,
        ap_idle => grp_top_Pipeline_LOOP_WT_I_fu_251_ap_idle,
        ap_ready => grp_top_Pipeline_LOOP_WT_I_fu_251_ap_ready,
        wt_i_address0 => grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_address0,
        wt_i_ce0 => grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_ce0,
        wt_i_q0 => wt_i_q0,
        wt_mem_V_address0 => grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_address0,
        wt_mem_V_ce0 => grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_ce0,
        wt_mem_V_we0 => grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_we0,
        wt_mem_V_d0 => grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_d0);

    grp_top_Pipeline_LOOP_KH_I_fu_259 : component top_top_Pipeline_LOOP_KH_I
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start,
        ap_done => grp_top_Pipeline_LOOP_KH_I_fu_259_ap_done,
        ap_idle => grp_top_Pipeline_LOOP_KH_I_fu_259_ap_idle,
        ap_ready => grp_top_Pipeline_LOOP_KH_I_fu_259_ap_ready,
        kh_i_address0 => grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_address0,
        kh_i_ce0 => grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_ce0,
        kh_i_q0 => kh_i_q0,
        kh_mem_V_address0 => grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_address0,
        kh_mem_V_ce0 => grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_ce0,
        kh_mem_V_we0 => grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_we0,
        kh_mem_V_d0 => grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_d0);

    grp_bin_conv_fu_267 : component top_bin_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_fu_267_ap_start,
        ap_done => grp_bin_conv_fu_267_ap_done,
        ap_idle => grp_bin_conv_fu_267_ap_idle,
        ap_ready => grp_bin_conv_fu_267_ap_ready,
        nc => nc_V_4_reg_221,
        d_i_idx => dmem_mode,
        d_o_idx => r_V_reg_715,
        n_inputs => n_inputs,
        o_index => trunc_ln1019_reg_775,
        new_batch => icmp_ln1019_reg_770,
        width_mode => width_mode,
        norm_mode => norm_mode,
        wt_mem_V_address0 => grp_bin_conv_fu_267_wt_mem_V_address0,
        wt_mem_V_ce0 => grp_bin_conv_fu_267_wt_mem_V_ce0,
        wt_mem_V_q0 => wt_mem_V_q0,
        dmem_V_address0 => grp_bin_conv_fu_267_dmem_V_address0,
        dmem_V_ce0 => grp_bin_conv_fu_267_dmem_V_ce0,
        dmem_V_we0 => grp_bin_conv_fu_267_dmem_V_we0,
        dmem_V_d0 => grp_bin_conv_fu_267_dmem_V_d0,
        dmem_V_q0 => dmem_V_q0);

    grp_fp_conv_fu_290 : component top_fp_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp_conv_fu_290_ap_start,
        ap_done => grp_fp_conv_fu_290_ap_done,
        ap_idle => grp_fp_conv_fu_290_ap_idle,
        ap_ready => grp_fp_conv_fu_290_ap_ready,
        d_i_idx => dmem_mode,
        d_o_idx => r_V_reg_715,
        kh_index => agg_tmp141_0_reg_209,
        o_index => trunc_ln793_reg_780,
        N => n_outputs,
        wt_mem_V_address0 => grp_fp_conv_fu_290_wt_mem_V_address0,
        wt_mem_V_ce0 => grp_fp_conv_fu_290_wt_mem_V_ce0,
        wt_mem_V_q0 => wt_mem_V_q0,
        kh_mem_V_address0 => grp_fp_conv_fu_290_kh_mem_V_address0,
        kh_mem_V_ce0 => grp_fp_conv_fu_290_kh_mem_V_ce0,
        kh_mem_V_q0 => kh_mem_V_q0,
        dmem_V_address0 => grp_fp_conv_fu_290_dmem_V_address0,
        dmem_V_ce0 => grp_fp_conv_fu_290_dmem_V_ce0,
        dmem_V_we0 => grp_fp_conv_fu_290_dmem_V_we0,
        dmem_V_d0 => grp_fp_conv_fu_290_dmem_V_d0,
        dmem_V_q0 => dmem_V_q0);

    grp_bin_dense_fu_306 : component top_bin_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_dense_fu_306_ap_start,
        ap_done => grp_bin_dense_fu_306_ap_done,
        ap_idle => grp_bin_dense_fu_306_ap_idle,
        ap_ready => grp_bin_dense_fu_306_ap_ready,
        layer_type => layer_type_V_reg_683,
        d_i_idx => dmem_mode,
        d_o_idx => r_V_reg_715,
        o_index => o_index_V_load_reg_796,
        n_inputs => n_inputs,
        n_outputs => n_outputs,
        dmem_V_address0 => grp_bin_dense_fu_306_dmem_V_address0,
        dmem_V_ce0 => grp_bin_dense_fu_306_dmem_V_ce0,
        dmem_V_we0 => grp_bin_dense_fu_306_dmem_V_we0,
        dmem_V_d0 => grp_bin_dense_fu_306_dmem_V_d0,
        dmem_V_q0 => dmem_V_q0,
        dmem_V_address1 => grp_bin_dense_fu_306_dmem_V_address1,
        dmem_V_ce1 => grp_bin_dense_fu_306_dmem_V_ce1,
        dmem_V_q1 => dmem_V_q1,
        wt_mem_V_address0 => grp_bin_dense_fu_306_wt_mem_V_address0,
        wt_mem_V_ce0 => grp_bin_dense_fu_306_wt_mem_V_ce0,
        wt_mem_V_q0 => wt_mem_V_q0,
        wt_mem_V_address1 => grp_bin_dense_fu_306_wt_mem_V_address1,
        wt_mem_V_ce1 => grp_bin_dense_fu_306_wt_mem_V_ce1,
        wt_mem_V_q1 => wt_mem_V_q1,
        kh_mem_V_address0 => grp_bin_dense_fu_306_kh_mem_V_address0,
        kh_mem_V_ce0 => grp_bin_dense_fu_306_kh_mem_V_ce0,
        kh_mem_V_q0 => kh_mem_V_q0,
        kh_mem_V_address1 => grp_bin_dense_fu_306_kh_mem_V_address1,
        kh_mem_V_ce1 => grp_bin_dense_fu_306_kh_mem_V_ce1,
        kh_mem_V_q1 => kh_mem_V_q1);

    grp_top_Pipeline_LOOP_DMEM_O_fu_322 : component top_top_Pipeline_LOOP_DMEM_O
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start,
        ap_done => grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done,
        ap_idle => grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_idle,
        ap_ready => grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_ready,
        output_words => output_words,
        dmem_o_address0 => grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_address0,
        dmem_o_ce0 => grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_ce0,
        dmem_o_we0 => grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_we0,
        dmem_o_d0 => grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_d0,
        r_V => r_V_reg_715,
        zext_ln1494 => words_per_out_V_reg_785,
        brmerge22 => brmerge22_reg_791,
        words_per_out_V_cast5 => words_per_out_V_reg_785,
        dmem_V_address0 => grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_address0,
        dmem_V_ce0 => grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_ce0,
        dmem_V_q0 => dmem_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_bin_conv_fu_267_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_conv_fu_267_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_bin_conv_fu_267_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_conv_fu_267_ap_ready = ap_const_logic_1)) then 
                    grp_bin_conv_fu_267_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bin_dense_fu_306_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_dense_fu_306_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_bin_dense_fu_306_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_dense_fu_306_ap_ready = ap_const_logic_1)) then 
                    grp_bin_dense_fu_306_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp_conv_fu_290_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp_conv_fu_290_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_fp_conv_fu_290_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp_conv_fu_290_ap_ready = ap_const_logic_1)) then 
                    grp_fp_conv_fu_290_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_ready = ap_const_logic_1)) then 
                    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state10) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_ready = ap_const_logic_1)) then 
                    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_Pipeline_LOOP_KH_I_fu_259_ap_ready = ap_const_logic_1)) then 
                    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_Pipeline_LOOP_WT_I_fu_251_ap_ready = ap_const_logic_1)) then 
                    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_tmp141_0_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                if ((trunc_ln701_fu_353_p1 = ap_const_lv1_1)) then 
                    agg_tmp141_0_reg_209 <= ap_const_lv1_0;
                elsif ((trunc_ln701_fu_353_p1 = ap_const_lv1_0)) then 
                    agg_tmp141_0_reg_209 <= trunc_ln779_fu_368_p1;
                end if;
            end if; 
        end if;
    end process;

    i_V_3_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (layer_type_V_reg_683 = ap_const_lv2_1))) then 
                i_V_3_fu_144 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_V_3_fu_144 <= i_V_5_reg_736;
            end if; 
        end if;
    end process;

    kh_index_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (trunc_ln701_fu_353_p1 = ap_const_lv1_1))) then 
                kh_index_V <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (trunc_ln701_fu_353_p1 = ap_const_lv1_0))) then 
                kh_index_V <= zext_ln744_fu_372_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                kh_index_V <= add_ln840_8_fu_513_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                kh_index_V <= add_ln840_5_fu_551_p2;
            end if; 
        end if;
    end process;

    nc_V_4_reg_221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                if ((off_reg_746 = ap_const_lv2_2)) then 
                    nc_V_4_reg_221 <= kh_mem_V_q0(47 downto 32);
                elsif ((off_reg_746 = ap_const_lv2_1)) then 
                    nc_V_4_reg_221 <= kh_mem_V_q0(31 downto 16);
                elsif ((off_reg_746 = ap_const_lv2_0)) then 
                    nc_V_4_reg_221 <= nc_V_1_fu_494_p1;
                elsif ((off_reg_746 = ap_const_lv2_3)) then 
                    nc_V_4_reg_221 <= kh_mem_V_q0(63 downto 48);
                end if;
            end if; 
        end if;
    end process;

    o_index_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (trunc_ln701_fu_353_p1 = ap_const_lv1_1))) then 
                o_index_V <= ap_const_lv16_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                o_index_V <= add_ln840_9_fu_534_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                o_index_V <= grp_fu_348_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                brmerge22_reg_791 <= brmerge22_fu_617_p2;
                words_per_out_V_reg_785 <= words_per_out_V_fu_586_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_5_reg_736 <= i_V_5_fu_449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln1019_reg_770 <= icmp_ln1019_fu_508_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                layer_type_V_reg_683 <= layer_mode(2 downto 1);
                shl_ln751_reg_699 <= shl_ln751_fu_407_p2;
                    shl_ln_reg_694(2 downto 1) <= shl_ln_fu_394_p3(2 downto 1);
                    tmp_reg_710(1) <= tmp_fu_418_p3(1);
                words_per_image_V_reg_704 <= words_per_image_V_fu_413_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                o_index_V_load_reg_796 <= o_index_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1027_fu_444_p2 = ap_const_lv1_1))) then
                off_reg_746 <= off_fu_470_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                r_V_reg_715 <= r_V_fu_427_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                trunc_ln1019_reg_775 <= trunc_ln1019_fu_529_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                trunc_ln793_reg_780 <= trunc_ln793_fu_546_p1;
            end if;
        end if;
    end process;
    shl_ln_reg_694(0) <= '0';
    tmp_reg_710(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln1027_fu_444_p2, ap_CS_fsm_state8, grp_bin_conv_fu_267_ap_done, grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_block_state2_on_subcall_done, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (layer_type_V_reg_683 = ap_const_lv2_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and (layer_type_V_reg_683 = ap_const_lv2_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1027_fu_444_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_bin_conv_fu_267_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln840_5_fu_551_p2 <= std_logic_vector(unsigned(kh_index_V) + unsigned(n_outputs));
    add_ln840_8_fu_513_p2 <= std_logic_vector(unsigned(kh_index_V) + unsigned(ap_const_lv16_1));
    add_ln840_9_fu_534_p2 <= std_logic_vector(unsigned(o_index_V) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state10 <= ap_NS_fsm(9);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done)
    begin
        if ((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_bin_conv_fu_267_ap_done)
    begin
        if ((grp_bin_conv_fu_267_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_done, grp_top_Pipeline_LOOP_WT_I_fu_251_ap_done, grp_top_Pipeline_LOOP_KH_I_fu_259_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_top_Pipeline_LOOP_KH_I_fu_259_ap_done = ap_const_logic_0) or (grp_top_Pipeline_LOOP_WT_I_fu_251_ap_done = ap_const_logic_0) or (grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(layer_type_V_reg_683, grp_fp_conv_fu_290_ap_done, grp_bin_dense_fu_306_ap_done, ap_predicate_op122_call_state8)
    begin
                ap_block_state8_on_subcall_done <= (((ap_predicate_op122_call_state8 = ap_const_boolean_1) and (grp_bin_dense_fu_306_ap_done = ap_const_logic_0)) or ((grp_fp_conv_fu_290_ap_done = ap_const_logic_0) and (layer_type_V_reg_683 = ap_const_lv2_0)));
    end process;


    ap_done_assign_proc : process(grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done, ap_CS_fsm_state11)
    begin
        if (((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op122_call_state8_assign_proc : process(layer_type_V_reg_683)
    begin
                ap_predicate_op122_call_state8 <= (not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)));
    end process;


    ap_ready_assign_proc : process(grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done, ap_CS_fsm_state11)
    begin
        if (((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge22_fu_617_p2 <= (tmp_1_fu_604_p3 or brmerge_not_fu_611_p2);
    brmerge_fu_598_p2 <= (icmp_ln1023_fu_568_p2 or cmp_i_i130_not_fu_593_p2);
    brmerge_not_fu_611_p2 <= (brmerge_fu_598_p2 xor ap_const_lv1_1);
    cmp_i_i130_not_fu_593_p2 <= "0" when (width_mode = ap_const_lv2_0) else "1";

    dmem_V_address0_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state8, grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_address0, grp_bin_conv_fu_267_dmem_V_address0, grp_fp_conv_fu_290_dmem_V_address0, grp_bin_dense_fu_306_dmem_V_address0, grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dmem_V_address0 <= grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_address0;
        elsif ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dmem_V_address0 <= grp_bin_dense_fu_306_dmem_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (layer_type_V_reg_683 = ap_const_lv2_0))) then 
            dmem_V_address0 <= grp_fp_conv_fu_290_dmem_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dmem_V_address0 <= grp_bin_conv_fu_267_dmem_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dmem_V_address0 <= grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_address0;
        else 
            dmem_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_ce0_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state8, grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_ce0, grp_bin_conv_fu_267_dmem_V_ce0, grp_fp_conv_fu_290_dmem_V_ce0, grp_bin_dense_fu_306_dmem_V_ce0, grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dmem_V_ce0 <= grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_ce0;
        elsif ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dmem_V_ce0 <= grp_bin_dense_fu_306_dmem_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (layer_type_V_reg_683 = ap_const_lv2_0))) then 
            dmem_V_ce0 <= grp_fp_conv_fu_290_dmem_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dmem_V_ce0 <= grp_bin_conv_fu_267_dmem_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dmem_V_ce0 <= grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_ce0;
        else 
            dmem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_ce1_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state8, grp_bin_dense_fu_306_dmem_V_ce1)
    begin
        if ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dmem_V_ce1 <= grp_bin_dense_fu_306_dmem_V_ce1;
        else 
            dmem_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_d0_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state8, grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_d0, grp_bin_conv_fu_267_dmem_V_d0, grp_fp_conv_fu_290_dmem_V_d0, grp_bin_dense_fu_306_dmem_V_d0, ap_CS_fsm_state6)
    begin
        if ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dmem_V_d0 <= grp_bin_dense_fu_306_dmem_V_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (layer_type_V_reg_683 = ap_const_lv2_0))) then 
            dmem_V_d0 <= grp_fp_conv_fu_290_dmem_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dmem_V_d0 <= grp_bin_conv_fu_267_dmem_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dmem_V_d0 <= grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_d0;
        else 
            dmem_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_we0_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state8, grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_we0, grp_bin_conv_fu_267_dmem_V_we0, grp_fp_conv_fu_290_dmem_V_we0, grp_bin_dense_fu_306_dmem_V_we0, ap_CS_fsm_state6)
    begin
        if ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dmem_V_we0 <= grp_bin_dense_fu_306_dmem_V_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (layer_type_V_reg_683 = ap_const_lv2_0))) then 
            dmem_V_we0 <= grp_fp_conv_fu_290_dmem_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dmem_V_we0 <= grp_bin_conv_fu_267_dmem_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dmem_V_we0 <= grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_we0;
        else 
            dmem_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dmem_i_address0 <= grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_address0;
    dmem_i_ce0 <= grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_ce0;
    dmem_o_address0 <= grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_address0;
    dmem_o_ce0 <= grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_ce0;
    dmem_o_d0 <= grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_d0;
    dmem_o_we0 <= grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_we0;
    grp_bin_conv_fu_267_ap_start <= grp_bin_conv_fu_267_ap_start_reg;
    grp_bin_dense_fu_306_ap_start <= grp_bin_dense_fu_306_ap_start_reg;
    grp_fp_conv_fu_290_ap_start <= grp_fp_conv_fu_290_ap_start_reg;
    grp_fu_348_p2 <= std_logic_vector(unsigned(o_index_V) + unsigned(n_outputs));
    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start <= grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg;
    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start <= grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg;
    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start <= grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg;
    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start <= grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg;
    i_V_5_fu_449_p2 <= std_logic_vector(unsigned(i_V_3_fu_144) + unsigned(ap_const_lv10_1));
    icmp_ln1019_fu_508_p2 <= "1" when (i_V_3_fu_144 = ap_const_lv10_0) else "0";
    icmp_ln1023_fu_568_p2 <= "0" when (norm_mode = ap_const_lv2_2) else "1";
    icmp_ln1027_fu_444_p2 <= "1" when (unsigned(zext_ln1027_fu_440_p1) < unsigned(n_outputs)) else "0";
    kh_i_address0 <= grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_address0;
    kh_i_ce0 <= grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_ce0;

    kh_mem_V_address0_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_address0, grp_fp_conv_fu_290_kh_mem_V_address0, grp_bin_dense_fu_306_kh_mem_V_address0, zext_ln541_fu_465_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kh_mem_V_address0 <= zext_ln541_fu_465_p1(6 - 1 downto 0);
        elsif ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            kh_mem_V_address0 <= grp_bin_dense_fu_306_kh_mem_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (layer_type_V_reg_683 = ap_const_lv2_0))) then 
            kh_mem_V_address0 <= grp_fp_conv_fu_290_kh_mem_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kh_mem_V_address0 <= grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_address0;
        else 
            kh_mem_V_address0 <= "XXXXXX";
        end if; 
    end process;


    kh_mem_V_ce0_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_ce0, grp_fp_conv_fu_290_kh_mem_V_ce0, grp_bin_dense_fu_306_kh_mem_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kh_mem_V_ce0 <= ap_const_logic_1;
        elsif ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            kh_mem_V_ce0 <= grp_bin_dense_fu_306_kh_mem_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (layer_type_V_reg_683 = ap_const_lv2_0))) then 
            kh_mem_V_ce0 <= grp_fp_conv_fu_290_kh_mem_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kh_mem_V_ce0 <= grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_ce0;
        else 
            kh_mem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kh_mem_V_ce1_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state8, grp_bin_dense_fu_306_kh_mem_V_ce1)
    begin
        if ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            kh_mem_V_ce1 <= grp_bin_dense_fu_306_kh_mem_V_ce1;
        else 
            kh_mem_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    kh_mem_V_we0_assign_proc : process(ap_CS_fsm_state2, grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kh_mem_V_we0 <= grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_we0;
        else 
            kh_mem_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln_fu_573_p4 <= shl_ln751_reg_699(4 downto 2);
    nc_V_1_fu_494_p1 <= kh_mem_V_q0(16 - 1 downto 0);
    off_fu_470_p1 <= kh_index_V(2 - 1 downto 0);
    r_V_fu_427_p2 <= (dmem_mode xor ap_const_lv1_1);
    ret_V_9_fu_455_p4 <= kh_index_V(7 downto 2);
    shl_ln751_fu_407_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv7_1),to_integer(unsigned('0' & zext_ln751_fu_403_p1(7-1 downto 0)))));
    shl_ln_fu_394_p3 <= (width_mode & ap_const_lv1_0);
    tmp_1_fu_604_p3 <= layer_mode(2 downto 2);
    tmp_fu_418_p3 <= (dmem_mode & ap_const_lv1_0);
    trunc_ln1019_fu_529_p1 <= o_index_V(15 - 1 downto 0);
    trunc_ln701_fu_353_p1 <= layer_mode(1 - 1 downto 0);
    trunc_ln779_fu_368_p1 <= kh_index_V(1 - 1 downto 0);
    trunc_ln793_fu_546_p1 <= o_index_V(9 - 1 downto 0);
    words_per_image_V_fu_413_p1 <= shl_ln751_fu_407_p2(5 - 1 downto 0);
    words_per_out_V_fu_586_p3 <= 
        words_per_image_V_reg_704 when (icmp_ln1023_fu_568_p2(0) = '1') else 
        zext_ln1513_fu_582_p1;
    wt_i_address0 <= grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_address0;
    wt_i_ce0 <= grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_ce0;

    wt_mem_V_address0_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state8, grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_address0, grp_bin_conv_fu_267_wt_mem_V_address0, grp_fp_conv_fu_290_wt_mem_V_address0, grp_bin_dense_fu_306_wt_mem_V_address0, ap_CS_fsm_state6)
    begin
        if ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            wt_mem_V_address0 <= grp_bin_dense_fu_306_wt_mem_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (layer_type_V_reg_683 = ap_const_lv2_0))) then 
            wt_mem_V_address0 <= grp_fp_conv_fu_290_wt_mem_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            wt_mem_V_address0 <= grp_bin_conv_fu_267_wt_mem_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wt_mem_V_address0 <= grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_address0;
        else 
            wt_mem_V_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    wt_mem_V_ce0_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state2, ap_CS_fsm_state8, grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_ce0, grp_bin_conv_fu_267_wt_mem_V_ce0, grp_fp_conv_fu_290_wt_mem_V_ce0, grp_bin_dense_fu_306_wt_mem_V_ce0, ap_CS_fsm_state6)
    begin
        if ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            wt_mem_V_ce0 <= grp_bin_dense_fu_306_wt_mem_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (layer_type_V_reg_683 = ap_const_lv2_0))) then 
            wt_mem_V_ce0 <= grp_fp_conv_fu_290_wt_mem_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            wt_mem_V_ce0 <= grp_bin_conv_fu_267_wt_mem_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wt_mem_V_ce0 <= grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_ce0;
        else 
            wt_mem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_ce1_assign_proc : process(layer_type_V_reg_683, ap_CS_fsm_state8, grp_bin_dense_fu_306_wt_mem_V_ce1)
    begin
        if ((not((layer_type_V_reg_683 = ap_const_lv2_1)) and not((layer_type_V_reg_683 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            wt_mem_V_ce1 <= grp_bin_dense_fu_306_wt_mem_V_ce1;
        else 
            wt_mem_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_we0_assign_proc : process(ap_CS_fsm_state2, grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wt_mem_V_we0 <= grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_we0;
        else 
            wt_mem_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1027_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_V_3_fu_144),16));
    zext_ln1513_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_573_p4),5));
    zext_ln541_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_9_fu_455_p4),64));
    zext_ln744_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln779_fu_368_p1),16));
    zext_ln751_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_394_p3),7));
end behav;
