<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › setup-sh7757.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-sh7757.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7757 Setup</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009, 2011  Renesas Solutions Corp.</span>
<span class="cm"> *</span>
<span class="cm"> *  based on setup-sh7785.c : Copyright (C) 2007  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/sh_dma.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;cpu/dma-register.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7757.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfe4b0000</span><span class="p">,</span>		<span class="cm">/* SCIF2 */</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x700</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfe4c0000</span><span class="p">,</span>		<span class="cm">/* SCIF3 */</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb80</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xfe4d0000</span><span class="p">,</span>		<span class="cm">/* SCIF4 */</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xF00</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe430008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe430013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x580</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe430014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe43001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x5a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">spi0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe002000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe0020ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span> <span class="o">|</span> <span class="n">IORESOURCE_MEM_32BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xcc0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* DMA */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7757_dmae0_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1fe50030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1fe50030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc6</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_MMCIF_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1fcb0034</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xd3</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_MMCIF_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1fcb0034</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xd7</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7757_dmae1_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF2_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1f4b000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x21</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF2_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1f4b0014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x22</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF3_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1f4c000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF3_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1f4c0014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2a</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF4_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1f4d000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x41</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF4_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1f4d0014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x42</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7757_dmae2_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e500012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x21</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e500013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x22</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e510012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e510013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2a</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC2_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e520012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xa1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC2_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e520013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xa2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC3_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e530012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xa9</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC3_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e530013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xaf</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC4_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e540012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC4_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e540013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc6</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7757_dmae3_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC5_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e550012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x21</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC5_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e550013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x22</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC6_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e560012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC6_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e560013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2a</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC7_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e570012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x41</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC7_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e570013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x42</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC8_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e580012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x45</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC8_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e580013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x46</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC9_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e590012</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x51</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_RIIC9_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x1e590013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="mh">0x40000000</span> <span class="o">|</span>
				  <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x52</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_channel</span> <span class="n">sh7757_dmae_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ts_shift</span><span class="p">[]</span> <span class="o">=</span> <span class="n">TS_SHIFT</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7757_dmae0_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae0_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7757_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7757_dmae1_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae1_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7757_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7757_dmae2_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae2_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7757_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7757_dmae3_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae3_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7757_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* channel 0 to 5 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7757_dmae0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xff608020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xff60808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xff609000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xff60900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x640</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x640</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* channel 6 to 11 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7757_dmae1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xff618020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xff61808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xff619000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xff61900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x640</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x640</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 4 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 5 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 6 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 7 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 8 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 9 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 10 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 11 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_SHAREABLE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* channel 12 to 17 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7757_dmae2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xff708020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xff70808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xff709000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xff70900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2a60</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2a60</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 12 to 16 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2400</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2480</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channel 17 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x24e0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x24e0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* channel 18 to 23 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7757_dmae3_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xff718020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xff71808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xff719000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xff71900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2a80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2a80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 18 to 22 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2500</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2580</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channel 23 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2600</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2600</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7757_dmae0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>            <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7757_dmae1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7757_dmae2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae2_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7757_dmae3_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_dmae3_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">spi0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;sh_spi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spi0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">spi0_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">spi1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd8ee70</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8eeff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span> <span class="o">|</span> <span class="n">IORESOURCE_MEM_8BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">spi1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;sh_spi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spi1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">spi1_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rspi_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe480000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe4800ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x1d80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rspi_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;rspi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rspi_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">rspi_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">usb_ehci_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe4f1000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe4f10ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x920</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x920</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">usb_ehci_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_ehci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">usb_ehci_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">coherent_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usb_ehci_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">usb_ehci_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">usb_ohci_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe4f1800</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe4f18ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x920</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x920</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">usb_ohci_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_ohci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">usb_ohci_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">coherent_dma_mask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usb_ohci_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">usb_ohci_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7757_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spi0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spi1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rspi_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usb_ehci_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usb_ohci_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7757_devices_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7757_devices</span><span class="p">,</span>
				    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_devices</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7757_devices_setup</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7757_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7757_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7757_early_devices</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>

	<span class="n">IRL0_LLLL</span><span class="p">,</span> <span class="n">IRL0_LLLH</span><span class="p">,</span> <span class="n">IRL0_LLHL</span><span class="p">,</span> <span class="n">IRL0_LLHH</span><span class="p">,</span>
	<span class="n">IRL0_LHLL</span><span class="p">,</span> <span class="n">IRL0_LHLH</span><span class="p">,</span> <span class="n">IRL0_LHHL</span><span class="p">,</span> <span class="n">IRL0_LHHH</span><span class="p">,</span>
	<span class="n">IRL0_HLLL</span><span class="p">,</span> <span class="n">IRL0_HLLH</span><span class="p">,</span> <span class="n">IRL0_HLHL</span><span class="p">,</span> <span class="n">IRL0_HLHH</span><span class="p">,</span>
	<span class="n">IRL0_HHLL</span><span class="p">,</span> <span class="n">IRL0_HHLH</span><span class="p">,</span> <span class="n">IRL0_HHHL</span><span class="p">,</span>

	<span class="n">IRL4_LLLL</span><span class="p">,</span> <span class="n">IRL4_LLLH</span><span class="p">,</span> <span class="n">IRL4_LLHL</span><span class="p">,</span> <span class="n">IRL4_LLHH</span><span class="p">,</span>
	<span class="n">IRL4_LHLL</span><span class="p">,</span> <span class="n">IRL4_LHLH</span><span class="p">,</span> <span class="n">IRL4_LHHL</span><span class="p">,</span> <span class="n">IRL4_LHHH</span><span class="p">,</span>
	<span class="n">IRL4_HLLL</span><span class="p">,</span> <span class="n">IRL4_HLLH</span><span class="p">,</span> <span class="n">IRL4_HLHL</span><span class="p">,</span> <span class="n">IRL4_HLHH</span><span class="p">,</span>
	<span class="n">IRL4_HHLL</span><span class="p">,</span> <span class="n">IRL4_HHLH</span><span class="p">,</span> <span class="n">IRL4_HHHL</span><span class="p">,</span>
	<span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span><span class="p">,</span>

	<span class="n">SDHI</span><span class="p">,</span> <span class="n">DVC</span><span class="p">,</span>
	<span class="n">IRQ8</span><span class="p">,</span> <span class="n">IRQ9</span><span class="p">,</span> <span class="n">IRQ11</span><span class="p">,</span> <span class="n">IRQ10</span><span class="p">,</span> <span class="n">IRQ12</span><span class="p">,</span> <span class="n">IRQ13</span><span class="p">,</span> <span class="n">IRQ14</span><span class="p">,</span> <span class="n">IRQ15</span><span class="p">,</span>
	<span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU2_TICPI</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">,</span>
	<span class="n">HUDI</span><span class="p">,</span>
	<span class="n">ARC4</span><span class="p">,</span>
	<span class="n">DMAC0_5</span><span class="p">,</span> <span class="n">DMAC6_7</span><span class="p">,</span> <span class="n">DMAC8_11</span><span class="p">,</span>
	<span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF4</span><span class="p">,</span>
	<span class="n">USB0</span><span class="p">,</span> <span class="n">USB1</span><span class="p">,</span>
	<span class="n">JMC</span><span class="p">,</span>
	<span class="n">SPI0</span><span class="p">,</span> <span class="n">SPI1</span><span class="p">,</span>
	<span class="n">TMR01</span><span class="p">,</span> <span class="n">TMR23</span><span class="p">,</span> <span class="n">TMR45</span><span class="p">,</span>
	<span class="n">FRT</span><span class="p">,</span>
	<span class="n">LPC</span><span class="p">,</span> <span class="n">LPC5</span><span class="p">,</span> <span class="n">LPC6</span><span class="p">,</span> <span class="n">LPC7</span><span class="p">,</span> <span class="n">LPC8</span><span class="p">,</span>
	<span class="n">PECI0</span><span class="p">,</span> <span class="n">PECI1</span><span class="p">,</span> <span class="n">PECI2</span><span class="p">,</span> <span class="n">PECI3</span><span class="p">,</span> <span class="n">PECI4</span><span class="p">,</span> <span class="n">PECI5</span><span class="p">,</span>
	<span class="n">ETHERC</span><span class="p">,</span>
	<span class="n">ADC0</span><span class="p">,</span> <span class="n">ADC1</span><span class="p">,</span>
	<span class="n">SIM</span><span class="p">,</span>
	<span class="n">IIC0_0</span><span class="p">,</span> <span class="n">IIC0_1</span><span class="p">,</span> <span class="n">IIC0_2</span><span class="p">,</span> <span class="n">IIC0_3</span><span class="p">,</span>
	<span class="n">IIC1_0</span><span class="p">,</span> <span class="n">IIC1_1</span><span class="p">,</span> <span class="n">IIC1_2</span><span class="p">,</span> <span class="n">IIC1_3</span><span class="p">,</span>
	<span class="n">IIC2_0</span><span class="p">,</span> <span class="n">IIC2_1</span><span class="p">,</span> <span class="n">IIC2_2</span><span class="p">,</span> <span class="n">IIC2_3</span><span class="p">,</span>
	<span class="n">IIC3_0</span><span class="p">,</span> <span class="n">IIC3_1</span><span class="p">,</span> <span class="n">IIC3_2</span><span class="p">,</span> <span class="n">IIC3_3</span><span class="p">,</span>
	<span class="n">IIC4_0</span><span class="p">,</span> <span class="n">IIC4_1</span><span class="p">,</span> <span class="n">IIC4_2</span><span class="p">,</span> <span class="n">IIC4_3</span><span class="p">,</span>
	<span class="n">IIC5_0</span><span class="p">,</span> <span class="n">IIC5_1</span><span class="p">,</span> <span class="n">IIC5_2</span><span class="p">,</span> <span class="n">IIC5_3</span><span class="p">,</span>
	<span class="n">IIC6_0</span><span class="p">,</span> <span class="n">IIC6_1</span><span class="p">,</span> <span class="n">IIC6_2</span><span class="p">,</span> <span class="n">IIC6_3</span><span class="p">,</span>
	<span class="n">IIC7_0</span><span class="p">,</span> <span class="n">IIC7_1</span><span class="p">,</span> <span class="n">IIC7_2</span><span class="p">,</span> <span class="n">IIC7_3</span><span class="p">,</span>
	<span class="n">IIC8_0</span><span class="p">,</span> <span class="n">IIC8_1</span><span class="p">,</span> <span class="n">IIC8_2</span><span class="p">,</span> <span class="n">IIC8_3</span><span class="p">,</span>
	<span class="n">IIC9_0</span><span class="p">,</span> <span class="n">IIC9_1</span><span class="p">,</span> <span class="n">IIC9_2</span><span class="p">,</span> <span class="n">IIC9_3</span><span class="p">,</span>
	<span class="n">ONFICTL</span><span class="p">,</span>
	<span class="n">MMC1</span><span class="p">,</span> <span class="n">MMC2</span><span class="p">,</span>
	<span class="n">ECCU</span><span class="p">,</span>
	<span class="n">PCIC</span><span class="p">,</span>
	<span class="n">G200</span><span class="p">,</span>
	<span class="n">RSPI</span><span class="p">,</span>
	<span class="n">SGPIO</span><span class="p">,</span>
	<span class="n">DMINT12</span><span class="p">,</span> <span class="n">DMINT13</span><span class="p">,</span> <span class="n">DMINT14</span><span class="p">,</span> <span class="n">DMINT15</span><span class="p">,</span> <span class="n">DMINT16</span><span class="p">,</span> <span class="n">DMINT17</span><span class="p">,</span> <span class="n">DMINT18</span><span class="p">,</span> <span class="n">DMINT19</span><span class="p">,</span>
	<span class="n">DMINT20</span><span class="p">,</span> <span class="n">DMINT21</span><span class="p">,</span> <span class="n">DMINT22</span><span class="p">,</span> <span class="n">DMINT23</span><span class="p">,</span>
	<span class="n">DDRECC</span><span class="p">,</span>
	<span class="n">TSIP</span><span class="p">,</span>
	<span class="n">PCIE_BRIDGE</span><span class="p">,</span>
	<span class="n">WDT0B</span><span class="p">,</span> <span class="n">WDT1B</span><span class="p">,</span> <span class="n">WDT2B</span><span class="p">,</span> <span class="n">WDT3B</span><span class="p">,</span> <span class="n">WDT4B</span><span class="p">,</span> <span class="n">WDT5B</span><span class="p">,</span> <span class="n">WDT6B</span><span class="p">,</span> <span class="n">WDT7B</span><span class="p">,</span> <span class="n">WDT8B</span><span class="p">,</span>
	<span class="n">GETHER0</span><span class="p">,</span> <span class="n">GETHER1</span><span class="p">,</span> <span class="n">GETHER2</span><span class="p">,</span>
	<span class="n">PBIA</span><span class="p">,</span> <span class="n">PBIB</span><span class="p">,</span> <span class="n">PBIC</span><span class="p">,</span>
	<span class="n">DMAE2</span><span class="p">,</span> <span class="n">DMAE3</span><span class="p">,</span>
	<span class="n">SERMUX2</span><span class="p">,</span> <span class="n">SERMUX3</span><span class="p">,</span>

	<span class="cm">/* interrupt groups */</span>

	<span class="n">TMU012</span><span class="p">,</span> <span class="n">TMU345</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI</span><span class="p">,</span> <span class="mh">0x04a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI</span><span class="p">,</span> <span class="mh">0x4c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DVC</span><span class="p">,</span> <span class="mh">0x4e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ8</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ9</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ10</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1</span><span class="p">,</span> <span class="mh">0x5a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2</span><span class="p">,</span> <span class="mh">0x5c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2_TICPI</span><span class="p">,</span> <span class="mh">0x5e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HUDI</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ARC4</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_5</span><span class="p">,</span> <span class="mh">0x640</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_5</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_5</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_5</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_5</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ11</span><span class="p">,</span> <span class="mh">0x6e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_5</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0_5</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC6_7</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC6_7</span><span class="p">,</span> <span class="mh">0x7e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USB0</span><span class="p">,</span> <span class="mh">0x840</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ12</span><span class="p">,</span> <span class="mh">0x880</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">JMC</span><span class="p">,</span> <span class="mh">0x8a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SPI1</span><span class="p">,</span> <span class="mh">0x8c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ13</span><span class="p">,</span> <span class="mh">0x8e0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ14</span><span class="p">,</span> <span class="mh">0x900</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USB1</span><span class="p">,</span> <span class="mh">0x920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMR01</span><span class="p">,</span> <span class="mh">0xa00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMR23</span><span class="p">,</span> <span class="mh">0xa20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMR45</span><span class="p">,</span> <span class="mh">0xa40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FRT</span><span class="p">,</span> <span class="mh">0xa80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC</span><span class="p">,</span> <span class="mh">0xaa0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC</span><span class="p">,</span> <span class="mh">0xac0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC</span><span class="p">,</span> <span class="mh">0xae0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC</span><span class="p">,</span> <span class="mh">0xb00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC</span><span class="p">,</span> <span class="mh">0xb20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mh">0xb40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mh">0xb60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mh">0xb80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mh">0xba0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mh">0xbc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF3</span><span class="p">,</span> <span class="mh">0xbe0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PECI0</span><span class="p">,</span> <span class="mh">0xc00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PECI1</span><span class="p">,</span> <span class="mh">0xc20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PECI2</span><span class="p">,</span> <span class="mh">0xc40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ15</span><span class="p">,</span> <span class="mh">0xc60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ETHERC</span><span class="p">,</span> <span class="mh">0xc80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ETHERC</span><span class="p">,</span> <span class="mh">0xca0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SPI0</span><span class="p">,</span> <span class="mh">0xcc0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ADC1</span><span class="p">,</span> <span class="mh">0xce0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC8_11</span><span class="p">,</span> <span class="mh">0xd00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC8_11</span><span class="p">,</span> <span class="mh">0xd20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC8_11</span><span class="p">,</span> <span class="mh">0xd40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC8_11</span><span class="p">,</span> <span class="mh">0xd60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM</span><span class="p">,</span> <span class="mh">0xd80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM</span><span class="p">,</span> <span class="mh">0xda0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM</span><span class="p">,</span> <span class="mh">0xdc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM</span><span class="p">,</span> <span class="mh">0xde0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU3</span><span class="p">,</span> <span class="mh">0xe00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU4</span><span class="p">,</span> <span class="mh">0xe20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU5</span><span class="p">,</span> <span class="mh">0xe40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ADC0</span><span class="p">,</span> <span class="mh">0xe60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mh">0xf00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mh">0xf20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mh">0xf40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF4</span><span class="p">,</span> <span class="mh">0xf60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC0_0</span><span class="p">,</span> <span class="mh">0x1400</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC0_1</span><span class="p">,</span> <span class="mh">0x1420</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC0_2</span><span class="p">,</span> <span class="mh">0x1440</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC0_3</span><span class="p">,</span> <span class="mh">0x1460</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_0</span><span class="p">,</span> <span class="mh">0x1480</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_1</span><span class="p">,</span> <span class="mh">0x14e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_2</span><span class="p">,</span> <span class="mh">0x1500</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_3</span><span class="p">,</span> <span class="mh">0x1520</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC2_0</span><span class="p">,</span> <span class="mh">0x1540</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC2_1</span><span class="p">,</span> <span class="mh">0x1560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC2_2</span><span class="p">,</span> <span class="mh">0x1580</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC2_3</span><span class="p">,</span> <span class="mh">0x1600</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC3_0</span><span class="p">,</span> <span class="mh">0x1620</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC3_1</span><span class="p">,</span> <span class="mh">0x1640</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC3_2</span><span class="p">,</span> <span class="mh">0x16e0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC3_3</span><span class="p">,</span> <span class="mh">0x1700</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC4_0</span><span class="p">,</span> <span class="mh">0x17c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC4_1</span><span class="p">,</span> <span class="mh">0x1800</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC4_2</span><span class="p">,</span> <span class="mh">0x1820</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC4_3</span><span class="p">,</span> <span class="mh">0x1840</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC5_0</span><span class="p">,</span> <span class="mh">0x1860</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC5_1</span><span class="p">,</span> <span class="mh">0x1880</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC5_2</span><span class="p">,</span> <span class="mh">0x18a0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC5_3</span><span class="p">,</span> <span class="mh">0x18c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC6_0</span><span class="p">,</span> <span class="mh">0x18e0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC6_1</span><span class="p">,</span> <span class="mh">0x1900</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC6_2</span><span class="p">,</span> <span class="mh">0x1920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ONFICTL</span><span class="p">,</span> <span class="mh">0x1960</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC6_3</span><span class="p">,</span> <span class="mh">0x1980</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC7_0</span><span class="p">,</span> <span class="mh">0x19a0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC7_1</span><span class="p">,</span> <span class="mh">0x1a00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC7_2</span><span class="p">,</span> <span class="mh">0x1a20</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC7_3</span><span class="p">,</span> <span class="mh">0x1a40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC8_0</span><span class="p">,</span> <span class="mh">0x1a60</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC8_1</span><span class="p">,</span> <span class="mh">0x1a80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC8_2</span><span class="p">,</span> <span class="mh">0x1aa0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC8_3</span><span class="p">,</span> <span class="mh">0x1b40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC9_0</span><span class="p">,</span> <span class="mh">0x1b60</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC9_1</span><span class="p">,</span> <span class="mh">0x1b80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC9_2</span><span class="p">,</span> <span class="mh">0x1c00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC9_3</span><span class="p">,</span> <span class="mh">0x1c20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMC1</span><span class="p">,</span> <span class="mh">0x1c60</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMC2</span><span class="p">,</span> <span class="mh">0x1c80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ECCU</span><span class="p">,</span> <span class="mh">0x1cc0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC</span><span class="p">,</span> <span class="mh">0x1ce0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">G200</span><span class="p">,</span> <span class="mh">0x1d00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RSPI</span><span class="p">,</span> <span class="mh">0x1d80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RSPI</span><span class="p">,</span> <span class="mh">0x1da0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RSPI</span><span class="p">,</span> <span class="mh">0x1dc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RSPI</span><span class="p">,</span> <span class="mh">0x1de0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PECI3</span><span class="p">,</span> <span class="mh">0x1ec0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PECI4</span><span class="p">,</span> <span class="mh">0x1ee0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PECI5</span><span class="p">,</span> <span class="mh">0x1f00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SGPIO</span><span class="p">,</span> <span class="mh">0x1f80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SGPIO</span><span class="p">,</span> <span class="mh">0x1fa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SGPIO</span><span class="p">,</span> <span class="mh">0x1fc0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT12</span><span class="p">,</span> <span class="mh">0x2400</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT13</span><span class="p">,</span> <span class="mh">0x2420</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT14</span><span class="p">,</span> <span class="mh">0x2440</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT15</span><span class="p">,</span> <span class="mh">0x2460</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT16</span><span class="p">,</span> <span class="mh">0x2480</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT17</span><span class="p">,</span> <span class="mh">0x24e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT18</span><span class="p">,</span> <span class="mh">0x2500</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT19</span><span class="p">,</span> <span class="mh">0x2520</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT20</span><span class="p">,</span> <span class="mh">0x2540</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT21</span><span class="p">,</span> <span class="mh">0x2560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT22</span><span class="p">,</span> <span class="mh">0x2580</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMINT23</span><span class="p">,</span> <span class="mh">0x2600</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DDRECC</span><span class="p">,</span> <span class="mh">0x2620</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TSIP</span><span class="p">,</span> <span class="mh">0x2640</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIE_BRIDGE</span><span class="p">,</span> <span class="mh">0x27c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT0B</span><span class="p">,</span> <span class="mh">0x2800</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT1B</span><span class="p">,</span> <span class="mh">0x2820</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT2B</span><span class="p">,</span> <span class="mh">0x2840</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT3B</span><span class="p">,</span> <span class="mh">0x2860</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT4B</span><span class="p">,</span> <span class="mh">0x2880</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT5B</span><span class="p">,</span> <span class="mh">0x28a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT6B</span><span class="p">,</span> <span class="mh">0x28c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT7B</span><span class="p">,</span> <span class="mh">0x28e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT8B</span><span class="p">,</span> <span class="mh">0x2900</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GETHER0</span><span class="p">,</span> <span class="mh">0x2960</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GETHER1</span><span class="p">,</span> <span class="mh">0x2980</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GETHER2</span><span class="p">,</span> <span class="mh">0x29a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PBIA</span><span class="p">,</span> <span class="mh">0x2a00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PBIB</span><span class="p">,</span> <span class="mh">0x2a20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PBIC</span><span class="p">,</span> <span class="mh">0x2a40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAE2</span><span class="p">,</span> <span class="mh">0x2a60</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAE3</span><span class="p">,</span> <span class="mh">0x2a80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SERMUX2</span><span class="p">,</span> <span class="mh">0x2aa0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SERMUX3</span><span class="p">,</span> <span class="mh">0x2b40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC5</span><span class="p">,</span> <span class="mh">0x2b60</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC6</span><span class="p">,</span> <span class="mh">0x2b80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC7</span><span class="p">,</span> <span class="mh">0x2c00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LPC8</span><span class="p">,</span> <span class="mh">0x2c20</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU012</span><span class="p">,</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU2_TICPI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU345</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd00044</span><span class="p">,</span> <span class="mh">0xffd00064</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTMSK0 / INTMSKCLR0 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xffd40080</span><span class="p">,</span> <span class="mh">0xffd40084</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTMSK2 / INTMSKCLR2 */</span>
	  <span class="p">{</span> <span class="n">IRL0_LLLL</span><span class="p">,</span> <span class="n">IRL0_LLLH</span><span class="p">,</span> <span class="n">IRL0_LLHL</span><span class="p">,</span> <span class="n">IRL0_LLHH</span><span class="p">,</span>
	    <span class="n">IRL0_LHLL</span><span class="p">,</span> <span class="n">IRL0_LHLH</span><span class="p">,</span> <span class="n">IRL0_LHHL</span><span class="p">,</span> <span class="n">IRL0_LHHH</span><span class="p">,</span>
	    <span class="n">IRL0_HLLL</span><span class="p">,</span> <span class="n">IRL0_HLLH</span><span class="p">,</span> <span class="n">IRL0_HLHL</span><span class="p">,</span> <span class="n">IRL0_HLHH</span><span class="p">,</span>
	    <span class="n">IRL0_HHLL</span><span class="p">,</span> <span class="n">IRL0_HHLH</span><span class="p">,</span> <span class="n">IRL0_HHHL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">IRL4_LLLL</span><span class="p">,</span> <span class="n">IRL4_LLLH</span><span class="p">,</span> <span class="n">IRL4_LLHL</span><span class="p">,</span> <span class="n">IRL4_LLHH</span><span class="p">,</span>
	    <span class="n">IRL4_LHLL</span><span class="p">,</span> <span class="n">IRL4_LHLH</span><span class="p">,</span> <span class="n">IRL4_LHHL</span><span class="p">,</span> <span class="n">IRL4_LHHH</span><span class="p">,</span>
	    <span class="n">IRL4_HLLL</span><span class="p">,</span> <span class="n">IRL4_HLLH</span><span class="p">,</span> <span class="n">IRL4_HLHL</span><span class="p">,</span> <span class="n">IRL4_HLHH</span><span class="p">,</span>
	    <span class="n">IRL4_HHLL</span><span class="p">,</span> <span class="n">IRL4_HHLH</span><span class="p">,</span> <span class="n">IRL4_HHHL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xffd40038</span><span class="p">,</span> <span class="mh">0xffd4003c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INT2MSKR / INT2MSKCR */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">DMAC8_11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PECI0</span><span class="p">,</span> <span class="n">LPC</span><span class="p">,</span> <span class="n">FRT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMR45</span><span class="p">,</span>
	    <span class="n">TMR23</span><span class="p">,</span> <span class="n">TMR01</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMAC0_5</span><span class="p">,</span>
	    <span class="n">HUDI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SDHI</span><span class="p">,</span> <span class="n">TMU345</span><span class="p">,</span> <span class="n">TMU012</span>
	     <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xffd400d0</span><span class="p">,</span> <span class="mh">0xffd400d4</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INT2MSKR1 / INT2MSKCR1 */</span>
	  <span class="p">{</span> <span class="n">IRQ15</span><span class="p">,</span> <span class="n">IRQ14</span><span class="p">,</span> <span class="n">IRQ13</span><span class="p">,</span> <span class="n">IRQ12</span><span class="p">,</span> <span class="n">IRQ11</span><span class="p">,</span> <span class="n">IRQ10</span><span class="p">,</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="n">ETHERC</span><span class="p">,</span>
	    <span class="n">IRQ9</span><span class="p">,</span> <span class="n">IRQ8</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">USB0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">USB1</span><span class="p">,</span>
	    <span class="n">ADC1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMAC6_7</span><span class="p">,</span> <span class="n">ADC0</span><span class="p">,</span> <span class="n">SPI0</span><span class="p">,</span> <span class="n">SIM</span><span class="p">,</span> <span class="n">PECI2</span><span class="p">,</span> <span class="n">PECI1</span><span class="p">,</span>
	    <span class="n">ARC4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SPI1</span><span class="p">,</span> <span class="n">JMC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DVC</span>
	     <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xffd10038</span><span class="p">,</span> <span class="mh">0xffd1003c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INT2MSKR2 / INT2MSKCR2 */</span>
	  <span class="p">{</span> <span class="n">IIC4_1</span><span class="p">,</span> <span class="n">IIC4_2</span><span class="p">,</span> <span class="n">IIC5_0</span><span class="p">,</span> <span class="n">ONFICTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SGPIO</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">G200</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC9_2</span><span class="p">,</span> <span class="n">IIC8_2</span><span class="p">,</span> <span class="n">IIC8_1</span><span class="p">,</span> <span class="n">IIC8_0</span><span class="p">,</span> <span class="n">IIC7_3</span><span class="p">,</span>
	    <span class="n">IIC7_2</span><span class="p">,</span> <span class="n">IIC7_1</span><span class="p">,</span> <span class="n">IIC6_3</span><span class="p">,</span> <span class="n">IIC0_0</span><span class="p">,</span> <span class="n">IIC0_1</span><span class="p">,</span> <span class="n">IIC0_2</span><span class="p">,</span> <span class="n">IIC0_3</span><span class="p">,</span> <span class="n">IIC3_1</span><span class="p">,</span>
	    <span class="n">IIC2_3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC2_1</span><span class="p">,</span> <span class="n">IIC9_1</span><span class="p">,</span> <span class="n">IIC3_3</span><span class="p">,</span> <span class="n">IIC1_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC2_2</span>
	     <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xffd100d0</span><span class="p">,</span> <span class="mh">0xffd100d4</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INT2MSKR3 / INT2MSKCR3 */</span>
	  <span class="p">{</span> <span class="n">MMC1</span><span class="p">,</span> <span class="n">IIC6_1</span><span class="p">,</span> <span class="n">IIC6_0</span><span class="p">,</span> <span class="n">IIC5_1</span><span class="p">,</span> <span class="n">IIC3_2</span><span class="p">,</span> <span class="n">IIC2_0</span><span class="p">,</span> <span class="n">PECI5</span><span class="p">,</span> <span class="n">MMC2</span><span class="p">,</span>
	    <span class="n">IIC1_3</span><span class="p">,</span> <span class="n">IIC1_2</span><span class="p">,</span> <span class="n">IIC9_0</span><span class="p">,</span> <span class="n">IIC8_3</span><span class="p">,</span> <span class="n">IIC4_3</span><span class="p">,</span> <span class="n">IIC7_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC6_2</span><span class="p">,</span>
	    <span class="n">PCIC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC4_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ECCU</span><span class="p">,</span> <span class="n">RSPI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC9_3</span><span class="p">,</span>
	    <span class="n">IIC3_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC5_3</span><span class="p">,</span> <span class="n">IIC5_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC1_1</span>
	     <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xffd20038</span><span class="p">,</span> <span class="mh">0xffd2003c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INT2MSKR4 / INT2MSKCR4 */</span>
	  <span class="p">{</span> <span class="n">WDT0B</span><span class="p">,</span> <span class="n">WDT1B</span><span class="p">,</span> <span class="n">WDT3B</span><span class="p">,</span> <span class="n">GETHER0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LPC7</span><span class="p">,</span> <span class="n">SERMUX2</span><span class="p">,</span> <span class="n">DMAE3</span><span class="p">,</span> <span class="n">DMAE2</span><span class="p">,</span> <span class="n">PBIC</span><span class="p">,</span>
	    <span class="n">PBIB</span><span class="p">,</span> <span class="n">PBIA</span><span class="p">,</span> <span class="n">GETHER1</span><span class="p">,</span> <span class="n">DMINT12</span><span class="p">,</span> <span class="n">DMINT13</span><span class="p">,</span> <span class="n">DMINT14</span><span class="p">,</span> <span class="n">DMINT15</span><span class="p">,</span> <span class="n">TSIP</span><span class="p">,</span>
	    <span class="n">DMINT23</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMINT21</span><span class="p">,</span> <span class="n">LPC6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMINT16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMINT22</span>
	     <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="mh">0xffd200d0</span><span class="p">,</span> <span class="mh">0xffd200d4</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INT2MSKR5 / INT2MSKCR5 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">WDT8B</span><span class="p">,</span> <span class="n">WDT7B</span><span class="p">,</span> <span class="n">WDT4B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMINT20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">DMINT19</span><span class="p">,</span> <span class="n">DMINT18</span><span class="p">,</span> <span class="n">LPC5</span><span class="p">,</span> <span class="n">SERMUX3</span><span class="p">,</span> <span class="n">WDT2B</span><span class="p">,</span> <span class="n">GETHER2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCIE_BRIDGE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LPC8</span><span class="p">,</span>
	    <span class="n">DDRECC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">WDT6B</span><span class="p">,</span> <span class="n">WDT5B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMINT17</span>
	     <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define INTPRI		0xffd00010</span>
<span class="cp">#define INT2PRI0	0xffd40000</span>
<span class="cp">#define INT2PRI1	0xffd40004</span>
<span class="cp">#define INT2PRI2	0xffd40008</span>
<span class="cp">#define INT2PRI3	0xffd4000c</span>
<span class="cp">#define INT2PRI4	0xffd40010</span>
<span class="cp">#define INT2PRI5	0xffd40014</span>
<span class="cp">#define INT2PRI6	0xffd40018</span>
<span class="cp">#define INT2PRI7	0xffd4001c</span>
<span class="cp">#define INT2PRI8	0xffd400a0</span>
<span class="cp">#define INT2PRI9	0xffd400a4</span>
<span class="cp">#define INT2PRI10	0xffd400a8</span>
<span class="cp">#define INT2PRI11	0xffd400ac</span>
<span class="cp">#define INT2PRI12	0xffd400b0</span>
<span class="cp">#define INT2PRI13	0xffd400b4</span>
<span class="cp">#define INT2PRI14	0xffd400b8</span>
<span class="cp">#define INT2PRI15	0xffd400bc</span>
<span class="cp">#define INT2PRI16	0xffd10000</span>
<span class="cp">#define INT2PRI17	0xffd10004</span>
<span class="cp">#define INT2PRI18	0xffd10008</span>
<span class="cp">#define INT2PRI19	0xffd1000c</span>
<span class="cp">#define INT2PRI20	0xffd10010</span>
<span class="cp">#define INT2PRI21	0xffd10014</span>
<span class="cp">#define INT2PRI22	0xffd10018</span>
<span class="cp">#define INT2PRI23	0xffd1001c</span>
<span class="cp">#define INT2PRI24	0xffd100a0</span>
<span class="cp">#define INT2PRI25	0xffd100a4</span>
<span class="cp">#define INT2PRI26	0xffd100a8</span>
<span class="cp">#define INT2PRI27	0xffd100ac</span>
<span class="cp">#define INT2PRI28	0xffd100b0</span>
<span class="cp">#define INT2PRI29	0xffd100b4</span>
<span class="cp">#define INT2PRI30	0xffd100b8</span>
<span class="cp">#define INT2PRI31	0xffd100bc</span>
<span class="cp">#define INT2PRI32	0xffd20000</span>
<span class="cp">#define INT2PRI33	0xffd20004</span>
<span class="cp">#define INT2PRI34	0xffd20008</span>
<span class="cp">#define INT2PRI35	0xffd2000c</span>
<span class="cp">#define INT2PRI36	0xffd20010</span>
<span class="cp">#define INT2PRI37	0xffd20014</span>
<span class="cp">#define INT2PRI38	0xffd20018</span>
<span class="cp">#define INT2PRI39	0xffd2001c</span>
<span class="cp">#define INT2PRI40	0xffd200a0</span>
<span class="cp">#define INT2PRI41	0xffd200a4</span>
<span class="cp">#define INT2PRI42	0xffd200a8</span>
<span class="cp">#define INT2PRI43	0xffd200ac</span>
<span class="cp">#define INT2PRI44	0xffd200b0</span>
<span class="cp">#define INT2PRI45	0xffd200b4</span>
<span class="cp">#define INT2PRI46	0xffd200b8</span>
<span class="cp">#define INT2PRI47	0xffd200bc</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">INTPRI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span>
			      <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="n">INT2PRI0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU2_TICPI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU5</span><span class="p">,</span> <span class="n">SDHI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IRQ8</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">HUDI</span><span class="p">,</span> <span class="n">DMAC0_5</span><span class="p">,</span> <span class="n">ADC0</span><span class="p">,</span> <span class="n">IRQ9</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IRQ10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMR01</span><span class="p">,</span> <span class="n">TMR23</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">TMR45</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FRT</span><span class="p">,</span> <span class="n">LPC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">PECI0</span><span class="p">,</span> <span class="n">ETHERC</span><span class="p">,</span> <span class="n">DMAC8_11</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">SCIF4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IRQ11</span><span class="p">,</span> <span class="n">IRQ12</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DVC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">ARC4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SPI1</span><span class="p">,</span> <span class="n">JMC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">SPI0</span><span class="p">,</span> <span class="n">SIM</span><span class="p">,</span> <span class="n">PECI2</span><span class="p">,</span> <span class="n">PECI1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">ADC1</span><span class="p">,</span> <span class="n">IRQ13</span><span class="p">,</span> <span class="n">DMAC6_7</span><span class="p">,</span> <span class="n">IRQ14</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">USB0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IRQ15</span><span class="p">,</span> <span class="n">USB1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI13</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF0</span> <span class="p">}</span> <span class="p">},</span>

	<span class="p">{</span> <span class="n">INT2PRI16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC2_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC1_0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC3_3</span><span class="p">,</span> <span class="n">IIC9_1</span><span class="p">,</span> <span class="n">IIC2_1</span><span class="p">,</span> <span class="n">IIC1_2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI19</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC2_3</span><span class="p">,</span> <span class="n">IIC3_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC1_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC2_0</span><span class="p">,</span> <span class="n">IIC6_3</span><span class="p">,</span> <span class="n">IIC7_1</span><span class="p">,</span> <span class="n">IIC7_2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI21</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC7_3</span><span class="p">,</span> <span class="n">IIC8_0</span><span class="p">,</span> <span class="n">IIC8_1</span><span class="p">,</span> <span class="n">IIC8_2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI22</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC9_2</span><span class="p">,</span> <span class="n">MMC2</span><span class="p">,</span> <span class="n">G200</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI23</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">PECI5</span><span class="p">,</span> <span class="n">SGPIO</span><span class="p">,</span> <span class="n">IIC3_2</span><span class="p">,</span> <span class="n">IIC5_1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI24</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">PECI4</span><span class="p">,</span> <span class="n">PECI3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC1_1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI25</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC3_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC5_3</span><span class="p">,</span> <span class="n">IIC5_2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI26</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">ECCU</span><span class="p">,</span> <span class="n">RSPI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC9_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI27</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">PCIC</span><span class="p">,</span> <span class="n">IIC6_0</span><span class="p">,</span> <span class="n">IIC4_0</span><span class="p">,</span> <span class="n">IIC6_1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI28</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC4_3</span><span class="p">,</span> <span class="n">IIC7_0</span><span class="p">,</span> <span class="n">MMC1</span><span class="p">,</span> <span class="n">IIC6_2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI29</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IIC9_0</span><span class="p">,</span> <span class="n">IIC8_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI30</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC4_1</span><span class="p">,</span> <span class="n">IIC4_2</span><span class="p">,</span> <span class="n">IIC5_0</span><span class="p">,</span> <span class="n">ONFICTL</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI31</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">IIC0_0</span><span class="p">,</span> <span class="n">IIC0_1</span><span class="p">,</span> <span class="n">IIC0_2</span><span class="p">,</span> <span class="n">IIC0_3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI32</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">DMINT22</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI33</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMINT16</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI34</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LPC6</span><span class="p">,</span> <span class="n">DMINT21</span><span class="p">,</span> <span class="n">DMINT18</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI35</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">DMINT23</span><span class="p">,</span> <span class="n">TSIP</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMINT19</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI36</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">DMINT20</span><span class="p">,</span> <span class="n">GETHER1</span><span class="p">,</span> <span class="n">PBIA</span><span class="p">,</span> <span class="n">PBIB</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI37</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">PBIC</span><span class="p">,</span> <span class="n">DMAE2</span><span class="p">,</span> <span class="n">DMAE3</span><span class="p">,</span> <span class="n">SERMUX2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI38</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">LPC7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI39</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">WDT4B</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI40</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMINT17</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI41</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">DDRECC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">WDT6B</span><span class="p">,</span> <span class="n">WDT5B</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI42</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LPC8</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI43</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">WDT7B</span><span class="p">,</span> <span class="n">PCIE_BRIDGE</span><span class="p">,</span> <span class="n">WDT8B</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI44</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">WDT2B</span><span class="p">,</span> <span class="n">GETHER2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI45</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LPC5</span><span class="p">,</span> <span class="n">SERMUX3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI46</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">WDT0B</span><span class="p">,</span> <span class="n">WDT1B</span><span class="p">,</span> <span class="n">WDT3B</span><span class="p">,</span> <span class="n">GETHER0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">INT2PRI47</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="p">{</span> <span class="n">DMINT12</span><span class="p">,</span> <span class="n">DMINT13</span><span class="p">,</span> <span class="n">DMINT14</span><span class="p">,</span> <span class="n">DMINT15</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_sense_reg</span> <span class="n">sense_registers_irq8to15</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd100f8</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ICR2 */</span>   <span class="p">{</span> <span class="n">IRQ15</span><span class="p">,</span> <span class="n">IRQ14</span><span class="p">,</span> <span class="n">IRQ13</span><span class="p">,</span> <span class="n">IRQ12</span><span class="p">,</span>
					    <span class="n">IRQ11</span><span class="p">,</span> <span class="n">IRQ10</span><span class="p">,</span> <span class="n">IRQ9</span><span class="p">,</span> <span class="n">IRQ8</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc</span><span class="p">,</span> <span class="s">&quot;sh7757&quot;</span><span class="p">,</span> <span class="n">vectors</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span>
			 <span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span>
			 <span class="n">sense_registers_irq8to15</span><span class="p">);</span>

<span class="cm">/* Support for external interrupt pins in IRQ mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irq0123</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irq4567</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ4</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ5</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ6</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ7</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_sense_reg</span> <span class="n">sense_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd0001c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ICR1 */</span>   <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span>
					    <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">ack_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd00024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTREQ */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC_ACK</span><span class="p">(</span><span class="n">intc_desc_irq0123</span><span class="p">,</span> <span class="s">&quot;sh7757-irq0123&quot;</span><span class="p">,</span>
			     <span class="n">vectors_irq0123</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">mask_registers</span><span class="p">,</span>
			     <span class="n">prio_registers</span><span class="p">,</span> <span class="n">sense_registers</span><span class="p">,</span> <span class="n">ack_registers</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC_ACK</span><span class="p">(</span><span class="n">intc_desc_irq4567</span><span class="p">,</span> <span class="s">&quot;sh7757-irq4567&quot;</span><span class="p">,</span>
			     <span class="n">vectors_irq4567</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">mask_registers</span><span class="p">,</span>
			     <span class="n">prio_registers</span><span class="p">,</span> <span class="n">sense_registers</span><span class="p">,</span> <span class="n">ack_registers</span><span class="p">);</span>

<span class="cm">/* External interrupt pins in IRL mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irl0123</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLLL</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLLH</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLHL</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LLHH</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHLL</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHLH</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHHL</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_LHHH</span><span class="p">,</span> <span class="mh">0x2e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLLL</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLLH</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLHL</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HLHH</span><span class="p">,</span> <span class="mh">0x360</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHLL</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHLH</span><span class="p">,</span> <span class="mh">0x3a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0_HHHL</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irl4567</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LLLL</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LLLH</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LLHL</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LLHH</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LHLL</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LHLH</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LHHL</span><span class="p">,</span> <span class="mh">0x2c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_LHHH</span><span class="p">,</span> <span class="mh">0x2e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HLLL</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HLLH</span><span class="p">,</span> <span class="mh">0x320</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HLHL</span><span class="p">,</span> <span class="mh">0x340</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HLHH</span><span class="p">,</span> <span class="mh">0x360</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HHLL</span><span class="p">,</span> <span class="mh">0x380</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HHLH</span><span class="p">,</span> <span class="mh">0x3a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL4_HHHL</span><span class="p">,</span> <span class="mh">0x3c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_irl0123</span><span class="p">,</span> <span class="s">&quot;sh7757-irl0123&quot;</span><span class="p">,</span> <span class="n">vectors_irl0123</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">mask_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_irl4567</span><span class="p">,</span> <span class="s">&quot;sh7757-irl4567&quot;</span><span class="p">,</span> <span class="n">vectors_irl4567</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">mask_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cp">#define INTC_ICR0	0xffd00000</span>
<span class="cp">#define INTC_INTMSK0	0xffd00044</span>
<span class="cp">#define INTC_INTMSK1	0xffd00048</span>
<span class="cp">#define INTC_INTMSK2	0xffd40080</span>
<span class="cp">#define INTC_INTMSKCLR1	0xffd00068</span>
<span class="cp">#define INTC_INTMSKCLR2	0xffd40084</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable IRQ3-0 + IRQ7-4 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xff000000</span><span class="p">,</span> <span class="n">INTC_INTMSK0</span><span class="p">);</span>

	<span class="cm">/* disable IRL3-0 + IRL7-4 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xc0000000</span><span class="p">,</span> <span class="n">INTC_INTMSK1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xfffefffe</span><span class="p">,</span> <span class="n">INTC_INTMSK2</span><span class="p">);</span>

	<span class="cm">/* select IRL mode for IRL3-0 + IRL7-4 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00c00000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>

	<span class="cm">/* disable holding function, ie enable &quot;SH-4 Mode&quot; */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00200000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>

	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup_pins</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRQ7654</span>:
		<span class="cm">/* select IRQ mode for IRL7-4 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00400000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irq4567</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRQ3210</span>:
		<span class="cm">/* select IRQ mode for IRL3-0 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">INTC_ICR0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00800000</span><span class="p">,</span> <span class="n">INTC_ICR0</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irq0123</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL7654</span>:
		<span class="cm">/* enable IRL7-4 but don&#39;t provide any masking */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0000fffe</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210</span>:
		<span class="cm">/* enable IRL0-3 but don&#39;t provide any masking */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xfffe0000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL7654_MASK</span>:
		<span class="cm">/* enable IRL7-4 and mask using cpu intc controller */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x40000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irl4567</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRL3210_MASK</span>:
		<span class="cm">/* enable IRL0-3 and mask using cpu intc controller */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">INTC_INTMSKCLR1</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irl0123</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_mem_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
