m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dA:/Programs/Quartus
Ealu
Z0 w1587992929
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1
Z7 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ALU.vhd
Z8 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ALU.vhd
l0
L6
V`@f<hAK6KBojKFR<m9A`40
!s100 jHb3;nQbdk=GkXJ<IDI5@0
Z9 OV;C;10.5b;63
32
Z10 !s110 1587996206
!i10b 1
Z11 !s108 1587996206.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ALU.vhd|
Z13 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ALU.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 3 alu 0 22 `@f<hAK6KBojKFR<m9A`40
l47
L25
Vz5dlQV`_[LLJO5PZ]4TSa0
!s100 hFP6>[Zz_=BznUhJKMI=<3
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ebinarytobcd
Z17 w1587971084
R1
R4
R5
R6
Z18 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/BinaryToBCD.vhd
Z19 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/BinaryToBCD.vhd
l0
L5
Vfide[IL_EcM?obD?c9o]e2
!s100 MA@0eiSQDj]ibK1_;E4492
R9
32
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/BinaryToBCD.vhd|
Z21 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/BinaryToBCD.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z22 DEx4 work 11 binarytobcd 0 22 fide[IL_EcM?obD?c9o]e2
l39
L16
V45M1GC4N6P3A=cgSH[]Ta2
!s100 hK8TmXllHBV_0AbMEcLSE1
R9
32
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Eclockdividermodule
R17
Z23 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R4
R5
R6
Z24 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ClockDividerModule.vhd
Z25 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R9
32
R10
!i10b 1
R11
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ClockDividerModule.vhd|
Z27 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ClockDividerModule.vhd|
!i113 1
R14
R15
Asim
R23
R1
R2
R4
R5
Z28 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l31
L16
VTHD_OoYGda`EhE1FGVjok2
!s100 QU=i0oC4jh@T3R8zjORm@3
R9
32
R10
!i10b 1
R11
R26
R27
!i113 1
R14
R15
Ecu
R0
R2
R23
R4
R5
R6
Z29 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/CU.vhd
Z30 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/CU.vhd
l0
L5
VSd`>;eWlE?AW3GZ;8b[lO3
!s100 H8hE?nYoQA3:Q[f2?Z_QF1
R9
32
R10
!i10b 1
R11
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/CU.vhd|
Z32 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/CU.vhd|
!i113 1
R14
R15
Artl
R2
R23
R4
R5
Z33 DEx4 work 2 cu 0 22 Sd`>;eWlE?AW3GZ;8b[lO3
l25
L20
V@b@3`dM^CYaD0JdTHhWoj2
!s100 2bJZhd4Z2M3S16P1810kO3
R9
32
R10
!i10b 1
R11
R31
R32
!i113 1
R14
R15
Edisplay
R17
R1
R4
R5
R6
Z34 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Display.vhd
Z35 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Display.vhd
l0
L5
Vh<T0k]6^JWl;^BGY14:8L3
!s100 ;E:j_`]T_J<Pf@1lSK[[72
R9
32
R10
!i10b 1
R11
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Display.vhd|
Z37 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Display.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z38 DEx4 work 7 display 0 22 h<T0k]6^JWl;^BGY14:8L3
l24
L16
Voj9b@NNXLQ:4beVh39H@82
!s100 8onOE4Mb^zo<IPOM]K^Z[1
R9
32
R10
!i10b 1
R11
R36
R37
!i113 1
R14
R15
Eio_alu
Z39 w1587995014
R1
R2
R3
R4
R5
R6
Z40 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ALU.vhd
Z41 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ALU.vhd
l0
L6
V1Rf8f`^LY`L<h4fVh;zml3
!s100 X>?o5cWzP?28gT=?Y;WFD3
R9
32
Z42 !s110 1587996207
!i10b 1
R11
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ALU.vhd|
Z44 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ALU.vhd|
!i113 1
R14
R15
Artl
R1
R2
R3
R4
R5
Z45 DEx4 work 6 io_alu 0 22 1Rf8f`^LY`L<h4fVh;zml3
l25
L22
VQ54C^5g@;0B>5__?3jhm83
!s100 U<z5Al>h>^0dCea1^45=T3
R9
32
R42
!i10b 1
R11
R43
R44
!i113 1
R14
R15
Eio_cu
Z46 w1587991624
R2
R23
R4
R5
R6
Z47 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_CU.vhd
Z48 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_CU.vhd
l0
L5
VPm3Lk54]`WfHJ:4_;2GVB2
!s100 M[N8SN7QVRUCkQGc4MZCF0
R9
32
R42
!i10b 1
Z49 !s108 1587996207.000000
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_CU.vhd|
Z51 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_CU.vhd|
!i113 1
R14
R15
Artl
R2
R23
R4
R5
Z52 DEx4 work 5 io_cu 0 22 Pm3Lk54]`WfHJ:4_;2GVB2
l21
L16
VKH_2R1AW;T>5ZNZD3734@2
!s100 lL8?2df0K`4>K0BHOUQEg3
R9
32
R42
!i10b 1
R49
R50
R51
!i113 1
R14
R15
Eio_programcode
Z53 w1587991665
R2
R23
R4
R5
R6
Z54 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ProgramCode.vhd
Z55 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ProgramCode.vhd
l0
L5
VYWKn65zSgOQQkbZCB2X;12
!s100 lCdc2LId]Z=07RbEW5Z[=0
R9
32
R42
!i10b 1
R49
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ProgramCode.vhd|
Z57 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/IO_ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R23
R4
R5
Z58 DEx4 work 14 io_programcode 0 22 YWKn65zSgOQQkbZCB2X;12
l17
L12
VgmcG4F[9TH7MieacHi[`40
!s100 @BD^_T0h11fFC^oY`C<=C3
R9
32
R42
!i10b 1
R49
R56
R57
!i113 1
R14
R15
Ememory
Z59 w1587995142
R2
R23
R4
R5
R6
Z60 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Memory.vhd
Z61 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Memory.vhd
l0
L5
Va6Izb1GY`2Jb:IIDnb:KC1
!s100 ^Ammk6mGkD[k9]1Z>KQN[2
R9
32
R42
!i10b 1
R49
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Memory.vhd|
Z63 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Memory.vhd|
!i113 1
R14
R15
Artl
R2
R23
R4
R5
Z64 DEx4 work 6 memory 0 22 a6Izb1GY`2Jb:IIDnb:KC1
l37
L30
VzbM^UzY3BnMTg^3@<R>:K2
!s100 KaV^Q`Oa0^RG7H@Zj@cUC3
R9
32
R42
!i10b 1
R49
R62
R63
!i113 1
R14
R15
Enumpad
Z65 w1587995593
R1
R4
R5
R6
Z66 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Numpad.vhd
Z67 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Numpad.vhd
l0
L5
VQLb5KcVMFn2PQ>Xmf<1033
!s100 8ER07hLeY<9Hi`SU^h:>U1
R9
32
R42
!i10b 1
R49
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Numpad.vhd|
Z69 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/Numpad.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z70 DEx4 work 6 numpad 0 22 QLb5KcVMFn2PQ>Xmf<1033
l49
L20
VR`=EMELh:[_[9H?LN]FZ21
!s100 >W1gCVD0enBDWL2XJI=Ke2
R9
32
R42
!i10b 1
R49
R68
R69
!i113 1
R14
R15
Eprogramcode
Z71 w1587993042
R2
R23
R4
R5
R6
Z72 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ProgramCode.vhd
Z73 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ProgramCode.vhd
l0
L5
VEL`3fQ8[:Uf2d[CL_X9Fh0
!s100 ei>fmEU75LHN6^`KU3FfB1
R9
32
R42
!i10b 1
R49
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ProgramCode.vhd|
Z75 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R23
R4
R5
Z76 DEx4 work 11 programcode 0 22 EL`3fQ8[:Uf2d[CL_X9Fh0
l17
L12
VD2T^YjWYUVRL?8^lcELHc1
!s100 R:6DV`Qiahk`e]n9d[NTo3
R9
32
R42
!i10b 1
R49
R74
R75
!i113 1
R14
R15
Etestbench
Z77 w1587995067
R1
R4
R5
R6
Z78 8C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/TestBench.vhd
Z79 FC:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R9
32
R42
!i10b 1
R49
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/TestBench.vhd|
Z81 !s107 C:/Users/mozzr/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/IO-kerne/Flet2 v1/TestBench.vhd|
!i113 1
R14
R15
Asim
R64
R76
R33
R16
R58
R52
R3
R45
R70
R38
R22
R23
R2
R28
R1
R4
R5
Z82 DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l67
L8
Z83 V8gB0MGA;BdAI83AOI0P0E3
Z84 !s100 F77=mFM_;e2i__iATV4DR3
R9
32
R42
!i10b 1
R49
R80
R81
!i113 1
R14
R15
