// Seed: 723712677
module module_0 (
    output supply0 id_0,
    inout wor id_1,
    output wire id_2,
    output supply0 id_3,
    input supply1 id_4
);
  wor id_6, id_7;
  assign id_0 = 1;
  supply1 id_8 = 1, id_9;
  supply1 id_10 = 1;
  assign id_7 = 1;
  wire id_11, id_12;
  id_13(
      .id_0(id_9 && id_11), .id_1(1'h0), .id_2((1'd0))
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    output wor id_3,
    output wire id_4,
    output wire id_5,
    inout tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    output tri1 id_9,
    output logic id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wire id_13
);
  always @(*) id_10 <= 1;
  module_0(
      id_3, id_6, id_6, id_9, id_8
  );
  wire id_15;
endmodule
