--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 18 16:49:10 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk133]
            235 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 992.727ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             tmp_202__i2  (from clk133 +)
   Destination:    FD1P3AX    SP             tmp_202__i1  (to clk133 +)

   Delay:                   7.014ns  (31.3% logic, 68.7% route), 5 logic levels.

 Constraint Details:

      7.014ns data_path tmp_202__i2 to tmp_202__i1 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 992.727ns

 Path Details: tmp_202__i2 to tmp_202__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_202__i2 (from clk133)
Route         2   e 1.002                                  tmp[2]
LUT4        ---     0.448              A to Z              i1_2_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         2   e 0.954                                  n1
LUT4        ---     0.448              A to Z              i1518_3_lut
Route         1   e 0.788                                  n2369
LUT4        ---     0.448              C to Z              i1_4_lut_adj_5
Route         8   e 1.287                                  clk133_enable_8
                  --------
                    7.014  (31.3% logic, 68.7% route), 5 logic levels.


Passed:  The following path meets requirements by 992.727ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             tmp_202__i2  (from clk133 +)
   Destination:    FD1P3AX    SP             tmp_202__i2  (to clk133 +)

   Delay:                   7.014ns  (31.3% logic, 68.7% route), 5 logic levels.

 Constraint Details:

      7.014ns data_path tmp_202__i2 to tmp_202__i2 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 992.727ns

 Path Details: tmp_202__i2 to tmp_202__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_202__i2 (from clk133)
Route         2   e 1.002                                  tmp[2]
LUT4        ---     0.448              A to Z              i1_2_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         2   e 0.954                                  n1
LUT4        ---     0.448              A to Z              i1518_3_lut
Route         1   e 0.788                                  n2369
LUT4        ---     0.448              C to Z              i1_4_lut_adj_5
Route         8   e 1.287                                  clk133_enable_8
                  --------
                    7.014  (31.3% logic, 68.7% route), 5 logic levels.


Passed:  The following path meets requirements by 992.727ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             tmp_202__i2  (from clk133 +)
   Destination:    FD1P3AX    SP             tmp_202__i3  (to clk133 +)

   Delay:                   7.014ns  (31.3% logic, 68.7% route), 5 logic levels.

 Constraint Details:

      7.014ns data_path tmp_202__i2 to tmp_202__i3 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 992.727ns

 Path Details: tmp_202__i2 to tmp_202__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_202__i2 (from clk133)
Route         2   e 1.002                                  tmp[2]
LUT4        ---     0.448              A to Z              i1_2_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         2   e 0.954                                  n1
LUT4        ---     0.448              A to Z              i1518_3_lut
Route         1   e 0.788                                  n2369
LUT4        ---     0.448              C to Z              i1_4_lut_adj_5
Route         8   e 1.287                                  clk133_enable_8
                  --------
                    7.014  (31.3% logic, 68.7% route), 5 logic levels.

Report: 7.273 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |  1000.000 ns|     7.273 ns|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  235 paths, 57 nets, and 124 connections (59.9% coverage)


Peak memory: 75505664 bytes, TRCE: 1515520 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
