
---------- Begin Simulation Statistics ----------
final_tick                                76406685000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42343                       # Simulator instruction rate (inst/s)
host_mem_usage                                 970088                       # Number of bytes of host memory used
host_op_rate                                    85195                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2361.64                       # Real time elapsed on the host
host_tick_rate                               32353256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076407                       # Number of seconds simulated
sim_ticks                                 76406685000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  97775761                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 56981597                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.528134                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.528134                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3219497                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1602073                       # number of floating regfile writes
system.cpu.idleCycles                         9244635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1350208                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22639445                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.469480                       # Inst execution rate
system.cpu.iew.exec_refs                     49654008                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18328317                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5091458                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32669206                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3017                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             62634                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19246170                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           234865068                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31325691                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1744067                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             224556220                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42283                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1910027                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1197661                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1964289                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26799                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1028669                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         321539                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 244294467                       # num instructions consuming a value
system.cpu.iew.wb_count                     223473688                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636159                       # average fanout of values written-back
system.cpu.iew.wb_producers                 155410025                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.462396                       # insts written-back per cycle
system.cpu.iew.wb_sent                      223913975                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                347212808                       # number of integer regfile reads
system.cpu.int_regfile_writes               179079069                       # number of integer regfile writes
system.cpu.ipc                               0.654393                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.654393                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3008997      1.33%      1.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             171616216     75.84%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               280315      0.12%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                151232      0.07%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              118037      0.05%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22997      0.01%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               391258      0.17%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               120016      0.05%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              367324      0.16%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10181      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31042118     13.72%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17244130      7.62%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          634638      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1292487      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              226300287                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3198594                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6259659                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2948907                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3965457                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3019040                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013341                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2600808     86.15%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28245      0.94%     87.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    429      0.01%     87.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   946      0.03%     87.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  297      0.01%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 163268      5.41%     92.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                105225      3.49%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             47106      1.56%     97.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            72711      2.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              223111736                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          593095613                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    220524781                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         264590238                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  234847090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 226300287                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               17978                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        33664385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            166922                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10151                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     35655280                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     143568736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.576250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.203336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80502925     56.07%     56.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10842262      7.55%     63.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11454217      7.98%     71.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10848224      7.56%     79.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9592946      6.68%     85.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7537602      5.25%     91.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7280752      5.07%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3817851      2.66%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1691957      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       143568736                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.480893                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1022037                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1699781                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             32669206                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19246170                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                97057536                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        152813371                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1539023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       184157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        376499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        52450                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          112                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4437712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2717                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8876990                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2829                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                26065041                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18088342                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1572950                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11108705                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9818283                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.383686                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2425478                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38125                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1080046                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             581583                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           498463                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       266304                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        33257449                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1161955                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    138633776                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.451310                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.430661                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        85510988     61.68%     61.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12192523      8.79%     70.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8009498      5.78%     76.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12729490      9.18%     85.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3577001      2.58%     88.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2310780      1.67%     89.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2092871      1.51%     91.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1303470      0.94%     92.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10907155      7.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    138633776                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10907155                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43564856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43564856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43601473                       # number of overall hits
system.cpu.dcache.overall_hits::total        43601473                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1334118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1334118                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1336775                       # number of overall misses
system.cpu.dcache.overall_misses::total       1336775                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34321947969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34321947969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34321947969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34321947969                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44898974                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44898974                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44938248                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44938248                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029747                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029747                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25726.321037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25726.321037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25675.186901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25675.186901                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       232275                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          866                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8601                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.005581                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   173.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       505710                       # number of writebacks
system.cpu.dcache.writebacks::total            505710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       463965                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       463965                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       463965                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       463965                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       870153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       870153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       871398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       871398                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20603523977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20603523977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20658464477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20658464477                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019380                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019380                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019391                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23678.047397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23678.047397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23707.266343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23707.266343                       # average overall mshr miss latency
system.cpu.dcache.replacements                 870480                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27138713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27138713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1090376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1090376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24991076000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24991076000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28229089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28229089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22919.686420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22919.686420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       461662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       461662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       628714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       628714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11566128500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11566128500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18396.486320                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18396.486320                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16426143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16426143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9330871969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9330871969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014622                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38281.756813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38281.756813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2303                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2303                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       241439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       241439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9037395477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9037395477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37431.382159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37431.382159                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36617                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36617                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2657                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2657                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        39274                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        39274                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.067653                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.067653                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1245                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1245                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     54940500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     54940500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031700                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031700                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 44128.915663                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 44128.915663                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.789084                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44472985                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            870992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.060153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.789084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          90747488                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         90747488                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86729620                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17838252                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36428590                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1374613                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1197661                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9938553                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                420249                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              242903945                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2034153                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31319305                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18332882                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        288046                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         44062                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89776697                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      124952795                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26065041                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12825344                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52133832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3225822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        100                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 5098                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         39038                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           44                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1016                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19200896                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                964116                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          143568736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.746891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.078755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                104070987     72.49%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2080071      1.45%     73.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2321865      1.62%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1865973      1.30%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2663925      1.86%     78.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2860090      1.99%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2695875      1.88%     82.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2733792      1.90%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22276158     15.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            143568736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170568                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.817682                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15433102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15433102                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15433102                       # number of overall hits
system.cpu.icache.overall_hits::total        15433102                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3767789                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3767789                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3767789                       # number of overall misses
system.cpu.icache.overall_misses::total       3767789                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51241501948                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51241501948                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51241501948                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51241501948                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19200891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19200891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19200891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19200891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.196230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.196230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.196230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.196230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13599.886286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13599.886286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13599.886286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13599.886286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17692                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1065                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.612207                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3567085                       # number of writebacks
system.cpu.icache.writebacks::total           3567085                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       199764                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       199764                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       199764                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       199764                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3568025                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3568025                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3568025                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3568025                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45896777456                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45896777456                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45896777456                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45896777456                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.185826                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.185826                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.185826                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.185826                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12863.356466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12863.356466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12863.356466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12863.356466                       # average overall mshr miss latency
system.cpu.icache.replacements                3567085                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15433102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15433102                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3767789                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3767789                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51241501948                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51241501948                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19200891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19200891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.196230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.196230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13599.886286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13599.886286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       199764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       199764                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3568025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3568025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45896777456                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45896777456                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.185826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.185826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12863.356466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12863.356466                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.609181                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19001126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3568024                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.325392                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.609181                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41969806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41969806                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19207854                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        369944                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2979735                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4606920                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9846                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26799                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2580600                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                55793                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6433                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  76406685000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1197661                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87790540                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8927357                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4092                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  36637375                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               9011711                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              240226752                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                147477                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 682695                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 675569                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7368840                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              71                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           256036991                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   592542921                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                376125496                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3566222                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 41456743                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      97                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  79                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5146634                       # count of insts added to the skid buffer
system.cpu.rob.reads                        362011884                       # The number of ROB reads
system.cpu.rob.writes                       473885317                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3527335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               718720                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4246055                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3527335                       # number of overall hits
system.l2.overall_hits::.cpu.data              718720                       # number of overall hits
system.l2.overall_hits::total                 4246055                       # number of overall hits
system.l2.demand_misses::.cpu.inst              40091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             152272                       # number of demand (read+write) misses
system.l2.demand_misses::total                 192363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             40091                       # number of overall misses
system.l2.overall_misses::.cpu.data            152272                       # number of overall misses
system.l2.overall_misses::total                192363                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3118251500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11601197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14719448500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3118251500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11601197000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14719448500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3567426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           870992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4438418                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3567426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          870992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4438418                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.174826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043340                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.174826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043340                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77779.339503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76187.329253                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76519.125300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77779.339503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76187.329253                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76519.125300                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107482                       # number of writebacks
system.l2.writebacks::total                    107482                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         40075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        152272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            192347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        40075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       152272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           192347                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2708896250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10052272250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12761168500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2708896250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10052272250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12761168500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.174826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.174826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043337                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67595.664379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66015.237535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66344.515381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67595.664379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66015.237535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66344.515381                       # average overall mshr miss latency
system.l2.replacements                         186153                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       505710                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           505710                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       505710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       505710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3565110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3565110                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3565110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3565110                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          520                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           520                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              404                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  404                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          408                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              408                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.009804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.009804                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009804                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            145640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145640                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95848                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95848                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7049239000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7049239000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        241488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            241488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.396906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73546.020783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73546.020783                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6072984250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6072984250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.396906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63360.573512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63360.573512                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3527335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3527335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        40091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3118251500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3118251500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3567426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3567426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77779.339503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77779.339503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        40075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2708896250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2708896250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011234                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67595.664379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67595.664379                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        573080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            573080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56424                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56424                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4551958000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4551958000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       629504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        629504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80674.145754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80674.145754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3979288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3979288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70524.741245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70524.741245                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.561490                       # Cycle average of tags in use
system.l2.tags.total_refs                     8871722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    194345                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.649345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     196.121617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3068.657589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4907.782284                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.374592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.599095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997627                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71172441                       # Number of tag accesses
system.l2.tags.data_accesses                 71172441                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     40075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    151963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000678873750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              501786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101227                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      192347                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107482                       # Number of write requests accepted
system.mem_ctrls.readBursts                    192347                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107482                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    309                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                192347                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  160666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.278303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.207870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.965172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6340     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.943551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.911576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3416     53.86%     53.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.37%     55.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2650     41.78%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      2.57%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.35%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   19776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12310208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6878848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    161.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   76404989500                       # Total gap between requests
system.mem_ctrls.avgGap                     254828.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2564800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9725632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6877184                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33567743.450720310211                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 127287710.492871135473                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90007621.715298861265                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        40075                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       152272                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107482                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1386375750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5030033000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1814329516750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34594.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33033.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16880310.35                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2564800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9745408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12310208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2564800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2564800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6878848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6878848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        40075                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       152272                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         192347                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107482                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107482                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33567743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    127546536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        161114279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33567743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33567743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90029400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90029400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90029400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33567743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    127546536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       251143679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               192038                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107456                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7638                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2815696250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             960190000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6416408750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14662.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33412.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109857                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55954                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       133683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.381103                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.097331                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.410090                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76040     56.88%     56.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38689     28.94%     85.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10040      7.51%     93.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3467      2.59%     95.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1559      1.17%     97.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          823      0.62%     97.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          519      0.39%     98.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          318      0.24%     98.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2228      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       133683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12290432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6877184                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              160.855454                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.007622                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       481264560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       255798180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      696585540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276560820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6031462320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26139740580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7327766400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41209178400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.339960                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18798482750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2551333750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55056868500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       473232060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       251528805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      674565780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     284359500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6031462320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26027031060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7422684960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41164864485                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.759985                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19041807250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2551320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54813557750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              96499                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107482                       # Transaction distribution
system.membus.trans_dist::CleanEvict            76666                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95848                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         96499                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       568846                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       568846                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 568846                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19189056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19189056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19189056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            192351                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  192351    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              192351                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           201606750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          240433750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4197528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       613192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3567085                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          443441                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             408                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            408                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           241488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          241488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3568025                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       629504                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10702535                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2613280                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13315815                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    456608640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     88108928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              544717568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          186752                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6917184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4625578                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011989                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4570236     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55230      1.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    112      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4625578                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  76406685000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8511290499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5353636293                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1307676527                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
