import os
import streamlit as st
import cv2
import numpy as np
from PIL import Image
from streamlit_drawable_canvas import st_canvas
import pandas as pd
import tkinter as tk
from tkinter import simpledialog
import matplotlib.pyplot as plt

from detector.fasterrcnn_detector import FasterRCNNDetector
from detector.hole_detector import HoleDetector
from detector.resistor_detector import ResistorEndpointDetector
from detector.led_detector import LedEndpointDetector
from detector.diode_detector import ResistorEndpointDetector as DiodeEndpointDetector
from detector.ic_chip_detector import ICChipPinDetector
from detector.wire_detector import WireDetector
from circuit_generator import generate_circuit
from checker.error_checker import ErrorChecker
from diagram import get_n_clicks

# ì ˆëŒ€ê²½ë¡œ ì„¤ì •
BASE_DIR = os.path.dirname(os.path.abspath(__file__))
MODEL_PATH = os.path.join(BASE_DIR, "model", "fasterrcnn.pt")

# ìº”ë²„ìŠ¤ í¬ê¸° (main.pyì™€ ë™ì¼í•˜ê²Œ 640x640ìœ¼ë¡œ ê³ ì •)
DISPLAY_SIZE = 640
MAX_DISPLAY_WIDTH = DISPLAY_SIZE
MAX_DISPLAY_HEIGHT = DISPLAY_SIZE

# ì „ì²´ ë‹¨ê³„ ìˆ˜
TOTAL_PAGES = 10

# ì„¸ì…˜ ìƒíƒœ ì´ˆê¸°í™”
if 'page' not in st.session_state:
    st.session_state.page = 1
if 'processing' not in st.session_state:
    st.session_state.processing = False

# ì»´í¬ë„ŒíŠ¸ ìƒ‰ìƒ ë§¤í•‘
COLOR_MAP = {
    'Resistor': '#e63946',
    'LED': '#f4a261',
    'Diode': '#457b9d',
    'IC': '#9d4edd',
    'Line_area': '#2a9d8f',
    'Capacitor': '#6c757d'
}

# Utility functions
@st.cache_data
def resize_image(img, target_size=DISPLAY_SIZE):
    """ì´ë¯¸ì§€ë¥¼ ì •ì‚¬ê°í˜•ìœ¼ë¡œ ë¦¬ì‚¬ì´ì¦ˆí•˜ê³  ìŠ¤ì¼€ì¼ ë°˜í™˜"""
    h, w = img.shape[:2]
    # ì •ì‚¬ê°í˜•ìœ¼ë¡œ ë§Œë“¤ê¸° ìœ„í•´ ì‘ì€ ìª½ì— ë§ì¶° í¬ë¡­
    size = min(h, w)
    scale = target_size / size
    
    # ì¤‘ì•™ í¬ë¡­
    start_y = (h - size) // 2
    start_x = (w - size) // 2
    cropped = img[start_y:start_y+size, start_x:start_x+size]
    
    # 640x640ìœ¼ë¡œ ë¦¬ì‚¬ì´ì¦ˆ
    resized = cv2.resize(cropped, (target_size, target_size))
    return resized, scale, (start_x, start_y)

def show_navigation(page_num, prev_enabled=True, next_enabled=True):
    """ë„¤ë¹„ê²Œì´ì…˜ ë²„íŠ¼ì„ í‘œì‹œí•˜ê³  í˜ì´ì§€ ì „í™˜ì„ ì²˜ë¦¬í•©ë‹ˆë‹¤."""
    cols = st.columns([1, 2, 1])
    
    # ì´ì „ ë²„íŠ¼
    if cols[0].button("â—€ï¸ Previous", key=f"prev_{page_num}", disabled=not prev_enabled or page_num <= 1):
        st.session_state.page = max(1, page_num - 1)
        st.rerun()
    
    # ì§„í–‰ë¥  í‘œì‹œ
    with cols[1]:
        progress = page_num / TOTAL_PAGES
        st.progress(progress)
        st.write(f"Step {page_num} of {TOTAL_PAGES}")
    
    # ë‹¤ìŒ ë²„íŠ¼
    if cols[2].button("Next â–¶ï¸", key=f"next_{page_num}", disabled=not next_enabled):
        st.session_state.page = min(TOTAL_PAGES, page_num + 1)
        st.rerun()

# 1) ì—…ë¡œë“œ & ì›ë³¸ í‘œì‹œ
def page_10_circuit_generation():
    st.subheader("Step 10: Circuit Generation")
    
    required_keys = ['fixed_pins', 'holes', 'hole_to_net', 'comp_values', 'power_points', 'voltage']
    missing = [k for k in required_keys if k not in st.session_state]
    
    if missing:
        st.error(f"âŒ Missing required data: {missing}")
        show_navigation(9, next_enabled=False)
        return
    
    # ì…ë ¥ ë°ì´í„° ê²€ì¦
    if not st.session_state.fixed_pins:
        st.error("âŒ No components detected. Please complete previous steps.")
        show_navigation(9, next_enabled=False)
        return
        
    if not st.session_state.hole_to_net:
        st.error("âŒ No hole-to-net mapping available. Please complete hole detection.")
        show_navigation(9, next_enabled=False)
        return
        
    if not st.session_state.power_points or len(st.session_state.power_points) < 2:
        st.error("âŒ Please select at least 2 power terminals.")
        show_navigation(9, next_enabled=False)
        return
    
    with st.spinner("âš¡ Generating circuit diagram and SPICE file..."):
        try:
            # nearest_net í•¨ìˆ˜ ì •ì˜ (ì˜¤ë¥˜ ì²˜ë¦¬ í¬í•¨)
            def find_nearest_net(pt):
                hole_to_net = st.session_state.hole_to_net
                if not hole_to_net:
                    raise ValueError("hole_to_net is empty")
                
                closest = min(hole_to_net.keys(), key=lambda h: (h[0]-pt[0])**2 + (h[1]-pt[1])**2)
                return hole_to_net[closest]
            
            # ì „ì› ìŒ ë³€í™˜ ë° ë‹¨ì ì°¾ê¸° (main.pyì˜ ë¡œì§ ì°¸ì¡°)
            all_endpoints = [pt for comp in st.session_state.fixed_pins for pt in comp['pins']]
            
            if not all_endpoints:
                st.error("âŒ No component endpoints found. Please check pin detection.")
                show_navigation(9, next_enabled=False)
                return
            
            power_pairs = []
            voltage = st.session_state.voltage
            
            # í´ë¦­í•œ ìœ„ì¹˜ì—ì„œ ê°€ì¥ ê°€ê¹Œìš´ ì‹¤ì œ ì—”ë“œí¬ì¸íŠ¸ ì°¾ê¸°
            for plus_pt, minus_pt in [(st.session_state.power_points[0], st.session_state.power_points[1])]:
                closest_plus = min(all_endpoints, key=lambda p: (p[0]-plus_pt[0])**2 + (p[1]-plus_pt[1])**2)
                closest_minus = min(all_endpoints, key=lambda p: (p[0]-minus_pt[0])**2 + (p[1]-minus_pt[1])**2)
                
                net_plus = find_nearest_net(closest_plus)
                net_minus = find_nearest_net(closest_minus)
                
                # schemdrawìš© ê·¸ë¦¬ë“œ ì¢Œí‘œ ë³€í™˜ (640x640 ê¸°ì¤€) - division by zero ë°©ì§€
                img_w = DISPLAY_SIZE
                comp_count = len([c for c in st.session_state.fixed_pins if c['class'] != 'Line_area'])
                
                # division by zero ë°©ì§€
                if comp_count == 0:
                    comp_count = 1  # ìµœì†Œê°’ ì„¤ì •
                    
                grid_width = comp_count * 2 + 2
                
                # ì¶”ê°€ ì•ˆì „ì¥ì¹˜
                if grid_width == 0:
                    grid_width = 4  # ê¸°ë³¸ê°’ ì„¤ì •
                    
                x_plus_grid = closest_plus[0] / img_w * grid_width
                x_minus_grid = closest_minus[0] / img_w * grid_width
                
                power_pairs.append((net_plus, x_plus_grid, net_minus, x_minus_grid))
            
            # ì™€ì´ì–´ ì—°ê²° ì²˜ë¦¬
            wires = []
            for comp in st.session_state.fixed_pins:
                if comp['class'] == 'Line_area' and len(comp['pins']) == 2:
                    try:
                        net1 = find_nearest_net(comp['pins'][0])
                        net2 = find_nearest_net(comp['pins'][1])
                        if net1 != net2:
                            wires.append((net1, net2))
                    except Exception as e:
                        st.warning(f"âš ï¸ Wire connection error for {comp['class']}: {e}")
                        continue
            
            # fixed_pinsì— value ì •ë³´ ì¶”ê°€
            comps_with_values = []
            for comp in st.session_state.fixed_pins:
                comp_with_value = comp.copy()
                # bboxë¥¼ í‚¤ë¡œ ì‚¬ìš©í•˜ì—¬ comp_valuesì—ì„œ ê°’ ì°¾ê¸°
                bbox_key = tuple(comp['bbox'])
                comp_with_value['value'] = st.session_state.comp_values.get(bbox_key, 0.0)
                comps_with_values.append(comp_with_value)
            
            # íšŒë¡œ ìƒì„± - valueê°€ í¬í•¨ëœ ì»´í¬ë„ŒíŠ¸ ì „ë‹¬
            mapped, hole_to_net_updated = generate_circuit(
                all_comps=comps_with_values,
                holes=st.session_state.holes,
                wires=wires,
                voltage=voltage,
                output_spice=os.path.join(BASE_DIR, "circuit.spice"),
                output_img=os.path.join(BASE_DIR, "circuit.jpg"),
                hole_to_net=st.session_state.hole_to_net,
                power_pairs=power_pairs
            )
            
            st.session_state.circuit_components = mapped
            st.session_state.power_pairs = power_pairs  # power_pairs ì €ì¥
            st.success("âœ… Circuit generated successfully!")
            
        except ZeroDivisionError as e:
            st.error(f"âŒ Division by zero error: {str(e)}")
            st.error("This usually happens when:")
            st.error("- No components are detected")
            st.error("- Grid width calculation results in zero")
            st.error("- Invalid coordinate calculations")
            show_navigation(9, next_enabled=False)
            return
        except ValueError as e:
            st.error(f"âŒ Value error: {str(e)}")
            st.error("Please check if all required data is properly initialized.")
            show_navigation(9, next_enabled=False)
            return
        except TypeError as e:
            st.error(f"âŒ Type error in generate_circuit call: {str(e)}")
            st.info("This might be due to incorrect parameter names. Please check the generate_circuit function signature.")
            
            # generate_circuit í•¨ìˆ˜ì˜ ì‹œê·¸ë‹ˆì²˜ ì¶œë ¥ì„ ìœ„í•œ ë””ë²„ê¹… ì •ë³´
            try:
                import inspect
                sig = inspect.signature(generate_circuit)
                st.code(f"generate_circuit signature: {sig}")
            except:
                pass
            
            show_navigation(9, next_enabled=False)
            return
        except Exception as e:
            st.error(f"âŒ Circuit generation failed: {str(e)}")
            import traceback
            with st.expander("ğŸ” Error Details"):
                st.code(traceback.format_exc())
            show_navigation(9, next_enabled=False)
            return
    
    # ê²°ê³¼ í‘œì‹œ
    col1, col2 = st.columns(2)
    
    with col1:
        img_path = os.path.join(BASE_DIR, "circuit.jpg")
        if os.path.exists(img_path):
            circuit_img = cv2.imread(img_path)
            if circuit_img is not None:
                st.image(cv2.cvtColor(circuit_img, cv2.COLOR_BGR2RGB), 
                        caption="Generated Circuit Diagram", use_container_width=True)
                st.session_state.circuit_img = circuit_img
            else:
                st.warning("âš ï¸ Circuit image generated but cannot be loaded")
        else:
            st.warning("âš ï¸ Circuit image not found")
    
    with col2:
        spice_path = os.path.join(BASE_DIR, "circuit.spice")
        if os.path.exists(spice_path):
            st.success("SPICE file generated!")
            with open(spice_path, 'r') as f:
                spice_content = f.read()
                st.text_area("SPICE Netlist", spice_content, height=200)
            
            with open(spice_path, 'rb') as f:
                st.download_button(
                    "ğŸ“¥ Download SPICE File",
                    f.read(),
                    file_name="circuit.spice",
                    mime="text/plain"
                )
            st.session_state.spice_file = spice_path
        else:
            st.warning("âš ï¸ SPICE file not generated")
    
    show_navigation(9, next_enabled=True)

# 11) ì˜¤ë¥˜ ê²€ì‚¬
def page_11_error_checking():
    st.subheader("Step 11: Circuit Error Checking")
    
    if 'spice_file' not in st.session_state or not os.path.exists(st.session_state.spice_file):
        st.error("âŒ No SPICE file available for error checking.")
        show_navigation(10, next_enabled=False)
        return
    
    if 'circuit_components' not in st.session_state:
        st.error("âŒ No circuit components available for error checking.")
        show_navigation(10, next_enabled=False)
        return
    
    with st.spinner("ğŸ” Checking for circuit errors..."):
        try:
            # ì»´í¬ë„ŒíŠ¸ì™€ ë„· ë§¤í•‘ ìƒì„±
            components = st.session_state.circuit_components
            nets_mapping = {}
            
            for comp in components:
                n1, n2 = comp['nodes']
                nets_mapping.setdefault(n1, []).append(comp['name'])
                nets_mapping.setdefault(n2, []).append(comp['name'])
            
            # ì „ì› ì •ë³´ ì¶”ê°€ (power_pairsì—ì„œ ground_net ì¶”ì¶œ)
            power_pairs = getattr(st.session_state, 'power_pairs', [])
            ground_nodes = {power_pairs[0][2]} if power_pairs else set()
            
            # ErrorChecker ì‹¤í–‰
            checker = ErrorChecker(components, nets_mapping, ground_nodes=ground_nodes)
            errors = checker.run_all_checks()
            
            st.session_state.circuit_errors = errors
            
        except Exception as e:
            st.error(f"âŒ Error checking failed: {str(e)}")
            show_navigation(10, next_enabled=True)  # ì˜¤ë¥˜ê°€ ìˆì–´ë„ ë‹¤ìŒ ë‹¨ê³„ë¡œ ì§„í–‰ ê°€ëŠ¥
            return
    
    # ì˜¤ë¥˜ ê²°ê³¼ í‘œì‹œ
    if errors:
        st.warning(f"âš ï¸ Found {len(errors)} potential issues:")
        
        error_df = pd.DataFrame([
            {"Error Type": "Circuit Error", "Description": error}
            for error in errors
        ])
        st.dataframe(error_df, use_container_width=True)
        
        # ì˜¤ë¥˜ ìœ í˜•ë³„ ë¶„ë¥˜
        error_types = {}
        for error in errors:
            if "Open circuit" in error:
                error_types.setdefault("Open Circuits", []).append(error)
            elif "Short circuit" in error:
                error_types.setdefault("Short Circuits", []).append(error)
            elif "Floating" in error:
                error_types.setdefault("Floating Components", []).append(error)
            elif "voltage source" in error.lower():
                error_types.setdefault("Power Issues", []).append(error)
            else:
                error_types.setdefault("Other Issues", []).append(error)
        
        for error_type, error_list in error_types.items():
            with st.expander(f"{error_type} ({len(error_list)})"):
                for error in error_list:
                    st.write(f"â€¢ {error}")
    else:
        st.success("âœ… No circuit errors detected! Your circuit looks good.")
    
    show_navigation(10, next_enabled=True)

# 12) ìµœì¢… ìš”ì•½
def page_12_summary():
    st.subheader("Step 12: Project Summary")
    # í”„ë¡œì íŠ¸ ì™„ë£Œ ë©”ì‹œì§€
    st.balloons()
    st.success("ğŸ‰ Breadboard to Schematic conversion completed!")

    # ğŸ” Similar Circuit Comparison (text only)
    st.markdown("### ğŸ” Similar Circuit Comparison")
    import glob, re, os
    import networkx as nx
    from checker.Circuit_comparer import CircuitComparer

    # Reference GraphML files directory
    graphml_dir = os.path.join(BASE_DIR, "checker")
    ref_files = glob.glob(os.path.join(graphml_dir, "circuit*.graphml"))
    if ref_files:
        # Load current circuit graph
        current_file = os.path.join(BASE_DIR, "circuit.graphml")
        try:
            G_curr = nx.read_graphml(current_file)
        except Exception:
            G_curr = None

        best_score = -1.0
        best_file = None
        if G_curr is not None:
            for f in ref_files:
                try:
                    G_ref = nx.read_graphml(f)
                    comparer = CircuitComparer(G_curr, G_ref, debug=False)
                    score = comparer.compute_similarity()
                    if score > best_score:
                        best_score = score
                        best_file = f
                except Exception:
                    continue
        if best_file is not None and best_score >= 0:
            # Extract topic number from filename
            m = re.search(r"circuit(\d+)_", os.path.basename(best_file))
            num = int(m.group(1)) if m else None
            topic_map = {
                1: "ë³‘ë ¬íšŒë¡œ",
                2: "ì§ë ¬íšŒë¡œ",
                3: "í‚¤ë¥´íˆí˜¸í”„",
                4: "í‚¤ë¥´íˆí˜¸í”„2ë²•ì¹™",
                5: "ì¤‘ì²©ì˜ ì›ë¦¬",
                6: "ì˜¤ì‹¤ë¡œìŠ¤ì½”í”„ ì‹¤ìŠµ1",
                7: "ì˜¤ì‹¤ë¡œìŠ¤ì½”í”„ ì‹¤ìŠµ2",
                8: "ë°˜íŒŒì •ë¥˜íšŒë¡œ",
                9: "ë°˜íŒŒì •ë¥˜íšŒë¡œ2",
                10: "ë¹„ë°˜ì „ ì¦í­ê¸°"
            }
            topic = topic_map.get(num, "ì•Œ ìˆ˜ ì—†ëŠ” ì£¼ì œ")
            st.write(
                f"**The generated circuit is most similar to the '{topic}' topic**"
                f" (file: {os.path.basename(best_file)}), similarity score: {best_score:.2f}."
            )
        else:
            st.info("â„¹ï¸ No valid circuit comparisons found.")
    else:
        st.info("â„¹ï¸ No reference .graphml files found for comparison.")

    # ì¬ì‹œì‘ ë° ì´ì „ ë²„íŠ¼
    st.markdown("---")
    col1, col2, col3 = st.columns([1, 1, 1])
    with col2:
        if st.button("ğŸ”„ Start New Project", key="restart", use_container_width=True):
            for key in list(st.session_state.keys()):
                if key != 'page':
                    del st.session_state[key]
            st.session_state.page = 1
            st.rerun()
    cols = st.columns([1, 2, 1])
    if cols[0].button("â—€ï¸ Previous", key="prev_12"):
        st.session_state.page = 11
        st.rerun()
    with cols[1]:
        st.progress(1.0)
        st.write("Project Complete!")

# ë©”ì¸ ì•± ë¼ìš°íŒ…
def main():
    st.set_page_config(
        page_title="Breadboard to Schematic", 
        page_icon="ğŸ”Œ",
        layout="wide"
    )
    
    # ì‚¬ì´ë“œë°”ì— í˜ì´ì§€ ë„¤ë¹„ê²Œì´ì…˜
    with st.sidebar:
        st.title("ğŸ”Œ Navigation")
        page_names = [
            "1. Upload Image",
            "2. Adjust Corners", 
            "3. View Transform",
            "4. Edit Components",
            "5. Detect Holes",
            "6. Detect Pins",
            "7. Enter Values",
            "8. Adjust Pins",
            "9. Select Power",
            "10. Generate Circuit",
            "11. Check Errors",
            "12. Summary"
        ]
        
        current_page = st.session_state.page
        for i, name in enumerate(page_names, 1):
            if i == current_page:
                st.markdown(f"**â¤ {name}**")
            elif i < current_page:
                st.markdown(f"âœ… {name}")
            else:
                st.markdown(f"â¸ï¸ {name}")
        
        st.markdown("---")
        st.markdown("### ğŸ“‹ Progress")
        progress = (current_page - 1) / (TOTAL_PAGES - 1)
        st.progress(progress)
        st.write(f"{progress*100:.0f}% Complete")
    
    # ë©”ì¸ í˜ì´ì§€ ì»¨í…ì¸ 
    page = st.session_state.page
    
    if page == 1:
        page_1_upload()
    elif page == 2:
        page_2_corner_adjust()
    elif page == 3:
        page_3_transformed()
    elif page == 4:
        page_4_component_edit()
    elif page == 5:
        page_5_hole_detection()
    elif page == 6:
        page_6_pin_detection()
    elif page == 7:
        page_7_value_input()
    elif page == 8:
        page_8_manual_pin_adjustment()
    elif page == 9:
        page_9_power_selection()
    elif page == 10:
        page_10_circuit_generation()
    elif page == 11:
        page_11_error_checking()
    elif page == 12:
        page_12_summary()
    else:
        st.error("Invalid page number. Restarting...")
        st.session_state.page = 1
        st.rerun()

if __name__ == "__main__":
    main()