m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/simulation/modelsim
vbaud_counter
Z1 !s110 1575188626
!i10b 1
!s100 E[zGUO1?6zGEYaaiHW43Q3
I_97QGaQZIiTmVK_fCAjEb0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1572411764
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1575188626.000000
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/baud_counter.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart
Z7 tCvgOpt 0
vcmsdk_apb_uart
R1
!i10b 1
!s100 @9JQR5]Lhae8AXT:g4MTE3
INX_zzFJXMBEUn830@g`@a0
R2
R0
w1575187682
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v
L0 30
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/cmsdk_apb_uart.v|
!i113 1
R5
R6
R7
vLatchN
Z8 !s110 1575188625
!i10b 1
!s100 3[hQ_<[;Wb:h`^::hnfhE1
I`ST:@`2]:gl1o2FV?_YBf3
R2
R0
Z9 w1378073400
Z10 8D:/Verilog/common/REGISTER.v
Z11 FD:/Verilog/common/REGISTER.v
L0 46
R3
r1
!s85 0
31
Z12 !s108 1575188625.000000
Z13 !s107 D:/Verilog/common/REGISTER.v|
Z14 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/common|D:/Verilog/common/REGISTER.v|
!i113 1
R5
Z15 !s92 -vlog01compat -work work +incdir+D:/Verilog/common
R7
n@latch@n
vLatchN_gate
R8
!i10b 1
!s100 8AjaWP2?8EM=>1jIeHlXj3
InG4ha?GR7K<af9>BfQ5nW3
R2
R0
R9
R10
R11
L0 60
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@latch@n_gate
vPipeReg
R8
!i10b 1
!s100 z?>;_AV<idaVeCUE_z7o[1
I]5BQzAeVz2@COQ?R;GIj=3
R2
R0
R9
R10
R11
L0 109
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@pipe@reg
vPipeRegS
R8
!i10b 1
!s100 R6:ajSQU@jb^R<hea@V;43
I:T<FDRl=DFD`NTOK=@W5=3
R2
R0
R9
R10
R11
L0 92
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@pipe@reg@s
vREG
R8
!i10b 1
!s100 O?`YJiQ0f1[5;FW1hUJYI3
Ic=FLUz4YAk`odcVKL@8E13
R2
R0
R9
R10
R11
L0 29
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@r@e@g
vrx_cp
R1
!i10b 1
!s100 c]6iNjXkEXAJR@S905CO=3
IiQIn7lcJPRzMYTKO65D=C2
R2
R0
w1575186916
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_cp.v|
!i113 1
R5
R6
R7
vrx_dp
R1
!i10b 1
!s100 2S]5I?VQo9H`bDGU3VP>_2
I[mi>6fQI2@azGPC^Y=NXK3
R2
R0
w1575186932
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/rx_dp.v|
!i113 1
R5
R6
R7
vSyncRegN
R8
!i10b 1
!s100 fi0E3?3CM25Y5dHfGiY543
IlPhTJS9`c:Ofoi<EgE9Pf3
R2
R0
R9
R10
R11
L0 78
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R15
R7
n@sync@reg@n
vtb_uart_tx
R1
!i10b 1
!s100 ^JF^hELb6aCQGjJF7EdUM2
INMRC;88jS76dc3fn=:TEW3
R2
R0
w1490021680
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v
L0 4
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tb_uart_tx.v|
!i113 1
R5
R6
R7
vtx_cp
R1
!i10b 1
!s100 6fD61;YU:_a@9OcE]9c1A1
I`^ZT_`V4bn<z>K>diJ90J2
R2
R0
w1575186967
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_cp.v|
!i113 1
R5
R6
R7
vtx_dp
R1
!i10b 1
!s100 iFU2nL0FAI9iNIX0oO6<n1
Ie888LFOoh5]GahC4gP_C63
R2
R0
w1575186982
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/tx_dp.v|
!i113 1
R5
R6
R7
vuart_b_cp
R1
!i10b 1
!s100 IB`0QSCJo_LCkJClo2<D:3
I2RIEN@m5fQD_WcW4QSMaF0
R2
R0
w1575186995
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_cp.v|
!i113 1
R5
R6
R7
vuart_b_dp
R8
!i10b 1
!s100 `oIYclen;nJ@e4YTmL:Y90
IRXe]cVRJ^>QBQL_<]:HNb3
R2
R0
w1575187700
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_b_dp.v|
!i113 1
R5
R6
R7
vuart_rx
R8
!i10b 1
!s100 joU:fcY3iTLYmfW4W8]Za2
IlHNh[agU4lfY5=g]JZmmm1
R2
R0
w1572410616
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_rx.v|
!i113 1
R5
R6
R7
vuart_tx
R8
!i10b 1
!s100 6nU4=oG9OL0QZ[cd7;:ZO3
IFo3cP:@NmIiFa^ECT]cEN3
R2
R0
w1572410929
8D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v
FD:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v
L0 1
R3
r1
!s85 0
31
R12
!s107 D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Verilog/EECE490_Midterm/UART_SG/apb_uart|D:/Verilog/EECE490_Midterm/UART_SG/apb_uart/uart_tx.v|
!i113 1
R5
R6
R7
