// Seed: 715905107
module module_0 #(
    parameter id_3 = 32'd96
) (
    input tri1 id_0,
    output supply1 id_1
);
  wire _id_3, id_4, id_5;
  assign module_1.id_0 = 0;
  wire [1 : id_3] id_6;
  initial $signed(87);
  ;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    output wand id_2,
    output uwire id_3,
    input uwire id_4,
    output wand id_5,
    output logic id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wor id_9
);
  always @(posedge id_4 or posedge id_4) begin : LABEL_0
    if (1) id_6 <= "";
  end
  module_0 modCall_1 (
      id_7,
      id_2
  );
endmodule
