// Seed: 2599910777
`define pp_4 0
module module_0 (
    output tri0 id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  logic id_4 = id_4;
  logic id_5, id_6, id_7;
  assign id_0[1] = 1'b0;
endmodule
