{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699331643162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699331643170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 13:34:03 2023 " "Processing started: Tue Nov 07 13:34:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699331643170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331643170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331643170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699331643660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699331643660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_8 " "Found entity 1: register32_8" {  } { { "register32_8.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and3 " "Found entity 3: _and3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "4 _and4 " "Found entity 4: _and4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "5 _and5 " "Found entity 5: _and5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "6 _or2 " "Found entity 6: _or2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "7 _or3 " "Found entity 7: _or3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or4 " "Found entity 8: _or4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or5 " "Found entity 9: _or5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "10 _nand2 " "Found entity 10: _nand2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "11 _xor2 " "Found entity 11: _xor2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/gates.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653030 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "_8_to_1_MUX.v(19) " "Verilog HDL warning at _8_to_1_MUX.v(19): extended using \"x\" or \"z\"" {  } { { "_8_to_1_MUX.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/_8_to_1_MUX.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699331653038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8_to_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8_to_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8_to_1_MUX " "Found entity 1: _8_to_1_MUX" {  } { { "_8_to_1_MUX.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/_8_to_1_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653038 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "_3_to_8_decoder.v(16) " "Verilog HDL warning at _3_to_8_decoder.v(16): extended using \"x\" or \"z\"" {  } { { "_3_to_8_decoder.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/_3_to_8_decoder.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699331653038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3_to_8_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file _3_to_8_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3_to_8_decoder " "Found entity 1: _3_to_8_decoder" {  } { { "_3_to_8_decoder.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/_3_to_8_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_cal " "Found entity 1: tb_fifo_cal" {  } { { "tb_fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/tb_fifo_cal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file write_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_operation " "Found entity 1: write_operation" {  } { { "write_operation.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/write_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_r_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_r_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_r_en " "Found entity 1: register32_r_en" {  } { { "register32_r_en.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register32_r_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file read_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_operation " "Found entity 1: read_operation" {  } { { "read_operation.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/read_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fifo_ns.v(16) " "Verilog HDL warning at fifo_ns.v(16): extended using \"x\" or \"z\"" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699331653053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fifo_ns.v(17) " "Verilog HDL warning at fifo_ns.v(17): extended using \"x\" or \"z\"" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699331653053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ns " "Found entity 1: fifo_ns" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_cal " "Found entity 1: fifo_cal" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fifo_out.v(13) " "Verilog HDL information at fifo_out.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699331653053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_out " "Found entity 1: fifo_out" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_ns " "Found entity 1: tb_fifo_ns" {  } { { "tb_fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/tb_fifo_ns.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_out " "Found entity 1: tb_fifo_out" {  } { { "tb_fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/tb_fifo_out.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register3_r_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register3_r_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 register3_r_en " "Found entity 1: register3_r_en" {  } { { "register3_r_en.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register3_r_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4_r_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register4_r_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 register4_r_en " "Found entity 1: register4_r_en" {  } { { "register4_r_en.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register4_r_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/tb_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699331653069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699331653101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ns fifo_ns:U0 " "Elaborating entity \"fifo_ns\" for hierarchy \"fifo_ns:U0\"" {  } { { "fifo.v" "U0" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653149 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_ns.v(15) " "Verilog HDL Case Statement warning at fifo_ns.v(15): incomplete case statement has no default case item" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_ns:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state fifo_ns.v(14) " "Verilog HDL Always Construct warning at fifo_ns.v(14): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_ns:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] fifo_ns.v(14) " "Inferred latch for \"next_state\[0\]\" at fifo_ns.v(14)" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_ns:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] fifo_ns.v(14) " "Inferred latch for \"next_state\[1\]\" at fifo_ns.v(14)" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_ns:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] fifo_ns.v(14) " "Inferred latch for \"next_state\[2\]\" at fifo_ns.v(14)" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_ns:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_cal fifo_cal:U1 " "Elaborating entity \"fifo_cal\" for hierarchy \"fifo_cal:U1\"" {  } { { "fifo.v" "U1" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_cal.v(29) " "Verilog HDL assignment warning at fifo_cal.v(29): truncated value with size 32 to match size of target (3)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_cal.v(30) " "Verilog HDL assignment warning at fifo_cal.v(30): truncated value with size 32 to match size of target (4)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_cal.v(39) " "Verilog HDL assignment warning at fifo_cal.v(39): truncated value with size 32 to match size of target (3)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_cal.v(40) " "Verilog HDL assignment warning at fifo_cal.v(40): truncated value with size 32 to match size of target (4)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_cal.v(17) " "Verilog HDL Case Statement warning at fifo_cal.v(17): incomplete case statement has no default case item" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_head fifo_cal.v(16) " "Verilog HDL Always Construct warning at fifo_cal.v(16): inferring latch(es) for variable \"next_head\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_tail fifo_cal.v(16) " "Verilog HDL Always Construct warning at fifo_cal.v(16): inferring latch(es) for variable \"next_tail\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_data_count fifo_cal.v(16) " "Verilog HDL Always Construct warning at fifo_cal.v(16): inferring latch(es) for variable \"next_data_count\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we fifo_cal.v(16) " "Verilog HDL Always Construct warning at fifo_cal.v(16): inferring latch(es) for variable \"we\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "re fifo_cal.v(16) " "Verilog HDL Always Construct warning at fifo_cal.v(16): inferring latch(es) for variable \"re\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "re fifo_cal.v(16) " "Inferred latch for \"re\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we fifo_cal.v(16) " "Inferred latch for \"we\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[0\] fifo_cal.v(16) " "Inferred latch for \"next_data_count\[0\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[1\] fifo_cal.v(16) " "Inferred latch for \"next_data_count\[1\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[2\] fifo_cal.v(16) " "Inferred latch for \"next_data_count\[2\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[3\] fifo_cal.v(16) " "Inferred latch for \"next_data_count\[3\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[0\] fifo_cal.v(16) " "Inferred latch for \"next_tail\[0\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[1\] fifo_cal.v(16) " "Inferred latch for \"next_tail\[1\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[2\] fifo_cal.v(16) " "Inferred latch for \"next_tail\[2\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[0\] fifo_cal.v(16) " "Inferred latch for \"next_head\[0\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[1\] fifo_cal.v(16) " "Inferred latch for \"next_head\[1\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[2\] fifo_cal.v(16) " "Inferred latch for \"next_head\[2\]\" at fifo_cal.v(16)" {  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo|fifo_cal:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_out fifo_out:U2 " "Elaborating entity \"fifo_out\" for hierarchy \"fifo_out:U2\"" {  } { { "fifo.v" "U2" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_out.v(27) " "Verilog HDL Case Statement warning at fifo_out.v(27): incomplete case statement has no default case item" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_ack fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"wr_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_err fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"wr_err\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_ack fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"rd_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_err fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"rd_err\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_err fifo_out.v(13) " "Inferred latch for \"rd_err\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ack fifo_out.v(13) " "Inferred latch for \"rd_ack\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_err fifo_out.v(13) " "Inferred latch for \"wr_err\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_ack fifo_out.v(13) " "Inferred latch for \"wr_ack\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 "|fifo_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:U3 " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:U3\"" {  } { { "fifo.v" "U3" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_operation Register_file:U3\|write_operation:U0 " "Elaborating entity \"write_operation\" for hierarchy \"Register_file:U3\|write_operation:U0\"" {  } { { "Register_file.v" "U0" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/Register_file.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3_to_8_decoder Register_file:U3\|write_operation:U0\|_3_to_8_decoder:U0_3_to_8_decoder " "Elaborating entity \"_3_to_8_decoder\" for hierarchy \"Register_file:U3\|write_operation:U0\|_3_to_8_decoder:U0_3_to_8_decoder\"" {  } { { "write_operation.v" "U0_3_to_8_decoder" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/write_operation.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_8 Register_file:U3\|register32_8:U1 " "Elaborating entity \"register32_8\" for hierarchy \"Register_file:U3\|register32_8:U1\"" {  } { { "Register_file.v" "U1" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/Register_file.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_r_en Register_file:U3\|register32_8:U1\|register32_r_en:U0_regitser32_r_en " "Elaborating entity \"register32_r_en\" for hierarchy \"Register_file:U3\|register32_8:U1\|register32_r_en:U0_regitser32_r_en\"" {  } { { "register32_8.v" "U0_regitser32_r_en" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register32_8.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_operation Register_file:U3\|read_operation:U2 " "Elaborating entity \"read_operation\" for hierarchy \"Register_file:U3\|read_operation:U2\"" {  } { { "Register_file.v" "U2" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/Register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8_to_1_MUX Register_file:U3\|read_operation:U2\|_8_to_1_MUX:U0_mx8 " "Elaborating entity \"_8_to_1_MUX\" for hierarchy \"Register_file:U3\|read_operation:U2\|_8_to_1_MUX:U0_mx8\"" {  } { { "read_operation.v" "U0_mx8" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/read_operation.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register3_r_en register3_r_en:reg_state " "Elaborating entity \"register3_r_en\" for hierarchy \"register3_r_en:reg_state\"" {  } { { "fifo.v" "reg_state" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4_r_en register4_r_en:reg_data_count " "Elaborating entity \"register4_r_en\" for hierarchy \"register4_r_en:reg_data_count\"" {  } { { "fifo.v" "reg_data_count" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331653417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2\|wr_ack " "Latch fifo_out:U2\|wr_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register3_r_en:reg_state\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register3_r_en:reg_state\|q\[1\]" {  } { { "register3_r_en.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register3_r_en.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2\|wr_err " "Latch fifo_out:U2\|wr_err has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register3_r_en:reg_state\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register3_r_en:reg_state\|q\[1\]" {  } { { "register3_r_en.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register3_r_en.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2\|rd_ack " "Latch fifo_out:U2\|rd_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register3_r_en:reg_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register3_r_en:reg_state\|q\[2\]" {  } { { "register3_r_en.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register3_r_en.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2\|rd_err " "Latch fifo_out:U2\|rd_err has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register3_r_en:reg_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register3_r_en:reg_state\|q\[2\]" {  } { { "register3_r_en.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register3_r_en.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_out.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|re " "Latch fifo_cal:U1\|re has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[2\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_data_count\[0\] " "Latch fifo_cal:U1\|next_data_count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_data_count\[3\] " "Latch fifo_cal:U1\|next_data_count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_data_count\[2\] " "Latch fifo_cal:U1\|next_data_count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_data_count\[1\] " "Latch fifo_cal:U1\|next_data_count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|we " "Latch fifo_cal:U1\|we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_head\[0\] " "Latch fifo_cal:U1\|next_head\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[2\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_head\[1\] " "Latch fifo_cal:U1\|next_head\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[2\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_head\[2\] " "Latch fifo_cal:U1\|next_head\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[2\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_ns:U0\|next_state\[0\] " "Latch fifo_ns:U0\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register3_r_en:reg_state\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register3_r_en:reg_state\|q\[1\]" {  } { { "register3_r_en.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/register3_r_en.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_ns:U0\|next_state\[2\] " "Latch fifo_ns:U0\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rd_en " "Ports D and ENA on the latch are fed by the same signal rd_en" {  } { { "fifo.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_ns:U0\|next_state\[1\] " "Latch fifo_ns:U0\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rd_en " "Ports D and ENA on the latch are fed by the same signal rd_en" {  } { { "fifo.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_tail\[0\] " "Latch fifo_cal:U1\|next_tail\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_tail\[2\] " "Latch fifo_cal:U1\|next_tail\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal:U1\|next_tail\[1\] " "Latch fifo_cal:U1\|next_tail\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_ns.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699331654020 ""}  } { { "fifo_cal.v" "" { Text "C:/Users/kk200/verilog/Assignment8. FIFO/fifo_cal.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699331654020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699331654224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk200/verilog/Assignment8. FIFO/output_files/fifo.map.smsg " "Generated suppressed messages file C:/Users/kk200/verilog/Assignment8. FIFO/output_files/fifo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331654492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699331654603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699331654603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "496 " "Implemented 496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699331654651 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699331654651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699331654651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699331654651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699331654673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 13:34:14 2023 " "Processing ended: Tue Nov 07 13:34:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699331654673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699331654673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699331654673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699331654673 ""}
