============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 31 2022  12:19:42 pm
  Module:                 CIA8bit
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) b[1]
       Endpoint: (R) cout

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-    1151            

#--------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  b[1]                                  -       -     R     (arrival)      1  1.3     0     0       0    (-,-) 
  CLA[0].ad1/fab/f1[1]/M1/g28__5107/S   -       A->S  F     ADDHX1         1  1.7    28    76      76    (-,-) 
  CLA[0].ad1/fab/f1[1]/M2/g28__6260/CO  -       B->CO F     ADDHX1         1  0.6    13    38     113    (-,-) 
  CLA[0].ad1/fab/f1[1]/g1__4319/Y       -       B->Y  F     OR2X1          1  1.7    26    51     164    (-,-) 
  CLA[0].ad1/fab/f1[2]/M2/g28__5526/CO  -       B->CO F     ADDHX1         1  0.6    13    37     200    (-,-) 
  CLA[0].ad1/fab/f1[2]/g1__6783/Y       -       B->Y  F     OR2X1          1  1.7    26    51     251    (-,-) 
  CLA[0].ad1/fab/f1[3]/M2/g28__1617/S   -       B->S  R     ADDHX1         1  1.7    27    62     313    (-,-) 
  CLA[0].ad1/hab/chain[3]/g28__7098/CO  -       B->CO R     ADDHX1         1  0.6    18    52     365    (-,-) 
  CLA[0].ad1/g2__6131/Y                 -       B->Y  R     OR2X1          1  1.7    22    34     400    (-,-) 
  CLA[4].ad1/hab/chain[0]/g28__7410/CO  -       B->CO R     ADDHX1         1  1.7    27    55     454    (-,-) 
  CLA[4].ad1/hab/chain[1]/g28__6417/CO  -       B->CO R     ADDHX1         1  1.7    27    56     511    (-,-) 
  CLA[4].ad1/hab/chain[2]/g28__5477/CO  -       B->CO R     ADDHX1         1  1.7    27    56     567    (-,-) 
  CLA[4].ad1/hab/chain[3]/g28__2398/CO  -       B->CO R     ADDHX1         1  0.6    18    52     619    (-,-) 
  CLA[4].ad1/g2__5107/Y                 -       B->Y  R     OR2X1          1  1.7    22    34     653    (-,-) 
  CLA[8].ad1/hab/chain[0]/g28__8246/CO  -       B->CO R     ADDHX1         1  1.7    27    55     708    (-,-) 
  CLA[8].ad1/hab/chain[1]/g28__7098/CO  -       B->CO R     ADDHX1         1  1.7    27    56     764    (-,-) 
  CLA[8].ad1/hab/chain[2]/g28__6131/CO  -       B->CO R     ADDHX1         1  1.7    27    56     821    (-,-) 
  CLA[8].ad1/hab/chain[3]/g28__1881/CO  -       B->CO R     ADDHX1         1  0.6    18    52     872    (-,-) 
  CLA[8].ad1/g2__5115/Y                 -       B->Y  R     OR2X1          1  1.7    22    34     907    (-,-) 
  CLA[12].ad1/hab/chain[0]/g28__5477/CO -       B->CO R     ADDHX1         1  1.7    27    55     962    (-,-) 
  CLA[12].ad1/hab/chain[1]/g28__2398/CO -       B->CO R     ADDHX1         1  1.7    27    56    1018    (-,-) 
  CLA[12].ad1/hab/chain[2]/g28__5107/CO -       B->CO R     ADDHX1         1  1.7    27    56    1074    (-,-) 
  CLA[12].ad1/hab/chain[3]/g28__6260/CO -       B->CO R     ADDHX1         1  0.6    18    52    1126    (-,-) 
  CLA[12].ad1/g2__4319/Y                -       B->Y  R     OR2XL          1  0.0     9    25    1151    (-,-) 
  cout                                  -       -     R     (port)         -    -     -     0    1151    (-,-) 
#--------------------------------------------------------------------------------------------------------------

