# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" \

# Do not sort compile order
nosort
