# 32-bit-IEEE-Floating-Point-Adder
32-bit IEEE 754 compliant floating-point adder in Verilog, named FPAdder. Supports single-precision addition, normalization, rounding, and overflow/underflow detection. Includes main module and testbench. Efficient design for arithmetic applications.
