* Z:\mnt\design.r\spice\examples\3618.asc
V1 IN 0 3.3
L1 N002 OUT2 1µ
R1 OUT1 N003 422K
R2 N003 0 210K
C1 OUT2 0 47µ Rser=5m
Rload2 OUT2 0 .3
L2 N001 OUT1 1µ
C2 OUT1 0 47µ Rser=5m
Rload1 OUT1 0 .6
XU1 IN OUT2 IN OUT1 0 IN MP_01 N002 MP_02 IN IN N005 NC_03 N004 NC_04 N001 MP_05 IN MP_06 IN IN N003 IN IN 0 LTC3618
C3 N004 0 .1µ
R5 N005 0 392K
.tran 1.5m startup
.lib LTC3618.sub
.backanno
.end
