;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD @109, 0
	SUB @124, 106
	SUB 0, 2
	ADD @109, 0
	SUB @124, 106
	SPL @100, 10
	SUB 12, @10
	SPL @100, 10
	SPL 9, -22
	SUB 9, -22
	MOV -4, <-60
	SPL <3
	SLT -300, 5
	SUB @124, 106
	CMP 9, -22
	SPL <10, 764
	MOV -4, <-20
	SUB 10, 64
	MOV -1, -800
	SPL 790, 40
	ADD @109, 0
	SPL @0, -40
	JMZ 0, 100
	SPL @12, #10
	JMN -110, -606
	JMN -110, -606
	SUB 0, 2
	JMZ 100, #-109
	SUB @1, @90
	SPL 0, #80
	MOV 100, @-109
	MOV -4, <-60
	SPL 0, <402
	JMP -4, @-20
	SUB 100, -108
	SLT 30, 9
	SUB 9, -22
	MOV 100, @-109
	CMP 0, 2
	SPL 0, <402
	CMP #0, -40
	CMP #0, -40
	SUB 30, 9
	CMP @124, 106
	SPL <10, 64
	SPL <10, 764
	SPL <10, 764
	SUB @124, 106
