
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002810  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000044c  20400000  00402810  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000002c0  2040044c  00402c5c  0002044c  2**2
                  ALLOC
  3 .stack        00002004  2040070c  00402f1c  0002044c  2**0
                  ALLOC
  4 .heap         00000200  20402710  00404f20  0002044c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002047a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00015b6a  00000000  00000000  000204d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000030d2  00000000  00000000  0003603d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000055d9  00000000  00000000  0003910f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000800  00000000  00000000  0003e6e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000850  00000000  00000000  0003eee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00020487  00000000  00000000  0003f738  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000d610  00000000  00000000  0005fbbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008f823  00000000  00000000  0006d1cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001494  00000000  00000000  000fc9f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	10 27 40 20 9d 0e 40 00 99 0e 40 00 99 0e 40 00     .'@ ..@...@...@.
  400010:	99 0e 40 00 99 0e 40 00 99 0e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	99 0e 40 00 99 0e 40 00 00 00 00 00 99 0e 40 00     ..@...@.......@.
  40003c:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  40004c:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  40005c:	99 0e 40 00 99 0e 40 00 00 00 00 00 c1 0c 40 00     ..@...@.......@.
  40006c:	d5 0c 40 00 e9 0c 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  40007c:	99 0e 40 00 fd 0c 40 00 11 0d 40 00 99 0e 40 00     ..@...@...@...@.
  40008c:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  40009c:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  4000ac:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  4000bc:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  4000cc:	99 0e 40 00 00 00 00 00 99 0e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  4000ec:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  4000fc:	99 0e 40 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ..@...@...@...@.
  40010c:	99 0e 40 00 99 0e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 99 0e 40 00 99 0e 40 00 99 0e 40 00     ......@...@...@.
  40012c:	99 0e 40 00 99 0e 40 00 00 00 00 00 99 0e 40 00     ..@...@.......@.
  40013c:	99 0e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040044c 	.word	0x2040044c
  40015c:	00000000 	.word	0x00000000
  400160:	00402810 	.word	0x00402810

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402810 	.word	0x00402810
  4001a0:	20400450 	.word	0x20400450
  4001a4:	00402810 	.word	0x00402810
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00400e45 	.word	0x00400e45

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4002f8:	4b01      	ldr	r3, [pc, #4]	; (400300 <gfx_mono_set_framebuffer+0x8>)
  4002fa:	6018      	str	r0, [r3, #0]
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	20400468 	.word	0x20400468

00400304 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400304:	4b02      	ldr	r3, [pc, #8]	; (400310 <gfx_mono_framebuffer_put_byte+0xc>)
  400306:	681b      	ldr	r3, [r3, #0]
  400308:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40030c:	5442      	strb	r2, [r0, r1]
  40030e:	4770      	bx	lr
  400310:	20400468 	.word	0x20400468

00400314 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400314:	4b02      	ldr	r3, [pc, #8]	; (400320 <gfx_mono_framebuffer_get_byte+0xc>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40031c:	5c40      	ldrb	r0, [r0, r1]
  40031e:	4770      	bx	lr
  400320:	20400468 	.word	0x20400468

00400324 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400328:	1884      	adds	r4, r0, r2
  40032a:	2c80      	cmp	r4, #128	; 0x80
  40032c:	dd02      	ble.n	400334 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40032e:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400332:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400334:	b322      	cbz	r2, 400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400336:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400338:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  40033c:	2601      	movs	r6, #1
  40033e:	fa06 f101 	lsl.w	r1, r6, r1
  400342:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400344:	2b01      	cmp	r3, #1
  400346:	d01d      	beq.n	400384 <gfx_mono_generic_draw_horizontal_line+0x60>
  400348:	2b00      	cmp	r3, #0
  40034a:	d035      	beq.n	4003b8 <gfx_mono_generic_draw_horizontal_line+0x94>
  40034c:	2b02      	cmp	r3, #2
  40034e:	d117      	bne.n	400380 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400350:	3801      	subs	r0, #1
  400352:	b2c7      	uxtb	r7, r0
  400354:	19d4      	adds	r4, r2, r7
  400356:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400358:	f8df a090 	ldr.w	sl, [pc, #144]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  40035c:	f04f 0900 	mov.w	r9, #0
  400360:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400364:	4621      	mov	r1, r4
  400366:	4628      	mov	r0, r5
  400368:	47d0      	blx	sl
			temp ^= pixelmask;
  40036a:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40036e:	464b      	mov	r3, r9
  400370:	b2d2      	uxtb	r2, r2
  400372:	4621      	mov	r1, r4
  400374:	4628      	mov	r0, r5
  400376:	47c0      	blx	r8
  400378:	3c01      	subs	r4, #1
  40037a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40037c:	42bc      	cmp	r4, r7
  40037e:	d1f1      	bne.n	400364 <gfx_mono_generic_draw_horizontal_line+0x40>
  400380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400384:	3801      	subs	r0, #1
  400386:	b2c7      	uxtb	r7, r0
  400388:	19d4      	adds	r4, r2, r7
  40038a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40038c:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400390:	f04f 0900 	mov.w	r9, #0
  400394:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400398:	4621      	mov	r1, r4
  40039a:	4628      	mov	r0, r5
  40039c:	47d0      	blx	sl
			temp |= pixelmask;
  40039e:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003a2:	464b      	mov	r3, r9
  4003a4:	b2d2      	uxtb	r2, r2
  4003a6:	4621      	mov	r1, r4
  4003a8:	4628      	mov	r0, r5
  4003aa:	47c0      	blx	r8
  4003ac:	3c01      	subs	r4, #1
  4003ae:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003b0:	42bc      	cmp	r4, r7
  4003b2:	d1f1      	bne.n	400398 <gfx_mono_generic_draw_horizontal_line+0x74>
  4003b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003b8:	3801      	subs	r0, #1
  4003ba:	b2c7      	uxtb	r7, r0
  4003bc:	19d4      	adds	r4, r2, r7
  4003be:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003c0:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4003ec <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4003c4:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4003c6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4003f0 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003ca:	4621      	mov	r1, r4
  4003cc:	4628      	mov	r0, r5
  4003ce:	47c0      	blx	r8
			temp &= ~pixelmask;
  4003d0:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003d4:	2300      	movs	r3, #0
  4003d6:	b2d2      	uxtb	r2, r2
  4003d8:	4621      	mov	r1, r4
  4003da:	4628      	mov	r0, r5
  4003dc:	47c8      	blx	r9
  4003de:	3c01      	subs	r4, #1
  4003e0:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e2:	42bc      	cmp	r4, r7
  4003e4:	d1f1      	bne.n	4003ca <gfx_mono_generic_draw_horizontal_line+0xa6>
  4003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003ea:	bf00      	nop
  4003ec:	00400625 	.word	0x00400625
  4003f0:	00400521 	.word	0x00400521

004003f4 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4003f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4003f8:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4003fc:	b18b      	cbz	r3, 400422 <gfx_mono_generic_draw_filled_rect+0x2e>
  4003fe:	461c      	mov	r4, r3
  400400:	4690      	mov	r8, r2
  400402:	4606      	mov	r6, r0
  400404:	1e4d      	subs	r5, r1, #1
  400406:	b2ed      	uxtb	r5, r5
  400408:	442c      	add	r4, r5
  40040a:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  40040c:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400428 <gfx_mono_generic_draw_filled_rect+0x34>
  400410:	463b      	mov	r3, r7
  400412:	4642      	mov	r2, r8
  400414:	4621      	mov	r1, r4
  400416:	4630      	mov	r0, r6
  400418:	47c8      	blx	r9
  40041a:	3c01      	subs	r4, #1
  40041c:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40041e:	42ac      	cmp	r4, r5
  400420:	d1f6      	bne.n	400410 <gfx_mono_generic_draw_filled_rect+0x1c>
  400422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400426:	bf00      	nop
  400428:	00400325 	.word	0x00400325

0040042c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  40042c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400430:	b083      	sub	sp, #12
  400432:	4604      	mov	r4, r0
  400434:	4688      	mov	r8, r1
  400436:	4691      	mov	r9, r2
  400438:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40043a:	7a5b      	ldrb	r3, [r3, #9]
  40043c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400440:	2100      	movs	r1, #0
  400442:	9100      	str	r1, [sp, #0]
  400444:	4649      	mov	r1, r9
  400446:	4640      	mov	r0, r8
  400448:	4d21      	ldr	r5, [pc, #132]	; (4004d0 <gfx_mono_draw_char+0xa4>)
  40044a:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  40044c:	f89b 3000 	ldrb.w	r3, [fp]
  400450:	b113      	cbz	r3, 400458 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400452:	b003      	add	sp, #12
  400454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400458:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40045c:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40045e:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400462:	bf18      	it	ne
  400464:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400466:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40046a:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40046e:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400470:	fb17 f70a 	smulbb	r7, r7, sl
  400474:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400478:	f8db 3004 	ldr.w	r3, [fp, #4]
  40047c:	fa13 f787 	uxtah	r7, r3, r7
  400480:	e01f      	b.n	4004c2 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400482:	0064      	lsls	r4, r4, #1
  400484:	b2e4      	uxtb	r4, r4
  400486:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400488:	b2eb      	uxtb	r3, r5
  40048a:	429e      	cmp	r6, r3
  40048c:	d910      	bls.n	4004b0 <gfx_mono_draw_char+0x84>
  40048e:	b2eb      	uxtb	r3, r5
  400490:	eb08 0003 	add.w	r0, r8, r3
  400494:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400496:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40049a:	bf08      	it	eq
  40049c:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4004a0:	f014 0f80 	tst.w	r4, #128	; 0x80
  4004a4:	d0ed      	beq.n	400482 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4004a6:	2201      	movs	r2, #1
  4004a8:	4649      	mov	r1, r9
  4004aa:	4b0a      	ldr	r3, [pc, #40]	; (4004d4 <gfx_mono_draw_char+0xa8>)
  4004ac:	4798      	blx	r3
  4004ae:	e7e8      	b.n	400482 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4004b0:	f109 0901 	add.w	r9, r9, #1
  4004b4:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4004b8:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4004bc:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4004c0:	d0c7      	beq.n	400452 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4004c2:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4004c6:	2e00      	cmp	r6, #0
  4004c8:	d0f2      	beq.n	4004b0 <gfx_mono_draw_char+0x84>
  4004ca:	2500      	movs	r5, #0
  4004cc:	462c      	mov	r4, r5
  4004ce:	e7de      	b.n	40048e <gfx_mono_draw_char+0x62>
  4004d0:	004003f5 	.word	0x004003f5
  4004d4:	004005c1 	.word	0x004005c1

004004d8 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4004d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4004dc:	4604      	mov	r4, r0
  4004de:	4690      	mov	r8, r2
  4004e0:	461d      	mov	r5, r3
  4004e2:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4004e4:	4f0d      	ldr	r7, [pc, #52]	; (40051c <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4004e6:	460e      	mov	r6, r1
  4004e8:	e008      	b.n	4004fc <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4004ea:	7a6a      	ldrb	r2, [r5, #9]
  4004ec:	3201      	adds	r2, #1
  4004ee:	4442      	add	r2, r8
  4004f0:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4004f4:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4004f6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4004fa:	b16b      	cbz	r3, 400518 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4004fc:	7820      	ldrb	r0, [r4, #0]
  4004fe:	280a      	cmp	r0, #10
  400500:	d0f3      	beq.n	4004ea <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400502:	280d      	cmp	r0, #13
  400504:	d0f7      	beq.n	4004f6 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400506:	462b      	mov	r3, r5
  400508:	4642      	mov	r2, r8
  40050a:	4649      	mov	r1, r9
  40050c:	47b8      	blx	r7
			x += font->width;
  40050e:	7a2b      	ldrb	r3, [r5, #8]
  400510:	4499      	add	r9, r3
  400512:	fa5f f989 	uxtb.w	r9, r9
  400516:	e7ee      	b.n	4004f6 <gfx_mono_draw_string+0x1e>
}
  400518:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40051c:	0040042d 	.word	0x0040042d

00400520 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400520:	b570      	push	{r4, r5, r6, lr}
  400522:	4604      	mov	r4, r0
  400524:	460d      	mov	r5, r1
  400526:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400528:	b91b      	cbnz	r3, 400532 <gfx_mono_ssd1306_put_byte+0x12>
  40052a:	4b0d      	ldr	r3, [pc, #52]	; (400560 <gfx_mono_ssd1306_put_byte+0x40>)
  40052c:	4798      	blx	r3
  40052e:	42b0      	cmp	r0, r6
  400530:	d015      	beq.n	40055e <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400532:	4632      	mov	r2, r6
  400534:	4629      	mov	r1, r5
  400536:	4620      	mov	r0, r4
  400538:	4b0a      	ldr	r3, [pc, #40]	; (400564 <gfx_mono_ssd1306_put_byte+0x44>)
  40053a:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  40053c:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400540:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400544:	4c08      	ldr	r4, [pc, #32]	; (400568 <gfx_mono_ssd1306_put_byte+0x48>)
  400546:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400548:	f3c5 1002 	ubfx	r0, r5, #4, #3
  40054c:	f040 0010 	orr.w	r0, r0, #16
  400550:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400552:	f005 000f 	and.w	r0, r5, #15
  400556:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400558:	4630      	mov	r0, r6
  40055a:	4b04      	ldr	r3, [pc, #16]	; (40056c <gfx_mono_ssd1306_put_byte+0x4c>)
  40055c:	4798      	blx	r3
  40055e:	bd70      	pop	{r4, r5, r6, pc}
  400560:	00400315 	.word	0x00400315
  400564:	00400305 	.word	0x00400305
  400568:	00400631 	.word	0x00400631
  40056c:	00400851 	.word	0x00400851

00400570 <gfx_mono_ssd1306_init>:
{
  400570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400574:	480d      	ldr	r0, [pc, #52]	; (4005ac <gfx_mono_ssd1306_init+0x3c>)
  400576:	4b0e      	ldr	r3, [pc, #56]	; (4005b0 <gfx_mono_ssd1306_init+0x40>)
  400578:	4798      	blx	r3
	ssd1306_init();
  40057a:	4b0e      	ldr	r3, [pc, #56]	; (4005b4 <gfx_mono_ssd1306_init+0x44>)
  40057c:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40057e:	2040      	movs	r0, #64	; 0x40
  400580:	4b0d      	ldr	r3, [pc, #52]	; (4005b8 <gfx_mono_ssd1306_init+0x48>)
  400582:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400584:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400586:	f04f 0801 	mov.w	r8, #1
  40058a:	462f      	mov	r7, r5
  40058c:	4e0b      	ldr	r6, [pc, #44]	; (4005bc <gfx_mono_ssd1306_init+0x4c>)
{
  40058e:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400590:	4643      	mov	r3, r8
  400592:	463a      	mov	r2, r7
  400594:	b2e1      	uxtb	r1, r4
  400596:	4628      	mov	r0, r5
  400598:	47b0      	blx	r6
  40059a:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40059c:	2c80      	cmp	r4, #128	; 0x80
  40059e:	d1f7      	bne.n	400590 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005a0:	3501      	adds	r5, #1
  4005a2:	b2ed      	uxtb	r5, r5
  4005a4:	2d04      	cmp	r5, #4
  4005a6:	d1f2      	bne.n	40058e <gfx_mono_ssd1306_init+0x1e>
  4005a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005ac:	2040046c 	.word	0x2040046c
  4005b0:	004002f9 	.word	0x004002f9
  4005b4:	00400671 	.word	0x00400671
  4005b8:	00400631 	.word	0x00400631
  4005bc:	00400521 	.word	0x00400521

004005c0 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4005c0:	09c3      	lsrs	r3, r0, #7
  4005c2:	d12a      	bne.n	40061a <gfx_mono_ssd1306_draw_pixel+0x5a>
  4005c4:	291f      	cmp	r1, #31
  4005c6:	d828      	bhi.n	40061a <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4005c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005cc:	4614      	mov	r4, r2
  4005ce:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4005d0:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4005d2:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4005d6:	2201      	movs	r2, #1
  4005d8:	fa02 f701 	lsl.w	r7, r2, r1
  4005dc:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4005e0:	4601      	mov	r1, r0
  4005e2:	4630      	mov	r0, r6
  4005e4:	4b0d      	ldr	r3, [pc, #52]	; (40061c <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4005e6:	4798      	blx	r3
  4005e8:	4602      	mov	r2, r0
	switch (color) {
  4005ea:	2c01      	cmp	r4, #1
  4005ec:	d009      	beq.n	400602 <gfx_mono_ssd1306_draw_pixel+0x42>
  4005ee:	b164      	cbz	r4, 40060a <gfx_mono_ssd1306_draw_pixel+0x4a>
  4005f0:	2c02      	cmp	r4, #2
  4005f2:	d00e      	beq.n	400612 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4005f4:	2300      	movs	r3, #0
  4005f6:	4629      	mov	r1, r5
  4005f8:	4630      	mov	r0, r6
  4005fa:	4c09      	ldr	r4, [pc, #36]	; (400620 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4005fc:	47a0      	blx	r4
  4005fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400602:	ea48 0200 	orr.w	r2, r8, r0
  400606:	b2d2      	uxtb	r2, r2
		break;
  400608:	e7f4      	b.n	4005f4 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40060a:	ea20 0207 	bic.w	r2, r0, r7
  40060e:	b2d2      	uxtb	r2, r2
		break;
  400610:	e7f0      	b.n	4005f4 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400612:	ea88 0200 	eor.w	r2, r8, r0
  400616:	b2d2      	uxtb	r2, r2
		break;
  400618:	e7ec      	b.n	4005f4 <gfx_mono_ssd1306_draw_pixel+0x34>
  40061a:	4770      	bx	lr
  40061c:	00400315 	.word	0x00400315
  400620:	00400521 	.word	0x00400521

00400624 <gfx_mono_ssd1306_get_byte>:
{
  400624:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400626:	4b01      	ldr	r3, [pc, #4]	; (40062c <gfx_mono_ssd1306_get_byte+0x8>)
  400628:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40062a:	bd08      	pop	{r3, pc}
  40062c:	00400315 	.word	0x00400315

00400630 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400630:	b538      	push	{r3, r4, r5, lr}
  400632:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400634:	2208      	movs	r2, #8
  400636:	4b09      	ldr	r3, [pc, #36]	; (40065c <ssd1306_write_command+0x2c>)
  400638:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40063a:	4c09      	ldr	r4, [pc, #36]	; (400660 <ssd1306_write_command+0x30>)
  40063c:	2101      	movs	r1, #1
  40063e:	4620      	mov	r0, r4
  400640:	4b08      	ldr	r3, [pc, #32]	; (400664 <ssd1306_write_command+0x34>)
  400642:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400644:	2301      	movs	r3, #1
  400646:	461a      	mov	r2, r3
  400648:	4629      	mov	r1, r5
  40064a:	4620      	mov	r0, r4
  40064c:	4c06      	ldr	r4, [pc, #24]	; (400668 <ssd1306_write_command+0x38>)
  40064e:	47a0      	blx	r4
	delay_us(10);
  400650:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400654:	4b05      	ldr	r3, [pc, #20]	; (40066c <ssd1306_write_command+0x3c>)
  400656:	4798      	blx	r3
  400658:	bd38      	pop	{r3, r4, r5, pc}
  40065a:	bf00      	nop
  40065c:	400e1000 	.word	0x400e1000
  400660:	40008000 	.word	0x40008000
  400664:	004001d9 	.word	0x004001d9
  400668:	004001ef 	.word	0x004001ef
  40066c:	20400001 	.word	0x20400001

00400670 <ssd1306_init>:
{
  400670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400674:	4d66      	ldr	r5, [pc, #408]	; (400810 <ssd1306_init+0x1a0>)
  400676:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40067a:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40067c:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400680:	4b64      	ldr	r3, [pc, #400]	; (400814 <ssd1306_init+0x1a4>)
  400682:	2708      	movs	r7, #8
  400684:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400686:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40068a:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40068c:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400690:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400692:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400694:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400698:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40069a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40069e:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4006a0:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4006a2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4006a6:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4006a8:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4006aa:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006ae:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006b0:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4006b2:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4006b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006b8:	f022 0208 	bic.w	r2, r2, #8
  4006bc:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4006be:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006c0:	f022 0208 	bic.w	r2, r2, #8
  4006c4:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4006c6:	601f      	str	r7, [r3, #0]
  4006c8:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4006ca:	631f      	str	r7, [r3, #48]	; 0x30
  4006cc:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4006ce:	f8df 817c 	ldr.w	r8, [pc, #380]	; 40084c <ssd1306_init+0x1dc>
  4006d2:	2300      	movs	r3, #0
  4006d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4006d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006dc:	4640      	mov	r0, r8
  4006de:	4c4e      	ldr	r4, [pc, #312]	; (400818 <ssd1306_init+0x1a8>)
  4006e0:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4006e2:	2300      	movs	r3, #0
  4006e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4006e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006ec:	4640      	mov	r0, r8
  4006ee:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4006f0:	2300      	movs	r3, #0
  4006f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4006f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006fa:	4640      	mov	r0, r8
  4006fc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4006fe:	2300      	movs	r3, #0
  400700:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400704:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400708:	4640      	mov	r0, r8
  40070a:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40070c:	2300      	movs	r3, #0
  40070e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400712:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400716:	4640      	mov	r0, r8
  400718:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40071a:	2300      	movs	r3, #0
  40071c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400720:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400724:	4640      	mov	r0, r8
  400726:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400728:	4c3c      	ldr	r4, [pc, #240]	; (40081c <ssd1306_init+0x1ac>)
  40072a:	f04f 0902 	mov.w	r9, #2
  40072e:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400732:	f04f 0880 	mov.w	r8, #128	; 0x80
  400736:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40073a:	6863      	ldr	r3, [r4, #4]
  40073c:	f043 0301 	orr.w	r3, r3, #1
  400740:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400742:	463a      	mov	r2, r7
  400744:	2101      	movs	r1, #1
  400746:	4620      	mov	r0, r4
  400748:	4b35      	ldr	r3, [pc, #212]	; (400820 <ssd1306_init+0x1b0>)
  40074a:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40074c:	2200      	movs	r2, #0
  40074e:	2101      	movs	r1, #1
  400750:	4620      	mov	r0, r4
  400752:	4b34      	ldr	r3, [pc, #208]	; (400824 <ssd1306_init+0x1b4>)
  400754:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400756:	2200      	movs	r2, #0
  400758:	2101      	movs	r1, #1
  40075a:	4620      	mov	r0, r4
  40075c:	4b32      	ldr	r3, [pc, #200]	; (400828 <ssd1306_init+0x1b8>)
  40075e:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400760:	6863      	ldr	r3, [r4, #4]
  400762:	f023 0302 	bic.w	r3, r3, #2
  400766:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400768:	2200      	movs	r2, #0
  40076a:	2101      	movs	r1, #1
  40076c:	4620      	mov	r0, r4
  40076e:	4b2f      	ldr	r3, [pc, #188]	; (40082c <ssd1306_init+0x1bc>)
  400770:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400772:	6863      	ldr	r3, [r4, #4]
  400774:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400778:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40077a:	6863      	ldr	r3, [r4, #4]
  40077c:	f043 0310 	orr.w	r3, r3, #16
  400780:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400782:	492b      	ldr	r1, [pc, #172]	; (400830 <ssd1306_init+0x1c0>)
  400784:	482b      	ldr	r0, [pc, #172]	; (400834 <ssd1306_init+0x1c4>)
  400786:	4b2c      	ldr	r3, [pc, #176]	; (400838 <ssd1306_init+0x1c8>)
  400788:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40078a:	b2c2      	uxtb	r2, r0
  40078c:	2101      	movs	r1, #1
  40078e:	4620      	mov	r0, r4
  400790:	4b2a      	ldr	r3, [pc, #168]	; (40083c <ssd1306_init+0x1cc>)
  400792:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400794:	4620      	mov	r0, r4
  400796:	4b2a      	ldr	r3, [pc, #168]	; (400840 <ssd1306_init+0x1d0>)
  400798:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40079a:	2301      	movs	r3, #1
  40079c:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40079e:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4007a0:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4007a4:	4c27      	ldr	r4, [pc, #156]	; (400844 <ssd1306_init+0x1d4>)
  4007a6:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007a8:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4007aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4007ae:	47a0      	blx	r4
  4007b0:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4007b2:	20a8      	movs	r0, #168	; 0xa8
  4007b4:	4c24      	ldr	r4, [pc, #144]	; (400848 <ssd1306_init+0x1d8>)
  4007b6:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4007b8:	201f      	movs	r0, #31
  4007ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4007bc:	20d3      	movs	r0, #211	; 0xd3
  4007be:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4007c0:	2000      	movs	r0, #0
  4007c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4007c4:	2040      	movs	r0, #64	; 0x40
  4007c6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4007c8:	20a1      	movs	r0, #161	; 0xa1
  4007ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4007cc:	20c8      	movs	r0, #200	; 0xc8
  4007ce:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4007d0:	20da      	movs	r0, #218	; 0xda
  4007d2:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4007d4:	4648      	mov	r0, r9
  4007d6:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4007d8:	2081      	movs	r0, #129	; 0x81
  4007da:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4007dc:	208f      	movs	r0, #143	; 0x8f
  4007de:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4007e0:	20a4      	movs	r0, #164	; 0xa4
  4007e2:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4007e4:	20a6      	movs	r0, #166	; 0xa6
  4007e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4007e8:	20d5      	movs	r0, #213	; 0xd5
  4007ea:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4007ec:	4640      	mov	r0, r8
  4007ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4007f0:	208d      	movs	r0, #141	; 0x8d
  4007f2:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4007f4:	2014      	movs	r0, #20
  4007f6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4007f8:	20db      	movs	r0, #219	; 0xdb
  4007fa:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4007fc:	2040      	movs	r0, #64	; 0x40
  4007fe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400800:	20d9      	movs	r0, #217	; 0xd9
  400802:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400804:	20f1      	movs	r0, #241	; 0xf1
  400806:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400808:	20af      	movs	r0, #175	; 0xaf
  40080a:	47a0      	blx	r4
  40080c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400810:	400e1200 	.word	0x400e1200
  400814:	400e1000 	.word	0x400e1000
  400818:	00400b31 	.word	0x00400b31
  40081c:	40008000 	.word	0x40008000
  400820:	0040025f 	.word	0x0040025f
  400824:	00400223 	.word	0x00400223
  400828:	00400241 	.word	0x00400241
  40082c:	004002a5 	.word	0x004002a5
  400830:	08f0d180 	.word	0x08f0d180
  400834:	001e8480 	.word	0x001e8480
  400838:	004002b9 	.word	0x004002b9
  40083c:	004002cf 	.word	0x004002cf
  400840:	004001ad 	.word	0x004001ad
  400844:	20400001 	.word	0x20400001
  400848:	00400631 	.word	0x00400631
  40084c:	400e1400 	.word	0x400e1400

00400850 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400850:	b538      	push	{r3, r4, r5, lr}
  400852:	4605      	mov	r5, r0
  400854:	2208      	movs	r2, #8
  400856:	4b09      	ldr	r3, [pc, #36]	; (40087c <ssd1306_write_data+0x2c>)
  400858:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40085a:	4c09      	ldr	r4, [pc, #36]	; (400880 <ssd1306_write_data+0x30>)
  40085c:	2101      	movs	r1, #1
  40085e:	4620      	mov	r0, r4
  400860:	4b08      	ldr	r3, [pc, #32]	; (400884 <ssd1306_write_data+0x34>)
  400862:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400864:	2301      	movs	r3, #1
  400866:	461a      	mov	r2, r3
  400868:	4629      	mov	r1, r5
  40086a:	4620      	mov	r0, r4
  40086c:	4c06      	ldr	r4, [pc, #24]	; (400888 <ssd1306_write_data+0x38>)
  40086e:	47a0      	blx	r4
	delay_us(10);
  400870:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400874:	4b05      	ldr	r3, [pc, #20]	; (40088c <ssd1306_write_data+0x3c>)
  400876:	4798      	blx	r3
  400878:	bd38      	pop	{r3, r4, r5, pc}
  40087a:	bf00      	nop
  40087c:	400e1000 	.word	0x400e1000
  400880:	40008000 	.word	0x40008000
  400884:	004001d9 	.word	0x004001d9
  400888:	004001ef 	.word	0x004001ef
  40088c:	20400001 	.word	0x20400001

00400890 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400890:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400892:	4810      	ldr	r0, [pc, #64]	; (4008d4 <sysclk_init+0x44>)
  400894:	4b10      	ldr	r3, [pc, #64]	; (4008d8 <sysclk_init+0x48>)
  400896:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400898:	213e      	movs	r1, #62	; 0x3e
  40089a:	2000      	movs	r0, #0
  40089c:	4b0f      	ldr	r3, [pc, #60]	; (4008dc <sysclk_init+0x4c>)
  40089e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4008a0:	4c0f      	ldr	r4, [pc, #60]	; (4008e0 <sysclk_init+0x50>)
  4008a2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4008a4:	2800      	cmp	r0, #0
  4008a6:	d0fc      	beq.n	4008a2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4008a8:	4b0e      	ldr	r3, [pc, #56]	; (4008e4 <sysclk_init+0x54>)
  4008aa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4008ac:	4a0e      	ldr	r2, [pc, #56]	; (4008e8 <sysclk_init+0x58>)
  4008ae:	4b0f      	ldr	r3, [pc, #60]	; (4008ec <sysclk_init+0x5c>)
  4008b0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4008b2:	4c0f      	ldr	r4, [pc, #60]	; (4008f0 <sysclk_init+0x60>)
  4008b4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4008b6:	2800      	cmp	r0, #0
  4008b8:	d0fc      	beq.n	4008b4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4008ba:	2002      	movs	r0, #2
  4008bc:	4b0d      	ldr	r3, [pc, #52]	; (4008f4 <sysclk_init+0x64>)
  4008be:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4008c0:	2000      	movs	r0, #0
  4008c2:	4b0d      	ldr	r3, [pc, #52]	; (4008f8 <sysclk_init+0x68>)
  4008c4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4008c6:	4b0d      	ldr	r3, [pc, #52]	; (4008fc <sysclk_init+0x6c>)
  4008c8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4008ca:	4802      	ldr	r0, [pc, #8]	; (4008d4 <sysclk_init+0x44>)
  4008cc:	4b02      	ldr	r3, [pc, #8]	; (4008d8 <sysclk_init+0x48>)
  4008ce:	4798      	blx	r3
  4008d0:	bd10      	pop	{r4, pc}
  4008d2:	bf00      	nop
  4008d4:	11e1a300 	.word	0x11e1a300
  4008d8:	00401071 	.word	0x00401071
  4008dc:	00400dc1 	.word	0x00400dc1
  4008e0:	00400e15 	.word	0x00400e15
  4008e4:	00400e25 	.word	0x00400e25
  4008e8:	20183f01 	.word	0x20183f01
  4008ec:	400e0600 	.word	0x400e0600
  4008f0:	00400e35 	.word	0x00400e35
  4008f4:	00400d25 	.word	0x00400d25
  4008f8:	00400d5d 	.word	0x00400d5d
  4008fc:	00400f65 	.word	0x00400f65

00400900 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400902:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400906:	4b48      	ldr	r3, [pc, #288]	; (400a28 <board_init+0x128>)
  400908:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40090a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40090e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400912:	4b46      	ldr	r3, [pc, #280]	; (400a2c <board_init+0x12c>)
  400914:	2200      	movs	r2, #0
  400916:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40091a:	695a      	ldr	r2, [r3, #20]
  40091c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400920:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400922:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400926:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40092a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40092e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400932:	f007 0007 	and.w	r0, r7, #7
  400936:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400938:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40093c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400940:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400944:	f3bf 8f4f 	dsb	sy
  400948:	f04f 34ff 	mov.w	r4, #4294967295
  40094c:	fa04 fc00 	lsl.w	ip, r4, r0
  400950:	fa06 f000 	lsl.w	r0, r6, r0
  400954:	fa04 f40e 	lsl.w	r4, r4, lr
  400958:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40095c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40095e:	463a      	mov	r2, r7
  400960:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400962:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400966:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40096a:	3a01      	subs	r2, #1
  40096c:	4423      	add	r3, r4
  40096e:	f1b2 3fff 	cmp.w	r2, #4294967295
  400972:	d1f6      	bne.n	400962 <board_init+0x62>
        } while(sets--);
  400974:	3e01      	subs	r6, #1
  400976:	4460      	add	r0, ip
  400978:	f1b6 3fff 	cmp.w	r6, #4294967295
  40097c:	d1ef      	bne.n	40095e <board_init+0x5e>
  40097e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400982:	4b2a      	ldr	r3, [pc, #168]	; (400a2c <board_init+0x12c>)
  400984:	695a      	ldr	r2, [r3, #20]
  400986:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40098a:	615a      	str	r2, [r3, #20]
  40098c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400990:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400994:	4a26      	ldr	r2, [pc, #152]	; (400a30 <board_init+0x130>)
  400996:	4927      	ldr	r1, [pc, #156]	; (400a34 <board_init+0x134>)
  400998:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40099a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40099e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4009a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009a4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4009a8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4009ac:	f022 0201 	bic.w	r2, r2, #1
  4009b0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4009b4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4009b8:	f022 0201 	bic.w	r2, r2, #1
  4009bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4009c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009c4:	f3bf 8f6f 	isb	sy
  4009c8:	200a      	movs	r0, #10
  4009ca:	4c1b      	ldr	r4, [pc, #108]	; (400a38 <board_init+0x138>)
  4009cc:	47a0      	blx	r4
  4009ce:	200b      	movs	r0, #11
  4009d0:	47a0      	blx	r4
  4009d2:	200c      	movs	r0, #12
  4009d4:	47a0      	blx	r4
  4009d6:	2010      	movs	r0, #16
  4009d8:	47a0      	blx	r4
  4009da:	2011      	movs	r0, #17
  4009dc:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009de:	4b17      	ldr	r3, [pc, #92]	; (400a3c <board_init+0x13c>)
  4009e0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4009e4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009e6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009ea:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4009ec:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4009f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4009f4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009f6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4009fa:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4009fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a00:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400a02:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400a04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400a08:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a0a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a0e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a10:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a12:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a16:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a18:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a1c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a20:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a26:	bf00      	nop
  400a28:	400e1850 	.word	0x400e1850
  400a2c:	e000ed00 	.word	0xe000ed00
  400a30:	400e0c00 	.word	0x400e0c00
  400a34:	5a00080c 	.word	0x5a00080c
  400a38:	00400e45 	.word	0x00400e45
  400a3c:	400e1200 	.word	0x400e1200

00400a40 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a40:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a42:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400a46:	d03a      	beq.n	400abe <pio_set_peripheral+0x7e>
  400a48:	d813      	bhi.n	400a72 <pio_set_peripheral+0x32>
  400a4a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400a4e:	d025      	beq.n	400a9c <pio_set_peripheral+0x5c>
  400a50:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400a54:	d10a      	bne.n	400a6c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a56:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a58:	4313      	orrs	r3, r2
  400a5a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a5c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a5e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400a60:	400b      	ands	r3, r1
  400a62:	ea23 0302 	bic.w	r3, r3, r2
  400a66:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400a68:	6042      	str	r2, [r0, #4]
  400a6a:	4770      	bx	lr
	switch (ul_type) {
  400a6c:	2900      	cmp	r1, #0
  400a6e:	d1fb      	bne.n	400a68 <pio_set_peripheral+0x28>
  400a70:	4770      	bx	lr
  400a72:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400a76:	d021      	beq.n	400abc <pio_set_peripheral+0x7c>
  400a78:	d809      	bhi.n	400a8e <pio_set_peripheral+0x4e>
  400a7a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400a7e:	d1f3      	bne.n	400a68 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a80:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a82:	4313      	orrs	r3, r2
  400a84:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400a86:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400a88:	4313      	orrs	r3, r2
  400a8a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400a8c:	e7ec      	b.n	400a68 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400a8e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400a92:	d013      	beq.n	400abc <pio_set_peripheral+0x7c>
  400a94:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400a98:	d010      	beq.n	400abc <pio_set_peripheral+0x7c>
  400a9a:	e7e5      	b.n	400a68 <pio_set_peripheral+0x28>
{
  400a9c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a9e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400aa0:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400aa2:	43d3      	mvns	r3, r2
  400aa4:	4021      	ands	r1, r4
  400aa6:	461c      	mov	r4, r3
  400aa8:	4019      	ands	r1, r3
  400aaa:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400aac:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400aae:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400ab0:	400b      	ands	r3, r1
  400ab2:	4023      	ands	r3, r4
  400ab4:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400ab6:	6042      	str	r2, [r0, #4]
}
  400ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400abc:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400abe:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ac0:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ac2:	400b      	ands	r3, r1
  400ac4:	ea23 0302 	bic.w	r3, r3, r2
  400ac8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400aca:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400acc:	4313      	orrs	r3, r2
  400ace:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ad0:	e7ca      	b.n	400a68 <pio_set_peripheral+0x28>

00400ad2 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400ad2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400ad4:	f012 0f01 	tst.w	r2, #1
  400ad8:	d10d      	bne.n	400af6 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400ada:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400adc:	f012 0f0a 	tst.w	r2, #10
  400ae0:	d00b      	beq.n	400afa <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400ae2:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400ae4:	f012 0f02 	tst.w	r2, #2
  400ae8:	d109      	bne.n	400afe <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400aea:	f012 0f08 	tst.w	r2, #8
  400aee:	d008      	beq.n	400b02 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400af0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400af4:	e005      	b.n	400b02 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400af6:	6641      	str	r1, [r0, #100]	; 0x64
  400af8:	e7f0      	b.n	400adc <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400afa:	6241      	str	r1, [r0, #36]	; 0x24
  400afc:	e7f2      	b.n	400ae4 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400afe:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400b02:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b04:	6001      	str	r1, [r0, #0]
  400b06:	4770      	bx	lr

00400b08 <pio_set_output>:
{
  400b08:	b410      	push	{r4}
  400b0a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400b0c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b0e:	b94c      	cbnz	r4, 400b24 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400b10:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400b12:	b14b      	cbz	r3, 400b28 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400b14:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400b16:	b94a      	cbnz	r2, 400b2c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400b18:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400b1a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400b1c:	6001      	str	r1, [r0, #0]
}
  400b1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b22:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400b24:	6641      	str	r1, [r0, #100]	; 0x64
  400b26:	e7f4      	b.n	400b12 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400b28:	6541      	str	r1, [r0, #84]	; 0x54
  400b2a:	e7f4      	b.n	400b16 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400b2c:	6301      	str	r1, [r0, #48]	; 0x30
  400b2e:	e7f4      	b.n	400b1a <pio_set_output+0x12>

00400b30 <pio_configure>:
{
  400b30:	b570      	push	{r4, r5, r6, lr}
  400b32:	b082      	sub	sp, #8
  400b34:	4605      	mov	r5, r0
  400b36:	4616      	mov	r6, r2
  400b38:	461c      	mov	r4, r3
	switch (ul_type) {
  400b3a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b3e:	d014      	beq.n	400b6a <pio_configure+0x3a>
  400b40:	d90a      	bls.n	400b58 <pio_configure+0x28>
  400b42:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b46:	d024      	beq.n	400b92 <pio_configure+0x62>
  400b48:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b4c:	d021      	beq.n	400b92 <pio_configure+0x62>
  400b4e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b52:	d017      	beq.n	400b84 <pio_configure+0x54>
		return 0;
  400b54:	2000      	movs	r0, #0
  400b56:	e01a      	b.n	400b8e <pio_configure+0x5e>
	switch (ul_type) {
  400b58:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b5c:	d005      	beq.n	400b6a <pio_configure+0x3a>
  400b5e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b62:	d002      	beq.n	400b6a <pio_configure+0x3a>
  400b64:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b68:	d1f4      	bne.n	400b54 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400b6a:	4632      	mov	r2, r6
  400b6c:	4628      	mov	r0, r5
  400b6e:	4b11      	ldr	r3, [pc, #68]	; (400bb4 <pio_configure+0x84>)
  400b70:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400b72:	f014 0f01 	tst.w	r4, #1
  400b76:	d102      	bne.n	400b7e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400b78:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400b7a:	2001      	movs	r0, #1
  400b7c:	e007      	b.n	400b8e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400b7e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400b80:	2001      	movs	r0, #1
  400b82:	e004      	b.n	400b8e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400b84:	461a      	mov	r2, r3
  400b86:	4631      	mov	r1, r6
  400b88:	4b0b      	ldr	r3, [pc, #44]	; (400bb8 <pio_configure+0x88>)
  400b8a:	4798      	blx	r3
	return 1;
  400b8c:	2001      	movs	r0, #1
}
  400b8e:	b002      	add	sp, #8
  400b90:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400b92:	f004 0301 	and.w	r3, r4, #1
  400b96:	9300      	str	r3, [sp, #0]
  400b98:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400b9c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ba0:	bf14      	ite	ne
  400ba2:	2200      	movne	r2, #0
  400ba4:	2201      	moveq	r2, #1
  400ba6:	4631      	mov	r1, r6
  400ba8:	4628      	mov	r0, r5
  400baa:	4c04      	ldr	r4, [pc, #16]	; (400bbc <pio_configure+0x8c>)
  400bac:	47a0      	blx	r4
	return 1;
  400bae:	2001      	movs	r0, #1
		break;
  400bb0:	e7ed      	b.n	400b8e <pio_configure+0x5e>
  400bb2:	bf00      	nop
  400bb4:	00400a41 	.word	0x00400a41
  400bb8:	00400ad3 	.word	0x00400ad3
  400bbc:	00400b09 	.word	0x00400b09

00400bc0 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400bc0:	f012 0f10 	tst.w	r2, #16
  400bc4:	d012      	beq.n	400bec <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400bc6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400bca:	f012 0f20 	tst.w	r2, #32
  400bce:	d007      	beq.n	400be0 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400bd0:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400bd4:	f012 0f40 	tst.w	r2, #64	; 0x40
  400bd8:	d005      	beq.n	400be6 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400bda:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400bde:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400be0:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400be4:	e7f6      	b.n	400bd4 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400be6:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400bea:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400bec:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400bf0:	4770      	bx	lr

00400bf2 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400bf2:	6401      	str	r1, [r0, #64]	; 0x40
  400bf4:	4770      	bx	lr

00400bf6 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400bf6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400bf8:	4770      	bx	lr

00400bfa <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400bfa:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400bfc:	4770      	bx	lr
	...

00400c00 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c04:	4604      	mov	r4, r0
  400c06:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c08:	4b0e      	ldr	r3, [pc, #56]	; (400c44 <pio_handler_process+0x44>)
  400c0a:	4798      	blx	r3
  400c0c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c0e:	4620      	mov	r0, r4
  400c10:	4b0d      	ldr	r3, [pc, #52]	; (400c48 <pio_handler_process+0x48>)
  400c12:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c14:	4005      	ands	r5, r0
  400c16:	d013      	beq.n	400c40 <pio_handler_process+0x40>
  400c18:	4c0c      	ldr	r4, [pc, #48]	; (400c4c <pio_handler_process+0x4c>)
  400c1a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c1e:	e003      	b.n	400c28 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c20:	42b4      	cmp	r4, r6
  400c22:	d00d      	beq.n	400c40 <pio_handler_process+0x40>
  400c24:	3410      	adds	r4, #16
		while (status != 0) {
  400c26:	b15d      	cbz	r5, 400c40 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c28:	6820      	ldr	r0, [r4, #0]
  400c2a:	4540      	cmp	r0, r8
  400c2c:	d1f8      	bne.n	400c20 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c2e:	6861      	ldr	r1, [r4, #4]
  400c30:	4229      	tst	r1, r5
  400c32:	d0f5      	beq.n	400c20 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c34:	68e3      	ldr	r3, [r4, #12]
  400c36:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400c38:	6863      	ldr	r3, [r4, #4]
  400c3a:	ea25 0503 	bic.w	r5, r5, r3
  400c3e:	e7ef      	b.n	400c20 <pio_handler_process+0x20>
  400c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c44:	00400bf7 	.word	0x00400bf7
  400c48:	00400bfb 	.word	0x00400bfb
  400c4c:	2040066c 	.word	0x2040066c

00400c50 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400c52:	4c18      	ldr	r4, [pc, #96]	; (400cb4 <pio_handler_set+0x64>)
  400c54:	6826      	ldr	r6, [r4, #0]
  400c56:	2e06      	cmp	r6, #6
  400c58:	d82a      	bhi.n	400cb0 <pio_handler_set+0x60>
  400c5a:	f04f 0c00 	mov.w	ip, #0
  400c5e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400c60:	4f15      	ldr	r7, [pc, #84]	; (400cb8 <pio_handler_set+0x68>)
  400c62:	e004      	b.n	400c6e <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400c64:	3401      	adds	r4, #1
  400c66:	b2e4      	uxtb	r4, r4
  400c68:	46a4      	mov	ip, r4
  400c6a:	42a6      	cmp	r6, r4
  400c6c:	d309      	bcc.n	400c82 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400c6e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400c70:	0125      	lsls	r5, r4, #4
  400c72:	597d      	ldr	r5, [r7, r5]
  400c74:	428d      	cmp	r5, r1
  400c76:	d1f5      	bne.n	400c64 <pio_handler_set+0x14>
  400c78:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400c7c:	686d      	ldr	r5, [r5, #4]
  400c7e:	4295      	cmp	r5, r2
  400c80:	d1f0      	bne.n	400c64 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400c82:	4d0d      	ldr	r5, [pc, #52]	; (400cb8 <pio_handler_set+0x68>)
  400c84:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400c88:	eb05 040e 	add.w	r4, r5, lr
  400c8c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400c90:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400c92:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400c94:	9906      	ldr	r1, [sp, #24]
  400c96:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400c98:	3601      	adds	r6, #1
  400c9a:	4566      	cmp	r6, ip
  400c9c:	d005      	beq.n	400caa <pio_handler_set+0x5a>
  400c9e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400ca0:	461a      	mov	r2, r3
  400ca2:	4b06      	ldr	r3, [pc, #24]	; (400cbc <pio_handler_set+0x6c>)
  400ca4:	4798      	blx	r3

	return 0;
  400ca6:	2000      	movs	r0, #0
  400ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400caa:	4902      	ldr	r1, [pc, #8]	; (400cb4 <pio_handler_set+0x64>)
  400cac:	600e      	str	r6, [r1, #0]
  400cae:	e7f6      	b.n	400c9e <pio_handler_set+0x4e>
		return 1;
  400cb0:	2001      	movs	r0, #1
}
  400cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cb4:	204006dc 	.word	0x204006dc
  400cb8:	2040066c 	.word	0x2040066c
  400cbc:	00400bc1 	.word	0x00400bc1

00400cc0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400cc0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400cc2:	210a      	movs	r1, #10
  400cc4:	4801      	ldr	r0, [pc, #4]	; (400ccc <PIOA_Handler+0xc>)
  400cc6:	4b02      	ldr	r3, [pc, #8]	; (400cd0 <PIOA_Handler+0x10>)
  400cc8:	4798      	blx	r3
  400cca:	bd08      	pop	{r3, pc}
  400ccc:	400e0e00 	.word	0x400e0e00
  400cd0:	00400c01 	.word	0x00400c01

00400cd4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400cd4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400cd6:	210b      	movs	r1, #11
  400cd8:	4801      	ldr	r0, [pc, #4]	; (400ce0 <PIOB_Handler+0xc>)
  400cda:	4b02      	ldr	r3, [pc, #8]	; (400ce4 <PIOB_Handler+0x10>)
  400cdc:	4798      	blx	r3
  400cde:	bd08      	pop	{r3, pc}
  400ce0:	400e1000 	.word	0x400e1000
  400ce4:	00400c01 	.word	0x00400c01

00400ce8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ce8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400cea:	210c      	movs	r1, #12
  400cec:	4801      	ldr	r0, [pc, #4]	; (400cf4 <PIOC_Handler+0xc>)
  400cee:	4b02      	ldr	r3, [pc, #8]	; (400cf8 <PIOC_Handler+0x10>)
  400cf0:	4798      	blx	r3
  400cf2:	bd08      	pop	{r3, pc}
  400cf4:	400e1200 	.word	0x400e1200
  400cf8:	00400c01 	.word	0x00400c01

00400cfc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400cfc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400cfe:	2110      	movs	r1, #16
  400d00:	4801      	ldr	r0, [pc, #4]	; (400d08 <PIOD_Handler+0xc>)
  400d02:	4b02      	ldr	r3, [pc, #8]	; (400d0c <PIOD_Handler+0x10>)
  400d04:	4798      	blx	r3
  400d06:	bd08      	pop	{r3, pc}
  400d08:	400e1400 	.word	0x400e1400
  400d0c:	00400c01 	.word	0x00400c01

00400d10 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400d10:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400d12:	2111      	movs	r1, #17
  400d14:	4801      	ldr	r0, [pc, #4]	; (400d1c <PIOE_Handler+0xc>)
  400d16:	4b02      	ldr	r3, [pc, #8]	; (400d20 <PIOE_Handler+0x10>)
  400d18:	4798      	blx	r3
  400d1a:	bd08      	pop	{r3, pc}
  400d1c:	400e1600 	.word	0x400e1600
  400d20:	00400c01 	.word	0x00400c01

00400d24 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400d24:	2803      	cmp	r0, #3
  400d26:	d011      	beq.n	400d4c <pmc_mck_set_division+0x28>
  400d28:	2804      	cmp	r0, #4
  400d2a:	d012      	beq.n	400d52 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d2c:	2802      	cmp	r0, #2
  400d2e:	bf0c      	ite	eq
  400d30:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400d34:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d36:	4a08      	ldr	r2, [pc, #32]	; (400d58 <pmc_mck_set_division+0x34>)
  400d38:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400d3e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400d40:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d42:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d44:	f013 0f08 	tst.w	r3, #8
  400d48:	d0fb      	beq.n	400d42 <pmc_mck_set_division+0x1e>
}
  400d4a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d4c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400d50:	e7f1      	b.n	400d36 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d52:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400d56:	e7ee      	b.n	400d36 <pmc_mck_set_division+0x12>
  400d58:	400e0600 	.word	0x400e0600

00400d5c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d5c:	4a17      	ldr	r2, [pc, #92]	; (400dbc <pmc_switch_mck_to_pllack+0x60>)
  400d5e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400d64:	4318      	orrs	r0, r3
  400d66:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d68:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d6a:	f013 0f08 	tst.w	r3, #8
  400d6e:	d10a      	bne.n	400d86 <pmc_switch_mck_to_pllack+0x2a>
  400d70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d74:	4911      	ldr	r1, [pc, #68]	; (400dbc <pmc_switch_mck_to_pllack+0x60>)
  400d76:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400d78:	f012 0f08 	tst.w	r2, #8
  400d7c:	d103      	bne.n	400d86 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d7e:	3b01      	subs	r3, #1
  400d80:	d1f9      	bne.n	400d76 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400d82:	2001      	movs	r0, #1
  400d84:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400d86:	4a0d      	ldr	r2, [pc, #52]	; (400dbc <pmc_switch_mck_to_pllack+0x60>)
  400d88:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d8a:	f023 0303 	bic.w	r3, r3, #3
  400d8e:	f043 0302 	orr.w	r3, r3, #2
  400d92:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d94:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d96:	f013 0f08 	tst.w	r3, #8
  400d9a:	d10a      	bne.n	400db2 <pmc_switch_mck_to_pllack+0x56>
  400d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400da0:	4906      	ldr	r1, [pc, #24]	; (400dbc <pmc_switch_mck_to_pllack+0x60>)
  400da2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400da4:	f012 0f08 	tst.w	r2, #8
  400da8:	d105      	bne.n	400db6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400daa:	3b01      	subs	r3, #1
  400dac:	d1f9      	bne.n	400da2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400dae:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400db0:	4770      	bx	lr
	return 0;
  400db2:	2000      	movs	r0, #0
  400db4:	4770      	bx	lr
  400db6:	2000      	movs	r0, #0
  400db8:	4770      	bx	lr
  400dba:	bf00      	nop
  400dbc:	400e0600 	.word	0x400e0600

00400dc0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dc0:	b9a0      	cbnz	r0, 400dec <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dc2:	480e      	ldr	r0, [pc, #56]	; (400dfc <pmc_switch_mainck_to_xtal+0x3c>)
  400dc4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400dc6:	0209      	lsls	r1, r1, #8
  400dc8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400dca:	4a0d      	ldr	r2, [pc, #52]	; (400e00 <pmc_switch_mainck_to_xtal+0x40>)
  400dcc:	401a      	ands	r2, r3
  400dce:	4b0d      	ldr	r3, [pc, #52]	; (400e04 <pmc_switch_mainck_to_xtal+0x44>)
  400dd0:	4313      	orrs	r3, r2
  400dd2:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dd4:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400dd6:	4602      	mov	r2, r0
  400dd8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dda:	f013 0f01 	tst.w	r3, #1
  400dde:	d0fb      	beq.n	400dd8 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400de0:	4a06      	ldr	r2, [pc, #24]	; (400dfc <pmc_switch_mainck_to_xtal+0x3c>)
  400de2:	6a11      	ldr	r1, [r2, #32]
  400de4:	4b08      	ldr	r3, [pc, #32]	; (400e08 <pmc_switch_mainck_to_xtal+0x48>)
  400de6:	430b      	orrs	r3, r1
  400de8:	6213      	str	r3, [r2, #32]
  400dea:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dec:	4903      	ldr	r1, [pc, #12]	; (400dfc <pmc_switch_mainck_to_xtal+0x3c>)
  400dee:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400df0:	4a06      	ldr	r2, [pc, #24]	; (400e0c <pmc_switch_mainck_to_xtal+0x4c>)
  400df2:	401a      	ands	r2, r3
  400df4:	4b06      	ldr	r3, [pc, #24]	; (400e10 <pmc_switch_mainck_to_xtal+0x50>)
  400df6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400df8:	620b      	str	r3, [r1, #32]
  400dfa:	4770      	bx	lr
  400dfc:	400e0600 	.word	0x400e0600
  400e00:	ffc8fffc 	.word	0xffc8fffc
  400e04:	00370001 	.word	0x00370001
  400e08:	01370000 	.word	0x01370000
  400e0c:	fec8fffc 	.word	0xfec8fffc
  400e10:	01370002 	.word	0x01370002

00400e14 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e14:	4b02      	ldr	r3, [pc, #8]	; (400e20 <pmc_osc_is_ready_mainck+0xc>)
  400e16:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e18:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e1c:	4770      	bx	lr
  400e1e:	bf00      	nop
  400e20:	400e0600 	.word	0x400e0600

00400e24 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e24:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e28:	4b01      	ldr	r3, [pc, #4]	; (400e30 <pmc_disable_pllack+0xc>)
  400e2a:	629a      	str	r2, [r3, #40]	; 0x28
  400e2c:	4770      	bx	lr
  400e2e:	bf00      	nop
  400e30:	400e0600 	.word	0x400e0600

00400e34 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e34:	4b02      	ldr	r3, [pc, #8]	; (400e40 <pmc_is_locked_pllack+0xc>)
  400e36:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e38:	f000 0002 	and.w	r0, r0, #2
  400e3c:	4770      	bx	lr
  400e3e:	bf00      	nop
  400e40:	400e0600 	.word	0x400e0600

00400e44 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400e44:	283f      	cmp	r0, #63	; 0x3f
  400e46:	d81e      	bhi.n	400e86 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e48:	281f      	cmp	r0, #31
  400e4a:	d80c      	bhi.n	400e66 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e4c:	4b11      	ldr	r3, [pc, #68]	; (400e94 <pmc_enable_periph_clk+0x50>)
  400e4e:	699a      	ldr	r2, [r3, #24]
  400e50:	2301      	movs	r3, #1
  400e52:	4083      	lsls	r3, r0
  400e54:	4393      	bics	r3, r2
  400e56:	d018      	beq.n	400e8a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e58:	2301      	movs	r3, #1
  400e5a:	fa03 f000 	lsl.w	r0, r3, r0
  400e5e:	4b0d      	ldr	r3, [pc, #52]	; (400e94 <pmc_enable_periph_clk+0x50>)
  400e60:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400e62:	2000      	movs	r0, #0
  400e64:	4770      	bx	lr
		ul_id -= 32;
  400e66:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e68:	4b0a      	ldr	r3, [pc, #40]	; (400e94 <pmc_enable_periph_clk+0x50>)
  400e6a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e6e:	2301      	movs	r3, #1
  400e70:	4083      	lsls	r3, r0
  400e72:	4393      	bics	r3, r2
  400e74:	d00b      	beq.n	400e8e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e76:	2301      	movs	r3, #1
  400e78:	fa03 f000 	lsl.w	r0, r3, r0
  400e7c:	4b05      	ldr	r3, [pc, #20]	; (400e94 <pmc_enable_periph_clk+0x50>)
  400e7e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400e82:	2000      	movs	r0, #0
  400e84:	4770      	bx	lr
		return 1;
  400e86:	2001      	movs	r0, #1
  400e88:	4770      	bx	lr
	return 0;
  400e8a:	2000      	movs	r0, #0
  400e8c:	4770      	bx	lr
  400e8e:	2000      	movs	r0, #0
}
  400e90:	4770      	bx	lr
  400e92:	bf00      	nop
  400e94:	400e0600 	.word	0x400e0600

00400e98 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400e98:	e7fe      	b.n	400e98 <Dummy_Handler>
	...

00400e9c <Reset_Handler>:
{
  400e9c:	b500      	push	{lr}
  400e9e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400ea0:	4b25      	ldr	r3, [pc, #148]	; (400f38 <Reset_Handler+0x9c>)
  400ea2:	4a26      	ldr	r2, [pc, #152]	; (400f3c <Reset_Handler+0xa0>)
  400ea4:	429a      	cmp	r2, r3
  400ea6:	d010      	beq.n	400eca <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400ea8:	4b25      	ldr	r3, [pc, #148]	; (400f40 <Reset_Handler+0xa4>)
  400eaa:	4a23      	ldr	r2, [pc, #140]	; (400f38 <Reset_Handler+0x9c>)
  400eac:	429a      	cmp	r2, r3
  400eae:	d20c      	bcs.n	400eca <Reset_Handler+0x2e>
  400eb0:	3b01      	subs	r3, #1
  400eb2:	1a9b      	subs	r3, r3, r2
  400eb4:	f023 0303 	bic.w	r3, r3, #3
  400eb8:	3304      	adds	r3, #4
  400eba:	4413      	add	r3, r2
  400ebc:	491f      	ldr	r1, [pc, #124]	; (400f3c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400ebe:	f851 0b04 	ldr.w	r0, [r1], #4
  400ec2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400ec6:	429a      	cmp	r2, r3
  400ec8:	d1f9      	bne.n	400ebe <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400eca:	4b1e      	ldr	r3, [pc, #120]	; (400f44 <Reset_Handler+0xa8>)
  400ecc:	4a1e      	ldr	r2, [pc, #120]	; (400f48 <Reset_Handler+0xac>)
  400ece:	429a      	cmp	r2, r3
  400ed0:	d20a      	bcs.n	400ee8 <Reset_Handler+0x4c>
  400ed2:	3b01      	subs	r3, #1
  400ed4:	1a9b      	subs	r3, r3, r2
  400ed6:	f023 0303 	bic.w	r3, r3, #3
  400eda:	3304      	adds	r3, #4
  400edc:	4413      	add	r3, r2
                *pDest++ = 0;
  400ede:	2100      	movs	r1, #0
  400ee0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400ee4:	4293      	cmp	r3, r2
  400ee6:	d1fb      	bne.n	400ee0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400ee8:	4a18      	ldr	r2, [pc, #96]	; (400f4c <Reset_Handler+0xb0>)
  400eea:	4b19      	ldr	r3, [pc, #100]	; (400f50 <Reset_Handler+0xb4>)
  400eec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400ef0:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400ef2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400ef6:	fab3 f383 	clz	r3, r3
  400efa:	095b      	lsrs	r3, r3, #5
  400efc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400efe:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400f00:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400f04:	2200      	movs	r2, #0
  400f06:	4b13      	ldr	r3, [pc, #76]	; (400f54 <Reset_Handler+0xb8>)
  400f08:	701a      	strb	r2, [r3, #0]
	return flags;
  400f0a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400f0c:	4a12      	ldr	r2, [pc, #72]	; (400f58 <Reset_Handler+0xbc>)
  400f0e:	6813      	ldr	r3, [r2, #0]
  400f10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f14:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400f16:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400f1a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400f1e:	b129      	cbz	r1, 400f2c <Reset_Handler+0x90>
		cpu_irq_enable();
  400f20:	2201      	movs	r2, #1
  400f22:	4b0c      	ldr	r3, [pc, #48]	; (400f54 <Reset_Handler+0xb8>)
  400f24:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400f26:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400f2a:	b662      	cpsie	i
        __libc_init_array();
  400f2c:	4b0b      	ldr	r3, [pc, #44]	; (400f5c <Reset_Handler+0xc0>)
  400f2e:	4798      	blx	r3
        main();
  400f30:	4b0b      	ldr	r3, [pc, #44]	; (400f60 <Reset_Handler+0xc4>)
  400f32:	4798      	blx	r3
  400f34:	e7fe      	b.n	400f34 <Reset_Handler+0x98>
  400f36:	bf00      	nop
  400f38:	20400000 	.word	0x20400000
  400f3c:	00402810 	.word	0x00402810
  400f40:	2040044c 	.word	0x2040044c
  400f44:	2040070c 	.word	0x2040070c
  400f48:	2040044c 	.word	0x2040044c
  400f4c:	e000ed00 	.word	0xe000ed00
  400f50:	00400000 	.word	0x00400000
  400f54:	20400018 	.word	0x20400018
  400f58:	e000ed88 	.word	0xe000ed88
  400f5c:	00401c15 	.word	0x00401c15
  400f60:	00401331 	.word	0x00401331

00400f64 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400f64:	4b3b      	ldr	r3, [pc, #236]	; (401054 <SystemCoreClockUpdate+0xf0>)
  400f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f68:	f003 0303 	and.w	r3, r3, #3
  400f6c:	2b01      	cmp	r3, #1
  400f6e:	d01d      	beq.n	400fac <SystemCoreClockUpdate+0x48>
  400f70:	b183      	cbz	r3, 400f94 <SystemCoreClockUpdate+0x30>
  400f72:	2b02      	cmp	r3, #2
  400f74:	d036      	beq.n	400fe4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400f76:	4b37      	ldr	r3, [pc, #220]	; (401054 <SystemCoreClockUpdate+0xf0>)
  400f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f7a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f7e:	2b70      	cmp	r3, #112	; 0x70
  400f80:	d05f      	beq.n	401042 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400f82:	4b34      	ldr	r3, [pc, #208]	; (401054 <SystemCoreClockUpdate+0xf0>)
  400f84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400f86:	4934      	ldr	r1, [pc, #208]	; (401058 <SystemCoreClockUpdate+0xf4>)
  400f88:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400f8c:	680b      	ldr	r3, [r1, #0]
  400f8e:	40d3      	lsrs	r3, r2
  400f90:	600b      	str	r3, [r1, #0]
  400f92:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400f94:	4b31      	ldr	r3, [pc, #196]	; (40105c <SystemCoreClockUpdate+0xf8>)
  400f96:	695b      	ldr	r3, [r3, #20]
  400f98:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400f9c:	bf14      	ite	ne
  400f9e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400fa2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400fa6:	4b2c      	ldr	r3, [pc, #176]	; (401058 <SystemCoreClockUpdate+0xf4>)
  400fa8:	601a      	str	r2, [r3, #0]
  400faa:	e7e4      	b.n	400f76 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400fac:	4b29      	ldr	r3, [pc, #164]	; (401054 <SystemCoreClockUpdate+0xf0>)
  400fae:	6a1b      	ldr	r3, [r3, #32]
  400fb0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400fb4:	d003      	beq.n	400fbe <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400fb6:	4a2a      	ldr	r2, [pc, #168]	; (401060 <SystemCoreClockUpdate+0xfc>)
  400fb8:	4b27      	ldr	r3, [pc, #156]	; (401058 <SystemCoreClockUpdate+0xf4>)
  400fba:	601a      	str	r2, [r3, #0]
  400fbc:	e7db      	b.n	400f76 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400fbe:	4a29      	ldr	r2, [pc, #164]	; (401064 <SystemCoreClockUpdate+0x100>)
  400fc0:	4b25      	ldr	r3, [pc, #148]	; (401058 <SystemCoreClockUpdate+0xf4>)
  400fc2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400fc4:	4b23      	ldr	r3, [pc, #140]	; (401054 <SystemCoreClockUpdate+0xf0>)
  400fc6:	6a1b      	ldr	r3, [r3, #32]
  400fc8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400fcc:	2b10      	cmp	r3, #16
  400fce:	d005      	beq.n	400fdc <SystemCoreClockUpdate+0x78>
  400fd0:	2b20      	cmp	r3, #32
  400fd2:	d1d0      	bne.n	400f76 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400fd4:	4a22      	ldr	r2, [pc, #136]	; (401060 <SystemCoreClockUpdate+0xfc>)
  400fd6:	4b20      	ldr	r3, [pc, #128]	; (401058 <SystemCoreClockUpdate+0xf4>)
  400fd8:	601a      	str	r2, [r3, #0]
          break;
  400fda:	e7cc      	b.n	400f76 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400fdc:	4a22      	ldr	r2, [pc, #136]	; (401068 <SystemCoreClockUpdate+0x104>)
  400fde:	4b1e      	ldr	r3, [pc, #120]	; (401058 <SystemCoreClockUpdate+0xf4>)
  400fe0:	601a      	str	r2, [r3, #0]
          break;
  400fe2:	e7c8      	b.n	400f76 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400fe4:	4b1b      	ldr	r3, [pc, #108]	; (401054 <SystemCoreClockUpdate+0xf0>)
  400fe6:	6a1b      	ldr	r3, [r3, #32]
  400fe8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400fec:	d016      	beq.n	40101c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400fee:	4a1c      	ldr	r2, [pc, #112]	; (401060 <SystemCoreClockUpdate+0xfc>)
  400ff0:	4b19      	ldr	r3, [pc, #100]	; (401058 <SystemCoreClockUpdate+0xf4>)
  400ff2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400ff4:	4b17      	ldr	r3, [pc, #92]	; (401054 <SystemCoreClockUpdate+0xf0>)
  400ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ff8:	f003 0303 	and.w	r3, r3, #3
  400ffc:	2b02      	cmp	r3, #2
  400ffe:	d1ba      	bne.n	400f76 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401000:	4a14      	ldr	r2, [pc, #80]	; (401054 <SystemCoreClockUpdate+0xf0>)
  401002:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401004:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401006:	4814      	ldr	r0, [pc, #80]	; (401058 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401008:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40100c:	6803      	ldr	r3, [r0, #0]
  40100e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401012:	b2d2      	uxtb	r2, r2
  401014:	fbb3 f3f2 	udiv	r3, r3, r2
  401018:	6003      	str	r3, [r0, #0]
  40101a:	e7ac      	b.n	400f76 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40101c:	4a11      	ldr	r2, [pc, #68]	; (401064 <SystemCoreClockUpdate+0x100>)
  40101e:	4b0e      	ldr	r3, [pc, #56]	; (401058 <SystemCoreClockUpdate+0xf4>)
  401020:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401022:	4b0c      	ldr	r3, [pc, #48]	; (401054 <SystemCoreClockUpdate+0xf0>)
  401024:	6a1b      	ldr	r3, [r3, #32]
  401026:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40102a:	2b10      	cmp	r3, #16
  40102c:	d005      	beq.n	40103a <SystemCoreClockUpdate+0xd6>
  40102e:	2b20      	cmp	r3, #32
  401030:	d1e0      	bne.n	400ff4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401032:	4a0b      	ldr	r2, [pc, #44]	; (401060 <SystemCoreClockUpdate+0xfc>)
  401034:	4b08      	ldr	r3, [pc, #32]	; (401058 <SystemCoreClockUpdate+0xf4>)
  401036:	601a      	str	r2, [r3, #0]
          break;
  401038:	e7dc      	b.n	400ff4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40103a:	4a0b      	ldr	r2, [pc, #44]	; (401068 <SystemCoreClockUpdate+0x104>)
  40103c:	4b06      	ldr	r3, [pc, #24]	; (401058 <SystemCoreClockUpdate+0xf4>)
  40103e:	601a      	str	r2, [r3, #0]
          break;
  401040:	e7d8      	b.n	400ff4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401042:	4a05      	ldr	r2, [pc, #20]	; (401058 <SystemCoreClockUpdate+0xf4>)
  401044:	6813      	ldr	r3, [r2, #0]
  401046:	4909      	ldr	r1, [pc, #36]	; (40106c <SystemCoreClockUpdate+0x108>)
  401048:	fba1 1303 	umull	r1, r3, r1, r3
  40104c:	085b      	lsrs	r3, r3, #1
  40104e:	6013      	str	r3, [r2, #0]
  401050:	4770      	bx	lr
  401052:	bf00      	nop
  401054:	400e0600 	.word	0x400e0600
  401058:	2040001c 	.word	0x2040001c
  40105c:	400e1810 	.word	0x400e1810
  401060:	00b71b00 	.word	0x00b71b00
  401064:	003d0900 	.word	0x003d0900
  401068:	007a1200 	.word	0x007a1200
  40106c:	aaaaaaab 	.word	0xaaaaaaab

00401070 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401070:	4b16      	ldr	r3, [pc, #88]	; (4010cc <system_init_flash+0x5c>)
  401072:	4298      	cmp	r0, r3
  401074:	d913      	bls.n	40109e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401076:	4b16      	ldr	r3, [pc, #88]	; (4010d0 <system_init_flash+0x60>)
  401078:	4298      	cmp	r0, r3
  40107a:	d915      	bls.n	4010a8 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40107c:	4b15      	ldr	r3, [pc, #84]	; (4010d4 <system_init_flash+0x64>)
  40107e:	4298      	cmp	r0, r3
  401080:	d916      	bls.n	4010b0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401082:	4b15      	ldr	r3, [pc, #84]	; (4010d8 <system_init_flash+0x68>)
  401084:	4298      	cmp	r0, r3
  401086:	d917      	bls.n	4010b8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401088:	4b14      	ldr	r3, [pc, #80]	; (4010dc <system_init_flash+0x6c>)
  40108a:	4298      	cmp	r0, r3
  40108c:	d918      	bls.n	4010c0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40108e:	4b14      	ldr	r3, [pc, #80]	; (4010e0 <system_init_flash+0x70>)
  401090:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401092:	bf94      	ite	ls
  401094:	4a13      	ldrls	r2, [pc, #76]	; (4010e4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401096:	4a14      	ldrhi	r2, [pc, #80]	; (4010e8 <system_init_flash+0x78>)
  401098:	4b14      	ldr	r3, [pc, #80]	; (4010ec <system_init_flash+0x7c>)
  40109a:	601a      	str	r2, [r3, #0]
  40109c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40109e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4010a2:	4b12      	ldr	r3, [pc, #72]	; (4010ec <system_init_flash+0x7c>)
  4010a4:	601a      	str	r2, [r3, #0]
  4010a6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4010a8:	4a11      	ldr	r2, [pc, #68]	; (4010f0 <system_init_flash+0x80>)
  4010aa:	4b10      	ldr	r3, [pc, #64]	; (4010ec <system_init_flash+0x7c>)
  4010ac:	601a      	str	r2, [r3, #0]
  4010ae:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4010b0:	4a10      	ldr	r2, [pc, #64]	; (4010f4 <system_init_flash+0x84>)
  4010b2:	4b0e      	ldr	r3, [pc, #56]	; (4010ec <system_init_flash+0x7c>)
  4010b4:	601a      	str	r2, [r3, #0]
  4010b6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4010b8:	4a0f      	ldr	r2, [pc, #60]	; (4010f8 <system_init_flash+0x88>)
  4010ba:	4b0c      	ldr	r3, [pc, #48]	; (4010ec <system_init_flash+0x7c>)
  4010bc:	601a      	str	r2, [r3, #0]
  4010be:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4010c0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4010c4:	4b09      	ldr	r3, [pc, #36]	; (4010ec <system_init_flash+0x7c>)
  4010c6:	601a      	str	r2, [r3, #0]
  4010c8:	4770      	bx	lr
  4010ca:	bf00      	nop
  4010cc:	015ef3bf 	.word	0x015ef3bf
  4010d0:	02bde77f 	.word	0x02bde77f
  4010d4:	041cdb3f 	.word	0x041cdb3f
  4010d8:	057bceff 	.word	0x057bceff
  4010dc:	06dac2bf 	.word	0x06dac2bf
  4010e0:	0839b67f 	.word	0x0839b67f
  4010e4:	04000500 	.word	0x04000500
  4010e8:	04000600 	.word	0x04000600
  4010ec:	400e0c00 	.word	0x400e0c00
  4010f0:	04000100 	.word	0x04000100
  4010f4:	04000200 	.word	0x04000200
  4010f8:	04000300 	.word	0x04000300

004010fc <but_callback1>:
	}

}

void but_callback1(void){
	but_flag1 = 1;
  4010fc:	2201      	movs	r2, #1
  4010fe:	4b01      	ldr	r3, [pc, #4]	; (401104 <but_callback1+0x8>)
  401100:	701a      	strb	r2, [r3, #0]
  401102:	4770      	bx	lr
  401104:	204006e0 	.word	0x204006e0

00401108 <but_callback2>:
}

void but_callback2(void){
	but_flag2 = 1;
  401108:	2201      	movs	r2, #1
  40110a:	4b01      	ldr	r3, [pc, #4]	; (401110 <but_callback2+0x8>)
  40110c:	701a      	strb	r2, [r3, #0]
  40110e:	4770      	bx	lr
  401110:	204006e1 	.word	0x204006e1

00401114 <but_callback3>:
}

void but_callback3(void){
	but_flag3 = 1;
  401114:	2201      	movs	r2, #1
  401116:	4b01      	ldr	r3, [pc, #4]	; (40111c <but_callback3+0x8>)
  401118:	701a      	strb	r2, [r3, #0]
  40111a:	4770      	bx	lr
  40111c:	204006e2 	.word	0x204006e2

00401120 <_delay_ms>:
{
  401120:	b510      	push	{r4, lr}
	int ciclos = 200e3 * delay;
  401122:	4b0b      	ldr	r3, [pc, #44]	; (401150 <_delay_ms+0x30>)
  401124:	4798      	blx	r3
  401126:	a308      	add	r3, pc, #32	; (adr r3, 401148 <_delay_ms+0x28>)
  401128:	e9d3 2300 	ldrd	r2, r3, [r3]
  40112c:	4c09      	ldr	r4, [pc, #36]	; (401154 <_delay_ms+0x34>)
  40112e:	47a0      	blx	r4
  401130:	4b09      	ldr	r3, [pc, #36]	; (401158 <_delay_ms+0x38>)
  401132:	4798      	blx	r3
	for (int i = 0; i < ciclos; i++){
  401134:	2800      	cmp	r0, #0
  401136:	dd04      	ble.n	401142 <_delay_ms+0x22>
  401138:	2300      	movs	r3, #0
		asm("nop");
  40113a:	bf00      	nop
	for (int i = 0; i < ciclos; i++){
  40113c:	3301      	adds	r3, #1
  40113e:	4298      	cmp	r0, r3
  401140:	d1fb      	bne.n	40113a <_delay_ms+0x1a>
  401142:	bd10      	pop	{r4, pc}
  401144:	f3af 8000 	nop.w
  401148:	00000000 	.word	0x00000000
  40114c:	41086a00 	.word	0x41086a00
  401150:	004016d5 	.word	0x004016d5
  401154:	004017a1 	.word	0x004017a1
  401158:	00401bc5 	.word	0x00401bc5

0040115c <pisca_led>:
void pisca_led(int n, int t, int led){
  40115c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401160:	4606      	mov	r6, r0
  401162:	460c      	mov	r4, r1
	if (led == 1){
  401164:	2a01      	cmp	r2, #1
  401166:	d005      	beq.n	401174 <pisca_led+0x18>
	else if (led == 2){
  401168:	2a02      	cmp	r2, #2
  40116a:	d019      	beq.n	4011a0 <pisca_led+0x44>
	else if (led == 3){
  40116c:	2a03      	cmp	r2, #3
  40116e:	d02d      	beq.n	4011cc <pisca_led+0x70>
  401170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		for (int i=0; i<n; i++){
  401174:	2800      	cmp	r0, #0
  401176:	ddfb      	ble.n	401170 <pisca_led+0x14>
  401178:	2500      	movs	r5, #0
	p_pio->PIO_CODR = ul_mask;
  40117a:	f8df 8080 	ldr.w	r8, [pc, #128]	; 4011fc <pisca_led+0xa0>
  40117e:	f04f 0901 	mov.w	r9, #1
  401182:	46ca      	mov	sl, r9
  401184:	f8c8 a034 	str.w	sl, [r8, #52]	; 0x34
			_delay_ms(t);
  401188:	4620      	mov	r0, r4
  40118a:	4f1b      	ldr	r7, [pc, #108]	; (4011f8 <pisca_led+0x9c>)
  40118c:	47b8      	blx	r7
	p_pio->PIO_SODR = ul_mask;
  40118e:	f8c8 9030 	str.w	r9, [r8, #48]	; 0x30
			_delay_ms(t);
  401192:	4620      	mov	r0, r4
  401194:	47b8      	blx	r7
		for (int i=0; i<n; i++){
  401196:	3501      	adds	r5, #1
  401198:	42ae      	cmp	r6, r5
  40119a:	d1f3      	bne.n	401184 <pisca_led+0x28>
  40119c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		for (int i=0; i<n; i++){
  4011a0:	2800      	cmp	r0, #0
  4011a2:	dde5      	ble.n	401170 <pisca_led+0x14>
  4011a4:	2500      	movs	r5, #0
	p_pio->PIO_CODR = ul_mask;
  4011a6:	f8df 8058 	ldr.w	r8, [pc, #88]	; 401200 <pisca_led+0xa4>
  4011aa:	f04f 4980 	mov.w	r9, #1073741824	; 0x40000000
  4011ae:	46ca      	mov	sl, r9
  4011b0:	f8c8 a034 	str.w	sl, [r8, #52]	; 0x34
			_delay_ms(t);
  4011b4:	4620      	mov	r0, r4
  4011b6:	4f10      	ldr	r7, [pc, #64]	; (4011f8 <pisca_led+0x9c>)
  4011b8:	47b8      	blx	r7
	p_pio->PIO_SODR = ul_mask;
  4011ba:	f8c8 9030 	str.w	r9, [r8, #48]	; 0x30
			_delay_ms(t);
  4011be:	4620      	mov	r0, r4
  4011c0:	47b8      	blx	r7
		for (int i=0; i<n; i++){
  4011c2:	3501      	adds	r5, #1
  4011c4:	42ae      	cmp	r6, r5
  4011c6:	d1f3      	bne.n	4011b0 <pisca_led+0x54>
  4011c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		for (int i=0; i<n; i++){
  4011cc:	2800      	cmp	r0, #0
  4011ce:	ddcf      	ble.n	401170 <pisca_led+0x14>
  4011d0:	2500      	movs	r5, #0
	p_pio->PIO_CODR = ul_mask;
  4011d2:	f8df 8030 	ldr.w	r8, [pc, #48]	; 401204 <pisca_led+0xa8>
  4011d6:	f04f 0904 	mov.w	r9, #4
  4011da:	46ca      	mov	sl, r9
  4011dc:	f8c8 a034 	str.w	sl, [r8, #52]	; 0x34
			_delay_ms(t);
  4011e0:	4620      	mov	r0, r4
  4011e2:	4f05      	ldr	r7, [pc, #20]	; (4011f8 <pisca_led+0x9c>)
  4011e4:	47b8      	blx	r7
	p_pio->PIO_SODR = ul_mask;
  4011e6:	f8c8 9030 	str.w	r9, [r8, #48]	; 0x30
			_delay_ms(t);
  4011ea:	4620      	mov	r0, r4
  4011ec:	47b8      	blx	r7
		for (int i=0; i<n; i++){
  4011ee:	3501      	adds	r5, #1
  4011f0:	42ae      	cmp	r6, r5
  4011f2:	d1f3      	bne.n	4011dc <pisca_led+0x80>
  4011f4:	e7bc      	b.n	401170 <pisca_led+0x14>
  4011f6:	bf00      	nop
  4011f8:	00401121 	.word	0x00401121
  4011fc:	400e0e00 	.word	0x400e0e00
  401200:	400e1200 	.word	0x400e1200
  401204:	400e1000 	.word	0x400e1000

00401208 <init>:
}



void init(void)
{
  401208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40120c:	b083      	sub	sp, #12
	sysclk_init();
  40120e:	4b3a      	ldr	r3, [pc, #232]	; (4012f8 <init+0xf0>)
  401210:	4798      	blx	r3
	
	// Initializing OLED-display
	
	// INIT Board Clock
	WDT->WDT_MR = WDT_MR_WDDIS;								// Desativa WatchDog Timer
  401212:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401216:	4b39      	ldr	r3, [pc, #228]	; (4012fc <init+0xf4>)
  401218:	605a      	str	r2, [r3, #4]

	//Led 1
	pmc_enable_periph_clk(LED1_ID);						// Ativa o PIO utilizando ID, Modo de Entrada
  40121a:	200a      	movs	r0, #10
  40121c:	4e38      	ldr	r6, [pc, #224]	; (401300 <init+0xf8>)
  40121e:	47b0      	blx	r6
	p_pio->PIO_PER = ul_mask;
  401220:	4c38      	ldr	r4, [pc, #224]	; (401304 <init+0xfc>)
  401222:	2301      	movs	r3, #1
  401224:	6023      	str	r3, [r4, #0]
	p_pio->PIO_OER = ul_mask;
  401226:	6123      	str	r3, [r4, #16]
		p_pio->PIO_CODR = ul_mask;
  401228:	6363      	str	r3, [r4, #52]	; 0x34
		p_pio->PIO_PUER = ul_mask;
  40122a:	6663      	str	r3, [r4, #100]	; 0x64
		p_pio->PIO_MDDR = ul_mask;
  40122c:	6563      	str	r3, [r4, #84]	; 0x54
	_pio_set_output(LED1_PIO, LED1_MASK, 0, 0, 0);		// Configura PIOC 8 como saida
	//Led 2
	pmc_enable_periph_clk(LED2_ID);
  40122e:	200c      	movs	r0, #12
  401230:	47b0      	blx	r6
	p_pio->PIO_PER = ul_mask;
  401232:	4d35      	ldr	r5, [pc, #212]	; (401308 <init+0x100>)
  401234:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401238:	602b      	str	r3, [r5, #0]
	p_pio->PIO_OER = ul_mask;
  40123a:	612b      	str	r3, [r5, #16]
		p_pio->PIO_CODR = ul_mask;
  40123c:	636b      	str	r3, [r5, #52]	; 0x34
		p_pio->PIO_PUER = ul_mask;
  40123e:	666b      	str	r3, [r5, #100]	; 0x64
		p_pio->PIO_MDDR = ul_mask;
  401240:	656b      	str	r3, [r5, #84]	; 0x54
	_pio_set_output(LED2_PIO, LED2_MASK, 0, 0, 0);
	//Led 3
	pmc_enable_periph_clk(LED3_ID);
  401242:	200b      	movs	r0, #11
  401244:	47b0      	blx	r6
	p_pio->PIO_PER = ul_mask;
  401246:	4b31      	ldr	r3, [pc, #196]	; (40130c <init+0x104>)
  401248:	2204      	movs	r2, #4
  40124a:	601a      	str	r2, [r3, #0]
	p_pio->PIO_OER = ul_mask;
  40124c:	611a      	str	r2, [r3, #16]
		p_pio->PIO_CODR = ul_mask;
  40124e:	635a      	str	r2, [r3, #52]	; 0x34
		p_pio->PIO_PUER = ul_mask;
  401250:	665a      	str	r2, [r3, #100]	; 0x64
		p_pio->PIO_MDDR = ul_mask;
  401252:	655a      	str	r2, [r3, #84]	; 0x54
	_pio_set_output(LED3_PIO, LED3_MASK, 0, 0, 0);
	//Button 1
	pmc_enable_periph_clk(BUT1_ID);								// Ativando Botao 1
  401254:	2010      	movs	r0, #16
  401256:	47b0      	blx	r6
		p_pio->PIO_IFER = ul_mask;
  401258:	4f2d      	ldr	r7, [pc, #180]	; (401310 <init+0x108>)
  40125a:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
  40125e:	f8c7 8020 	str.w	r8, [r7, #32]
	_pio_set_input(BUT1_PIO, BUT1_MASK, _PIO_PULLUP | _PIO_DEBOUNCE);
	// Button 2
	pmc_enable_periph_clk(BUT2_ID);
  401262:	200c      	movs	r0, #12
  401264:	47b0      	blx	r6
		p_pio->PIO_IFER = ul_mask;
  401266:	f04f 4b00 	mov.w	fp, #2147483648	; 0x80000000
  40126a:	f8c5 b020 	str.w	fp, [r5, #32]
	_pio_set_input(BUT2_PIO, BUT2_MASK, _PIO_PULLUP | _PIO_DEBOUNCE);
	// Button 3
	pmc_enable_periph_clk(BUT3_ID);
  40126e:	200a      	movs	r0, #10
  401270:	47b0      	blx	r6
		p_pio->PIO_IFER = ul_mask;
  401272:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401276:	6223      	str	r3, [r4, #32]
	_pio_set_input(BUT3_PIO, BUT3_MASK, _PIO_PULLUP | _PIO_DEBOUNCE);
	
	// Adding Interruptions - Button 1
	pio_handler_set(BUT1_PIO, BUT1_ID, BUT1_MASK, PIO_IT_FALL_EDGE, but_callback1);
  401278:	4b26      	ldr	r3, [pc, #152]	; (401314 <init+0x10c>)
  40127a:	9300      	str	r3, [sp, #0]
  40127c:	2350      	movs	r3, #80	; 0x50
  40127e:	4642      	mov	r2, r8
  401280:	2110      	movs	r1, #16
  401282:	4638      	mov	r0, r7
  401284:	f8df a09c 	ldr.w	sl, [pc, #156]	; 401324 <init+0x11c>
  401288:	47d0      	blx	sl
	pio_enable_interrupt(BUT1_PIO, BUT1_MASK);
  40128a:	4641      	mov	r1, r8
  40128c:	4638      	mov	r0, r7
  40128e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 401328 <init+0x120>
  401292:	47c8      	blx	r9
	pio_get_interrupt_status(BUT1_PIO);
  401294:	4638      	mov	r0, r7
  401296:	f8df 8094 	ldr.w	r8, [pc, #148]	; 40132c <init+0x124>
  40129a:	47c0      	blx	r8
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40129c:	4e1e      	ldr	r6, [pc, #120]	; (401318 <init+0x110>)
  40129e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  4012a2:	6033      	str	r3, [r6, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4012a4:	2780      	movs	r7, #128	; 0x80
  4012a6:	f886 7310 	strb.w	r7, [r6, #784]	; 0x310
	NVIC_EnableIRQ(BUT1_ID);
	NVIC_SetPriority(BUT1_ID, 4);
	
	// Adding Interruptions - Button 2
	pio_handler_set(BUT2_PIO, BUT2_ID, BUT2_MASK, PIO_IT_FALL_EDGE, but_callback2);
  4012aa:	4b1c      	ldr	r3, [pc, #112]	; (40131c <init+0x114>)
  4012ac:	9300      	str	r3, [sp, #0]
  4012ae:	2350      	movs	r3, #80	; 0x50
  4012b0:	465a      	mov	r2, fp
  4012b2:	210c      	movs	r1, #12
  4012b4:	4628      	mov	r0, r5
  4012b6:	47d0      	blx	sl
	pio_enable_interrupt(BUT2_PIO, BUT2_MASK);
  4012b8:	4659      	mov	r1, fp
  4012ba:	4628      	mov	r0, r5
  4012bc:	47c8      	blx	r9
	pio_get_interrupt_status(BUT2_PIO);
  4012be:	4628      	mov	r0, r5
  4012c0:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4012c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4012c6:	6033      	str	r3, [r6, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4012c8:	f886 730c 	strb.w	r7, [r6, #780]	; 0x30c
	NVIC_EnableIRQ(BUT2_ID);
	NVIC_SetPriority(BUT2_ID, 4);
	// Adding Interruptions - Button 3
	pio_handler_set(BUT3_PIO, BUT3_ID, BUT3_MASK, PIO_IT_FALL_EDGE, but_callback3);
  4012cc:	4b14      	ldr	r3, [pc, #80]	; (401320 <init+0x118>)
  4012ce:	9300      	str	r3, [sp, #0]
  4012d0:	2350      	movs	r3, #80	; 0x50
  4012d2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4012d6:	210a      	movs	r1, #10
  4012d8:	4620      	mov	r0, r4
  4012da:	47d0      	blx	sl
	pio_enable_interrupt(BUT3_PIO, BUT3_MASK);
  4012dc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4012e0:	4620      	mov	r0, r4
  4012e2:	47c8      	blx	r9
	pio_get_interrupt_status(BUT3_PIO);
  4012e4:	4620      	mov	r0, r4
  4012e6:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4012e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4012ec:	6033      	str	r3, [r6, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4012ee:	f886 730a 	strb.w	r7, [r6, #778]	; 0x30a
	NVIC_EnableIRQ(BUT3_ID);
	NVIC_SetPriority(BUT3_ID, 4);
}
  4012f2:	b003      	add	sp, #12
  4012f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012f8:	00400891 	.word	0x00400891
  4012fc:	400e1850 	.word	0x400e1850
  401300:	00400e45 	.word	0x00400e45
  401304:	400e0e00 	.word	0x400e0e00
  401308:	400e1200 	.word	0x400e1200
  40130c:	400e1000 	.word	0x400e1000
  401310:	400e1400 	.word	0x400e1400
  401314:	004010fd 	.word	0x004010fd
  401318:	e000e100 	.word	0xe000e100
  40131c:	00401109 	.word	0x00401109
  401320:	00401115 	.word	0x00401115
  401324:	00400c51 	.word	0x00400c51
  401328:	00400bf3 	.word	0x00400bf3
  40132c:	00400bf7 	.word	0x00400bf7

00401330 <main>:


int main(void)
{
  401330:	b580      	push	{r7, lr}
  401332:	b088      	sub	sp, #32
	board_init();
  401334:	4b30      	ldr	r3, [pc, #192]	; (4013f8 <main+0xc8>)
  401336:	4798      	blx	r3
	init();
  401338:	4b30      	ldr	r3, [pc, #192]	; (4013fc <main+0xcc>)
  40133a:	4798      	blx	r3
	delay_init();
	gfx_mono_ssd1306_init();
  40133c:	4b30      	ldr	r3, [pc, #192]	; (401400 <main+0xd0>)
  40133e:	4798      	blx	r3
	p_pio->PIO_SODR = ul_mask;
  401340:	2201      	movs	r2, #1
  401342:	4b30      	ldr	r3, [pc, #192]	; (401404 <main+0xd4>)
  401344:	631a      	str	r2, [r3, #48]	; 0x30
  401346:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40134a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  40134e:	631a      	str	r2, [r3, #48]	; 0x30
  401350:	2204      	movs	r2, #4
  401352:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
  401356:	631a      	str	r2, [r3, #48]	; 0x30
	_pio_set(LED1_PIO, LED1_MASK);
	_pio_set(LED2_PIO, LED2_MASK);
	_pio_set(LED3_PIO, LED3_MASK);
	char musica[2][13];
	strcpy(musica[0], "Poderoso Ch.");
  401358:	4b2b      	ldr	r3, [pc, #172]	; (401408 <main+0xd8>)
  40135a:	eb0d 0402 	add.w	r4, sp, r2
  40135e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401360:	c407      	stmia	r4!, {r0, r1, r2}
  401362:	7023      	strb	r3, [r4, #0]
	strcpy(musica[1], "Beethoven 5");
  401364:	4b29      	ldr	r3, [pc, #164]	; (40140c <main+0xdc>)
  401366:	cb07      	ldmia	r3!, {r0, r1, r2}
  401368:	f8cd 0011 	str.w	r0, [sp, #17]
  40136c:	f8cd 1015 	str.w	r1, [sp, #21]
  401370:	f8cd 2019 	str.w	r2, [sp, #25]
	
	while (1){
		if (but_flag1){
  401374:	4f26      	ldr	r7, [pc, #152]	; (401410 <main+0xe0>)
			indexMusica -= 1;
  401376:	4c27      	ldr	r4, [pc, #156]	; (401414 <main+0xe4>)
				pisca_led(2,100,1);
				indexMusica = 0;
			} else{
				pisca_led(1,200,1);
			}
			but_flag1 = 0;
  401378:	2500      	movs	r5, #0
  40137a:	e01b      	b.n	4013b4 <main+0x84>
				pisca_led(2,100,1);
  40137c:	2201      	movs	r2, #1
  40137e:	2164      	movs	r1, #100	; 0x64
  401380:	2002      	movs	r0, #2
  401382:	4b25      	ldr	r3, [pc, #148]	; (401418 <main+0xe8>)
  401384:	4798      	blx	r3
				indexMusica = 0;
  401386:	6025      	str	r5, [r4, #0]
			but_flag1 = 0;
  401388:	703d      	strb	r5, [r7, #0]
		}
		
		if (but_flag2){
  40138a:	4b24      	ldr	r3, [pc, #144]	; (40141c <main+0xec>)
  40138c:	781b      	ldrb	r3, [r3, #0]
  40138e:	bb03      	cbnz	r3, 4013d2 <main+0xa2>
			pisca_led(1,200,2);
			but_flag2 = 0;
		}
		
		if (but_flag3){
  401390:	4b23      	ldr	r3, [pc, #140]	; (401420 <main+0xf0>)
  401392:	781b      	ldrb	r3, [r3, #0]
  401394:	bb2b      	cbnz	r3, 4013e2 <main+0xb2>
			indexMusica += 1;
			but_flag3 = 0;
		}
		
		//gfx_mono_draw_string("     " , 50,0, &sysfont);
		gfx_mono_draw_string(musica[indexMusica] , 0,10, &sysfont);
  401396:	6820      	ldr	r0, [r4, #0]
  401398:	eb00 0340 	add.w	r3, r0, r0, lsl #1
  40139c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  4013a0:	4b20      	ldr	r3, [pc, #128]	; (401424 <main+0xf4>)
  4013a2:	220a      	movs	r2, #10
  4013a4:	4629      	mov	r1, r5
  4013a6:	ae01      	add	r6, sp, #4
  4013a8:	4430      	add	r0, r6
  4013aa:	4e1f      	ldr	r6, [pc, #124]	; (401428 <main+0xf8>)
  4013ac:	47b0      	blx	r6
		_delay_ms(10);
  4013ae:	200a      	movs	r0, #10
  4013b0:	4b1e      	ldr	r3, [pc, #120]	; (40142c <main+0xfc>)
  4013b2:	4798      	blx	r3
		if (but_flag1){
  4013b4:	783b      	ldrb	r3, [r7, #0]
  4013b6:	2b00      	cmp	r3, #0
  4013b8:	d0e7      	beq.n	40138a <main+0x5a>
			indexMusica -= 1;
  4013ba:	6823      	ldr	r3, [r4, #0]
  4013bc:	3b01      	subs	r3, #1
  4013be:	6023      	str	r3, [r4, #0]
			if (indexMusica < 0){
  4013c0:	6823      	ldr	r3, [r4, #0]
  4013c2:	2b00      	cmp	r3, #0
  4013c4:	dbda      	blt.n	40137c <main+0x4c>
				pisca_led(1,200,1);
  4013c6:	2201      	movs	r2, #1
  4013c8:	21c8      	movs	r1, #200	; 0xc8
  4013ca:	4610      	mov	r0, r2
  4013cc:	4b12      	ldr	r3, [pc, #72]	; (401418 <main+0xe8>)
  4013ce:	4798      	blx	r3
  4013d0:	e7da      	b.n	401388 <main+0x58>
			pisca_led(1,200,2);
  4013d2:	2202      	movs	r2, #2
  4013d4:	21c8      	movs	r1, #200	; 0xc8
  4013d6:	2001      	movs	r0, #1
  4013d8:	4b0f      	ldr	r3, [pc, #60]	; (401418 <main+0xe8>)
  4013da:	4798      	blx	r3
			but_flag2 = 0;
  4013dc:	4b0f      	ldr	r3, [pc, #60]	; (40141c <main+0xec>)
  4013de:	701d      	strb	r5, [r3, #0]
  4013e0:	e7d6      	b.n	401390 <main+0x60>
			pisca_led(1,200,3);
  4013e2:	2203      	movs	r2, #3
  4013e4:	21c8      	movs	r1, #200	; 0xc8
  4013e6:	2001      	movs	r0, #1
  4013e8:	4b0b      	ldr	r3, [pc, #44]	; (401418 <main+0xe8>)
  4013ea:	4798      	blx	r3
			indexMusica += 1;
  4013ec:	6823      	ldr	r3, [r4, #0]
  4013ee:	3301      	adds	r3, #1
  4013f0:	6023      	str	r3, [r4, #0]
			but_flag3 = 0;
  4013f2:	4b0b      	ldr	r3, [pc, #44]	; (401420 <main+0xf0>)
  4013f4:	701d      	strb	r5, [r3, #0]
  4013f6:	e7ce      	b.n	401396 <main+0x66>
  4013f8:	00400901 	.word	0x00400901
  4013fc:	00401209 	.word	0x00401209
  401400:	00400571 	.word	0x00400571
  401404:	400e0e00 	.word	0x400e0e00
  401408:	004027d8 	.word	0x004027d8
  40140c:	004027cc 	.word	0x004027cc
  401410:	204006e0 	.word	0x204006e0
  401414:	204006e4 	.word	0x204006e4
  401418:	0040115d 	.word	0x0040115d
  40141c:	204006e1 	.word	0x204006e1
  401420:	204006e2 	.word	0x204006e2
  401424:	2040000c 	.word	0x2040000c
  401428:	004004d9 	.word	0x004004d9
  40142c:	00401121 	.word	0x00401121

00401430 <__aeabi_drsub>:
  401430:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401434:	e002      	b.n	40143c <__adddf3>
  401436:	bf00      	nop

00401438 <__aeabi_dsub>:
  401438:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040143c <__adddf3>:
  40143c:	b530      	push	{r4, r5, lr}
  40143e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401442:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401446:	ea94 0f05 	teq	r4, r5
  40144a:	bf08      	it	eq
  40144c:	ea90 0f02 	teqeq	r0, r2
  401450:	bf1f      	itttt	ne
  401452:	ea54 0c00 	orrsne.w	ip, r4, r0
  401456:	ea55 0c02 	orrsne.w	ip, r5, r2
  40145a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40145e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401462:	f000 80e2 	beq.w	40162a <__adddf3+0x1ee>
  401466:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40146a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40146e:	bfb8      	it	lt
  401470:	426d      	neglt	r5, r5
  401472:	dd0c      	ble.n	40148e <__adddf3+0x52>
  401474:	442c      	add	r4, r5
  401476:	ea80 0202 	eor.w	r2, r0, r2
  40147a:	ea81 0303 	eor.w	r3, r1, r3
  40147e:	ea82 0000 	eor.w	r0, r2, r0
  401482:	ea83 0101 	eor.w	r1, r3, r1
  401486:	ea80 0202 	eor.w	r2, r0, r2
  40148a:	ea81 0303 	eor.w	r3, r1, r3
  40148e:	2d36      	cmp	r5, #54	; 0x36
  401490:	bf88      	it	hi
  401492:	bd30      	pophi	{r4, r5, pc}
  401494:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401498:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40149c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4014a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4014a4:	d002      	beq.n	4014ac <__adddf3+0x70>
  4014a6:	4240      	negs	r0, r0
  4014a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4014ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4014b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4014b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4014b8:	d002      	beq.n	4014c0 <__adddf3+0x84>
  4014ba:	4252      	negs	r2, r2
  4014bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4014c0:	ea94 0f05 	teq	r4, r5
  4014c4:	f000 80a7 	beq.w	401616 <__adddf3+0x1da>
  4014c8:	f1a4 0401 	sub.w	r4, r4, #1
  4014cc:	f1d5 0e20 	rsbs	lr, r5, #32
  4014d0:	db0d      	blt.n	4014ee <__adddf3+0xb2>
  4014d2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4014d6:	fa22 f205 	lsr.w	r2, r2, r5
  4014da:	1880      	adds	r0, r0, r2
  4014dc:	f141 0100 	adc.w	r1, r1, #0
  4014e0:	fa03 f20e 	lsl.w	r2, r3, lr
  4014e4:	1880      	adds	r0, r0, r2
  4014e6:	fa43 f305 	asr.w	r3, r3, r5
  4014ea:	4159      	adcs	r1, r3
  4014ec:	e00e      	b.n	40150c <__adddf3+0xd0>
  4014ee:	f1a5 0520 	sub.w	r5, r5, #32
  4014f2:	f10e 0e20 	add.w	lr, lr, #32
  4014f6:	2a01      	cmp	r2, #1
  4014f8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4014fc:	bf28      	it	cs
  4014fe:	f04c 0c02 	orrcs.w	ip, ip, #2
  401502:	fa43 f305 	asr.w	r3, r3, r5
  401506:	18c0      	adds	r0, r0, r3
  401508:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40150c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401510:	d507      	bpl.n	401522 <__adddf3+0xe6>
  401512:	f04f 0e00 	mov.w	lr, #0
  401516:	f1dc 0c00 	rsbs	ip, ip, #0
  40151a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40151e:	eb6e 0101 	sbc.w	r1, lr, r1
  401522:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401526:	d31b      	bcc.n	401560 <__adddf3+0x124>
  401528:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40152c:	d30c      	bcc.n	401548 <__adddf3+0x10c>
  40152e:	0849      	lsrs	r1, r1, #1
  401530:	ea5f 0030 	movs.w	r0, r0, rrx
  401534:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401538:	f104 0401 	add.w	r4, r4, #1
  40153c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401540:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401544:	f080 809a 	bcs.w	40167c <__adddf3+0x240>
  401548:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40154c:	bf08      	it	eq
  40154e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401552:	f150 0000 	adcs.w	r0, r0, #0
  401556:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40155a:	ea41 0105 	orr.w	r1, r1, r5
  40155e:	bd30      	pop	{r4, r5, pc}
  401560:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401564:	4140      	adcs	r0, r0
  401566:	eb41 0101 	adc.w	r1, r1, r1
  40156a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40156e:	f1a4 0401 	sub.w	r4, r4, #1
  401572:	d1e9      	bne.n	401548 <__adddf3+0x10c>
  401574:	f091 0f00 	teq	r1, #0
  401578:	bf04      	itt	eq
  40157a:	4601      	moveq	r1, r0
  40157c:	2000      	moveq	r0, #0
  40157e:	fab1 f381 	clz	r3, r1
  401582:	bf08      	it	eq
  401584:	3320      	addeq	r3, #32
  401586:	f1a3 030b 	sub.w	r3, r3, #11
  40158a:	f1b3 0220 	subs.w	r2, r3, #32
  40158e:	da0c      	bge.n	4015aa <__adddf3+0x16e>
  401590:	320c      	adds	r2, #12
  401592:	dd08      	ble.n	4015a6 <__adddf3+0x16a>
  401594:	f102 0c14 	add.w	ip, r2, #20
  401598:	f1c2 020c 	rsb	r2, r2, #12
  40159c:	fa01 f00c 	lsl.w	r0, r1, ip
  4015a0:	fa21 f102 	lsr.w	r1, r1, r2
  4015a4:	e00c      	b.n	4015c0 <__adddf3+0x184>
  4015a6:	f102 0214 	add.w	r2, r2, #20
  4015aa:	bfd8      	it	le
  4015ac:	f1c2 0c20 	rsble	ip, r2, #32
  4015b0:	fa01 f102 	lsl.w	r1, r1, r2
  4015b4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4015b8:	bfdc      	itt	le
  4015ba:	ea41 010c 	orrle.w	r1, r1, ip
  4015be:	4090      	lslle	r0, r2
  4015c0:	1ae4      	subs	r4, r4, r3
  4015c2:	bfa2      	ittt	ge
  4015c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4015c8:	4329      	orrge	r1, r5
  4015ca:	bd30      	popge	{r4, r5, pc}
  4015cc:	ea6f 0404 	mvn.w	r4, r4
  4015d0:	3c1f      	subs	r4, #31
  4015d2:	da1c      	bge.n	40160e <__adddf3+0x1d2>
  4015d4:	340c      	adds	r4, #12
  4015d6:	dc0e      	bgt.n	4015f6 <__adddf3+0x1ba>
  4015d8:	f104 0414 	add.w	r4, r4, #20
  4015dc:	f1c4 0220 	rsb	r2, r4, #32
  4015e0:	fa20 f004 	lsr.w	r0, r0, r4
  4015e4:	fa01 f302 	lsl.w	r3, r1, r2
  4015e8:	ea40 0003 	orr.w	r0, r0, r3
  4015ec:	fa21 f304 	lsr.w	r3, r1, r4
  4015f0:	ea45 0103 	orr.w	r1, r5, r3
  4015f4:	bd30      	pop	{r4, r5, pc}
  4015f6:	f1c4 040c 	rsb	r4, r4, #12
  4015fa:	f1c4 0220 	rsb	r2, r4, #32
  4015fe:	fa20 f002 	lsr.w	r0, r0, r2
  401602:	fa01 f304 	lsl.w	r3, r1, r4
  401606:	ea40 0003 	orr.w	r0, r0, r3
  40160a:	4629      	mov	r1, r5
  40160c:	bd30      	pop	{r4, r5, pc}
  40160e:	fa21 f004 	lsr.w	r0, r1, r4
  401612:	4629      	mov	r1, r5
  401614:	bd30      	pop	{r4, r5, pc}
  401616:	f094 0f00 	teq	r4, #0
  40161a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40161e:	bf06      	itte	eq
  401620:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401624:	3401      	addeq	r4, #1
  401626:	3d01      	subne	r5, #1
  401628:	e74e      	b.n	4014c8 <__adddf3+0x8c>
  40162a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40162e:	bf18      	it	ne
  401630:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401634:	d029      	beq.n	40168a <__adddf3+0x24e>
  401636:	ea94 0f05 	teq	r4, r5
  40163a:	bf08      	it	eq
  40163c:	ea90 0f02 	teqeq	r0, r2
  401640:	d005      	beq.n	40164e <__adddf3+0x212>
  401642:	ea54 0c00 	orrs.w	ip, r4, r0
  401646:	bf04      	itt	eq
  401648:	4619      	moveq	r1, r3
  40164a:	4610      	moveq	r0, r2
  40164c:	bd30      	pop	{r4, r5, pc}
  40164e:	ea91 0f03 	teq	r1, r3
  401652:	bf1e      	ittt	ne
  401654:	2100      	movne	r1, #0
  401656:	2000      	movne	r0, #0
  401658:	bd30      	popne	{r4, r5, pc}
  40165a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40165e:	d105      	bne.n	40166c <__adddf3+0x230>
  401660:	0040      	lsls	r0, r0, #1
  401662:	4149      	adcs	r1, r1
  401664:	bf28      	it	cs
  401666:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40166a:	bd30      	pop	{r4, r5, pc}
  40166c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401670:	bf3c      	itt	cc
  401672:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401676:	bd30      	popcc	{r4, r5, pc}
  401678:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40167c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401680:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401684:	f04f 0000 	mov.w	r0, #0
  401688:	bd30      	pop	{r4, r5, pc}
  40168a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40168e:	bf1a      	itte	ne
  401690:	4619      	movne	r1, r3
  401692:	4610      	movne	r0, r2
  401694:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401698:	bf1c      	itt	ne
  40169a:	460b      	movne	r3, r1
  40169c:	4602      	movne	r2, r0
  40169e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4016a2:	bf06      	itte	eq
  4016a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4016a8:	ea91 0f03 	teqeq	r1, r3
  4016ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4016b0:	bd30      	pop	{r4, r5, pc}
  4016b2:	bf00      	nop

004016b4 <__aeabi_ui2d>:
  4016b4:	f090 0f00 	teq	r0, #0
  4016b8:	bf04      	itt	eq
  4016ba:	2100      	moveq	r1, #0
  4016bc:	4770      	bxeq	lr
  4016be:	b530      	push	{r4, r5, lr}
  4016c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4016c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4016c8:	f04f 0500 	mov.w	r5, #0
  4016cc:	f04f 0100 	mov.w	r1, #0
  4016d0:	e750      	b.n	401574 <__adddf3+0x138>
  4016d2:	bf00      	nop

004016d4 <__aeabi_i2d>:
  4016d4:	f090 0f00 	teq	r0, #0
  4016d8:	bf04      	itt	eq
  4016da:	2100      	moveq	r1, #0
  4016dc:	4770      	bxeq	lr
  4016de:	b530      	push	{r4, r5, lr}
  4016e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4016e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4016e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4016ec:	bf48      	it	mi
  4016ee:	4240      	negmi	r0, r0
  4016f0:	f04f 0100 	mov.w	r1, #0
  4016f4:	e73e      	b.n	401574 <__adddf3+0x138>
  4016f6:	bf00      	nop

004016f8 <__aeabi_f2d>:
  4016f8:	0042      	lsls	r2, r0, #1
  4016fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4016fe:	ea4f 0131 	mov.w	r1, r1, rrx
  401702:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401706:	bf1f      	itttt	ne
  401708:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40170c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401710:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401714:	4770      	bxne	lr
  401716:	f092 0f00 	teq	r2, #0
  40171a:	bf14      	ite	ne
  40171c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401720:	4770      	bxeq	lr
  401722:	b530      	push	{r4, r5, lr}
  401724:	f44f 7460 	mov.w	r4, #896	; 0x380
  401728:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40172c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401730:	e720      	b.n	401574 <__adddf3+0x138>
  401732:	bf00      	nop

00401734 <__aeabi_ul2d>:
  401734:	ea50 0201 	orrs.w	r2, r0, r1
  401738:	bf08      	it	eq
  40173a:	4770      	bxeq	lr
  40173c:	b530      	push	{r4, r5, lr}
  40173e:	f04f 0500 	mov.w	r5, #0
  401742:	e00a      	b.n	40175a <__aeabi_l2d+0x16>

00401744 <__aeabi_l2d>:
  401744:	ea50 0201 	orrs.w	r2, r0, r1
  401748:	bf08      	it	eq
  40174a:	4770      	bxeq	lr
  40174c:	b530      	push	{r4, r5, lr}
  40174e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401752:	d502      	bpl.n	40175a <__aeabi_l2d+0x16>
  401754:	4240      	negs	r0, r0
  401756:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40175a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40175e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401762:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401766:	f43f aedc 	beq.w	401522 <__adddf3+0xe6>
  40176a:	f04f 0203 	mov.w	r2, #3
  40176e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401772:	bf18      	it	ne
  401774:	3203      	addne	r2, #3
  401776:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40177a:	bf18      	it	ne
  40177c:	3203      	addne	r2, #3
  40177e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401782:	f1c2 0320 	rsb	r3, r2, #32
  401786:	fa00 fc03 	lsl.w	ip, r0, r3
  40178a:	fa20 f002 	lsr.w	r0, r0, r2
  40178e:	fa01 fe03 	lsl.w	lr, r1, r3
  401792:	ea40 000e 	orr.w	r0, r0, lr
  401796:	fa21 f102 	lsr.w	r1, r1, r2
  40179a:	4414      	add	r4, r2
  40179c:	e6c1      	b.n	401522 <__adddf3+0xe6>
  40179e:	bf00      	nop

004017a0 <__aeabi_dmul>:
  4017a0:	b570      	push	{r4, r5, r6, lr}
  4017a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4017a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4017aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4017ae:	bf1d      	ittte	ne
  4017b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4017b4:	ea94 0f0c 	teqne	r4, ip
  4017b8:	ea95 0f0c 	teqne	r5, ip
  4017bc:	f000 f8de 	bleq	40197c <__aeabi_dmul+0x1dc>
  4017c0:	442c      	add	r4, r5
  4017c2:	ea81 0603 	eor.w	r6, r1, r3
  4017c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4017ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4017ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4017d2:	bf18      	it	ne
  4017d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4017d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4017dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4017e0:	d038      	beq.n	401854 <__aeabi_dmul+0xb4>
  4017e2:	fba0 ce02 	umull	ip, lr, r0, r2
  4017e6:	f04f 0500 	mov.w	r5, #0
  4017ea:	fbe1 e502 	umlal	lr, r5, r1, r2
  4017ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4017f2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4017f6:	f04f 0600 	mov.w	r6, #0
  4017fa:	fbe1 5603 	umlal	r5, r6, r1, r3
  4017fe:	f09c 0f00 	teq	ip, #0
  401802:	bf18      	it	ne
  401804:	f04e 0e01 	orrne.w	lr, lr, #1
  401808:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40180c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401810:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401814:	d204      	bcs.n	401820 <__aeabi_dmul+0x80>
  401816:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40181a:	416d      	adcs	r5, r5
  40181c:	eb46 0606 	adc.w	r6, r6, r6
  401820:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401824:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401828:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40182c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401830:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401834:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401838:	bf88      	it	hi
  40183a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40183e:	d81e      	bhi.n	40187e <__aeabi_dmul+0xde>
  401840:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401844:	bf08      	it	eq
  401846:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40184a:	f150 0000 	adcs.w	r0, r0, #0
  40184e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401852:	bd70      	pop	{r4, r5, r6, pc}
  401854:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401858:	ea46 0101 	orr.w	r1, r6, r1
  40185c:	ea40 0002 	orr.w	r0, r0, r2
  401860:	ea81 0103 	eor.w	r1, r1, r3
  401864:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401868:	bfc2      	ittt	gt
  40186a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40186e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401872:	bd70      	popgt	{r4, r5, r6, pc}
  401874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401878:	f04f 0e00 	mov.w	lr, #0
  40187c:	3c01      	subs	r4, #1
  40187e:	f300 80ab 	bgt.w	4019d8 <__aeabi_dmul+0x238>
  401882:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401886:	bfde      	ittt	le
  401888:	2000      	movle	r0, #0
  40188a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40188e:	bd70      	pople	{r4, r5, r6, pc}
  401890:	f1c4 0400 	rsb	r4, r4, #0
  401894:	3c20      	subs	r4, #32
  401896:	da35      	bge.n	401904 <__aeabi_dmul+0x164>
  401898:	340c      	adds	r4, #12
  40189a:	dc1b      	bgt.n	4018d4 <__aeabi_dmul+0x134>
  40189c:	f104 0414 	add.w	r4, r4, #20
  4018a0:	f1c4 0520 	rsb	r5, r4, #32
  4018a4:	fa00 f305 	lsl.w	r3, r0, r5
  4018a8:	fa20 f004 	lsr.w	r0, r0, r4
  4018ac:	fa01 f205 	lsl.w	r2, r1, r5
  4018b0:	ea40 0002 	orr.w	r0, r0, r2
  4018b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4018b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4018bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4018c0:	fa21 f604 	lsr.w	r6, r1, r4
  4018c4:	eb42 0106 	adc.w	r1, r2, r6
  4018c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4018cc:	bf08      	it	eq
  4018ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4018d2:	bd70      	pop	{r4, r5, r6, pc}
  4018d4:	f1c4 040c 	rsb	r4, r4, #12
  4018d8:	f1c4 0520 	rsb	r5, r4, #32
  4018dc:	fa00 f304 	lsl.w	r3, r0, r4
  4018e0:	fa20 f005 	lsr.w	r0, r0, r5
  4018e4:	fa01 f204 	lsl.w	r2, r1, r4
  4018e8:	ea40 0002 	orr.w	r0, r0, r2
  4018ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4018f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4018f4:	f141 0100 	adc.w	r1, r1, #0
  4018f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4018fc:	bf08      	it	eq
  4018fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401902:	bd70      	pop	{r4, r5, r6, pc}
  401904:	f1c4 0520 	rsb	r5, r4, #32
  401908:	fa00 f205 	lsl.w	r2, r0, r5
  40190c:	ea4e 0e02 	orr.w	lr, lr, r2
  401910:	fa20 f304 	lsr.w	r3, r0, r4
  401914:	fa01 f205 	lsl.w	r2, r1, r5
  401918:	ea43 0302 	orr.w	r3, r3, r2
  40191c:	fa21 f004 	lsr.w	r0, r1, r4
  401920:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401924:	fa21 f204 	lsr.w	r2, r1, r4
  401928:	ea20 0002 	bic.w	r0, r0, r2
  40192c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401930:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401934:	bf08      	it	eq
  401936:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40193a:	bd70      	pop	{r4, r5, r6, pc}
  40193c:	f094 0f00 	teq	r4, #0
  401940:	d10f      	bne.n	401962 <__aeabi_dmul+0x1c2>
  401942:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401946:	0040      	lsls	r0, r0, #1
  401948:	eb41 0101 	adc.w	r1, r1, r1
  40194c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401950:	bf08      	it	eq
  401952:	3c01      	subeq	r4, #1
  401954:	d0f7      	beq.n	401946 <__aeabi_dmul+0x1a6>
  401956:	ea41 0106 	orr.w	r1, r1, r6
  40195a:	f095 0f00 	teq	r5, #0
  40195e:	bf18      	it	ne
  401960:	4770      	bxne	lr
  401962:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401966:	0052      	lsls	r2, r2, #1
  401968:	eb43 0303 	adc.w	r3, r3, r3
  40196c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401970:	bf08      	it	eq
  401972:	3d01      	subeq	r5, #1
  401974:	d0f7      	beq.n	401966 <__aeabi_dmul+0x1c6>
  401976:	ea43 0306 	orr.w	r3, r3, r6
  40197a:	4770      	bx	lr
  40197c:	ea94 0f0c 	teq	r4, ip
  401980:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401984:	bf18      	it	ne
  401986:	ea95 0f0c 	teqne	r5, ip
  40198a:	d00c      	beq.n	4019a6 <__aeabi_dmul+0x206>
  40198c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401990:	bf18      	it	ne
  401992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401996:	d1d1      	bne.n	40193c <__aeabi_dmul+0x19c>
  401998:	ea81 0103 	eor.w	r1, r1, r3
  40199c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019a0:	f04f 0000 	mov.w	r0, #0
  4019a4:	bd70      	pop	{r4, r5, r6, pc}
  4019a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4019aa:	bf06      	itte	eq
  4019ac:	4610      	moveq	r0, r2
  4019ae:	4619      	moveq	r1, r3
  4019b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4019b4:	d019      	beq.n	4019ea <__aeabi_dmul+0x24a>
  4019b6:	ea94 0f0c 	teq	r4, ip
  4019ba:	d102      	bne.n	4019c2 <__aeabi_dmul+0x222>
  4019bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4019c0:	d113      	bne.n	4019ea <__aeabi_dmul+0x24a>
  4019c2:	ea95 0f0c 	teq	r5, ip
  4019c6:	d105      	bne.n	4019d4 <__aeabi_dmul+0x234>
  4019c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4019cc:	bf1c      	itt	ne
  4019ce:	4610      	movne	r0, r2
  4019d0:	4619      	movne	r1, r3
  4019d2:	d10a      	bne.n	4019ea <__aeabi_dmul+0x24a>
  4019d4:	ea81 0103 	eor.w	r1, r1, r3
  4019d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4019e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4019e4:	f04f 0000 	mov.w	r0, #0
  4019e8:	bd70      	pop	{r4, r5, r6, pc}
  4019ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4019ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4019f2:	bd70      	pop	{r4, r5, r6, pc}

004019f4 <__aeabi_ddiv>:
  4019f4:	b570      	push	{r4, r5, r6, lr}
  4019f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4019fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4019fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401a02:	bf1d      	ittte	ne
  401a04:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401a08:	ea94 0f0c 	teqne	r4, ip
  401a0c:	ea95 0f0c 	teqne	r5, ip
  401a10:	f000 f8a7 	bleq	401b62 <__aeabi_ddiv+0x16e>
  401a14:	eba4 0405 	sub.w	r4, r4, r5
  401a18:	ea81 0e03 	eor.w	lr, r1, r3
  401a1c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401a20:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401a24:	f000 8088 	beq.w	401b38 <__aeabi_ddiv+0x144>
  401a28:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401a2c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401a30:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401a34:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401a38:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401a3c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401a40:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401a44:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401a48:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401a4c:	429d      	cmp	r5, r3
  401a4e:	bf08      	it	eq
  401a50:	4296      	cmpeq	r6, r2
  401a52:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401a56:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401a5a:	d202      	bcs.n	401a62 <__aeabi_ddiv+0x6e>
  401a5c:	085b      	lsrs	r3, r3, #1
  401a5e:	ea4f 0232 	mov.w	r2, r2, rrx
  401a62:	1ab6      	subs	r6, r6, r2
  401a64:	eb65 0503 	sbc.w	r5, r5, r3
  401a68:	085b      	lsrs	r3, r3, #1
  401a6a:	ea4f 0232 	mov.w	r2, r2, rrx
  401a6e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401a72:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401a76:	ebb6 0e02 	subs.w	lr, r6, r2
  401a7a:	eb75 0e03 	sbcs.w	lr, r5, r3
  401a7e:	bf22      	ittt	cs
  401a80:	1ab6      	subcs	r6, r6, r2
  401a82:	4675      	movcs	r5, lr
  401a84:	ea40 000c 	orrcs.w	r0, r0, ip
  401a88:	085b      	lsrs	r3, r3, #1
  401a8a:	ea4f 0232 	mov.w	r2, r2, rrx
  401a8e:	ebb6 0e02 	subs.w	lr, r6, r2
  401a92:	eb75 0e03 	sbcs.w	lr, r5, r3
  401a96:	bf22      	ittt	cs
  401a98:	1ab6      	subcs	r6, r6, r2
  401a9a:	4675      	movcs	r5, lr
  401a9c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401aa0:	085b      	lsrs	r3, r3, #1
  401aa2:	ea4f 0232 	mov.w	r2, r2, rrx
  401aa6:	ebb6 0e02 	subs.w	lr, r6, r2
  401aaa:	eb75 0e03 	sbcs.w	lr, r5, r3
  401aae:	bf22      	ittt	cs
  401ab0:	1ab6      	subcs	r6, r6, r2
  401ab2:	4675      	movcs	r5, lr
  401ab4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401ab8:	085b      	lsrs	r3, r3, #1
  401aba:	ea4f 0232 	mov.w	r2, r2, rrx
  401abe:	ebb6 0e02 	subs.w	lr, r6, r2
  401ac2:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ac6:	bf22      	ittt	cs
  401ac8:	1ab6      	subcs	r6, r6, r2
  401aca:	4675      	movcs	r5, lr
  401acc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401ad0:	ea55 0e06 	orrs.w	lr, r5, r6
  401ad4:	d018      	beq.n	401b08 <__aeabi_ddiv+0x114>
  401ad6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401ada:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401ade:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401ae2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401ae6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401aea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401aee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401af2:	d1c0      	bne.n	401a76 <__aeabi_ddiv+0x82>
  401af4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401af8:	d10b      	bne.n	401b12 <__aeabi_ddiv+0x11e>
  401afa:	ea41 0100 	orr.w	r1, r1, r0
  401afe:	f04f 0000 	mov.w	r0, #0
  401b02:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401b06:	e7b6      	b.n	401a76 <__aeabi_ddiv+0x82>
  401b08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b0c:	bf04      	itt	eq
  401b0e:	4301      	orreq	r1, r0
  401b10:	2000      	moveq	r0, #0
  401b12:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401b16:	bf88      	it	hi
  401b18:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401b1c:	f63f aeaf 	bhi.w	40187e <__aeabi_dmul+0xde>
  401b20:	ebb5 0c03 	subs.w	ip, r5, r3
  401b24:	bf04      	itt	eq
  401b26:	ebb6 0c02 	subseq.w	ip, r6, r2
  401b2a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401b2e:	f150 0000 	adcs.w	r0, r0, #0
  401b32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401b36:	bd70      	pop	{r4, r5, r6, pc}
  401b38:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401b3c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401b40:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401b44:	bfc2      	ittt	gt
  401b46:	ebd4 050c 	rsbsgt	r5, r4, ip
  401b4a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401b4e:	bd70      	popgt	{r4, r5, r6, pc}
  401b50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401b54:	f04f 0e00 	mov.w	lr, #0
  401b58:	3c01      	subs	r4, #1
  401b5a:	e690      	b.n	40187e <__aeabi_dmul+0xde>
  401b5c:	ea45 0e06 	orr.w	lr, r5, r6
  401b60:	e68d      	b.n	40187e <__aeabi_dmul+0xde>
  401b62:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401b66:	ea94 0f0c 	teq	r4, ip
  401b6a:	bf08      	it	eq
  401b6c:	ea95 0f0c 	teqeq	r5, ip
  401b70:	f43f af3b 	beq.w	4019ea <__aeabi_dmul+0x24a>
  401b74:	ea94 0f0c 	teq	r4, ip
  401b78:	d10a      	bne.n	401b90 <__aeabi_ddiv+0x19c>
  401b7a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401b7e:	f47f af34 	bne.w	4019ea <__aeabi_dmul+0x24a>
  401b82:	ea95 0f0c 	teq	r5, ip
  401b86:	f47f af25 	bne.w	4019d4 <__aeabi_dmul+0x234>
  401b8a:	4610      	mov	r0, r2
  401b8c:	4619      	mov	r1, r3
  401b8e:	e72c      	b.n	4019ea <__aeabi_dmul+0x24a>
  401b90:	ea95 0f0c 	teq	r5, ip
  401b94:	d106      	bne.n	401ba4 <__aeabi_ddiv+0x1b0>
  401b96:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401b9a:	f43f aefd 	beq.w	401998 <__aeabi_dmul+0x1f8>
  401b9e:	4610      	mov	r0, r2
  401ba0:	4619      	mov	r1, r3
  401ba2:	e722      	b.n	4019ea <__aeabi_dmul+0x24a>
  401ba4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401ba8:	bf18      	it	ne
  401baa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401bae:	f47f aec5 	bne.w	40193c <__aeabi_dmul+0x19c>
  401bb2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401bb6:	f47f af0d 	bne.w	4019d4 <__aeabi_dmul+0x234>
  401bba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401bbe:	f47f aeeb 	bne.w	401998 <__aeabi_dmul+0x1f8>
  401bc2:	e712      	b.n	4019ea <__aeabi_dmul+0x24a>

00401bc4 <__aeabi_d2iz>:
  401bc4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401bc8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  401bcc:	d215      	bcs.n	401bfa <__aeabi_d2iz+0x36>
  401bce:	d511      	bpl.n	401bf4 <__aeabi_d2iz+0x30>
  401bd0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  401bd4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  401bd8:	d912      	bls.n	401c00 <__aeabi_d2iz+0x3c>
  401bda:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401bde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401be2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  401be6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401bea:	fa23 f002 	lsr.w	r0, r3, r2
  401bee:	bf18      	it	ne
  401bf0:	4240      	negne	r0, r0
  401bf2:	4770      	bx	lr
  401bf4:	f04f 0000 	mov.w	r0, #0
  401bf8:	4770      	bx	lr
  401bfa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  401bfe:	d105      	bne.n	401c0c <__aeabi_d2iz+0x48>
  401c00:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  401c04:	bf08      	it	eq
  401c06:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  401c0a:	4770      	bx	lr
  401c0c:	f04f 0000 	mov.w	r0, #0
  401c10:	4770      	bx	lr
  401c12:	bf00      	nop

00401c14 <__libc_init_array>:
  401c14:	b570      	push	{r4, r5, r6, lr}
  401c16:	4e0f      	ldr	r6, [pc, #60]	; (401c54 <__libc_init_array+0x40>)
  401c18:	4d0f      	ldr	r5, [pc, #60]	; (401c58 <__libc_init_array+0x44>)
  401c1a:	1b76      	subs	r6, r6, r5
  401c1c:	10b6      	asrs	r6, r6, #2
  401c1e:	bf18      	it	ne
  401c20:	2400      	movne	r4, #0
  401c22:	d005      	beq.n	401c30 <__libc_init_array+0x1c>
  401c24:	3401      	adds	r4, #1
  401c26:	f855 3b04 	ldr.w	r3, [r5], #4
  401c2a:	4798      	blx	r3
  401c2c:	42a6      	cmp	r6, r4
  401c2e:	d1f9      	bne.n	401c24 <__libc_init_array+0x10>
  401c30:	4e0a      	ldr	r6, [pc, #40]	; (401c5c <__libc_init_array+0x48>)
  401c32:	4d0b      	ldr	r5, [pc, #44]	; (401c60 <__libc_init_array+0x4c>)
  401c34:	1b76      	subs	r6, r6, r5
  401c36:	f000 fdd9 	bl	4027ec <_init>
  401c3a:	10b6      	asrs	r6, r6, #2
  401c3c:	bf18      	it	ne
  401c3e:	2400      	movne	r4, #0
  401c40:	d006      	beq.n	401c50 <__libc_init_array+0x3c>
  401c42:	3401      	adds	r4, #1
  401c44:	f855 3b04 	ldr.w	r3, [r5], #4
  401c48:	4798      	blx	r3
  401c4a:	42a6      	cmp	r6, r4
  401c4c:	d1f9      	bne.n	401c42 <__libc_init_array+0x2e>
  401c4e:	bd70      	pop	{r4, r5, r6, pc}
  401c50:	bd70      	pop	{r4, r5, r6, pc}
  401c52:	bf00      	nop
  401c54:	004027f8 	.word	0x004027f8
  401c58:	004027f8 	.word	0x004027f8
  401c5c:	00402800 	.word	0x00402800
  401c60:	004027f8 	.word	0x004027f8

00401c64 <register_fini>:
  401c64:	4b02      	ldr	r3, [pc, #8]	; (401c70 <register_fini+0xc>)
  401c66:	b113      	cbz	r3, 401c6e <register_fini+0xa>
  401c68:	4802      	ldr	r0, [pc, #8]	; (401c74 <register_fini+0x10>)
  401c6a:	f000 b805 	b.w	401c78 <atexit>
  401c6e:	4770      	bx	lr
  401c70:	00000000 	.word	0x00000000
  401c74:	00401c85 	.word	0x00401c85

00401c78 <atexit>:
  401c78:	2300      	movs	r3, #0
  401c7a:	4601      	mov	r1, r0
  401c7c:	461a      	mov	r2, r3
  401c7e:	4618      	mov	r0, r3
  401c80:	f000 b81e 	b.w	401cc0 <__register_exitproc>

00401c84 <__libc_fini_array>:
  401c84:	b538      	push	{r3, r4, r5, lr}
  401c86:	4c0a      	ldr	r4, [pc, #40]	; (401cb0 <__libc_fini_array+0x2c>)
  401c88:	4d0a      	ldr	r5, [pc, #40]	; (401cb4 <__libc_fini_array+0x30>)
  401c8a:	1b64      	subs	r4, r4, r5
  401c8c:	10a4      	asrs	r4, r4, #2
  401c8e:	d00a      	beq.n	401ca6 <__libc_fini_array+0x22>
  401c90:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401c94:	3b01      	subs	r3, #1
  401c96:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401c9a:	3c01      	subs	r4, #1
  401c9c:	f855 3904 	ldr.w	r3, [r5], #-4
  401ca0:	4798      	blx	r3
  401ca2:	2c00      	cmp	r4, #0
  401ca4:	d1f9      	bne.n	401c9a <__libc_fini_array+0x16>
  401ca6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401caa:	f000 bda9 	b.w	402800 <_fini>
  401cae:	bf00      	nop
  401cb0:	00402810 	.word	0x00402810
  401cb4:	0040280c 	.word	0x0040280c

00401cb8 <__retarget_lock_acquire_recursive>:
  401cb8:	4770      	bx	lr
  401cba:	bf00      	nop

00401cbc <__retarget_lock_release_recursive>:
  401cbc:	4770      	bx	lr
  401cbe:	bf00      	nop

00401cc0 <__register_exitproc>:
  401cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401cc4:	4d2c      	ldr	r5, [pc, #176]	; (401d78 <__register_exitproc+0xb8>)
  401cc6:	4606      	mov	r6, r0
  401cc8:	6828      	ldr	r0, [r5, #0]
  401cca:	4698      	mov	r8, r3
  401ccc:	460f      	mov	r7, r1
  401cce:	4691      	mov	r9, r2
  401cd0:	f7ff fff2 	bl	401cb8 <__retarget_lock_acquire_recursive>
  401cd4:	4b29      	ldr	r3, [pc, #164]	; (401d7c <__register_exitproc+0xbc>)
  401cd6:	681c      	ldr	r4, [r3, #0]
  401cd8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401cdc:	2b00      	cmp	r3, #0
  401cde:	d03e      	beq.n	401d5e <__register_exitproc+0x9e>
  401ce0:	685a      	ldr	r2, [r3, #4]
  401ce2:	2a1f      	cmp	r2, #31
  401ce4:	dc1c      	bgt.n	401d20 <__register_exitproc+0x60>
  401ce6:	f102 0e01 	add.w	lr, r2, #1
  401cea:	b176      	cbz	r6, 401d0a <__register_exitproc+0x4a>
  401cec:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401cf0:	2401      	movs	r4, #1
  401cf2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401cf6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401cfa:	4094      	lsls	r4, r2
  401cfc:	4320      	orrs	r0, r4
  401cfe:	2e02      	cmp	r6, #2
  401d00:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401d04:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401d08:	d023      	beq.n	401d52 <__register_exitproc+0x92>
  401d0a:	3202      	adds	r2, #2
  401d0c:	f8c3 e004 	str.w	lr, [r3, #4]
  401d10:	6828      	ldr	r0, [r5, #0]
  401d12:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401d16:	f7ff ffd1 	bl	401cbc <__retarget_lock_release_recursive>
  401d1a:	2000      	movs	r0, #0
  401d1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d20:	4b17      	ldr	r3, [pc, #92]	; (401d80 <__register_exitproc+0xc0>)
  401d22:	b30b      	cbz	r3, 401d68 <__register_exitproc+0xa8>
  401d24:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401d28:	f3af 8000 	nop.w
  401d2c:	4603      	mov	r3, r0
  401d2e:	b1d8      	cbz	r0, 401d68 <__register_exitproc+0xa8>
  401d30:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401d34:	6002      	str	r2, [r0, #0]
  401d36:	2100      	movs	r1, #0
  401d38:	6041      	str	r1, [r0, #4]
  401d3a:	460a      	mov	r2, r1
  401d3c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401d40:	f04f 0e01 	mov.w	lr, #1
  401d44:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401d48:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401d4c:	2e00      	cmp	r6, #0
  401d4e:	d0dc      	beq.n	401d0a <__register_exitproc+0x4a>
  401d50:	e7cc      	b.n	401cec <__register_exitproc+0x2c>
  401d52:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401d56:	430c      	orrs	r4, r1
  401d58:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401d5c:	e7d5      	b.n	401d0a <__register_exitproc+0x4a>
  401d5e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401d62:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401d66:	e7bb      	b.n	401ce0 <__register_exitproc+0x20>
  401d68:	6828      	ldr	r0, [r5, #0]
  401d6a:	f7ff ffa7 	bl	401cbc <__retarget_lock_release_recursive>
  401d6e:	f04f 30ff 	mov.w	r0, #4294967295
  401d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d76:	bf00      	nop
  401d78:	20400448 	.word	0x20400448
  401d7c:	004027e8 	.word	0x004027e8
  401d80:	00000000 	.word	0x00000000

00401d84 <sysfont_glyphs>:
	...
  401da4:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  401db4:	00000030 00000000 00000000 006c006c     0...........l.l.
  401dc4:	006c006c 00000000 00000000 00000000     l.l.............
	...
  401ddc:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  401dec:	00000028 00000000 00000000 003c0010     (.............<.
  401dfc:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  401e14:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  401e24:	00000088 00000000 00000000 00900060     ............`...
  401e34:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  401e4c:	00100010 00000010 00000000 00000000     ................
	...
  401e68:	00100008 00200020 00200020 00200020     .... . . . . . .
  401e78:	00080010 00000000 00000000 00100020     ............ ...
  401e88:	00080008 00080008 00080008 00200010     .............. .
  401e98:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  401ec0:	00100010 00fe0010 00100010 00000010     ................
	...
  401ee8:	00300010 00000020 00000000 00000000     ..0. ...........
  401ef8:	00000000 007c0000 00000000 00000000     ......|.........
	...
  401f1c:	00300000 00000030 00000000 00000000     ..0.0...........
  401f2c:	00080000 00100008 00200010 00400020     .......... . .@.
  401f3c:	00000040 00000000 00000000 00780000     @.............x.
  401f4c:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  401f64:	00100000 00500030 00100010 00100010     ....0.P.........
  401f74:	0000007c 00000000 00000000 00700000     |.............p.
  401f84:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  401f9c:	00700000 00080088 00080030 00880008     ..p.....0.......
  401fac:	00000070 00000000 00000000 00080000     p...............
  401fbc:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  401fd4:	00780000 00800080 000800f0 00080008     ..x.............
  401fe4:	000000f0 00000000 00000000 00300000     ..............0.
  401ff4:	00800040 008800f0 00880088 00000070     @...........p...
	...
  40200c:	00f80000 00100008 00200010 00400020     .......... . .@.
  40201c:	00000040 00000000 00000000 00700000     @.............p.
  40202c:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  402044:	00700000 00880088 00780088 00100008     ..p.......x.....
  402054:	00000060 00000000 00000000 00000000     `...............
  402064:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  402080:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  402090:	00000040 00000000 00000000 00100008     @...............
  4020a0:	00400020 00100020 00000008 00000000      .@. ...........
	...
  4020bc:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  4020d4:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  4020ec:	00300000 00080048 00200010 00000000     ..0.H..... .....
  4020fc:	00000020 00000000 00000000 00000000      ...............
  40210c:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  402124:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  402134:	00000044 00000000 00000000 00f80000     D...............
  402144:	00840084 008400f8 00840084 000000f8     ................
	...
  40215c:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  40216c:	0000003c 00000000 00000000 00f00000     <...............
  40217c:	00840088 00840084 00880084 000000f0     ................
	...
  402194:	00f80000 00800080 008000f0 00800080     ................
  4021a4:	000000f8 00000000 00000000 00f80000     ................
  4021b4:	00800080 008000f8 00800080 00000080     ................
	...
  4021cc:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  4021dc:	00000038 00000000 00000000 00880000     8...............
  4021ec:	00880088 008800f8 00880088 00000088     ................
	...
  402204:	00f80000 00200020 00200020 00200020     .... . . . . . .
  402214:	000000f8 00000000 00000000 00f80000     ................
  402224:	00080008 00080008 00080008 000000f0     ................
	...
  40223c:	00840000 00900088 00d000a0 00840088     ................
  40224c:	00000084 00000000 00000000 00800000     ................
  40225c:	00800080 00800080 00800080 000000fc     ................
	...
  402274:	00840000 00cc00cc 00b400b4 00840084     ................
  402284:	00000084 00000000 00000000 00840000     ................
  402294:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  4022ac:	00780000 00840084 00840084 00840084     ..x.............
  4022bc:	00000078 00000000 00000000 00f80000     x...............
  4022cc:	00840084 00f80084 00800080 00000080     ................
	...
  4022e4:	00780000 00840084 00840084 00840084     ..x.............
  4022f4:	00200078 00000018 00000000 00f80000     x. .............
  402304:	00840084 00f80084 00840088 00000084     ................
	...
  40231c:	007c0000 00800080 00180060 00040004     ..|.....`.......
  40232c:	000000f8 00000000 00000000 00f80000     ................
  40233c:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  402354:	00840000 00840084 00840084 00840084     ................
  402364:	00000078 00000000 00000000 00840000     x...............
  402374:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  40238c:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  40239c:	00000050 00000000 00000000 00880000     P...............
  4023ac:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  4023c4:	00880000 00880088 00500050 00200020     ........P.P. . .
  4023d4:	00000020 00000000 00000000 00fc0000      ...............
  4023e4:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  4023fc:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  40240c:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  40241c:	00200020 00100020 00100010 00080008      . . ...........
	...
  402434:	00080038 00080008 00080008 00080008     8...............
  402444:	00080008 00000038 00000000 00280010     ....8.........(.
  402454:	00000044 00000000 00000000 00000000     D...............
	...
  40247c:	00000038 00000000 00000000 00200000     8............. .
  40248c:	00000010 00000000 00000000 00000000     ................
	...
  4024a8:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  4024c0:	00800080 00f80080 00840084 00840084     ................
  4024d0:	000000f8 00000000 00000000 00000000     ................
  4024e0:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  4024f8:	00040004 007c0004 00840084 008c0084     ......|.........
  402508:	00000074 00000000 00000000 00000000     t...............
  402518:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  402530:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  402540:	000000fc 00000000 00000000 00000000     ................
  402550:	007c0000 00840084 00840084 0004007c     ..|.........|...
  402560:	00000078 00000000 00800080 00b80080     x...............
  402570:	008400c4 00840084 00000084 00000000     ................
  402580:	00000000 00100000 00700000 00100010     ..........p.....
  402590:	00100010 0000007c 00000000 00000000     ....|...........
  4025a0:	00080000 00780000 00080008 00080008     ......x.........
  4025b0:	00080008 00700008 00000000 00800080     ......p.........
  4025c0:	00880080 00a00090 008800d0 00000088     ................
	...
  4025d8:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  4025e8:	000000f8 00000000 00000000 00000000     ................
  4025f8:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  402614:	00b80000 008400c4 00840084 00000084     ................
	...
  402630:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  40264c:	00b80000 008400c4 00840084 008000f8     ................
  40265c:	00000080 00000000 00000000 007c0000     ..............|.
  40266c:	00840084 00840084 0004007c 00000004     ........|.......
	...
  402684:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  4026a0:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  4026bc:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  4026d8:	00880000 00880088 00880088 0000007c     ............|...
	...
  4026f4:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  402710:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  40272c:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  402748:	00840000 00480084 00300048 00200010     ......H.H.0... .
  402758:	00000040 00000000 00000000 00f80000     @...............
  402768:	00100008 00400020 000000f8 00000000     .... .@.........
  402778:	00000000 00200010 00100020 00200020     ...... . ... . .
  402788:	00200010 00100020 00000000 00000000     .. . ...........
  402798:	00100010 00100010 00000000 00100010     ................
  4027a8:	00100010 00000000 00000000 00100020     ............ ...
  4027b8:	00200010 00100010 00100020 00200010     .. ..... ..... .
  4027c8:	00000000 74656542 65766f68 0035206e     ....Beethoven 5.
  4027d8:	65646f50 6f736f72 2e684320 00000000     Poderoso Ch.....

004027e8 <_global_impure_ptr>:
  4027e8:	20400020                                 .@ 

004027ec <_init>:
  4027ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4027ee:	bf00      	nop
  4027f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4027f2:	bc08      	pop	{r3}
  4027f4:	469e      	mov	lr, r3
  4027f6:	4770      	bx	lr

004027f8 <__init_array_start>:
  4027f8:	00401c65 	.word	0x00401c65

004027fc <__frame_dummy_init_array_entry>:
  4027fc:	00400165                                e.@.

00402800 <_fini>:
  402800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402802:	bf00      	nop
  402804:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402806:	bc08      	pop	{r3}
  402808:	469e      	mov	lr, r3
  40280a:	4770      	bx	lr

0040280c <__fini_array_start>:
  40280c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 1d84 0040 0e0a 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__atexit_recursive_mutex>:
20400448:	06e8 2040                                   ..@ 
