Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:39:38 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_20_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.086ns (32.544%)  route 2.251ns (67.456%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 6.823 - 4.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.455ns (routing 1.366ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.239ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=11105, routed)       2.455     3.406    Delay1No19_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X138Y175       FDCE                                         r  Delay1No19_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.485 r  Delay1No19_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.484     3.969    Delay1No18_instance/Y_reg[33]_0[4]
    SLICE_X130Y189       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.092 r  Delay1No18_instance/geqOp_carry_i_14__4/O
                         net (fo=1, routed)           0.010     4.102    Sum12_5_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X130Y189       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.257 r  Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.283    Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y190       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.298 r  Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.324    Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y191       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.376 r  Sum12_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.161     4.537    Delay1No19_instance/CO[0]
    SLICE_X130Y192       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.670 f  Delay1No19_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.266     4.936    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X130Y192       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     5.082 f  Delay1No18_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.101     5.183    Delay1No18_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X129Y192       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     5.307 r  Delay1No18_instance/shiftedFracY_d1[49]_i_7__4/O
                         net (fo=32, routed)          0.259     5.566    Delay1No19_instance/Y_reg[23]_0
    SLICE_X131Y189       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.601 r  Delay1No19_instance/shiftedFracY_d1[27]_i_3__4/O
                         net (fo=4, routed)           0.469     6.070    Delay1No19_instance/Sum12_5_impl_instance/level2[24]
    SLICE_X125Y187       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.169 r  Delay1No19_instance/shiftedFracY_d1[39]_i_1__4/O
                         net (fo=2, routed)           0.396     6.565    Delay1No19_instance/level4__0[17]
    SLICE_X129Y185       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     6.690 r  Delay1No19_instance/shiftedFracY_d1[23]_i_1__4/O
                         net (fo=1, routed)           0.053     6.743    Sum12_5_impl_instance/FPAddSubOp_instance/D[12]
    SLICE_X129Y185       FDRE                                         r  Sum12_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=11105, routed)       2.163     6.823    Sum12_5_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X129Y185       FDRE                                         r  Sum12_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.422     7.245    
                         clock uncertainty           -0.035     7.209    
    SLICE_X129Y185       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.234    Sum12_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  0.492    




