# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl" --include "../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl" --include "G:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_processing_system7_0_0/sim/gpio_design_processing_system7_0_0.v" \
"../../../../XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_xbar_0/sim/gpio_design_xbar_0.v" \
"../../../../XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_auto_pc_0/sim/gpio_design_auto_pc_0.v" \
"../../../../XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/sim/gpio_design.v" \
"../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/hdl/gpio_design_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
