.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Counter_CounterUDB */
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Counter_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Counter_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Counter_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Counter_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Counter_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Counter_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Counter_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set Counter_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Counter_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set Counter_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Counter_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set Counter_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__MASK, 0x10
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__POS, 4
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x77
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* ADC_Ext_CP_Clk */
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* Timer_TimerUDB */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Timer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Timer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Timer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Timer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Timer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Timer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB10_A0
.set Timer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB10_A1
.set Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB10_D0
.set Timer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB10_D1
.set Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB10_F0
.set Timer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB10_F1
.set Timer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Timer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* Accelerator */
.set Accelerator__0__MASK, 0x20
.set Accelerator__0__PC, CYREG_PRT6_PC5
.set Accelerator__0__PORT, 6
.set Accelerator__0__SHIFT, 5
.set Accelerator__AG, CYREG_PRT6_AG
.set Accelerator__AMUX, CYREG_PRT6_AMUX
.set Accelerator__BIE, CYREG_PRT6_BIE
.set Accelerator__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Accelerator__BYP, CYREG_PRT6_BYP
.set Accelerator__CTL, CYREG_PRT6_CTL
.set Accelerator__DM0, CYREG_PRT6_DM0
.set Accelerator__DM1, CYREG_PRT6_DM1
.set Accelerator__DM2, CYREG_PRT6_DM2
.set Accelerator__DR, CYREG_PRT6_DR
.set Accelerator__INP_DIS, CYREG_PRT6_INP_DIS
.set Accelerator__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Accelerator__LCD_EN, CYREG_PRT6_LCD_EN
.set Accelerator__MASK, 0x20
.set Accelerator__PORT, 6
.set Accelerator__PRT, CYREG_PRT6_PRT
.set Accelerator__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Accelerator__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Accelerator__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Accelerator__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Accelerator__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Accelerator__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Accelerator__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Accelerator__PS, CYREG_PRT6_PS
.set Accelerator__SHIFT, 5
.set Accelerator__SLW, CYREG_PRT6_SLW

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* PWM_PWMUDB */
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK, 0x2D
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST

/* Tachometer */
.set Tachometer__0__MASK, 0x80
.set Tachometer__0__PC, CYREG_PRT1_PC7
.set Tachometer__0__PORT, 1
.set Tachometer__0__SHIFT, 7
.set Tachometer__AG, CYREG_PRT1_AG
.set Tachometer__AMUX, CYREG_PRT1_AMUX
.set Tachometer__BIE, CYREG_PRT1_BIE
.set Tachometer__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tachometer__BYP, CYREG_PRT1_BYP
.set Tachometer__CTL, CYREG_PRT1_CTL
.set Tachometer__DM0, CYREG_PRT1_DM0
.set Tachometer__DM1, CYREG_PRT1_DM1
.set Tachometer__DM2, CYREG_PRT1_DM2
.set Tachometer__DR, CYREG_PRT1_DR
.set Tachometer__INP_DIS, CYREG_PRT1_INP_DIS
.set Tachometer__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tachometer__LCD_EN, CYREG_PRT1_LCD_EN
.set Tachometer__MASK, 0x80
.set Tachometer__PORT, 1
.set Tachometer__PRT, CYREG_PRT1_PRT
.set Tachometer__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tachometer__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tachometer__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tachometer__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tachometer__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tachometer__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tachometer__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tachometer__PS, CYREG_PRT1_PS
.set Tachometer__SHIFT, 7
.set Tachometer__SLW, CYREG_PRT1_SLW

/* Indicator */
.set Indicator__0__MASK, 0x08
.set Indicator__0__PC, CYREG_PRT6_PC3
.set Indicator__0__PORT, 6
.set Indicator__0__SHIFT, 3
.set Indicator__AG, CYREG_PRT6_AG
.set Indicator__AMUX, CYREG_PRT6_AMUX
.set Indicator__BIE, CYREG_PRT6_BIE
.set Indicator__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Indicator__BYP, CYREG_PRT6_BYP
.set Indicator__CTL, CYREG_PRT6_CTL
.set Indicator__DM0, CYREG_PRT6_DM0
.set Indicator__DM1, CYREG_PRT6_DM1
.set Indicator__DM2, CYREG_PRT6_DM2
.set Indicator__DR, CYREG_PRT6_DR
.set Indicator__INP_DIS, CYREG_PRT6_INP_DIS
.set Indicator__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Indicator__LCD_EN, CYREG_PRT6_LCD_EN
.set Indicator__MASK, 0x08
.set Indicator__PORT, 6
.set Indicator__PRT, CYREG_PRT6_PRT
.set Indicator__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Indicator__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Indicator__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Indicator__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Indicator__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Indicator__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Indicator__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Indicator__PS, CYREG_PRT6_PS
.set Indicator__SHIFT, 3
.set Indicator__SLW, CYREG_PRT6_SLW

/* ADC_DSM4 */
.set ADC_DSM4__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM4__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM4__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM4__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM4__CLK, CYREG_DSM0_CLK
.set ADC_DSM4__CR0, CYREG_DSM0_CR0
.set ADC_DSM4__CR1, CYREG_DSM0_CR1
.set ADC_DSM4__CR10, CYREG_DSM0_CR10
.set ADC_DSM4__CR11, CYREG_DSM0_CR11
.set ADC_DSM4__CR12, CYREG_DSM0_CR12
.set ADC_DSM4__CR13, CYREG_DSM0_CR13
.set ADC_DSM4__CR14, CYREG_DSM0_CR14
.set ADC_DSM4__CR15, CYREG_DSM0_CR15
.set ADC_DSM4__CR16, CYREG_DSM0_CR16
.set ADC_DSM4__CR17, CYREG_DSM0_CR17
.set ADC_DSM4__CR2, CYREG_DSM0_CR2
.set ADC_DSM4__CR3, CYREG_DSM0_CR3
.set ADC_DSM4__CR4, CYREG_DSM0_CR4
.set ADC_DSM4__CR5, CYREG_DSM0_CR5
.set ADC_DSM4__CR6, CYREG_DSM0_CR6
.set ADC_DSM4__CR7, CYREG_DSM0_CR7
.set ADC_DSM4__CR8, CYREG_DSM0_CR8
.set ADC_DSM4__CR9, CYREG_DSM0_CR9
.set ADC_DSM4__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM4__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM4__MISC, CYREG_DSM0_MISC
.set ADC_DSM4__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM4__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM4__REF0, CYREG_DSM0_REF0
.set ADC_DSM4__REF1, CYREG_DSM0_REF1
.set ADC_DSM4__REF2, CYREG_DSM0_REF2
.set ADC_DSM4__REF3, CYREG_DSM0_REF3
.set ADC_DSM4__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM4__SW0, CYREG_DSM0_SW0
.set ADC_DSM4__SW2, CYREG_DSM0_SW2
.set ADC_DSM4__SW3, CYREG_DSM0_SW3
.set ADC_DSM4__SW4, CYREG_DSM0_SW4
.set ADC_DSM4__SW6, CYREG_DSM0_SW6
.set ADC_DSM4__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM4__TST0, CYREG_DSM0_TST0
.set ADC_DSM4__TST1, CYREG_DSM0_TST1

/* ADC_DEC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Sample */
.set Sample__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Sample__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Sample__INTC_MASK, 0x02
.set Sample__INTC_NUMBER, 1
.set Sample__INTC_PRIOR_NUM, 7
.set Sample__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Sample__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Sample__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Toggle */
.set Toggle__0__MASK, 0x02
.set Toggle__0__PC, CYREG_PRT6_PC1
.set Toggle__0__PORT, 6
.set Toggle__0__SHIFT, 1
.set Toggle__AG, CYREG_PRT6_AG
.set Toggle__AMUX, CYREG_PRT6_AMUX
.set Toggle__BIE, CYREG_PRT6_BIE
.set Toggle__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Toggle__BYP, CYREG_PRT6_BYP
.set Toggle__CTL, CYREG_PRT6_CTL
.set Toggle__DM0, CYREG_PRT6_DM0
.set Toggle__DM1, CYREG_PRT6_DM1
.set Toggle__DM2, CYREG_PRT6_DM2
.set Toggle__DR, CYREG_PRT6_DR
.set Toggle__INP_DIS, CYREG_PRT6_INP_DIS
.set Toggle__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Toggle__LCD_EN, CYREG_PRT6_LCD_EN
.set Toggle__MASK, 0x02
.set Toggle__PORT, 6
.set Toggle__PRT, CYREG_PRT6_PRT
.set Toggle__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Toggle__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Toggle__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Toggle__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Toggle__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Toggle__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Toggle__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Toggle__PS, CYREG_PRT6_PS
.set Toggle__SHIFT, 1
.set Toggle__SLW, CYREG_PRT6_SLW

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x01
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x02
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x02

/* Speed */
.set Speed__0__MASK, 0x40
.set Speed__0__PC, CYREG_PRT1_PC6
.set Speed__0__PORT, 1
.set Speed__0__SHIFT, 6
.set Speed__AG, CYREG_PRT1_AG
.set Speed__AMUX, CYREG_PRT1_AMUX
.set Speed__BIE, CYREG_PRT1_BIE
.set Speed__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Speed__BYP, CYREG_PRT1_BYP
.set Speed__CTL, CYREG_PRT1_CTL
.set Speed__DM0, CYREG_PRT1_DM0
.set Speed__DM1, CYREG_PRT1_DM1
.set Speed__DM2, CYREG_PRT1_DM2
.set Speed__DR, CYREG_PRT1_DR
.set Speed__INP_DIS, CYREG_PRT1_INP_DIS
.set Speed__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Speed__LCD_EN, CYREG_PRT1_LCD_EN
.set Speed__MASK, 0x40
.set Speed__PORT, 1
.set Speed__PRT, CYREG_PRT1_PRT
.set Speed__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Speed__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Speed__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Speed__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Speed__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Speed__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Speed__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Speed__PS, CYREG_PRT1_PS
.set Speed__SHIFT, 6
.set Speed__SLW, CYREG_PRT1_SLW

/* Mode */
.set Mode__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Mode__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Mode__INTC_MASK, 0x01
.set Mode__INTC_NUMBER, 0
.set Mode__INTC_PRIOR_NUM, 7
.set Mode__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Mode__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Mode__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 3
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 3
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
