0.6
2018.2
Jun 14 2018
20:41:02
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sim_1/new/cpu_sim1.v,1557621777,verilog,,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sim_1/new/define.v,cpu_sim1,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sim_1/new/define.v,1557450630,verilog,,,,,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1557453473,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/alu.v,,dist_mem_gen_0,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/alu.v,1557611826,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/alu_ctrl.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,alu,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/alu_ctrl.v,1557453162,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/bcd27.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,alu_ctrl,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/bcd27.v,1557594855,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/control.v,,BCD27,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/control.v,1557611673,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/cpu.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,control,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/cpu.v,1557621503,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/ddu.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,cpu,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/ddu.v,1557621876,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/extend.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,ddu,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,1557553310,verilog,,,,,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/extend.v,1557619654,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/ins_split.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,extend,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/ins_split.v,1557581352,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/mdr.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,ins_split,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/mdr.v,1557435021,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/mem.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,mdr,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/mem.v,1557553191,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/mux2.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,mem,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/mux2.v,1557432897,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/opj_extend.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,mux2,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/opj_extend.v,1557620218,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/pc_reg.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,opj_extend,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/pc_reg.v,1557612203,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/regfile.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,pc_reg,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/regfile.v,1557616917,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/segout.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,regfile,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/segout.v,1557619272,verilog,,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sim_1/new/cpu_sim1.v,F:/Study/Subject_L/COD_LAB/LAB5/Multicycle - sim/Multicycle.srcs/sources_1/new/define.v,segout,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sim_1/new/define.v,1557450630,verilog,,,,,,,,,,,,
F:/Study/Subject_L/COD_LAB/LAB5/Multicycle/Multicycle.srcs/sources_1/new/define.v,1557553310,verilog,,,,,,,,,,,,
