

================================================================
== Vivado HLS Report for 'CRCCheck_do_gen'
================================================================
* Date:           Thu Mar 25 13:02:58 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FLOAT
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.955 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|      153| 0.840 us | 1.530 us |   84|  153|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       83|      152| 83 ~ 152 |          -|          -|  inf |    no    |
        | + Loop 1.1  |       69|       69|         3|          1|          1|    68|    yes   |
        | + Loop 1.2  |        4|        4|         1|          -|          -|     4|    no    |
        | + Loop 1.3  |        4|        4|         1|          -|          -|     4|    no    |
        | + Loop 1.4  |       68|       68|         2|          1|          1|    68|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 7 8 
8 --> 8 11 9 
9 --> 11 10 
10 --> 9 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_t_3 = alloca i8"   --->   Operation 12 'alloca' 'crc_t_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_t_3_1 = alloca i8"   --->   Operation 13 'alloca' 'crc_t_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_t_3_2 = alloca i8"   --->   Operation 14 'alloca' 'crc_t_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_t_3_3 = alloca i8"   --->   Operation 15 'alloca' 'crc_t_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !253"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !257"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !261"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s), !map !265"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ibuffer_V = alloca [68 x i8], align 1" [systemc/src/CRCCheck.hpp:36]   --->   Operation 20 'alloca' 'ibuffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 68> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str49, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind" [systemc/src/CRCCheck.hpp:32]   --->   Operation 21 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str49, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind" [systemc/src/CRCCheck.hpp:33]   --->   Operation 22 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:34]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:35]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([9 x i8]* @p_str49, i32 2, [7 x i8]* @p_str42) nounwind" [systemc/src/CRCCheck.hpp:36]   --->   Operation 25 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str44)" [systemc/src/CRCCheck.hpp:36]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:36]   --->   Operation 27 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [systemc/src/CRCCheck.hpp:36]   --->   Operation 28 'specstatebegin' 'p_ssdm_reset_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [systemc/src/CRCCheck.hpp:37]   --->   Operation 29 'specstateend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str44, i32 %tmp)" [systemc/src/CRCCheck.hpp:37]   --->   Operation 30 'specregionend' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %0" [systemc/src/CRCCheck.hpp:37]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 32 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "br label %1" [systemc/src/CRCCheck.hpp:41]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.98>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%R_0 = phi i32 [ 0, %0 ], [ %select_ln49_7, %hls_label_1 ]" [systemc/src/CRCCheck.hpp:49]   --->   Operation 34 'phi' 'R_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i_5, %hls_label_1 ]"   --->   Operation 35 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.46ns)   --->   "%icmp_ln41 = icmp eq i7 %i_0, -60" [systemc/src/CRCCheck.hpp:41]   --->   Operation 36 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)"   --->   Operation 37 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.03ns)   --->   "%i_5 = add i7 %i_0, 1" [systemc/src/CRCCheck.hpp:41]   --->   Operation 38 'add' 'i_5' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %.preheader48.preheader, label %hls_label_1" [systemc/src/CRCCheck.hpp:41]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.88>
ST_4 : Operation 40 [1/1] (3.90ns)   --->   "%val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/CRCCheck.hpp:44]   --->   Operation 40 'read' 'val_V' <Predicate = (!icmp_ln41)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %i_0 to i64" [systemc/src/CRCCheck.hpp:45]   --->   Operation 41 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%ibuffer_V_addr = getelementptr [68 x i8]* %ibuffer_V, i64 0, i64 %zext_ln45" [systemc/src/CRCCheck.hpp:45]   --->   Operation 42 'getelementptr' 'ibuffer_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.16ns)   --->   "store i8 %val_V, i8* %ibuffer_V_addr, align 1" [systemc/src/CRCCheck.hpp:45]   --->   Operation 43 'store' <Predicate = (!icmp_ln41)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 68> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %val_V to i32" [systemc/src/CRCCheck.hpp:46]   --->   Operation 44 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%trunc_ln46 = trunc i8 %val_V to i1" [systemc/src/CRCCheck.hpp:46]   --->   Operation 45 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%trunc_ln46_1 = trunc i32 %R_0 to i1" [systemc/src/CRCCheck.hpp:46]   --->   Operation 46 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.99ns)   --->   "%R = xor i32 %R_0, %zext_ln46" [systemc/src/CRCCheck.hpp:46]   --->   Operation 47 'xor' 'R' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%xor_ln46_1 = xor i1 %trunc_ln46_1, %trunc_ln46" [systemc/src/CRCCheck.hpp:46]   --->   Operation 48 'xor' 'xor_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %R, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 49 'partselect' 'lshr_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i31 %lshr_ln to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 50 'zext' 'zext_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%xor_ln49 = xor i32 %zext_ln49, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 51 'xor' 'xor_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %xor_ln46_1, i32 %xor_ln49, i32 %zext_ln49" [systemc/src/CRCCheck.hpp:49]   --->   Operation 52 'select' 'select_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%trunc_ln49 = trunc i32 %select_ln49 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 53 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln49_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 54 'partselect' 'lshr_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i31 %lshr_ln49_1 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 55 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%xor_ln49_1 = xor i32 %zext_ln49_1, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 56 'xor' 'xor_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %trunc_ln49, i32 %xor_ln49_1, i32 %zext_ln49_1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 57 'select' 'select_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%trunc_ln49_1 = trunc i32 %select_ln49_1 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 58 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln49_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_1, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 59 'partselect' 'lshr_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i31 %lshr_ln49_2 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 60 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%xor_ln49_2 = xor i32 %zext_ln49_2, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 61 'xor' 'xor_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_2 = select i1 %trunc_ln49_1, i32 %xor_ln49_2, i32 %zext_ln49_2" [systemc/src/CRCCheck.hpp:49]   --->   Operation 62 'select' 'select_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln49_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_2, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 63 'partselect' 'lshr_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.95>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53)" [systemc/src/CRCCheck.hpp:42]   --->   Operation 64 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:43]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_3)   --->   "%trunc_ln49_2 = trunc i32 %select_ln49_2 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 66 'trunc' 'trunc_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i31 %lshr_ln49_3 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 67 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_3)   --->   "%xor_ln49_3 = xor i32 %zext_ln49_3, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 68 'xor' 'xor_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_3 = select i1 %trunc_ln49_2, i32 %xor_ln49_3, i32 %zext_ln49_3" [systemc/src/CRCCheck.hpp:49]   --->   Operation 69 'select' 'select_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_4)   --->   "%trunc_ln49_3 = trunc i32 %select_ln49_3 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 70 'trunc' 'trunc_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln49_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_3, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 71 'partselect' 'lshr_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i31 %lshr_ln49_4 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 72 'zext' 'zext_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_4)   --->   "%xor_ln49_4 = xor i32 %zext_ln49_4, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 73 'xor' 'xor_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_4 = select i1 %trunc_ln49_3, i32 %xor_ln49_4, i32 %zext_ln49_4" [systemc/src/CRCCheck.hpp:49]   --->   Operation 74 'select' 'select_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_5)   --->   "%trunc_ln49_4 = trunc i32 %select_ln49_4 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 75 'trunc' 'trunc_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln49_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_4, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 76 'partselect' 'lshr_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i31 %lshr_ln49_5 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 77 'zext' 'zext_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_5)   --->   "%xor_ln49_5 = xor i32 %zext_ln49_5, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 78 'xor' 'xor_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_5 = select i1 %trunc_ln49_4, i32 %xor_ln49_5, i32 %zext_ln49_5" [systemc/src/CRCCheck.hpp:49]   --->   Operation 79 'select' 'select_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_6)   --->   "%trunc_ln49_5 = trunc i32 %select_ln49_5 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 80 'trunc' 'trunc_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln49_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_5, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 81 'partselect' 'lshr_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i31 %lshr_ln49_6 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 82 'zext' 'zext_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_6)   --->   "%xor_ln49_6 = xor i32 %zext_ln49_6, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 83 'xor' 'xor_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_6 = select i1 %trunc_ln49_5, i32 %xor_ln49_6, i32 %zext_ln49_6" [systemc/src/CRCCheck.hpp:49]   --->   Operation 84 'select' 'select_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_7)   --->   "%trunc_ln49_6 = trunc i32 %select_ln49_6 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 85 'trunc' 'trunc_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln49_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_6, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 86 'partselect' 'lshr_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i31 %lshr_ln49_7 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 87 'zext' 'zext_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_7)   --->   "%xor_ln49_7 = xor i32 %zext_ln49_7, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 88 'xor' 'xor_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_7 = select i1 %trunc_ln49_6, i32 %xor_ln49_7, i32 %zext_ln49_7" [systemc/src/CRCCheck.hpp:49]   --->   Operation 89 'select' 'select_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp_3)" [systemc/src/CRCCheck.hpp:51]   --->   Operation 90 'specregionend' 'empty_76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [systemc/src/CRCCheck.hpp:41]   --->   Operation 91 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.66>
ST_6 : Operation 92 [1/1] (1.66ns)   --->   "br label %.preheader48" [systemc/src/CRCCheck.hpp:54]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 4> <Delay = 3.90>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ %i, %.preheader48.backedge ], [ 0, %.preheader48.preheader ]"   --->   Operation 93 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.18ns)   --->   "%icmp_ln54 = icmp eq i3 %i1_0, -4" [systemc/src/CRCCheck.hpp:54]   --->   Operation 94 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 95 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.68ns)   --->   "%i = add i3 %i1_0, 1" [systemc/src/CRCCheck.hpp:54]   --->   Operation 96 'add' 'i' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader47.preheader, label %2" [systemc/src/CRCCheck.hpp:54]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (3.90ns)   --->   "%crc_t_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/CRCCheck.hpp:55]   --->   Operation 98 'read' 'crc_t_0' <Predicate = (!icmp_ln54)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i3 %i1_0 to i2" [systemc/src/CRCCheck.hpp:55]   --->   Operation 99 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.44ns)   --->   "switch i2 %trunc_ln55, label %branch3 [
    i2 0, label %..preheader48.backedge_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [systemc/src/CRCCheck.hpp:55]   --->   Operation 100 'switch' <Predicate = (!icmp_ln54)> <Delay = 1.44>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "store i8 %crc_t_0, i8* %crc_t_3_2" [systemc/src/CRCCheck.hpp:55]   --->   Operation 101 'store' <Predicate = (!icmp_ln54 & trunc_ln55 == 2)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader48.backedge" [systemc/src/CRCCheck.hpp:55]   --->   Operation 102 'br' <Predicate = (!icmp_ln54 & trunc_ln55 == 2)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "store i8 %crc_t_0, i8* %crc_t_3_1" [systemc/src/CRCCheck.hpp:55]   --->   Operation 103 'store' <Predicate = (!icmp_ln54 & trunc_ln55 == 1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader48.backedge" [systemc/src/CRCCheck.hpp:55]   --->   Operation 104 'br' <Predicate = (!icmp_ln54 & trunc_ln55 == 1)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "store i8 %crc_t_0, i8* %crc_t_3" [systemc/src/CRCCheck.hpp:55]   --->   Operation 105 'store' <Predicate = (!icmp_ln54 & trunc_ln55 == 0)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader48.backedge" [systemc/src/CRCCheck.hpp:55]   --->   Operation 106 'br' <Predicate = (!icmp_ln54 & trunc_ln55 == 0)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "store i8 %crc_t_0, i8* %crc_t_3_3" [systemc/src/CRCCheck.hpp:55]   --->   Operation 107 'store' <Predicate = (!icmp_ln54 & trunc_ln55 == 3)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader48.backedge" [systemc/src/CRCCheck.hpp:55]   --->   Operation 108 'br' <Predicate = (!icmp_ln54 & trunc_ln55 == 3)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader48"   --->   Operation 109 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.66ns)   --->   "br label %.preheader47" [systemc/src/CRCCheck.hpp:58]   --->   Operation 110 'br' <Predicate = (icmp_ln54)> <Delay = 1.66>

State 8 <SV = 5> <Delay = 4.39>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%crc_0 = phi i32 [ %crc, %3 ], [ 0, %.preheader47.preheader ]"   --->   Operation 111 'phi' 'crc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i_6, %3 ], [ 0, %.preheader47.preheader ]"   --->   Operation 112 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.18ns)   --->   "%icmp_ln58 = icmp eq i3 %i2_0, -4" [systemc/src/CRCCheck.hpp:58]   --->   Operation 113 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 114 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.68ns)   --->   "%i_6 = add i3 %i2_0, 1" [systemc/src/CRCCheck.hpp:58]   --->   Operation 115 'add' 'i_6' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %4, label %3" [systemc/src/CRCCheck.hpp:58]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%crc_t_3_load = load i8* %crc_t_3" [systemc/src/CRCCheck.hpp:59]   --->   Operation 117 'load' 'crc_t_3_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%crc_t_3_1_load = load i8* %crc_t_3_1" [systemc/src/CRCCheck.hpp:59]   --->   Operation 118 'load' 'crc_t_3_1_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%crc_t_3_2_load = load i8* %crc_t_3_2" [systemc/src/CRCCheck.hpp:59]   --->   Operation 119 'load' 'crc_t_3_2_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%crc_t_3_3_load = load i8* %crc_t_3_3" [systemc/src/CRCCheck.hpp:59]   --->   Operation 120 'load' 'crc_t_3_3_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i3 %i2_0 to i2" [systemc/src/CRCCheck.hpp:59]   --->   Operation 121 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.97ns)   --->   "%xor_ln59 = xor i2 %trunc_ln59, -1" [systemc/src/CRCCheck.hpp:59]   --->   Operation 122 'xor' 'xor_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (1.96ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %crc_t_3_load, i8 %crc_t_3_1_load, i8 %crc_t_3_2_load, i8 %crc_t_3_3_load, i2 %xor_ln59)" [systemc/src/CRCCheck.hpp:59]   --->   Operation 123 'mux' 'tmp_1' <Predicate = (!icmp_ln58)> <Delay = 1.96> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i32 %crc_0 to i24" [systemc/src/CRCCheck.hpp:59]   --->   Operation 124 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%crc = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln59_1, i8 %tmp_1)" [systemc/src/CRCCheck.hpp:59]   --->   Operation 125 'bitconcatenate' 'crc' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader47" [systemc/src/CRCCheck.hpp:58]   --->   Operation 126 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (2.43ns)   --->   "%icmp_ln63 = icmp eq i32 %crc_0, %R_0" [systemc/src/CRCCheck.hpp:63]   --->   Operation 127 'icmp' 'icmp_ln63' <Predicate = (icmp_ln58)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader.preheader, label %.loopexit" [systemc/src/CRCCheck.hpp:63]   --->   Operation 128 'br' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.66ns)   --->   "br label %.preheader" [systemc/src/CRCCheck.hpp:68]   --->   Operation 129 'br' <Predicate = (icmp_ln58 & icmp_ln63)> <Delay = 1.66>

State 9 <SV = 6> <Delay = 2.44>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_7, %hls_label_3 ], [ 0, %.preheader.preheader ]"   --->   Operation 130 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.46ns)   --->   "%icmp_ln68 = icmp eq i7 %i3_0, -60" [systemc/src/CRCCheck.hpp:68]   --->   Operation 131 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)"   --->   Operation 132 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.03ns)   --->   "%i_7 = add i7 %i3_0, 1" [systemc/src/CRCCheck.hpp:68]   --->   Operation 133 'add' 'i_7' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %.loopexit.loopexit, label %hls_label_3" [systemc/src/CRCCheck.hpp:68]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %i3_0 to i64" [systemc/src/CRCCheck.hpp:70]   --->   Operation 135 'zext' 'zext_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%ibuffer_V_addr_1 = getelementptr [68 x i8]* %ibuffer_V, i64 0, i64 %zext_ln70" [systemc/src/CRCCheck.hpp:70]   --->   Operation 136 'getelementptr' 'ibuffer_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 137 [2/2] (2.16ns)   --->   "%ibuffer_V_load = load i8* %ibuffer_V_addr_1, align 1" [systemc/src/CRCCheck.hpp:70]   --->   Operation 137 'load' 'ibuffer_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 68> <RAM>

State 10 <SV = 7> <Delay = 6.06>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str55)" [systemc/src/CRCCheck.hpp:68]   --->   Operation 138 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:69]   --->   Operation 139 'specpipeline' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 140 [1/2] (2.16ns)   --->   "%ibuffer_V_load = load i8* %ibuffer_V_addr_1, align 1" [systemc/src/CRCCheck.hpp:70]   --->   Operation 140 'load' 'ibuffer_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 68> <RAM>
ST_10 : Operation 141 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %s, i8 %ibuffer_V_load)" [systemc/src/CRCCheck.hpp:70]   --->   Operation 141 'write' <Predicate = (!icmp_ln68)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str55, i32 %tmp_6)" [systemc/src/CRCCheck.hpp:71]   --->   Operation 142 'specregionend' 'empty_80' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader" [systemc/src/CRCCheck.hpp:68]   --->   Operation 143 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 144 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "br label %0" [systemc/src/CRCCheck.hpp:84]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (1.66 ns)

 <State 3>: 3.98ns
The critical path consists of the following:
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)

 <State 4>: 7.89ns
The critical path consists of the following:
	fifo read on port 'e' (systemc/src/CRCCheck.hpp:44) [38]  (3.91 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)

 <State 5>: 8.96ns
The critical path consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)

 <State 6>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', systemc/src/CRCCheck.hpp:54) [91]  (1.66 ns)

 <State 7>: 3.91ns
The critical path consists of the following:
	fifo read on port 'e' (systemc/src/CRCCheck.hpp:55) [97]  (3.91 ns)

 <State 8>: 4.39ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln63', systemc/src/CRCCheck.hpp:63) [135]  (2.44 ns)
	blocking operation 1.96 ns on control path)

 <State 9>: 2.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln68', systemc/src/CRCCheck.hpp:68) [141]  (1.47 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 6.07ns
The critical path consists of the following:
	'load' operation ('ibuffer_V_load', systemc/src/CRCCheck.hpp:70) on array 'ibuffer.V', systemc/src/CRCCheck.hpp:36 [150]  (2.16 ns)
	fifo write on port 's' (systemc/src/CRCCheck.hpp:70) [151]  (3.91 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
