// Seed: 1717099642
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_4 = id_1;
  generate
    defparam id_5.id_6 = id_5;
    assign id_4 = id_3;
    defparam id_7.id_8 = 1'b0;
    assign id_1 = 1'd0;
  endgenerate
  assign id_7 = id_1;
  logic id_9;
  assign id_8 = id_1;
endmodule
