#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: io_pad_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(21)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
io_pad_dffc_Q_1.QCK[0] (Q_FRAG)                                                       0.000     0.000
io_pad_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     1.701
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:io_pad(21)_$out.outpad[0] (.output)                                               0.000    11.510
data arrival time                                                                              11.510

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -11.510
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -11.510


#Path 2
Startpoint: io_pad_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(22)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
io_pad_dffc_Q_2.QCK[0] (Q_FRAG)                                                       0.000     0.000
io_pad_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     1.701
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:io_pad(22)_$out.outpad[0] (.output)                                               0.000    11.510
data arrival time                                                                              11.510

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -11.510
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -11.510


#Path 3
Startpoint: io_pad_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(18)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
io_pad_dffc_Q.QCK[0] (Q_FRAG)                                                         0.000     0.000
io_pad_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     1.701
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:io_pad(18)_$out.outpad[0] (.output)                                               0.000    11.510
data arrival time                                                                              11.510

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -11.510
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -11.510


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : io_pad_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                             0.000     2.912
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.721     4.634
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O_I2_LUT3_O.t_frag.XB1[0] (T_FRAG)                                       0.000     4.634
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.581     6.215
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                 0.000     6.215
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  1.437     7.652
io_pad_dffc_Q_1_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                           0.000     7.652
io_pad_dffc_Q_1_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            0.996     8.648
io_pad_dffc_Q_1.QD[0] (Q_FRAG)                                                                            0.000     8.648
data arrival time                                                                                                   8.648

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
io_pad_dffc_Q_1.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                  -8.648
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -8.542


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : io_pad_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                             0.000     2.912
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.721     4.634
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O_I2_LUT3_O.t_frag.XB1[0] (T_FRAG)                                       0.000     4.634
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.581     6.215
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                 0.000     6.215
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  1.437     7.652
io_pad_dffc_Q_2_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                           0.000     7.652
io_pad_dffc_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            0.996     8.648
io_pad_dffc_Q_2.QD[0] (Q_FRAG)                                                                            0.000     8.648
data arrival time                                                                                                   8.648

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
io_pad_dffc_Q_2.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                  -8.648
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -8.542


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : io_pad_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                       0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]      1.701     2.912
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                               0.000     2.912
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.305     4.218
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                         0.000     4.218
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.605     5.823
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                   0.000     5.823
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.606     7.429
io_pad_dffc_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                             0.000     7.429
io_pad_dffc_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              0.996     8.424
io_pad_dffc_Q.QD[0] (Q_FRAG)                                                                              0.000     8.424
data arrival time                                                                                                   8.424

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
io_pad_dffc_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                  -8.424
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -8.319


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                     0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                      1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                        0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                         1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                            0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                             1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                     8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.g_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                           0.000     1.211
cell setup time                                                                                                             0.105     1.316
data required time                                                                                                                    1.316
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    1.316
data arrival time                                                                                                                    -8.879
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -7.562


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                 1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                       0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                        1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                      0.000     1.211
cell setup time                                                                                                        0.105     1.316
data required time                                                                                                               1.316
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               1.316
data arrival time                                                                                                               -8.879
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -7.562


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                 1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                       0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                        1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                      0.000     1.211
cell setup time                                                                                                        0.105     1.316
data required time                                                                                                               1.316
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               1.316
data arrival time                                                                                                               -8.879
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -7.562


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                     0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                      1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                        0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                         1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                            0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                             1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                     8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                           0.000     1.211
cell setup time                                                                                                             0.105     1.316
data required time                                                                                                                    1.316
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    1.316
data arrival time                                                                                                                    -8.879
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -7.562


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                           0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                 1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                      0.000     1.211
cell setup time                                                                                                        0.105     1.316
data required time                                                                                                               1.316
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               1.316
data arrival time                                                                                                               -8.879
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -7.562


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                     0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                      1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                        0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                         1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                              0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                               1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                     8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                            0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                           0.000     1.211
cell setup time                                                                                                             0.105     1.316
data required time                                                                                                                    1.316
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    1.316
data arrival time                                                                                                                    -8.879
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -7.562


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                  8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                        0.000     1.211
cell setup time                                                                                                          0.105     1.316
data required time                                                                                                                 1.316
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 1.316
data arrival time                                                                                                                 -8.879
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.562


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              0.000     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   0.000     2.912
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.305     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     4.218
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         0.000     5.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.462     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     7.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     8.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000     8.879
data arrival time                                                                                                                   8.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                          0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211     1.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       0.000     1.211
clock uncertainty                                                                                                         0.000     1.211
cell setup time                                                                                                           0.105     1.316
data required time                                                                                                                  1.316
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  1.316
data arrival time                                                                                                                  -8.879
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -7.562


#End of timing report
