

================================================================
== Vivado HLS Report for 'myproject_entry550'
================================================================
* Date:           Wed Sep  8 19:08:50 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|     29|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_done              |   9|          2|    1|          2|
    |fc1_input_V_c_blk_n  |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  27|          6|    3|          6|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | myproject.entry550 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | myproject.entry550 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | myproject.entry550 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | myproject.entry550 | return value |
|ap_done               | out |    1| ap_ctrl_hs | myproject.entry550 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | myproject.entry550 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | myproject.entry550 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | myproject.entry550 | return value |
|start_out             | out |    1| ap_ctrl_hs | myproject.entry550 | return value |
|start_write           | out |    1| ap_ctrl_hs | myproject.entry550 | return value |
|fc1_input_V           |  in |  256|   ap_none  |     fc1_input_V    |    pointer   |
|fc1_input_V_c_din     | out |  256|   ap_fifo  |    fc1_input_V_c   |    pointer   |
|fc1_input_V_c_full_n  |  in |    1|   ap_fifo  |    fc1_input_V_c   |    pointer   |
|fc1_input_V_c_write   | out |    1|   ap_fifo  |    fc1_input_V_c   |    pointer   |
+----------------------+-----+-----+------------+--------------------+--------------+

