Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_14 -L axi_utils_v2_0_10 -L c_reg_fd_v12_0_10 -L xbip_dsp48_wrapper_v3_0_7 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_20 -L c_shift_ram_v12_0_19 -L mult_gen_v12_0_23 -L floating_point_v7_1_20 -L cmpy_v6_0_26 -L xfft_v9_1_14 -L xlconcat_v2_1_7 -L xlslice_v1_0_5 -L xlconstant_v1_1_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ifft_behav xil_defaultlib.tb_ifft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axis_config_tready' is not connected on this instance [C:/Users/priya/MTTS-Signal-Processing-TS-LINK/ofdm_transmitter/ofdm_transmitter.ip_user_files/bd/fft_ip/sim/fft_ip.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xfft_v9_1_14.xfft_v9_1_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package mult_gen_v12_0_23.mult_gen_v12_0_23_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_26.cmpy_v6_0_26_pkg
Compiling package floating_point_v7_1_20.floating_point_v7_1_20_consts
Compiling package floating_point_v7_1_20.floating_point_v7_1_20_exp_table...
Compiling package floating_point_v7_1_20.floating_point_v7_1_20_pkg
Compiling package xfft_v9_1_14.pkg
Compiling package xfft_v9_1_14.xfft_v9_1_14_axi_pkg
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package c_addsub_v12_0_20.c_addsub_v12_0_20_pkg
Compiling package c_addsub_v12_0_20.c_addsub_v12_0_20_pkg_legacy
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_pkg
Compiling package xfft_v9_1_14.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_23.dsp_pkg
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_14.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus8 [\mux_bus8(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.in_switch4 [\in_switch4(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv [\c_reg_fd_v12_0_10_viv(c_width=2...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv [\c_reg_fd_v12_0_10_viv(c_width=2...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.sub_byp [\sub_byp(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_1_14.bfly_byp [\bfly_byp(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.sub_byp_j [\sub_byp_j(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="art...]
Compiling architecture structural of entity c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv [\c_reg_fd_v12_0_10_viv(c_width=2...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_1_14.butterfly [\butterfly(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.dfly_byp [\dfly_byp(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity cmpy_v6_0_26.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_26.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity cmpy_v6_0_26.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity cmpy_v6_0_26.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_23.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity cmpy_v6_0_26.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_26.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_26.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_26.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_26.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_26.cmpy_v6_0_26_synth [\cmpy_v6_0_26_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_14.cmpy [\cmpy(c_xdevicefamily="artix7",b...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_14.pe4 [\pe4(c_xdevicefamily="artix7",tw...]
Compiling architecture xilinx of entity xfft_v9_1_14.out_switch4 [\out_switch4(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_1_14.r4_datapath [\r4_datapath(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_14.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_1_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_1_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_1_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_1_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_1_14.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv [\c_reg_fd_v12_0_10_viv(c_sync_pr...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_legacy [\c_shift_ram_v12_0_19_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_19.c_shift_ram_v12_0_19_viv [\c_shift_ram_v12_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011001010")(0...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.xor_bit_gate [\xor_bit_gate(c_inputs=3)\]
Compiling architecture xilinx of entity xfft_v9_1_14.xor_bit_gate [\xor_bit_gate(c_inputs=9)\]
Compiling architecture xilinx of entity xfft_v9_1_14.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv [\c_reg_fd_v12_0_10_viv(c_width=7...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus8 [\mux_bus8(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_14.mux_bus8 [\mux_bus8(c_xdevicefamily="artix...]
Compiling architecture rtl of entity c_addsub_v12_0_20.c_addsub_v12_0_20_lut6_legacy [\c_addsub_v12_0_20_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_fabric_legacy [\c_addsub_v12_0_20_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_legacy [\c_addsub_v12_0_20_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_20.c_addsub_v12_0_20_viv [\c_addsub_v12_0_20_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_14.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_14.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ar...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_1_14.r4_control [\r4_control(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_1_14.xfft_v9_1_14_b [\xfft_v9_1_14_b(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_1_14.xfft_v9_1_14_core [\xfft_v9_1_14_core(c_xdevicefami...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=9,has_uvpro...]
Compiling architecture synth of entity xfft_v9_1_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_14.axi_wrapper [\axi_wrapper(c_arch=1,c_has_nfft...]
Compiling architecture synth of entity xfft_v9_1_14.xfft_v9_1_14_viv [\xfft_v9_1_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_1_14.xfft_v9_1_14 [\xfft_v9_1_14(c_xdevicefamily="a...]
Compiling architecture fft_ip_xfft_0_0_arch of entity xil_defaultlib.fft_ip_xfft_0_0 [fft_ip_xfft_0_0_default]
Compiling module xlconcat_v2_1_7.xlconcat_v2_1_7_xlconcat(IN0_WID...
Compiling module xil_defaultlib.fft_ip_xlconcat_0_0
Compiling module xlconstant_v1_1_10.xlconstant_v1_1_10_xlconstant
Compiling module xil_defaultlib.fft_ip_xlconstant_0_0
Compiling module xlconstant_v1_1_10.xlconstant_v1_1_10_xlconstant(CO...
Compiling module xil_defaultlib.fft_ip_xlconstant_1_0
Compiling module xlslice_v1_0_5.xlslice_v1_0_5_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.fft_ip_xlslice_0_0
Compiling module xlslice_v1_0_5.xlslice_v1_0_5_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.fft_ip_xlslice_1_0
Compiling module xil_defaultlib.fft_ip
Compiling module xil_defaultlib.fft_ip_wrapper
Compiling module xil_defaultlib.tb_ifft
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ifft_behav
