{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730567495005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730567495005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 14:11:34 2024 " "Processing started: Sat Nov 02 14:11:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730567495005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730567495005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs " "Command: quartus_map --read_settings_files=on --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730567495005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730567495505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_n_bits-Behavioral " "Found design unit 1: contador_n_bits-Behavioral" {  } { { "contador_n_bits.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/contador_n_bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_n_bits " "Found entity 1: contador_n_bits" {  } { { "contador_n_bits.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/contador_n_bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "adc.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "adc_adc_mega_0.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "altera_up_avalon_adv_adc.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567496098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_motor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_motor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Motor " "Found entity 1: Control_Motor" {  } { { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_c_adcs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_c_adcs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_c_ADCs-BEHAVIOR " "Found design unit 1: Motor_c_ADCs-BEHAVIOR" {  } { { "Motor_c_ADCs.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Motor_c_ADCs.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_c_ADCs " "Found entity 1: Motor_c_ADCs" {  } { { "Motor_c_ADCs.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Motor_c_ADCs.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-Behavioral " "Found design unit 1: Comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567496114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Motor " "Elaborating entity \"Control_Motor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730567496864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst\"" {  } { { "Control_Motor.bdf" "inst" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 128 312 576 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5000 " "Parameter \"clk1_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 75 " "Parameter \"clk1_duty_cycle\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 8100 " "Parameter \"clk2_divide_by\" = \"8100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567496942 ""}  } { { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1730567496942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567497036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567497036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:inst8 " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:inst8\"" {  } { { "Control_Motor.bdf" "inst8" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 672 -304 -128 752 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567497036 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Comparador.vhd(24) " "VHDL Process Statement warning at Comparador.vhd(24): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_entrada Comparador.vhd(25) " "VHDL Process Statement warning at Comparador.vhd(25): signal \"valor_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor_entrada Comparador.vhd(19) " "VHDL Process Statement warning at Comparador.vhd(19): inferring latch(es) for signal or variable \"valor_entrada\", which holds its previous value in one or more paths through the process" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[0\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[0\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[1\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[1\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[2\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[2\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[3\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[3\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[4\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[4\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[5\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[5\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[6\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[6\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[7\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[7\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[8\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[8\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[9\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[9\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[10\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[10\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[11\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[11\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[12\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[12\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[13\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[13\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[14\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[14\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[15\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[15\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[16\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[16\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[17\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[17\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[18\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[18\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497036 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[19\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[19\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[20\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[20\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[21\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[21\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[22\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[22\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[23\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[23\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[24\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[24\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[25\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[25\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[26\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[26\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[27\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[27\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[28\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[28\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[29\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[29\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[30\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[30\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[31\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[31\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730567497051 "|Control_Motor|Comparador:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:inst2 " "Elaborating entity \"adc\" for hierarchy \"adc:inst2\"" {  } { { "Control_Motor.bdf" "inst2" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 312 -592 -384 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567497083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_adc_mega_0 adc:inst2\|adc_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_adc_mega_0\" for hierarchy \"adc:inst2\|adc_adc_mega_0:adc_mega_0\"" {  } { { "adc.vhd" "adc_mega_0" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567497083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc:inst2\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc:inst2\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "adc_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567497083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_n_bits contador_n_bits:inst4 " "Elaborating entity \"contador_n_bits\" for hierarchy \"contador_n_bits:inst4\"" {  } { { "Control_Motor.bdf" "inst4" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 440 712 896 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567497098 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_value contador_n_bits.vhd(21) " "VHDL Signal Declaration warning at contador_n_bits.vhd(21): used explicit default value for signal \"max_value\" because signal was never assigned a value" {  } { { "contador_n_bits.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/contador_n_bits.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1730567497098 "|Control_Motor|contador_n_bits:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_c_ADCs Motor_c_ADCs:inst7 " "Elaborating entity \"Motor_c_ADCs\" for hierarchy \"Motor_c_ADCs:inst7\"" {  } { { "Control_Motor.bdf" "inst7" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 848 176 352 992 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730567497098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8124 " "Found entity 1: altsyncram_8124" {  } { { "db/altsyncram_8124.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/altsyncram_8124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567498130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567498130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567498317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567498317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567498426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567498426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567498583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567498583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567498661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567498661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567498786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567498786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567498895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567498895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567498973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567498973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567499083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567499083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730567499161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730567499161 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730567499255 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altera_up_avalon_adv_adc.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1730567501083 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1730567501083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730567501270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1730567501458 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1730567501489 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1730567501489 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730567501567 "|Control_Motor|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730567501567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730567501692 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 71 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 71 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1730567502739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730567502770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730567502770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1292 " "Implemented 1292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730567503051 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730567503051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1209 " "Implemented 1209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730567503051 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1730567503051 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1730567503051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730567503051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730567503114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 14:11:43 2024 " "Processing ended: Sat Nov 02 14:11:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730567503114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730567503114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730567503114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730567503114 ""}
