\documentclass{securem}
\usepackage[a4paper]{geometry}
\usepackage[utf8]{inputenc}
\usepackage{enumitem}
\usepackage{csquotes}
\usepackage{tikz}
\usepackage[hidelinks]{hyperref}
\usepackage{syntax}
\usepackage[euler]{textgreek}
\usepackage{glossaries}
\usepackage{colortbl}
\usepackage{subcaption}
\usepackage{multirow}
\usepackage{multicol}
\usepackage{bussproofs}
\usetikzlibrary{positioning,calc,graphs}

\setlength{\grammarindent}{8em}

% fonts
\usepackage{tgpagella}
\usepackage{courier}

\newcommand{\muZ}{{\textmu}Z}
\newcommand{\ite}[3]{\ensuremath{\texttt{if} \; #1 \; #2 \; #3}}
\newcommand{\W}{\ensuremath{\mathcal{W}}}
\newcommand{\I}{\ensuremath{\mathcal{I}}}
\newcommand{\PT}{\text{PT}}
\newcommand{\PU}{\text{PU}}
\newcommand{\CT}{\text{CT}}
\newcommand{\CU}{\text{CU}}

\setlist[description]{leftmargin=\parindent,labelindent=\parindent}

\makenoidxglossaries
\setacronymstyle{long-short}

\newglossaryentry{riscv}
{
    name={RISC-V},
    % TODO: description
    description={}
}

% TODO: descriptions
\newacronym{risc}{RISC}{reduced instruction set computer}
\newacronym{isa}{ISA}{instruction set architecture}
\newacronym[
    description={\gls{riscv} hardware thread}
]{hart}{hart}{RISC-V hardware thread}
\newacronym{pc}{PC}{program counter register}
\newacronym{lr}{LR}{link register}
\newacronym{sp}{SP}{stack pointer register}
\newacronym{csr}{CSR}{control and status register}
\newacronym{abi}{ABI}{application binary interface}
\newacronym{aee}{AEE}{application execution environment}
\newacronym{os}{OS}{operating system}
\newacronym{sbi}{SBI}{supervisor binary interface}
\newacronym{see}{SEE}{supervisor execution environment}
\newacronym{rsa}{RSA}{Rivest–Shamir–Adleman}
\newacronym{nmi}{NMI}{non-maskable interrupt}
\newacronym{alu}{ALU}{arithmetic logic unit}
\newacronym{pma}{PMA}{phsyical memory attribute}
\newacronym{pmp}{PMP}{physical memory protection}
\newacronym{hdl}{HDL}{hardware description language}

\newacronym{jal}{JAL}{jump and link}
\newacronym{jalr}{JALR}{jump and link register}
\newacronym{ecall}{ECALL}{environment call}
\newacronym{ebreak}{EBREAK}{environment breakpoint}
\newacronym{mret}{MRET}{machine trap return}
\newacronym{uret}{URET}{user trap return}
\newacronym{nop}{NOP}{no-operation}

% timer and performance counting CSRs
\newacronym{mtime}{mtime}{machine time}
\newacronym{mtimecmp}{mtimecmp}{machine time compare}
\newacronym{mcycle}{mcycle}{machine cycle counter}
\newacronym{minstret}{minstret}{machine retired instructions counter}
\newacronym{mhpmcountern}{mhpmcounter$n$}{machine event counter}
\newacronym{mhpmeventn}{mhpmevent$n$}{machine event selector}
\newacronym{mcounteren}{mcounteren}{machine counter-enable}

% trap handling CSRs
\newacronym{mstatus}{mstatus}{machine status}
\newacronym{mtvec}{mtvec}{machine trap-vector base-address}
\newacronym{mip}{mip}{machine interrupt pending}
\newacronym{mie}{mie}{machine interrupt enable}
\newacronym{mscratch}{mscratch}{machine scratch}
\newacronym{mepc}{mepc}{machine exception program counter}
\newacronym{mcause}{mcause}{machine cause}
\newacronym{mtval}{mtval}{machine trap value}
\newacronym{medeleg}{medeleg}{machine exception delegation}
\newacronym{mideleg}{mideleg}{machine interrupts delegation}

\newacronym{ustatus}{ustatus}{user status}
\newacronym{uip}{uip}{user interrupt pending}
\newacronym{uie}{uie}{user interrupt enable}
\newacronym{utvec}{utvec}{user trap-vector base-address}
\newacronym{uscratch}{uscratch}{user scratch}
\newacronym{uepc}{uepc}{user exception program counter}
\newacronym{ucause}{ucause}{user cause}
\newacronym{utval}{utval}{user trap value}

\newacronym{pmpcfg}{pmpcfg}{phsyical memory protection configuration}
\newacronym{pmacfg}{pmacfg}{phsyical memory attributes configuration}

\sloppy

\hyphenation{im-ple-ment-ed}

\begin{document}

\begin{titlepage}
    \centering
    \par
    \vspace{1cm}
    {\scshape\LARGE Universität Leipzig} \par
    \vspace{0.3cm}
    {\scshape\Large Fakultät für Mathematik und Informatik} \par
    {\scshape\Large Abteilung Technische Informatik} \par
    \vspace{2.3cm}
    {\huge\bfseries Securing an Architecture} \par
    {\Large Applying Information Flow Control Policie to an Architectural Specification} \par
    \vspace{1.5cm}
    {\scshape\Large Masterarbeit} \par
    \vspace{0.3cm}
    {\large Leipzig, \today} \par
    \vspace {1.5cm}
    {
        vorgelegt von: \par
        Felix Linker \par
        M.Sc. Informatik
    }
    \vfill
    \begin{multicols}{2}
        Betreuender Hochschullehrer: \par
        Prof. Dr. Martin Bogdan \par
        \columnbreak
        Zweitbetreut durch: \par
        Dr. Alastair Reid
    \end{multicols}
\end{titlepage}

\newpage

\tableofcontents
\thispagestyle{empty}

\newpage

\setcounter{page}{1}

\input{sections/introduction.tex}
\input{sections/background.tex}
\input{sections/risc-v.tex}
\input{sections/model.tex}
\input{sections/checking.tex}
\input{sections/results.tex}
\input{sections/conclusion.tex}

\bibliography{references}
\bibliographystyle{alpha}

\end{document}
