=====
SETUP
0.259
6.892
7.152
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n68_s5
3.172
3.585
i2s_tx/n147_s4
3.869
4.282
i2s_tx/dacdat_s1
6.892
=====
SETUP
3.280
8.793
12.073
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n15_s0
8.372
8.793
i2s_tx/daclrc_nege_s0
8.793
=====
SETUP
3.289
8.781
12.069
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n13_s0
8.368
8.781
i2s_tx/daclrc_pose_s0
8.781
=====
SETUP
5.021
3.197
8.218
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_5_s0
2.159
2.465
i2s_tx/dacfifo_rddata_r0_5_s0
3.197
=====
SETUP
5.059
3.161
8.220
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_13_s0
2.151
2.457
i2s_tx/dacfifo_rddata_r0_13_s0
3.161
=====
SETUP
5.060
3.153
8.212
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_8_s0
2.159
2.465
i2s_tx/dacfifo_rddata_r0_8_s0
3.153
=====
SETUP
5.075
3.145
8.220
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_14_s0
2.151
2.457
i2s_tx/dacfifo_rddata_r0_14_s0
3.145
=====
SETUP
5.085
3.133
8.218
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_4_s0
2.159
2.465
i2s_tx/dacfifo_rddata_r0_4_s0
3.133
=====
SETUP
2.653
4.497
7.150
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n68_s5
3.172
3.585
i2s_tx/n72_s1
4.287
4.497
i2s_tx/bit_cnt_3_s1
4.497
=====
SETUP
2.714
4.440
7.155
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n68_s5
3.172
3.585
i2s_tx/n69_s1
4.027
4.440
i2s_tx/bit_cnt_6_s1
4.440
=====
SETUP
2.714
4.440
7.155
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n68_s5
3.172
3.585
i2s_tx/n68_s1
4.027
4.440
i2s_tx/bit_cnt_7_s1
4.440
=====
SETUP
2.760
4.390
7.150
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n68_s5
3.172
3.585
i2s_tx/n73_s2
3.977
4.390
i2s_tx/bit_cnt_2_s1
4.390
=====
SETUP
2.791
4.367
7.159
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n68_s5
3.172
3.585
i2s_tx/n70_s2
4.135
4.367
i2s_tx/bit_cnt_5_s1
4.367
=====
SETUP
2.860
4.290
7.150
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n68_s5
3.172
3.585
i2s_tx/n74_s1
3.869
4.290
i2s_tx/bit_cnt_1_s1
4.290
=====
SETUP
2.908
4.036
6.945
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/state_1_s5
2.747
3.164
i2s_tx/state_1_s3
3.442
3.774
i2s_tx/state_0_s1
4.036
=====
SETUP
2.908
4.036
6.945
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/state_1_s5
2.747
3.164
i2s_tx/state_1_s3
3.442
3.774
i2s_tx/state_1_s1
4.036
=====
SETUP
3.042
4.110
7.153
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n68_s5
3.172
3.585
i2s_tx/n146_s6
3.697
4.110
i2s_tx/bit_cnt_0_s1
4.110
=====
SETUP
3.567
3.585
7.153
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.159
2.465
i2s_tx/n71_s4
2.747
3.168
i2s_tx/n71_s1
3.172
3.585
i2s_tx/bit_cnt_4_s1
3.585
=====
SETUP
3.656
3.298
6.955
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.155
2.461
i2s_tx/bit_cnt_7_s3
2.591
3.012
i2s_tx/bit_cnt_4_s1
3.298
=====
SETUP
3.658
3.298
6.957
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.155
2.461
i2s_tx/bit_cnt_7_s3
2.591
3.012
i2s_tx/bit_cnt_5_s1
3.298
=====
SETUP
3.658
3.298
6.957
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.155
2.461
i2s_tx/bit_cnt_7_s3
2.591
3.012
i2s_tx/bit_cnt_6_s1
3.298
=====
SETUP
3.658
3.298
6.957
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.155
2.461
i2s_tx/bit_cnt_7_s3
2.591
3.012
i2s_tx/bit_cnt_7_s1
3.298
=====
SETUP
3.824
3.128
6.952
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.155
2.461
i2s_tx/bit_cnt_7_s3
2.591
3.012
i2s_tx/bit_cnt_1_s1
3.128
=====
SETUP
3.824
3.128
6.952
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.155
2.461
i2s_tx/bit_cnt_7_s3
2.591
3.012
i2s_tx/bit_cnt_2_s1
3.128
=====
SETUP
3.824
3.128
6.952
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.155
2.461
i2s_tx/bit_cnt_7_s3
2.591
3.012
i2s_tx/bit_cnt_3_s1
3.128
=====
HOLD
-0.773
0.581
1.353
I2S_DACLRC_ibuf
0.000
0.581
i2s_tx/daclrc_r0_s0
0.581
=====
HOLD
0.223
1.538
1.315
clk_ibuf
0.000
0.581
distortion_effect_0/abs_audio_in_12_s0
1.293
1.437
distortion_effect_0/distortion_lut_distortion_lut_0_0_s
1.538
=====
HOLD
0.223
1.538
1.315
clk_ibuf
0.000
0.581
distortion_effect_0/abs_audio_in_9_s0
1.293
1.437
distortion_effect_0/distortion_lut_distortion_lut_0_0_s
1.538
=====
HOLD
0.225
1.538
1.313
clk_ibuf
0.000
0.581
dacfifo_writedata_12_s0
1.293
1.437
i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.538
=====
HOLD
0.231
1.546
1.315
clk_ibuf
0.000
0.581
distortion_effect_0/abs_audio_in_4_s0
1.301
1.445
distortion_effect_0/distortion_lut_distortion_lut_0_0_s
1.546
=====
HOLD
0.275
1.566
1.291
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/bit_cnt_5_s1
1.266
1.407
i2s_rx/n403_s8
1.413
1.566
i2s_rx/bit_cnt_5_s1
1.566
=====
HOLD
0.275
1.566
1.291
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/bit_cnt_6_s1
1.266
1.407
i2s_rx/n402_s6
1.413
1.566
i2s_rx/bit_cnt_6_s1
1.566
=====
HOLD
0.275
1.598
1.323
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/i2c_sclk_s0
1.298
1.439
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n502_s18
1.445
1.598
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/i2c_sclk_s0
1.598
=====
HOLD
0.275
1.608
1.333
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/state.CHECK_ACK_s0
1.308
1.449
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n492_s13
1.455
1.608
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/state.CHECK_ACK_s0
1.608
=====
HOLD
0.275
1.578
1.303
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4
1.278
1.419
WM8960_Init/I2C_Init_Dev/i2c_control/n293_s11
1.425
1.578
WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4
1.578
=====
HOLD
0.276
6.625
6.349
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_0_s1
6.307
6.463
i2s_tx/n146_s6
6.472
6.625
i2s_tx/bit_cnt_0_s1
6.625
=====
HOLD
0.278
1.578
1.300
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/wrreg_req_s5
1.275
1.416
WM8960_Init/I2C_Init_Dev/n75_s7
1.425
1.578
WM8960_Init/I2C_Init_Dev/wrreg_req_s5
1.578
=====
HOLD
0.278
1.579
1.301
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/state_1_s0
1.276
1.417
WM8960_Init/I2C_Init_Dev/n76_s1
1.426
1.579
WM8960_Init/I2C_Init_Dev/state_1_s0
1.579
=====
HOLD
0.279
6.622
6.343
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/state_1_s1
6.301
6.457
i2s_tx/n137_s7
6.469
6.622
i2s_tx/state_1_s1
6.622
=====
HOLD
0.281
1.606
1.325
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1
1.300
1.441
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n495_s20
1.453
1.606
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1
1.606
=====
HOLD
0.281
1.590
1.309
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0
1.284
1.425
WM8960_Init/I2C_Init_Dev/i2c_control/n238_s10
1.437
1.590
WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0
1.590
=====
HOLD
0.298
1.613
1.315
clk_ibuf
0.000
0.581
distortion_effect_0/abs_audio_in_11_s0
1.293
1.437
distortion_effect_0/distortion_lut_distortion_lut_0_0_s
1.613
=====
HOLD
0.300
1.613
1.313
clk_ibuf
0.000
0.581
dacfifo_writedata_10_s0
1.293
1.437
i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.613
=====
HOLD
0.300
1.613
1.313
clk_ibuf
0.000
0.581
dacfifo_writedata_9_s0
1.293
1.437
i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.613
=====
HOLD
0.300
1.664
1.364
I2S_BCLK_ibuf
0.000
0.581
i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_8_s0
1.304
1.445
i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_8_s0
1.664
=====
HOLD
0.300
1.662
1.362
clk_ibuf
0.000
0.581
i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_5_s0
1.302
1.443
i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_5_s0
1.662
=====
HOLD
0.300
1.664
1.364
clk_ibuf
0.000
0.581
i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_7_s0
1.304
1.445
i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_7_s0
1.664
=====
HOLD
0.300
1.637
1.337
clk_ibuf
0.000
0.581
i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_1_s0
1.277
1.418
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_1_s0
1.637
=====
HOLD
0.300
1.630
1.330
clk_ibuf
0.000
0.581
i2s_rx/adc_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_7_s0
1.270
1.411
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_7_s0
1.630
=====
HOLD
0.300
1.646
1.346
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_0_s0
1.286
1.427
i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_0_s0
1.646
