Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
Reading design: cpu_instructor_copy.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_instructor_copy.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_instructor_copy"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Use New Parser                     : yes
Top Module Name                    : cpu_instructor_copy
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\main-local\Documents\GitHub\FPGA\ipcore_dir\memory.vhd" into library work
Parsing entity <memory>.
Parsing architecture <memory_a> of entity <memory>.
Parsing VHDL file "C:\Users\main-local\Documents\GitHub\FPGA\cpu_instructor_copy.vhd" into library work
Parsing entity <cpu_instructor_copy>.
Parsing architecture <Behavioral> of entity <cpu_instructor_copy>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu_instructor_copy> (architecture <Behavioral>) from library <work>.

Elaborating entity <memory> (architecture <memory_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_instructor_copy>.
    Related source file is "C:\Users\main-local\Documents\GitHub\FPGA\cpu_instructor_copy.vhd".
    Found 21-bit register for signal <clock_divider.counter>.
    Found 6-bit register for signal <brain.pc>.
    Found 1-bit register for signal <cpu_clock>.
    Found 8-bit register for signal <brain.current_opcode>.
    Found 8-bit register for signal <register_a>.
    Found 16-bit register for signal <mem_addr>.
    Found 8-bit register for signal <mem_data_in>.
    Found 16-bit register for signal <brain.wide_buffer_int>.
    Found 4-bit register for signal <brain.delay>.
    Found 1-bit register for signal <mem_we>.
    Found 8-bit register for signal <porta>.
    Found 8-bit register for signal <portb>.
    Found 8-bit register for signal <portc>.
    Found 8-bit register for signal <portd>.
    Found finite state machine <FSM_0> for signal <brain.delay>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | cpu_clock (rising_edge)                        |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <n0256> created at line 203.
    Found 6-bit adder for signal <n0247> created at line 207.
    Found 8-bit adder for signal <brain.pc[5]_register_a[7]_add_17_OUT> created at line 211.
    Found 6-bit adder for signal <brain.pc[5]_GND_6_o_add_39_OUT> created at line 232.
    Found 6-bit adder for signal <brain.pc[5]_GND_6_o_add_93_OUT> created at line 285.
    Found 6-bit adder for signal <brain.pc[5]_GND_6_o_add_96_OUT> created at line 289.
    Found 6-bit adder for signal <GND_6_o_GND_6_o_add_150_OUT> created at line 340.
    Found 21-bit adder for signal <clock_divider.counter[20]_GND_6_o_add_187_OUT> created at line 358.
    Found 6-bit subtractor for signal <GND_6_o_GND_6_o_sub_13_OUT<5:0>> created at line 205.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_21_OUT<7:0>> created at line 214.
    Found 6-bit subtractor for signal <GND_6_o_GND_6_o_sub_96_OUT<5:0>> created at line 287.
    Found 8-bit shifter logical left for signal <register_a[7]_brain.pc[5]_shift_left_23_OUT> created at line 217
    Found 8-bit shifter logical right for signal <register_a[7]_brain.pc[5]_shift_right_26_OUT> created at line 220
    Found 8x8-bit multiplier for signal <n0165> created at line 223.
    Found 8-bit shifter rotate left for signal <register_a[7]_brain.pc[5]_rotate_left_32_OUT> created at line 226
    Found 8-bit shifter rotate right for signal <register_a[7]_brain.pc[5]_rotate_right_35_OUT> created at line 229
    Found 64x8-bit Read Only RAM for signal <brain.pc[5]_X_6_o_wide_mux_5_OUT>
    Found 64x8-bit Read Only RAM for signal <brain.pc[5]_X_6_o_wide_mux_11_OUT>
    Found 64x8-bit Read Only RAM for signal <n0251>
    Found 64x8-bit Read Only RAM for signal <brain.pc[5]_X_6_o_wide_mux_40_OUT>
    Found 64x8-bit Read Only RAM for signal <brain.pc[5]_X_6_o_wide_mux_94_OUT>
    Found 6-bit comparator greater for signal <n0008> created at line 195
    Found 8-bit comparator not equal for signal <n0055> created at line 282
    Found 8-bit comparator not equal for signal <n0062> created at line 301
    Summary:
	inferred   5 RAM(s).
	inferred   1 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 121 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_instructor_copy> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 64x8-bit single-port Read Only RAM                    : 5
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 21-bit adder                                          : 1
 6-bit adder                                           : 6
 6-bit subtractor                                      : 2
 8-bit addsub                                          : 1
# Registers                                            : 14
 1-bit register                                        : 2
 16-bit register                                       : 2
 21-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 3
 6-bit comparator greater                              : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 17
 8-bit 2-to-1 multiplexer                              : 13
# Logic shifters                                       : 4
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
 8-bit shifter rotate left                             : 1
 8-bit shifter rotate right                            : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <cpu_memory>.

Synthesizing (advanced) Unit <cpu_instructor_copy>.
The following registers are absorbed into counter <clock_divider.counter>: 1 register on signal <clock_divider.counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[5]_X_6_o_wide_mux_5_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <brain.pc>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0251> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0247>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[5]_X_6_o_wide_mux_40_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <brain.pc[5]_GND_6_o_add_39_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[5]_X_6_o_wide_mux_11_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0256>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_brain.pc[5]_X_6_o_wide_mux_94_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <brain.pc[5]_GND_6_o_add_93_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpu_instructor_copy> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 64x8-bit single-port distributed Read Only RAM        : 5
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 6-bit adder                                           : 6
 6-bit subtractor                                      : 2
 8-bit addsub                                          : 1
# Counters                                             : 1
 21-bit up counter                                     : 1
# Registers                                            : 100
 Flip-Flops                                            : 100
# Comparators                                          : 3
 6-bit comparator greater                              : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 17
 8-bit 2-to-1 multiplexer                              : 13
# Logic shifters                                       : 4
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
 8-bit shifter rotate left                             : 1
 8-bit shifter rotate right                            : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <brain.delay[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
-------------------
WARNING:Xst:1293 - FF/Latch <fsmfake0_2> has a constant value of 0 in block <cpu_instructor_copy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_3> has a constant value of 0 in block <cpu_instructor_copy>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cpu_instructor_copy> ...
INFO:Xst:2261 - The FF/Latch <fsmfake0_1> in Unit <cpu_instructor_copy> is equivalent to the following FF/Latch, which will be removed : <brain.delay_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_instructor_copy, actual ratio is 3.
FlipFlop brain.pc_0 has been replicated 2 time(s)
FlipFlop brain.pc_1 has been replicated 1 time(s)
FlipFlop brain.pc_2 has been replicated 1 time(s)
FlipFlop brain.pc_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_instructor_copy.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 392
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 20
#      LUT2                        : 12
#      LUT3                        : 28
#      LUT4                        : 22
#      LUT5                        : 41
#      LUT6                        : 201
#      MUXCY                       : 27
#      MUXF7                       : 3
#      VCC                         : 2
#      XORCY                       : 29
# FlipFlops/Latches                : 127
#      FD                          : 1
#      FDC                         : 21
#      FDCE                        : 12
#      FDE                         : 93
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             127  out of  18224     0%  
 Number of Slice LUTs:                  329  out of   9112     3%  
    Number used as Logic:               329  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    396
   Number with an unused Flip Flop:     269  out of    396    67%  
   Number with an unused LUT:            67  out of    396    16%  
   Number of fully used LUT-FF pairs:    60  out of    396    15%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                | 22    |
cpu_clock                          | BUFG                                                                                                                                 | 138   |
cpu_memory/N1                      | NONE(cpu_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 32    |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.260ns (Maximum Frequency: 107.997MHz)
   Minimum input arrival time before clock: 5.889ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.679ns (frequency: 271.817MHz)
  Total number of paths / destination ports: 253 / 23
-------------------------------------------------------------------------
Delay:               3.679ns (Levels of Logic = 2)
  Source:            clock_divider.counter_1 (FF)
  Destination:       cpu_clock (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_divider.counter_1 to cpu_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clock_divider.counter_1 (clock_divider.counter_1)
     LUT6:I0->O            1   0.203   0.944  GND_6_o_clock_divider.counter[20]_equal_187_o<20>1 (GND_6_o_clock_divider.counter[20]_equal_187_o<20>)
     LUT6:I0->O            1   0.203   0.579  GND_6_o_clock_divider.counter[20]_equal_187_o<20>4 (GND_6_o_clock_divider.counter[20]_equal_187_o)
     FDCE:CE                   0.322          cpu_clock
    ----------------------------------------
    Total                      3.679ns (1.175ns logic, 2.504ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_clock'
  Clock period: 9.260ns (frequency: 107.997MHz)
  Total number of paths / destination ports: 80921 / 848
-------------------------------------------------------------------------
Delay:               9.260ns (Levels of Logic = 8)
  Source:            brain.pc_4 (FF)
  Destination:       brain.pc_5 (FF)
  Source Clock:      cpu_clock rising
  Destination Clock: cpu_clock rising

  Data Path: brain.pc_4 to brain.pc_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            23   0.447   1.154  brain.pc_4 (brain.pc_4)
     LUT5:I4->O            9   0.205   0.934  Madd_n0247_xor<4>11 (Madd_brain.pc[5]_GND_6_o_add_96_OUT_lut<4>)
     LUT6:I4->O           20   0.203   1.321  n0251<7>1 (n0251<5>)
     LUT6:I3->O            1   0.205   0.808  brain.pc[5]_register_a[7]_not_equal_90_o1 (brain.pc[5]_register_a[7]_not_equal_90_o1)
     LUT5:I2->O            7   0.205   0.774  brain.pc[5]_register_a[7]_not_equal_90_o5 (brain.pc[5]_register_a[7]_not_equal_90_o)
     LUT6:I5->O            1   0.205   0.580  Mmux_n026068 (Mmux_n026068)
     LUT6:I5->O            1   0.205   0.580  Mmux_n0260611_SW0 (N77)
     LUT6:I5->O            1   0.205   0.924  Mmux_n0260611 (Madd_GND_6_o_GND_6_o_add_150_OUT_lut<5>)
     LUT6:I1->O            1   0.203   0.000  Mmux_GND_6_o_GND_6_o_mux_151_OUT61 (GND_6_o_GND_6_o_mux_151_OUT<5>)
     FDCE:D                    0.102          brain.pc_5
    ----------------------------------------
    Total                      9.260ns (2.185ns logic, 7.075ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.071ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       cpu_clock (FF)
  Destination Clock: clk rising

  Data Path: rst to cpu_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.222   1.419  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          cpu_clock
    ----------------------------------------
    Total                      3.071ns (1.652ns logic, 1.419ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_clock'
  Total number of paths / destination ports: 104 / 104
-------------------------------------------------------------------------
Offset:              5.889ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       portb_buf_0 (FF)
  Destination Clock: cpu_clock rising

  Data Path: rst to portb_buf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.222   1.420  rst_IBUF (rst_IBUF)
     LUT6:I5->O            1   0.205   0.580  _n0567_inv14_SW0 (N173)
     LUT6:I5->O            4   0.205   0.931  _n0567_inv14 (_n0567_inv14)
     LUT6:I2->O            8   0.203   0.802  _n0597_inv1 (_n0597_inv)
     FDE:CE                    0.322          portb_buf_0
    ----------------------------------------
    Total                      5.889ns (2.157ns logic, 3.732ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_clock'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            porta_buf_7 (FF)
  Destination:       porta<7> (PAD)
  Source Clock:      cpu_clock rising

  Data Path: porta_buf_7 to porta<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  porta_buf_7 (porta_buf_7)
     OBUF:I->O                 2.571          porta_7_OBUF (porta<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.679|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cpu_clock      |    9.260|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.87 secs
 
--> 

Total memory usage is 206968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    8 (   0 filtered)

