#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001f2b78ec830 .scope module, "circuito_exp4_desafio_tb" "circuito_exp4_desafio_tb" 2 18;
 .timescale -9 -9;
P_000001f2b78e1800 .param/l "clockPeriod" 0 2 37, +C4<00000000000000000000000000010100>;
v000001f2b7942480_0 .net "acertou_out", 0 0, v000001f2b793b690_0;  1 drivers
v000001f2b79423e0_0 .var "caso", 31 0;
v000001f2b7942840_0 .var "chaves_in", 3 0;
v000001f2b79413a0_0 .var "clock_in", 0 0;
v000001f2b7942ac0_0 .net "db_chaves_out", 6 0, v000001f2b78ee7a0_0;  1 drivers
v000001f2b7942a20_0 .net "db_contagem_out", 6 0, v000001f2b78ed440_0;  1 drivers
v000001f2b7941080_0 .net "db_estado_out", 6 0, v000001f2b78ee200_0;  1 drivers
v000001f2b7941da0_0 .net "db_igual_out", 0 0, L_000001f2b78f2d90;  1 drivers
v000001f2b7941800_0 .net "db_iniciar_out", 0 0, L_000001f2b78f39d0;  1 drivers
v000001f2b7942f20_0 .net "db_memoria_out", 6 0, v000001f2b78ede40_0;  1 drivers
v000001f2b7942340_0 .net "errou_out", 0 0, v000001f2b793b0f0_0;  1 drivers
v000001f2b7942160_0 .var "iniciar_in", 0 0;
v000001f2b7941b20_0 .net "pronto_out", 0 0, v000001f2b793c1d0_0;  1 drivers
v000001f2b79418a0_0 .var "reset_in", 0 0;
E_000001f2b78e1840 .event negedge, v000001f2b78ee020_0;
S_000001f2b78a2a70 .scope module, "dut" "circuito_exp4_desafio" 2 46, 3 1 0, S_000001f2b78ec830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 4 "chaves";
    .port_info 4 /OUTPUT 1 "pronto";
    .port_info 5 /OUTPUT 1 "acertou";
    .port_info 6 /OUTPUT 1 "errou";
    .port_info 7 /OUTPUT 1 "db_igual";
    .port_info 8 /OUTPUT 1 "db_iniciar";
    .port_info 9 /OUTPUT 1 "db_zeraC";
    .port_info 10 /OUTPUT 1 "db_contaC";
    .port_info 11 /OUTPUT 1 "db_fimC";
    .port_info 12 /OUTPUT 1 "db_zeraR";
    .port_info 13 /OUTPUT 1 "db_registraR";
    .port_info 14 /OUTPUT 7 "db_contagem";
    .port_info 15 /OUTPUT 7 "db_memoria";
    .port_info 16 /OUTPUT 7 "db_chaves";
    .port_info 17 /OUTPUT 7 "db_estado";
L_000001f2b78f39d0 .functor BUFZ 1, L_000001f2b78f3880, C4<0>, C4<0>, C4<0>;
L_000001f2b78f3880 .functor BUFZ 1, v000001f2b7942160_0, C4<0>, C4<0>, C4<0>;
L_000001f2b78f2e00 .functor BUFZ 1, v000001f2b793cdb0_0, C4<0>, C4<0>, C4<0>;
L_000001f2b78f3810 .functor BUFZ 1, v000001f2b793baf0_0, C4<0>, C4<0>, C4<0>;
L_000001f2b78f37a0 .functor BUFZ 1, v000001f2b78ee8e0_0, C4<0>, C4<0>, C4<0>;
L_000001f2b78f38f0 .functor BUFZ 1, v000001f2b793b230_0, C4<0>, C4<0>, C4<0>;
L_000001f2b78f36c0 .functor BUFZ 1, v000001f2b793cc70_0, C4<0>, C4<0>, C4<0>;
L_000001f2b78f2d90 .functor BUFZ 1, L_000001f2b78f3ab0, C4<0>, C4<0>, C4<0>;
v000001f2b793bc30_0 .net "acertou", 0 0, v000001f2b793b690_0;  alias, 1 drivers
v000001f2b793beb0_0 .net "chaves", 3 0, v000001f2b7942840_0;  1 drivers
v000001f2b793b190_0 .net "clock", 0 0, v000001f2b79413a0_0;  1 drivers
v000001f2b793c950_0 .net "db_chaves", 6 0, v000001f2b78ee7a0_0;  alias, 1 drivers
v000001f2b793b2d0_0 .net "db_contaC", 0 0, L_000001f2b78f3810;  1 drivers
v000001f2b793c130_0 .net "db_contagem", 6 0, v000001f2b78ed440_0;  alias, 1 drivers
v000001f2b793ca90_0 .net "db_estado", 6 0, v000001f2b78ee200_0;  alias, 1 drivers
v000001f2b793b730_0 .net "db_fimC", 0 0, L_000001f2b78f37a0;  1 drivers
v000001f2b793c630_0 .net "db_igual", 0 0, L_000001f2b78f2d90;  alias, 1 drivers
v000001f2b793c590_0 .net "db_iniciar", 0 0, L_000001f2b78f39d0;  alias, 1 drivers
v000001f2b793c090_0 .net "db_memoria", 6 0, v000001f2b78ede40_0;  alias, 1 drivers
v000001f2b793bcd0_0 .net "db_registraR", 0 0, L_000001f2b78f36c0;  1 drivers
v000001f2b793b370_0 .net "db_zeraC", 0 0, L_000001f2b78f2e00;  1 drivers
v000001f2b793b870_0 .net "db_zeraR", 0 0, L_000001f2b78f38f0;  1 drivers
v000001f2b793b9b0_0 .net "errou", 0 0, v000001f2b793b0f0_0;  alias, 1 drivers
v000001f2b793bf50_0 .net "iniciar", 0 0, v000001f2b7942160_0;  1 drivers
v000001f2b793bff0_0 .net "pronto", 0 0, v000001f2b793c1d0_0;  alias, 1 drivers
v000001f2b793c6d0_0 .net "reset", 0 0, v000001f2b79418a0_0;  1 drivers
v000001f2b793c770_0 .net "s_chaves", 3 0, L_000001f2b78f3420;  1 drivers
v000001f2b793c810_0 .net "s_contagem", 3 0, L_000001f2b78f35e0;  1 drivers
v000001f2b7942d40_0 .net "s_estado", 3 0, v000001f2b793b7d0_0;  1 drivers
v000001f2b7942e80_0 .net "s_memoria", 3 0, L_000001f2b78f33b0;  1 drivers
v000001f2b7942520_0 .net "wireContaC", 0 0, v000001f2b793baf0_0;  1 drivers
v000001f2b7941120_0 .net "wireFimC", 0 0, v000001f2b78ee8e0_0;  1 drivers
v000001f2b7942c00_0 .net "wireIgual", 0 0, L_000001f2b78f3ab0;  1 drivers
v000001f2b79428e0_0 .net "wireIniciar", 0 0, L_000001f2b78f3880;  1 drivers
v000001f2b7942de0_0 .net "wireRegistraR", 0 0, v000001f2b793cc70_0;  1 drivers
v000001f2b7942ca0_0 .net "wireZeraC", 0 0, v000001f2b793cdb0_0;  1 drivers
v000001f2b79414e0_0 .net "wireZeraR", 0 0, v000001f2b793b230_0;  1 drivers
S_000001f2b78a2d30 .scope module, "HEX0" "hexa7seg" 3 80, 4 23 0, S_000001f2b78a2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000001f2b78ed440_0 .var "display", 6 0;
v000001f2b78ed800_0 .net "hexa", 3 0, L_000001f2b78f35e0;  alias, 1 drivers
E_000001f2b78e1880 .event anyedge, v000001f2b78ed800_0;
S_000001f2b78b3400 .scope module, "HEX1" "hexa7seg" 3 85, 4 23 0, S_000001f2b78a2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000001f2b78ede40_0 .var "display", 6 0;
v000001f2b78ee160_0 .net "hexa", 3 0, L_000001f2b78f33b0;  alias, 1 drivers
E_000001f2b78e1780 .event anyedge, v000001f2b78ee160_0;
S_000001f2b78b3590 .scope module, "HEX2" "hexa7seg" 3 75, 4 23 0, S_000001f2b78a2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000001f2b78ee7a0_0 .var "display", 6 0;
v000001f2b78edb20_0 .net "hexa", 3 0, L_000001f2b78f3420;  alias, 1 drivers
E_000001f2b78e1300 .event anyedge, v000001f2b78edb20_0;
S_000001f2b78a74d0 .scope module, "HEX5" "hexa7seg" 3 90, 4 23 0, S_000001f2b78a2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000001f2b78ee200_0 .var "display", 6 0;
v000001f2b78ecd60_0 .net "hexa", 3 0, v000001f2b793b7d0_0;  alias, 1 drivers
E_000001f2b78e1ac0 .event anyedge, v000001f2b78ecd60_0;
S_000001f2b78a7660 .scope module, "fluxo" "exp4_fluxo_dados" 3 45, 5 17 0, S_000001f2b78a2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "chaves";
    .port_info 2 /INPUT 1 "zeraR";
    .port_info 3 /INPUT 1 "registraR";
    .port_info 4 /INPUT 1 "contaC";
    .port_info 5 /INPUT 1 "zeraC";
    .port_info 6 /OUTPUT 1 "chavesIgualMemoria";
    .port_info 7 /OUTPUT 1 "fimC";
    .port_info 8 /OUTPUT 4 "db_contagem";
    .port_info 9 /OUTPUT 4 "db_chaves";
    .port_info 10 /OUTPUT 4 "db_memoria";
L_000001f2b78f35e0 .functor BUFZ 4, v000001f2b78ee700_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f2b78f3420 .functor BUFZ 4, v000001f2b78d9b30_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f2b78f33b0 .functor BUFZ 4, v000001f2b78eec00_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f2b78f3340 .functor NOT 1, v000001f2b793cdb0_0, C4<0>, C4<0>, C4<0>;
v000001f2b78d9e50_0 .net "AGBo", 0 0, L_000001f2b78f2f50;  1 drivers
v000001f2b793ba50_0 .net "ALBo", 0 0, L_000001f2b78f31f0;  1 drivers
v000001f2b793bd70_0 .net "chaves", 3 0, v000001f2b7942840_0;  alias, 1 drivers
v000001f2b793c9f0_0 .net "chavesIgualMemoria", 0 0, L_000001f2b78f3ab0;  alias, 1 drivers
v000001f2b793c4f0_0 .net "clock", 0 0, v000001f2b79413a0_0;  alias, 1 drivers
v000001f2b793c450_0 .net "contaC", 0 0, v000001f2b793baf0_0;  alias, 1 drivers
v000001f2b793ce50_0 .net "db_chaves", 3 0, L_000001f2b78f3420;  alias, 1 drivers
v000001f2b793be10_0 .net "db_contagem", 3 0, L_000001f2b78f35e0;  alias, 1 drivers
v000001f2b793b5f0_0 .net "db_memoria", 3 0, L_000001f2b78f33b0;  alias, 1 drivers
v000001f2b793cbd0_0 .net "fimC", 0 0, v000001f2b78ee8e0_0;  alias, 1 drivers
v000001f2b793cef0_0 .net "registraR", 0 0, v000001f2b793cc70_0;  alias, 1 drivers
v000001f2b793b550_0 .net "s_chaves", 3 0, v000001f2b78d9b30_0;  1 drivers
v000001f2b793b410_0 .net "s_dado", 3 0, v000001f2b78eec00_0;  1 drivers
v000001f2b793cb30_0 .net "s_endereco", 3 0, v000001f2b78ee700_0;  1 drivers
v000001f2b793b050_0 .net "zeraC", 0 0, v000001f2b793cdb0_0;  alias, 1 drivers
v000001f2b793b910_0 .net "zeraR", 0 0, v000001f2b793b230_0;  alias, 1 drivers
S_000001f2b7899be0 .scope module, "comparador" "comparador_85" 5 68, 6 16 0, S_000001f2b78a7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALBi";
    .port_info 1 /INPUT 1 "AGBi";
    .port_info 2 /INPUT 1 "AEBi";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 1 "ALBo";
    .port_info 6 /OUTPUT 1 "AGBo";
    .port_info 7 /OUTPUT 1 "AEBo";
L_000001f2b78f3c00 .functor NOT 5, L_000001f2b7941620, C4<00000>, C4<00000>, C4<00000>;
L_000001f2b78f31f0 .functor NOT 1, L_000001f2b79411c0, C4<0>, C4<0>, C4<0>;
L_000001f2b78f3500 .functor NOT 5, L_000001f2b7941bc0, C4<00000>, C4<00000>, C4<00000>;
L_000001f2b78f2f50 .functor NOT 1, L_000001f2b79420c0, C4<0>, C4<0>, C4<0>;
L_000001f2b79e2ab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001f2b78f3ab0 .functor AND 1, L_000001f2b7942200, L_000001f2b79e2ab0, C4<1>, C4<1>;
v000001f2b78edc60_0 .net "A", 3 0, v000001f2b78eec00_0;  alias, 1 drivers
v000001f2b78ecea0_0 .net "AEBi", 0 0, L_000001f2b79e2ab0;  1 drivers
v000001f2b78ed3a0_0 .net "AEBo", 0 0, L_000001f2b78f3ab0;  alias, 1 drivers
L_000001f2b79e2a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2b78ed1c0_0 .net "AGBi", 0 0, L_000001f2b79e2a68;  1 drivers
v000001f2b78ee660_0 .net "AGBo", 0 0, L_000001f2b78f2f50;  alias, 1 drivers
L_000001f2b79e2a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2b78ed760_0 .net "ALBi", 0 0, L_000001f2b79e2a20;  1 drivers
v000001f2b78ed580_0 .net "ALBo", 0 0, L_000001f2b78f31f0;  alias, 1 drivers
v000001f2b78ece00_0 .net "B", 3 0, v000001f2b78d9b30_0;  alias, 1 drivers
v000001f2b78ee3e0_0 .net "CSG", 4 0, L_000001f2b7942b60;  1 drivers
v000001f2b78ecf40_0 .net "CSL", 4 0, L_000001f2b79416c0;  1 drivers
v000001f2b78ed940_0 .net *"_ivl_0", 4 0, L_000001f2b7941620;  1 drivers
v000001f2b78ee0c0_0 .net *"_ivl_10", 4 0, L_000001f2b7942020;  1 drivers
L_000001f2b79e2af8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f2b78edbc0_0 .net *"_ivl_12", 4 0, L_000001f2b79e2af8;  1 drivers
v000001f2b78ed080_0 .net *"_ivl_19", 0 0, L_000001f2b79411c0;  1 drivers
v000001f2b78ed8a0_0 .net *"_ivl_22", 4 0, L_000001f2b7941a80;  1 drivers
L_000001f2b79e2990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2b78edd00_0 .net *"_ivl_25", 0 0, L_000001f2b79e2990;  1 drivers
v000001f2b78ecfe0_0 .net *"_ivl_26", 4 0, L_000001f2b7941bc0;  1 drivers
L_000001f2b79e29d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2b78edda0_0 .net *"_ivl_29", 0 0, L_000001f2b79e29d8;  1 drivers
L_000001f2b79e2900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2b78ed120_0 .net *"_ivl_3", 0 0, L_000001f2b79e2900;  1 drivers
v000001f2b78ee480_0 .net *"_ivl_30", 4 0, L_000001f2b78f3500;  1 drivers
v000001f2b78ed4e0_0 .net *"_ivl_32", 4 0, L_000001f2b7941580;  1 drivers
L_000001f2b79e2b40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f2b78ee520_0 .net *"_ivl_34", 4 0, L_000001f2b79e2b40;  1 drivers
v000001f2b78edee0_0 .net *"_ivl_4", 4 0, L_000001f2b78f3c00;  1 drivers
v000001f2b78ee2a0_0 .net *"_ivl_41", 0 0, L_000001f2b79420c0;  1 drivers
v000001f2b78ed9e0_0 .net *"_ivl_44", 0 0, L_000001f2b7942200;  1 drivers
v000001f2b78eea20_0 .net *"_ivl_6", 4 0, L_000001f2b7941940;  1 drivers
L_000001f2b79e2948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2b78eda80_0 .net *"_ivl_9", 0 0, L_000001f2b79e2948;  1 drivers
L_000001f2b7941620 .concat [ 4 1 0 0], v000001f2b78eec00_0, L_000001f2b79e2900;
L_000001f2b7941940 .concat [ 4 1 0 0], v000001f2b78d9b30_0, L_000001f2b79e2948;
L_000001f2b7942020 .arith/sum 5, L_000001f2b78f3c00, L_000001f2b7941940;
L_000001f2b79416c0 .arith/sum 5, L_000001f2b7942020, L_000001f2b79e2af8;
L_000001f2b79411c0 .part L_000001f2b79416c0, 4, 1;
L_000001f2b7941a80 .concat [ 4 1 0 0], v000001f2b78eec00_0, L_000001f2b79e2990;
L_000001f2b7941bc0 .concat [ 4 1 0 0], v000001f2b78d9b30_0, L_000001f2b79e29d8;
L_000001f2b7941580 .arith/sum 5, L_000001f2b7941a80, L_000001f2b78f3500;
L_000001f2b7942b60 .arith/sum 5, L_000001f2b7941580, L_000001f2b79e2b40;
L_000001f2b79420c0 .part L_000001f2b7942b60, 4, 1;
L_000001f2b7942200 .cmp/eq 4, v000001f2b78eec00_0, v000001f2b78d9b30_0;
S_000001f2b7899d70 .scope module, "contador" "contador_163" 5 42, 7 16 0, S_000001f2b78a7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "ent";
    .port_info 4 /INPUT 1 "enp";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "rco";
L_000001f2b79e28b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f2b78edf80_0 .net "D", 3 0, L_000001f2b79e28b8;  1 drivers
v000001f2b78ee700_0 .var "Q", 3 0;
v000001f2b78ee020_0 .net "clock", 0 0, v000001f2b79413a0_0;  alias, 1 drivers
v000001f2b78ee980_0 .net "clr", 0 0, L_000001f2b78f3340;  1 drivers
v000001f2b78ee340_0 .net "enp", 0 0, v000001f2b793baf0_0;  alias, 1 drivers
L_000001f2b79e2870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f2b78ee5c0_0 .net "ent", 0 0, L_000001f2b79e2870;  1 drivers
L_000001f2b79e2828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f2b78ee840_0 .net "ld", 0 0, L_000001f2b79e2828;  1 drivers
v000001f2b78ee8e0_0 .var "rco", 0 0;
E_000001f2b78e1640 .event anyedge, v000001f2b78ee5c0_0, v000001f2b78ee700_0;
E_000001f2b78e1cc0 .event posedge, v000001f2b78ee020_0;
S_000001f2b79cc990 .scope module, "mem" "sync_rom_16x4" 5 53, 8 13 0, S_000001f2b78a7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /OUTPUT 4 "data_out";
v000001f2b78eeac0_0 .net "address", 3 0, v000001f2b78ee700_0;  alias, 1 drivers
v000001f2b78eeb60_0 .net "clock", 0 0, v000001f2b79413a0_0;  alias, 1 drivers
v000001f2b78eec00_0 .var "data_out", 3 0;
S_000001f2b79ccb20 .scope module, "reg1" "registrador_4" 5 59, 9 13 0, S_000001f2b78a7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v000001f2b78d9950_0 .net "D", 3 0, v000001f2b7942840_0;  alias, 1 drivers
v000001f2b78d9b30_0 .var "IQ", 3 0;
v000001f2b78da490_0 .net "Q", 3 0, v000001f2b78d9b30_0;  alias, 1 drivers
v000001f2b78d9bd0_0 .net "clear", 0 0, v000001f2b793b230_0;  alias, 1 drivers
v000001f2b78d9d10_0 .net "clock", 0 0, v000001f2b79413a0_0;  alias, 1 drivers
v000001f2b78d9db0_0 .net "enable", 0 0, v000001f2b793cc70_0;  alias, 1 drivers
E_000001f2b78e1d00 .event posedge, v000001f2b78d9bd0_0, v000001f2b78ee020_0;
S_000001f2b78c0780 .scope module, "uc" "exp4_unidade_controle" 3 59, 10 15 0, S_000001f2b78a2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 1 "fimC";
    .port_info 4 /INPUT 1 "igual";
    .port_info 5 /OUTPUT 1 "zeraC";
    .port_info 6 /OUTPUT 1 "contaC";
    .port_info 7 /OUTPUT 1 "zeraR";
    .port_info 8 /OUTPUT 1 "registraR";
    .port_info 9 /OUTPUT 1 "pronto";
    .port_info 10 /OUTPUT 4 "db_estado";
    .port_info 11 /OUTPUT 1 "acertou";
    .port_info 12 /OUTPUT 1 "errou";
P_000001f2b78c0910 .param/l "comparacao" 0 10 37, C4<0101>;
P_000001f2b78c0948 .param/l "errouState" 0 10 40, C4<1101>;
P_000001f2b78c0980 .param/l "fim" 0 10 39, C4<1100>;
P_000001f2b78c09b8 .param/l "inicial" 0 10 34, C4<0000>;
P_000001f2b78c09f0 .param/l "preparacao" 0 10 35, C4<0001>;
P_000001f2b78c0a28 .param/l "proximo" 0 10 38, C4<0110>;
P_000001f2b78c0a60 .param/l "registra" 0 10 36, C4<0100>;
v000001f2b793c3b0_0 .var "Eatual", 3 0;
v000001f2b793c270_0 .var "Eprox", 3 0;
v000001f2b793b690_0 .var "acertou", 0 0;
v000001f2b793c8b0_0 .net "clock", 0 0, v000001f2b79413a0_0;  alias, 1 drivers
v000001f2b793baf0_0 .var "contaC", 0 0;
v000001f2b793b7d0_0 .var "db_estado", 3 0;
v000001f2b793b0f0_0 .var "errou", 0 0;
v000001f2b793bb90_0 .net "fimC", 0 0, v000001f2b78ee8e0_0;  alias, 1 drivers
v000001f2b793b4b0_0 .net "igual", 0 0, L_000001f2b78f3ab0;  alias, 1 drivers
v000001f2b793c310_0 .net "iniciar", 0 0, L_000001f2b78f3880;  alias, 1 drivers
v000001f2b793c1d0_0 .var "pronto", 0 0;
v000001f2b793cc70_0 .var "registraR", 0 0;
v000001f2b793cd10_0 .net "reset", 0 0, v000001f2b79418a0_0;  alias, 1 drivers
v000001f2b793cdb0_0 .var "zeraC", 0 0;
v000001f2b793b230_0 .var "zeraR", 0 0;
E_000001f2b78e1680 .event anyedge, v000001f2b793c3b0_0;
E_000001f2b78e1740 .event anyedge, v000001f2b793c3b0_0, v000001f2b793c310_0, v000001f2b78ee8e0_0, v000001f2b78ed3a0_0;
E_000001f2b78e1a00 .event posedge, v000001f2b793cd10_0, v000001f2b78ee020_0;
    .scope S_000001f2b7899d70;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2b78ee700_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000001f2b7899d70;
T_1 ;
    %wait E_000001f2b78e1cc0;
    %load/vec4 v000001f2b78ee980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2b78ee700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f2b78ee840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f2b78edf80_0;
    %assign/vec4 v000001f2b78ee700_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001f2b78ee5c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001f2b78ee340_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001f2b78ee700_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f2b78ee700_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001f2b78ee700_0;
    %assign/vec4 v000001f2b78ee700_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f2b7899d70;
T_2 ;
    %wait E_000001f2b78e1640;
    %load/vec4 v000001f2b78ee5c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001f2b78ee700_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b78ee8e0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b78ee8e0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f2b79cc990;
T_3 ;
    %wait E_000001f2b78e1cc0;
    %load/vec4 v000001f2b78eeac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b78eec00_0, 0, 4;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f2b79ccb20;
T_4 ;
    %wait E_000001f2b78e1d00;
    %load/vec4 v000001f2b78d9bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2b78d9b30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f2b78d9db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001f2b78d9950_0;
    %assign/vec4 v000001f2b78d9b30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f2b78c0780;
T_5 ;
    %wait E_000001f2b78e1a00;
    %load/vec4 v000001f2b793cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2b793c3b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f2b793c270_0;
    %assign/vec4 v000001f2b793c3b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f2b78c0780;
T_6 ;
    %wait E_000001f2b78e1740;
    %load/vec4 v000001f2b793c3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2b793c270_0, 0, 4;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v000001f2b793c310_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %store/vec4 v000001f2b793c270_0, 0, 4;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b793c270_0, 0, 4;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f2b793c270_0, 0, 4;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v000001f2b793bb90_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %load/vec4 v000001f2b793b4b0_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_6.13, 9;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_6.14, 9;
T_6.13 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.14, 9;
 ; End of false expr.
    %blend;
T_6.14;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %store/vec4 v000001f2b793c270_0, 0, 4;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b793c270_0, 0, 4;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2b793c270_0, 0, 4;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2b793c270_0, 0, 4;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f2b78c0780;
T_7 ;
    %wait E_000001f2b78e1680;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_7.2;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v000001f2b793cdb0_0, 0, 1;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_7.5;
    %flag_mov 8, 4;
    %jmp/0 T_7.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.4, 8;
T_7.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.4, 8;
 ; End of false expr.
    %blend;
T_7.4;
    %store/vec4 v000001f2b793b230_0, 0, 1;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v000001f2b793cc70_0, 0, 1;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v000001f2b793baf0_0, 0, 1;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 12, 0, 4;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
T_7.12;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v000001f2b793c1d0_0, 0, 1;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 12, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %store/vec4 v000001f2b793b690_0, 0, 1;
    %load/vec4 v000001f2b793c3b0_0;
    %cmpi/e 13, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %store/vec4 v000001f2b793b0f0_0, 0, 1;
    %load/vec4 v000001f2b793c3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f2b793b7d0_0, 0, 4;
    %jmp T_7.24;
T_7.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2b793b7d0_0, 0, 4;
    %jmp T_7.24;
T_7.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b793b7d0_0, 0, 4;
    %jmp T_7.24;
T_7.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b793b7d0_0, 0, 4;
    %jmp T_7.24;
T_7.20 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f2b793b7d0_0, 0, 4;
    %jmp T_7.24;
T_7.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f2b793b7d0_0, 0, 4;
    %jmp T_7.24;
T_7.22 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001f2b793b7d0_0, 0, 4;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f2b78b3590;
T_8 ;
    %wait E_000001f2b78e1300;
    %load/vec4 v000001f2b78edb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001f2b78ee7a0_0, 0, 7;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f2b78a2d30;
T_9 ;
    %wait E_000001f2b78e1880;
    %load/vec4 v000001f2b78ed800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001f2b78ed440_0, 0, 7;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f2b78b3400;
T_10 ;
    %wait E_000001f2b78e1780;
    %load/vec4 v000001f2b78ee160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001f2b78ede40_0, 0, 7;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f2b78a74d0;
T_11 ;
    %wait E_000001f2b78e1ac0;
    %load/vec4 v000001f2b78ecd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001f2b78ee200_0, 0, 7;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f2b78ec830;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b79413a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b79418a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b7942160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000001f2b78ec830;
T_13 ;
    %delay 10, 0;
    %load/vec4 v000001f2b79413a0_0;
    %inv;
    %store/vec4 v000001f2b79413a0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001f2b78ec830;
T_14 ;
    %vpi_call 2 64 "$display", "Inicio da simulacao" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b79413a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b79418a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b7942160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b79418a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b79418a0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b7942160_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b7942160_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 40, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b79413a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b79418a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b7942160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b79418a0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b79418a0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2b7942160_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2b7942160_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 40, 0;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %wait E_000001f2b78e1840;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f2b7942840_0, 0, 4;
    %delay 60, 0;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v000001f2b79423e0_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 252 "$display", "Fim da simulacao" {0 0 0};
    %vpi_call 2 253 "$stop" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "circuito_exp4_desafio_tb.v";
    "circuito_exp4_desafio.v";
    "hexa7seg.v";
    "exp4_fluxo_dados.v";
    "comparador_85.v";
    "contador_163.v";
    "sync_rom_16x4.v";
    "registrador_4.v";
    "exp4_unidade_controle.v";
