

================================================================
== Vitis HLS Report for 'Linear_layer_k_1'
================================================================
* Date:           Thu Sep 14 03:44:55 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    19388|    19388|  64.562 us|  64.562 us|  19388|  19388|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Linear_layer_k_1_Pipeline_l_j1_fu_158         |Linear_layer_k_1_Pipeline_l_j1         |      770|      770|   2.564 us|   2.564 us|    770|    770|       no|
        |grp_gemm_systolic_array_qkv_12646_12647_1_fu_180  |gemm_systolic_array_qkv_12646_12647_1  |    18614|    18614|  61.985 us|  61.985 us|  18614|  18614|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   304|   116304|   121092|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      668|    -|
|Register             |        -|     -|       16|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|   304|   116320|   121766|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    10|       13|       28|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|        4|        9|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+-----+--------+--------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +--------------------------------------------------+---------------------------------------+---------+-----+--------+--------+-----+
    |grp_Linear_layer_k_1_Pipeline_l_j1_fu_158         |Linear_layer_k_1_Pipeline_l_j1         |        0|    0|      23|      77|    0|
    |grp_gemm_systolic_array_qkv_12646_12647_1_fu_180  |gemm_systolic_array_qkv_12646_12647_1  |        0|  304|  116281|  121015|    0|
    +--------------------------------------------------+---------------------------------------+---------+-----+--------+--------+-----+
    |Total                                             |                                       |        0|  304|  116304|  121092|    0|
    +--------------------------------------------------+---------------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf18_U            |Linear_layer_k_1_buf18_ROM_AUTO_1R           |       15|  0|   0|    0|   512|   32|     1|        16384|
    |buf2_V_U           |Linear_layer_k_1_buf2_V_ROM_AUTO_1R          |        1|  0|   0|    0|   768|   12|     1|         9216|
    |inp_buf_data_U     |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_31_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_32_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_33_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_34_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_35_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_36_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_37_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_38_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_39_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_40_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_41_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_42_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_43_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_44_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    |inp_buf_data_45_U  |Linear_layer_k_1_inp_buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   768|    8|     1|         6144|
    +-------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                             |       32|  0|   0|    0| 13568|  172|    18|       123904|
    +-------------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_qkv_12646_12647_1_fu_180_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_qkv_12646_12647_1_fu_180_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0|   6|           3|           3|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  31|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |inp_buf_data_31_address0  |  14|          3|   10|         30|
    |inp_buf_data_31_ce0       |  14|          3|    1|          3|
    |inp_buf_data_31_we0       |   9|          2|    1|          2|
    |inp_buf_data_32_address0  |  14|          3|   10|         30|
    |inp_buf_data_32_ce0       |  14|          3|    1|          3|
    |inp_buf_data_32_we0       |   9|          2|    1|          2|
    |inp_buf_data_33_address0  |  14|          3|   10|         30|
    |inp_buf_data_33_ce0       |  14|          3|    1|          3|
    |inp_buf_data_33_we0       |   9|          2|    1|          2|
    |inp_buf_data_34_address0  |  14|          3|   10|         30|
    |inp_buf_data_34_ce0       |  14|          3|    1|          3|
    |inp_buf_data_34_we0       |   9|          2|    1|          2|
    |inp_buf_data_35_address0  |  14|          3|   10|         30|
    |inp_buf_data_35_ce0       |  14|          3|    1|          3|
    |inp_buf_data_35_we0       |   9|          2|    1|          2|
    |inp_buf_data_36_address0  |  14|          3|   10|         30|
    |inp_buf_data_36_ce0       |  14|          3|    1|          3|
    |inp_buf_data_36_we0       |   9|          2|    1|          2|
    |inp_buf_data_37_address0  |  14|          3|   10|         30|
    |inp_buf_data_37_ce0       |  14|          3|    1|          3|
    |inp_buf_data_37_we0       |   9|          2|    1|          2|
    |inp_buf_data_38_address0  |  14|          3|   10|         30|
    |inp_buf_data_38_ce0       |  14|          3|    1|          3|
    |inp_buf_data_38_we0       |   9|          2|    1|          2|
    |inp_buf_data_39_address0  |  14|          3|   10|         30|
    |inp_buf_data_39_ce0       |  14|          3|    1|          3|
    |inp_buf_data_39_we0       |   9|          2|    1|          2|
    |inp_buf_data_40_address0  |  14|          3|   10|         30|
    |inp_buf_data_40_ce0       |  14|          3|    1|          3|
    |inp_buf_data_40_we0       |   9|          2|    1|          2|
    |inp_buf_data_41_address0  |  14|          3|   10|         30|
    |inp_buf_data_41_ce0       |  14|          3|    1|          3|
    |inp_buf_data_41_we0       |   9|          2|    1|          2|
    |inp_buf_data_42_address0  |  14|          3|   10|         30|
    |inp_buf_data_42_ce0       |  14|          3|    1|          3|
    |inp_buf_data_42_we0       |   9|          2|    1|          2|
    |inp_buf_data_43_address0  |  14|          3|   10|         30|
    |inp_buf_data_43_ce0       |  14|          3|    1|          3|
    |inp_buf_data_43_we0       |   9|          2|    1|          2|
    |inp_buf_data_44_address0  |  14|          3|   10|         30|
    |inp_buf_data_44_ce0       |  14|          3|    1|          3|
    |inp_buf_data_44_we0       |   9|          2|    1|          2|
    |inp_buf_data_45_address0  |  14|          3|   10|         30|
    |inp_buf_data_45_ce0       |  14|          3|    1|          3|
    |inp_buf_data_45_we0       |   9|          2|    1|          2|
    |inp_buf_data_address0     |  14|          3|   10|         30|
    |inp_buf_data_ce0          |  14|          3|    1|          3|
    |inp_buf_data_we0          |   9|          2|    1|          2|
    |inp_k1_read               |   9|          2|    1|          2|
    |outp_k3_write             |   9|          2|    1|          2|
    |ps_id_c1_blk_n            |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 668|        144|  198|        576|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  5|   0|    5|          0|
    |ap_done_reg                                                            |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_qkv_12646_12647_1_fu_180_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_qkv_12646_12647_1_fu_180_ap_ready  |  1|   0|    1|          0|
    |grp_Linear_layer_k_1_Pipeline_l_j1_fu_158_ap_start_reg                 |  1|   0|    1|          0|
    |grp_gemm_systolic_array_qkv_12646_12647_1_fu_180_ap_start_reg          |  1|   0|    1|          0|
    |shl_ln_i_reg_252                                                       |  5|   0|    9|          4|
    |start_once_reg                                                         |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  | 16|   0|   20|          4|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  Linear_layer_k.1|  return value|
|inp_k1_dout              |   in|  128|     ap_fifo|            inp_k1|       pointer|
|inp_k1_num_data_valid    |   in|    3|     ap_fifo|            inp_k1|       pointer|
|inp_k1_fifo_cap          |   in|    3|     ap_fifo|            inp_k1|       pointer|
|inp_k1_empty_n           |   in|    1|     ap_fifo|            inp_k1|       pointer|
|inp_k1_read              |  out|    1|     ap_fifo|            inp_k1|       pointer|
|buf1_0_address0          |  out|   15|   ap_memory|            buf1_0|         array|
|buf1_0_ce0               |  out|    1|   ap_memory|            buf1_0|         array|
|buf1_0_q0                |   in|    8|   ap_memory|            buf1_0|         array|
|buf1_1_address0          |  out|   15|   ap_memory|            buf1_1|         array|
|buf1_1_ce0               |  out|    1|   ap_memory|            buf1_1|         array|
|buf1_1_q0                |   in|    8|   ap_memory|            buf1_1|         array|
|buf1_2_address0          |  out|   15|   ap_memory|            buf1_2|         array|
|buf1_2_ce0               |  out|    1|   ap_memory|            buf1_2|         array|
|buf1_2_q0                |   in|    8|   ap_memory|            buf1_2|         array|
|buf1_3_address0          |  out|   15|   ap_memory|            buf1_3|         array|
|buf1_3_ce0               |  out|    1|   ap_memory|            buf1_3|         array|
|buf1_3_q0                |   in|    8|   ap_memory|            buf1_3|         array|
|buf1_4_address0          |  out|   15|   ap_memory|            buf1_4|         array|
|buf1_4_ce0               |  out|    1|   ap_memory|            buf1_4|         array|
|buf1_4_q0                |   in|    8|   ap_memory|            buf1_4|         array|
|buf1_5_address0          |  out|   15|   ap_memory|            buf1_5|         array|
|buf1_5_ce0               |  out|    1|   ap_memory|            buf1_5|         array|
|buf1_5_q0                |   in|    8|   ap_memory|            buf1_5|         array|
|buf1_6_address0          |  out|   15|   ap_memory|            buf1_6|         array|
|buf1_6_ce0               |  out|    1|   ap_memory|            buf1_6|         array|
|buf1_6_q0                |   in|    8|   ap_memory|            buf1_6|         array|
|buf1_7_address0          |  out|   15|   ap_memory|            buf1_7|         array|
|buf1_7_ce0               |  out|    1|   ap_memory|            buf1_7|         array|
|buf1_7_q0                |   in|    8|   ap_memory|            buf1_7|         array|
|buf1_8_address0          |  out|   15|   ap_memory|            buf1_8|         array|
|buf1_8_ce0               |  out|    1|   ap_memory|            buf1_8|         array|
|buf1_8_q0                |   in|    8|   ap_memory|            buf1_8|         array|
|buf1_9_address0          |  out|   15|   ap_memory|            buf1_9|         array|
|buf1_9_ce0               |  out|    1|   ap_memory|            buf1_9|         array|
|buf1_9_q0                |   in|    8|   ap_memory|            buf1_9|         array|
|buf1_10_address0         |  out|   15|   ap_memory|           buf1_10|         array|
|buf1_10_ce0              |  out|    1|   ap_memory|           buf1_10|         array|
|buf1_10_q0               |   in|    8|   ap_memory|           buf1_10|         array|
|buf1_11_address0         |  out|   15|   ap_memory|           buf1_11|         array|
|buf1_11_ce0              |  out|    1|   ap_memory|           buf1_11|         array|
|buf1_11_q0               |   in|    8|   ap_memory|           buf1_11|         array|
|buf1_12_address0         |  out|   15|   ap_memory|           buf1_12|         array|
|buf1_12_ce0              |  out|    1|   ap_memory|           buf1_12|         array|
|buf1_12_q0               |   in|    8|   ap_memory|           buf1_12|         array|
|buf1_13_address0         |  out|   15|   ap_memory|           buf1_13|         array|
|buf1_13_ce0              |  out|    1|   ap_memory|           buf1_13|         array|
|buf1_13_q0               |   in|    8|   ap_memory|           buf1_13|         array|
|buf1_14_address0         |  out|   15|   ap_memory|           buf1_14|         array|
|buf1_14_ce0              |  out|    1|   ap_memory|           buf1_14|         array|
|buf1_14_q0               |   in|    8|   ap_memory|           buf1_14|         array|
|buf1_15_address0         |  out|   15|   ap_memory|           buf1_15|         array|
|buf1_15_ce0              |  out|    1|   ap_memory|           buf1_15|         array|
|buf1_15_q0               |   in|    8|   ap_memory|           buf1_15|         array|
|outp_k3_din              |  out|  128|     ap_fifo|           outp_k3|       pointer|
|outp_k3_num_data_valid   |   in|    3|     ap_fifo|           outp_k3|       pointer|
|outp_k3_fifo_cap         |   in|    3|     ap_fifo|           outp_k3|       pointer|
|outp_k3_full_n           |   in|    1|     ap_fifo|           outp_k3|       pointer|
|outp_k3_write            |  out|    1|     ap_fifo|           outp_k3|       pointer|
|ps_id                    |   in|    5|     ap_none|             ps_id|        scalar|
|ps_id_c1_din             |  out|    5|     ap_fifo|          ps_id_c1|       pointer|
|ps_id_c1_num_data_valid  |   in|    2|     ap_fifo|          ps_id_c1|       pointer|
|ps_id_c1_fifo_cap        |   in|    2|     ap_fifo|          ps_id_c1|       pointer|
|ps_id_c1_full_n          |   in|    1|     ap_fifo|          ps_id_c1|       pointer|
|ps_id_c1_write           |  out|    1|     ap_fifo|          ps_id_c1|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

