
Unit6_Lesson3_Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001b0  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002e0  080002e8  000102e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002e0  080002e0  000102e8  2**0
                  CONTENTS
  4 .ARM          00000000  080002e0  080002e0  000102e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002e0  080002e8  000102e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002e0  080002e0  000102e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080002e4  080002e4  000102e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000102e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080002e8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080002e8  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000102e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000912  00000000  00000000  00010311  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000001ab  00000000  00000000  00010c23  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000048  00000000  00000000  00010dd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000030  00000000  00000000  00010e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001d0e  00000000  00000000  00010e48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000634  00000000  00000000  00012b56  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000801c  00000000  00000000  0001318a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001b1a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000058  00000000  00000000  0001b224  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080002c8 	.word	0x080002c8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080002c8 	.word	0x080002c8

08000170 <main>:
#define RCC_CFGR    *(volatile uint32_t *)(RCC_BASE + 0x04)
#define RCC_APB2ENR *(volatile uint32_t *)(RCC_BASE + 0x18)


int main(void)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
system clock. This bit can not be cleared if the internal 8 MHz RC is used directly or
indirectly as system clock or is selected to become the system clock.
0: Internal 8 MHz RC oscillator OFF
1: Internal 8 MHz RC oscillator ON      */

		RCC_CR |= (1<<0);
 8000176:	4b28      	ldr	r3, [pc, #160]	; (8000218 <main+0xa8>)
 8000178:	681b      	ldr	r3, [r3, #0]
 800017a:	4a27      	ldr	r2, [pc, #156]	; (8000218 <main+0xa8>)
 800017c:	f043 0301 	orr.w	r3, r3, #1
 8000180:	6013      	str	r3, [r2, #0]
Set and cleared by software to control AHB clock division factor.
0xxx: SYSCLK not divided
1000: SYSCLK divided by 2     */


		RCC_CFGR &= ~(0b0000<<4);
 8000182:	4b26      	ldr	r3, [pc, #152]	; (800021c <main+0xac>)
 8000184:	4a25      	ldr	r2, [pc, #148]	; (800021c <main+0xac>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	6013      	str	r3, [r2, #0]
00: HSI selected as system clock
01: HSE selected as system clock
10: PLL selected as system clock
11: Not allowed                     */

			RCC_CFGR &= ~(0b11<<0);
 800018a:	4b24      	ldr	r3, [pc, #144]	; (800021c <main+0xac>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	4a23      	ldr	r2, [pc, #140]	; (800021c <main+0xac>)
 8000190:	f023 0303 	bic.w	r3, r3, #3
 8000194:	6013      	str	r3, [r2, #0]
0xx: HCLK not divided
100: HCLK divided by 2
101: HCLK divided by 4
    */

			RCC_CFGR |= (0b101<<11);
 8000196:	4b21      	ldr	r3, [pc, #132]	; (800021c <main+0xac>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	4a20      	ldr	r2, [pc, #128]	; (800021c <main+0xac>)
 800019c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80001a0:	6013      	str	r3, [r2, #0]
Set and cleared by software to control the division factor of the APB Low speed clock (PCLK1).
0xx: HCLK not divided
100: HCLK divided by 2
  */

			RCC_CFGR |= (0b100<<8);
 80001a2:	4b1e      	ldr	r3, [pc, #120]	; (800021c <main+0xac>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	4a1d      	ldr	r2, [pc, #116]	; (800021c <main+0xac>)
 80001a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80001ac:	6013      	str	r3, [r2, #0]
/*Bit 2 IOPAEN: I/O port A clock enable
Set and cleared by software.
0: I/O port A clock disabled
1:I/O port A clock enabled      	*/

	RCC_APB2ENR |= 1<<2;
 80001ae:	4b1c      	ldr	r3, [pc, #112]	; (8000220 <main+0xb0>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	4a1b      	ldr	r2, [pc, #108]	; (8000220 <main+0xb0>)
 80001b4:	f043 0304 	orr.w	r3, r3, #4
 80001b8:	6013      	str	r3, [r2, #0]


//Init GPIOA
GPIOA_CRH  &= 0xFF0FFFFF;
 80001ba:	4b1a      	ldr	r3, [pc, #104]	; (8000224 <main+0xb4>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a19      	ldr	r2, [pc, #100]	; (8000224 <main+0xb4>)
 80001c0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80001c4:	6013      	str	r3, [r2, #0]
GPIOA_CRH  |= 0x00200000;
 80001c6:	4b17      	ldr	r3, [pc, #92]	; (8000224 <main+0xb4>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	4a16      	ldr	r2, [pc, #88]	; (8000224 <main+0xb4>)
 80001cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80001d0:	6013      	str	r3, [r2, #0]
while(1)
{
GPIOA_ODR |= 1<<13 ;
 80001d2:	4b15      	ldr	r3, [pc, #84]	; (8000228 <main+0xb8>)
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	4a14      	ldr	r2, [pc, #80]	; (8000228 <main+0xb8>)
 80001d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001dc:	6013      	str	r3, [r2, #0]
for (int i = 0; i < 5000; i++); // arbitrary delay
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	e002      	b.n	80001ea <main+0x7a>
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	3301      	adds	r3, #1
 80001e8:	607b      	str	r3, [r7, #4]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f241 3287 	movw	r2, #4999	; 0x1387
 80001f0:	4293      	cmp	r3, r2
 80001f2:	ddf7      	ble.n	80001e4 <main+0x74>
GPIOA_ODR &= ~(1<<13) ;
 80001f4:	4b0c      	ldr	r3, [pc, #48]	; (8000228 <main+0xb8>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a0b      	ldr	r2, [pc, #44]	; (8000228 <main+0xb8>)
 80001fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80001fe:	6013      	str	r3, [r2, #0]
for (int i = 0; i < 5000; i++); // arbitrary delay
 8000200:	2300      	movs	r3, #0
 8000202:	603b      	str	r3, [r7, #0]
 8000204:	e002      	b.n	800020c <main+0x9c>
 8000206:	683b      	ldr	r3, [r7, #0]
 8000208:	3301      	adds	r3, #1
 800020a:	603b      	str	r3, [r7, #0]
 800020c:	683b      	ldr	r3, [r7, #0]
 800020e:	f241 3287 	movw	r2, #4999	; 0x1387
 8000212:	4293      	cmp	r3, r2
 8000214:	ddf7      	ble.n	8000206 <main+0x96>
GPIOA_ODR |= 1<<13 ;
 8000216:	e7dc      	b.n	80001d2 <main+0x62>
 8000218:	40021000 	.word	0x40021000
 800021c:	40021004 	.word	0x40021004
 8000220:	40021018 	.word	0x40021018
 8000224:	40010804 	.word	0x40010804
 8000228:	4001080c 	.word	0x4001080c

0800022c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800022c:	480d      	ldr	r0, [pc, #52]	; (8000264 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800022e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000230:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000234:	480c      	ldr	r0, [pc, #48]	; (8000268 <LoopForever+0x6>)
  ldr r1, =_edata
 8000236:	490d      	ldr	r1, [pc, #52]	; (800026c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000238:	4a0d      	ldr	r2, [pc, #52]	; (8000270 <LoopForever+0xe>)
  movs r3, #0
 800023a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800023c:	e002      	b.n	8000244 <LoopCopyDataInit>

0800023e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800023e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000242:	3304      	adds	r3, #4

08000244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000248:	d3f9      	bcc.n	800023e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800024a:	4a0a      	ldr	r2, [pc, #40]	; (8000274 <LoopForever+0x12>)
  ldr r4, =_ebss
 800024c:	4c0a      	ldr	r4, [pc, #40]	; (8000278 <LoopForever+0x16>)
  movs r3, #0
 800024e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000250:	e001      	b.n	8000256 <LoopFillZerobss>

08000252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000254:	3204      	adds	r2, #4

08000256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000258:	d3fb      	bcc.n	8000252 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800025a:	f000 f811 	bl	8000280 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800025e:	f7ff ff87 	bl	8000170 <main>

08000262 <LoopForever>:

LoopForever:
    b LoopForever
 8000262:	e7fe      	b.n	8000262 <LoopForever>
  ldr   r0, =_estack
 8000264:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800026c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000270:	080002e8 	.word	0x080002e8
  ldr r2, =_sbss
 8000274:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000278:	2000001c 	.word	0x2000001c

0800027c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800027c:	e7fe      	b.n	800027c <ADC1_2_IRQHandler>
	...

08000280 <__libc_init_array>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	2500      	movs	r5, #0
 8000284:	4e0c      	ldr	r6, [pc, #48]	; (80002b8 <__libc_init_array+0x38>)
 8000286:	4c0d      	ldr	r4, [pc, #52]	; (80002bc <__libc_init_array+0x3c>)
 8000288:	1ba4      	subs	r4, r4, r6
 800028a:	10a4      	asrs	r4, r4, #2
 800028c:	42a5      	cmp	r5, r4
 800028e:	d109      	bne.n	80002a4 <__libc_init_array+0x24>
 8000290:	f000 f81a 	bl	80002c8 <_init>
 8000294:	2500      	movs	r5, #0
 8000296:	4e0a      	ldr	r6, [pc, #40]	; (80002c0 <__libc_init_array+0x40>)
 8000298:	4c0a      	ldr	r4, [pc, #40]	; (80002c4 <__libc_init_array+0x44>)
 800029a:	1ba4      	subs	r4, r4, r6
 800029c:	10a4      	asrs	r4, r4, #2
 800029e:	42a5      	cmp	r5, r4
 80002a0:	d105      	bne.n	80002ae <__libc_init_array+0x2e>
 80002a2:	bd70      	pop	{r4, r5, r6, pc}
 80002a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002a8:	4798      	blx	r3
 80002aa:	3501      	adds	r5, #1
 80002ac:	e7ee      	b.n	800028c <__libc_init_array+0xc>
 80002ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002b2:	4798      	blx	r3
 80002b4:	3501      	adds	r5, #1
 80002b6:	e7f2      	b.n	800029e <__libc_init_array+0x1e>
 80002b8:	080002e0 	.word	0x080002e0
 80002bc:	080002e0 	.word	0x080002e0
 80002c0:	080002e0 	.word	0x080002e0
 80002c4:	080002e4 	.word	0x080002e4

080002c8 <_init>:
 80002c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ca:	bf00      	nop
 80002cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002ce:	bc08      	pop	{r3}
 80002d0:	469e      	mov	lr, r3
 80002d2:	4770      	bx	lr

080002d4 <_fini>:
 80002d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002d6:	bf00      	nop
 80002d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002da:	bc08      	pop	{r3}
 80002dc:	469e      	mov	lr, r3
 80002de:	4770      	bx	lr
