# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica7.srcs/sources_1/new/stack.vhd" \
"../../../../practica7.srcs/sim_1/new/tb_stack.vhd" \

# Do not sort compile order
nosort
