
tdk_arm_microros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a60c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001298  0801a7e0  0801a7e0  0001b7e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ba78  0801ba78  0001d974  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801ba78  0801ba78  0001ca78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ba80  0801ba80  0001d974  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000018  0801ba80  0801ba80  0001ca80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801ba98  0801ba98  0001ca98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000974  20000000  0801ba9c  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011178  20000978  0801c410  0001d978  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20011af0  0801c410  0001daf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d974  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a481  00000000  00000000  0001d9a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056f4  00000000  00000000  00047e25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bd0  00000000  00000000  0004d520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001598  00000000  00000000  0004f0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d0c7  00000000  00000000  00050688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025ba3  00000000  00000000  0007d74f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee874  00000000  00000000  000a32f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  00191b66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008360  00000000  00000000  00191bdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00199f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000978 	.word	0x20000978
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801a7c4 	.word	0x0801a7c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000097c 	.word	0x2000097c
 800020c:	0801a7c4 	.word	0x0801a7c4

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_ldivmod>:
 8000b1c:	b97b      	cbnz	r3, 8000b3e <__aeabi_ldivmod+0x22>
 8000b1e:	b972      	cbnz	r2, 8000b3e <__aeabi_ldivmod+0x22>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bfbe      	ittt	lt
 8000b24:	2000      	movlt	r0, #0
 8000b26:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b2a:	e006      	blt.n	8000b3a <__aeabi_ldivmod+0x1e>
 8000b2c:	bf08      	it	eq
 8000b2e:	2800      	cmpeq	r0, #0
 8000b30:	bf1c      	itt	ne
 8000b32:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000b36:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b3a:	f000 b9d3 	b.w	8000ee4 <__aeabi_idiv0>
 8000b3e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b42:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b46:	2900      	cmp	r1, #0
 8000b48:	db09      	blt.n	8000b5e <__aeabi_ldivmod+0x42>
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	db1a      	blt.n	8000b84 <__aeabi_ldivmod+0x68>
 8000b4e:	f000 f84d 	bl	8000bec <__udivmoddi4>
 8000b52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5a:	b004      	add	sp, #16
 8000b5c:	4770      	bx	lr
 8000b5e:	4240      	negs	r0, r0
 8000b60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db1b      	blt.n	8000ba0 <__aeabi_ldivmod+0x84>
 8000b68:	f000 f840 	bl	8000bec <__udivmoddi4>
 8000b6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b74:	b004      	add	sp, #16
 8000b76:	4240      	negs	r0, r0
 8000b78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b7c:	4252      	negs	r2, r2
 8000b7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b82:	4770      	bx	lr
 8000b84:	4252      	negs	r2, r2
 8000b86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b8a:	f000 f82f 	bl	8000bec <__udivmoddi4>
 8000b8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b96:	b004      	add	sp, #16
 8000b98:	4240      	negs	r0, r0
 8000b9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b9e:	4770      	bx	lr
 8000ba0:	4252      	negs	r2, r2
 8000ba2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ba6:	f000 f821 	bl	8000bec <__udivmoddi4>
 8000baa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb2:	b004      	add	sp, #16
 8000bb4:	4252      	negs	r2, r2
 8000bb6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	f000 b988 	b.w	8000ee4 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	468e      	mov	lr, r1
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4688      	mov	r8, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d14a      	bne.n	8000c92 <__udivmoddi4+0xa6>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	4617      	mov	r7, r2
 8000c00:	d962      	bls.n	8000cc8 <__udivmoddi4+0xdc>
 8000c02:	fab2 f682 	clz	r6, r2
 8000c06:	b14e      	cbz	r6, 8000c1c <__udivmoddi4+0x30>
 8000c08:	f1c6 0320 	rsb	r3, r6, #32
 8000c0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c10:	fa20 f303 	lsr.w	r3, r0, r3
 8000c14:	40b7      	lsls	r7, r6
 8000c16:	ea43 0808 	orr.w	r8, r3, r8
 8000c1a:	40b4      	lsls	r4, r6
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	fa1f fc87 	uxth.w	ip, r7
 8000c24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c28:	0c23      	lsrs	r3, r4, #16
 8000c2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c32:	fb01 f20c 	mul.w	r2, r1, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x62>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c40:	f080 80ea 	bcs.w	8000e18 <__udivmoddi4+0x22c>
 8000c44:	429a      	cmp	r2, r3
 8000c46:	f240 80e7 	bls.w	8000e18 <__udivmoddi4+0x22c>
 8000c4a:	3902      	subs	r1, #2
 8000c4c:	443b      	add	r3, r7
 8000c4e:	1a9a      	subs	r2, r3, r2
 8000c50:	b2a3      	uxth	r3, r4
 8000c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c62:	459c      	cmp	ip, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x8e>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c6c:	f080 80d6 	bcs.w	8000e1c <__udivmoddi4+0x230>
 8000c70:	459c      	cmp	ip, r3
 8000c72:	f240 80d3 	bls.w	8000e1c <__udivmoddi4+0x230>
 8000c76:	443b      	add	r3, r7
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7e:	eba3 030c 	sub.w	r3, r3, ip
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa2>
 8000c86:	40f3      	lsrs	r3, r6
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xb6>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb0>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x14c>
 8000caa:	4573      	cmp	r3, lr
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xc8>
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	f200 8105 	bhi.w	8000ebe <__udivmoddi4+0x2d2>
 8000cb4:	1a84      	subs	r4, r0, r2
 8000cb6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	4690      	mov	r8, r2
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d0e5      	beq.n	8000c8e <__udivmoddi4+0xa2>
 8000cc2:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc6:	e7e2      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f000 8090 	beq.w	8000dee <__udivmoddi4+0x202>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f040 80a4 	bne.w	8000e20 <__udivmoddi4+0x234>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	0c03      	lsrs	r3, r0, #16
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	b280      	uxth	r0, r0
 8000ce2:	b2bc      	uxth	r4, r7
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cf2:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x11e>
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d00:	d202      	bcs.n	8000d08 <__udivmoddi4+0x11c>
 8000d02:	429a      	cmp	r2, r3
 8000d04:	f200 80e0 	bhi.w	8000ec8 <__udivmoddi4+0x2dc>
 8000d08:	46c4      	mov	ip, r8
 8000d0a:	1a9b      	subs	r3, r3, r2
 8000d0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d18:	fb02 f404 	mul.w	r4, r2, r4
 8000d1c:	429c      	cmp	r4, r3
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x144>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x142>
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	f200 80ca 	bhi.w	8000ec2 <__udivmoddi4+0x2d6>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	1b1b      	subs	r3, r3, r4
 8000d32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x98>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa0e f401 	lsl.w	r4, lr, r1
 8000d48:	fa20 f306 	lsr.w	r3, r0, r6
 8000d4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d54:	4323      	orrs	r3, r4
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	fa1f fc87 	uxth.w	ip, r7
 8000d5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1a0>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7e:	f080 809c 	bcs.w	8000eba <__udivmoddi4+0x2ce>
 8000d82:	45a6      	cmp	lr, r4
 8000d84:	f240 8099 	bls.w	8000eba <__udivmoddi4+0x2ce>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	eba4 040e 	sub.w	r4, r4, lr
 8000d90:	fa1f fe83 	uxth.w	lr, r3
 8000d94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d98:	fb09 4413 	mls	r4, r9, r3, r4
 8000d9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000da0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da4:	45a4      	cmp	ip, r4
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1ce>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dae:	f080 8082 	bcs.w	8000eb6 <__udivmoddi4+0x2ca>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d97f      	bls.n	8000eb6 <__udivmoddi4+0x2ca>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dbe:	eba4 040c 	sub.w	r4, r4, ip
 8000dc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc6:	4564      	cmp	r4, ip
 8000dc8:	4673      	mov	r3, lr
 8000dca:	46e1      	mov	r9, ip
 8000dcc:	d362      	bcc.n	8000e94 <__udivmoddi4+0x2a8>
 8000dce:	d05f      	beq.n	8000e90 <__udivmoddi4+0x2a4>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x1fe>
 8000dd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	fa22 f301 	lsr.w	r3, r2, r1
 8000de2:	431e      	orrs	r6, r3
 8000de4:	40cc      	lsrs	r4, r1
 8000de6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dea:	2100      	movs	r1, #0
 8000dec:	e74f      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000dee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000df2:	0c01      	lsrs	r1, r0, #16
 8000df4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df8:	b280      	uxth	r0, r0
 8000dfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfe:	463b      	mov	r3, r7
 8000e00:	4638      	mov	r0, r7
 8000e02:	463c      	mov	r4, r7
 8000e04:	46b8      	mov	r8, r7
 8000e06:	46be      	mov	lr, r7
 8000e08:	2620      	movs	r6, #32
 8000e0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0e:	eba2 0208 	sub.w	r2, r2, r8
 8000e12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e16:	e766      	b.n	8000ce6 <__udivmoddi4+0xfa>
 8000e18:	4601      	mov	r1, r0
 8000e1a:	e718      	b.n	8000c4e <__udivmoddi4+0x62>
 8000e1c:	4610      	mov	r0, r2
 8000e1e:	e72c      	b.n	8000c7a <__udivmoddi4+0x8e>
 8000e20:	f1c6 0220 	rsb	r2, r6, #32
 8000e24:	fa2e f302 	lsr.w	r3, lr, r2
 8000e28:	40b7      	lsls	r7, r6
 8000e2a:	40b1      	lsls	r1, r6
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e34:	430a      	orrs	r2, r1
 8000e36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e40:	0c11      	lsrs	r1, r2, #16
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb08 f904 	mul.w	r9, r8, r4
 8000e4a:	40b0      	lsls	r0, r6
 8000e4c:	4589      	cmp	r9, r1
 8000e4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e52:	b280      	uxth	r0, r0
 8000e54:	d93e      	bls.n	8000ed4 <__udivmoddi4+0x2e8>
 8000e56:	1879      	adds	r1, r7, r1
 8000e58:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e5c:	d201      	bcs.n	8000e62 <__udivmoddi4+0x276>
 8000e5e:	4589      	cmp	r9, r1
 8000e60:	d81f      	bhi.n	8000ea2 <__udivmoddi4+0x2b6>
 8000e62:	eba1 0109 	sub.w	r1, r1, r9
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	b292      	uxth	r2, r2
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	4542      	cmp	r2, r8
 8000e7a:	d229      	bcs.n	8000ed0 <__udivmoddi4+0x2e4>
 8000e7c:	18ba      	adds	r2, r7, r2
 8000e7e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e82:	d2c4      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d2c2      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e88:	f1a9 0102 	sub.w	r1, r9, #2
 8000e8c:	443a      	add	r2, r7
 8000e8e:	e7be      	b.n	8000e0e <__udivmoddi4+0x222>
 8000e90:	45f0      	cmp	r8, lr
 8000e92:	d29d      	bcs.n	8000dd0 <__udivmoddi4+0x1e4>
 8000e94:	ebbe 0302 	subs.w	r3, lr, r2
 8000e98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e9c:	3801      	subs	r0, #1
 8000e9e:	46e1      	mov	r9, ip
 8000ea0:	e796      	b.n	8000dd0 <__udivmoddi4+0x1e4>
 8000ea2:	eba7 0909 	sub.w	r9, r7, r9
 8000ea6:	4449      	add	r1, r9
 8000ea8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb0:	fb09 f804 	mul.w	r8, r9, r4
 8000eb4:	e7db      	b.n	8000e6e <__udivmoddi4+0x282>
 8000eb6:	4673      	mov	r3, lr
 8000eb8:	e77f      	b.n	8000dba <__udivmoddi4+0x1ce>
 8000eba:	4650      	mov	r0, sl
 8000ebc:	e766      	b.n	8000d8c <__udivmoddi4+0x1a0>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e6fd      	b.n	8000cbe <__udivmoddi4+0xd2>
 8000ec2:	443b      	add	r3, r7
 8000ec4:	3a02      	subs	r2, #2
 8000ec6:	e733      	b.n	8000d30 <__udivmoddi4+0x144>
 8000ec8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ecc:	443b      	add	r3, r7
 8000ece:	e71c      	b.n	8000d0a <__udivmoddi4+0x11e>
 8000ed0:	4649      	mov	r1, r9
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x222>
 8000ed4:	eba1 0109 	sub.w	r1, r1, r9
 8000ed8:	46c4      	mov	ip, r8
 8000eda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ede:	fb09 f804 	mul.w	r8, r9, r4
 8000ee2:	e7c4      	b.n	8000e6e <__udivmoddi4+0x282>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <_ZN10UART_servo9UART_SendEh>:
//servo control variale
//declare struct
//servo control function
//servo control variale
//servo control function
void UART_servo::UART_Send(uint8_t u8_data) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
	uint8_t *u8_pointer = &u8_data;
 8000ef4:	1cfb      	adds	r3, r7, #3
 8000ef6:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart3, u8_pointer, 1, 100);
 8000ef8:	2364      	movs	r3, #100	@ 0x64
 8000efa:	2201      	movs	r2, #1
 8000efc:	68f9      	ldr	r1, [r7, #12]
 8000efe:	4807      	ldr	r0, [pc, #28]	@ (8000f1c <_ZN10UART_servo9UART_SendEh+0x34>)
 8000f00:	f005 fa82 	bl	8006408 <HAL_UART_Transmit>
	Checksum_Calc += u8_data;
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <_ZN10UART_servo9UART_SendEh+0x38>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <_ZN10UART_servo9UART_SendEh+0x38>)
 8000f12:	801a      	strh	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20005434 	.word	0x20005434
 8000f20:	20000994 	.word	0x20000994

08000f24 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt>:
void UART_servo::UART_Send_SetMotorPosition(uint16_t motorId, uint16_t Position, uint16_t Time) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	4611      	mov	r1, r2
 8000f30:	461a      	mov	r2, r3
 8000f32:	4603      	mov	r3, r0
 8000f34:	817b      	strh	r3, [r7, #10]
 8000f36:	460b      	mov	r3, r1
 8000f38:	813b      	strh	r3, [r7, #8]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	80fb      	strh	r3, [r7, #6]
	Checksum_Calc = 0;
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt+0x9c>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	801a      	strh	r2, [r3, #0]
	UART_Send(0x80 + motorId);    //header mark & broadcast ID
 8000f44:	897b      	ldrh	r3, [r7, #10]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	3b80      	subs	r3, #128	@ 0x80
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f7ff ffca 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(0x83);              //header mark & command code
 8000f54:	2183      	movs	r1, #131	@ 0x83
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f7ff ffc6 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(0x05);              //total data length
 8000f5c:	2105      	movs	r1, #5
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff ffc2 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send((Position / 256) & 0x7F);  //Servo Pos_H
 8000f64:	893b      	ldrh	r3, [r7, #8]
 8000f66:	0a1b      	lsrs	r3, r3, #8
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4619      	mov	r1, r3
 8000f74:	68f8      	ldr	r0, [r7, #12]
 8000f76:	f7ff ffb7 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Position % 256);           //Servo Pos_L
 8000f7a:	893b      	ldrh	r3, [r7, #8]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	4619      	mov	r1, r3
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f7ff ffb1 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send((Time / 256) & 0x7F); //Servo Time_H
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	4619      	mov	r1, r3
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f7ff ffa6 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Time % 256);          //Servo Time_L
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff ffa0 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Checksum_Calc);     //data length (one servo with time and speed)
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt+0x9c>)
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	f7ff ff99 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000994 	.word	0x20000994

08000fc4 <_ZN10UART_servo3runEv>:
void UART_servo::run(){//put in timer IT
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	UART_Send_SetMotorPosition(motorId,(uint16_t)(800+7*pos),reflectime);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	8819      	ldrh	r1, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	00d2      	lsls	r2, r2, #3
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	891b      	ldrh	r3, [r3, #8]
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff9b 	bl	8000f24 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_ZN10UART_servo10update_posEi>:
void UART_servo::update_pos(int _pos){
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
	pos = _pos;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	605a      	str	r2, [r3, #4]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>:
public:
	void UART_Send(uint8_t u8_data);
	void UART_Send_SetMotorPosition(uint16_t motorId, uint16_t Position, uint16_t Time);
	void update_pos(int pos);
	void run();
    UART_servo(uint16_t id, uint16_t _reflect_time, UART_HandleTypeDef* _servo_uart)
 8001012:	b480      	push	{r7}
 8001014:	b085      	sub	sp, #20
 8001016:	af00      	add	r7, sp, #0
 8001018:	60f8      	str	r0, [r7, #12]
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	817b      	strh	r3, [r7, #10]
 8001020:	4613      	mov	r3, r2
 8001022:	813b      	strh	r3, [r7, #8]
        : motorId(id), reflectime(_reflect_time), servo_uart(_servo_uart) {
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	897a      	ldrh	r2, [r7, #10]
 8001028:	801a      	strh	r2, [r3, #0]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	893a      	ldrh	r2, [r7, #8]
 800102e:	811a      	strh	r2, [r3, #8]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	60da      	str	r2, [r3, #12]
        // 
        Position = 0;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2200      	movs	r2, #0
 800103a:	805a      	strh	r2, [r3, #2]
        pos = 0;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
    }
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4618      	mov	r0, r3
 8001046:	3714      	adds	r7, #20
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <arm_reset>:

int arm_status = 1;
int all_status =0;
static uint32_t last_command_time = 0;

void arm_reset(void) {
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
	// 
	HAL_Init();
 8001054:	f002 fa88 	bl	8003568 <HAL_Init>
	//  Encoder  PWM
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001058:	213c      	movs	r1, #60	@ 0x3c
 800105a:	481a      	ldr	r0, [pc, #104]	@ (80010c4 <arm_reset+0x74>)
 800105c:	f004 faae 	bl	80055bc <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001060:	2108      	movs	r1, #8
 8001062:	4819      	ldr	r0, [pc, #100]	@ (80010c8 <arm_reset+0x78>)
 8001064:	f004 f93c 	bl	80052e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8001068:	2104      	movs	r1, #4
 800106a:	4818      	ldr	r0, [pc, #96]	@ (80010cc <arm_reset+0x7c>)
 800106c:	f004 f938 	bl	80052e0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001076:	4816      	ldr	r0, [pc, #88]	@ (80010d0 <arm_reset+0x80>)
 8001078:	f003 f930 	bl	80042dc <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800107c:	2100      	movs	r1, #0
 800107e:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <arm_reset+0x78>)
 8001080:	f004 f92e 	bl	80052e0 <HAL_TIM_PWM_Start>

	servo1.update_pos(pos1+70);
 8001084:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <arm_reset+0x84>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	3346      	adds	r3, #70	@ 0x46
 800108a:	4619      	mov	r1, r3
 800108c:	4812      	ldr	r0, [pc, #72]	@ (80010d8 <arm_reset+0x88>)
 800108e:	f7ff ffb2 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo2.update_pos(pos2+100);
 8001092:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <arm_reset+0x8c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	3364      	adds	r3, #100	@ 0x64
 8001098:	4619      	mov	r1, r3
 800109a:	4811      	ldr	r0, [pc, #68]	@ (80010e0 <arm_reset+0x90>)
 800109c:	f7ff ffab 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo3.update_pos(gripper_close);
 80010a0:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <arm_reset+0x94>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	4810      	ldr	r0, [pc, #64]	@ (80010e8 <arm_reset+0x98>)
 80010a8:	f7ff ffa5 	bl	8000ff6 <_ZN10UART_servo10update_posEi>

	servo1.run();
 80010ac:	480a      	ldr	r0, [pc, #40]	@ (80010d8 <arm_reset+0x88>)
 80010ae:	f7ff ff89 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo2.run();
 80010b2:	480b      	ldr	r0, [pc, #44]	@ (80010e0 <arm_reset+0x90>)
 80010b4:	f7ff ff86 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo3.run();
 80010b8:	480b      	ldr	r0, [pc, #44]	@ (80010e8 <arm_reset+0x98>)
 80010ba:	f7ff ff83 	bl	8000fc4 <_ZN10UART_servo3runEv>
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200052cc 	.word	0x200052cc
 80010c8:	2000535c 	.word	0x2000535c
 80010cc:	200053a4 	.word	0x200053a4
 80010d0:	40020400 	.word	0x40020400
 80010d4:	20000000 	.word	0x20000000
 80010d8:	20000998 	.word	0x20000998
 80010dc:	20000004 	.word	0x20000004
 80010e0:	200009a8 	.word	0x200009a8
 80010e4:	20000008 	.word	0x20000008
 80010e8:	200009b8 	.word	0x200009b8

080010ec <arm_test>:
		servo3.run();
		last_command_time = current_time;
	}
}

void arm_test(void) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
	cascade_monitor(cascade_height);
 80010f0:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <arm_test+0x18>)
 80010f2:	edd3 7a00 	vldr	s15, [r3]
 80010f6:	eeb0 0a67 	vmov.f32	s0, s15
 80010fa:	f000 fb21 	bl	8001740 <cascade_monitor>
//	else{
//		servo1.run();
//		servo2.run();
//		servo3.run();
//	}
}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	2000000c 	.word	0x2000000c

08001108 <_Z41__static_initialization_and_destruction_0v>:
	}
	else
	{
		return 0;
	}
}
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
UART_servo servo1(1, 2000, &huart3);
 800110c:	4b0b      	ldr	r3, [pc, #44]	@ (800113c <_Z41__static_initialization_and_destruction_0v+0x34>)
 800110e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001112:	2101      	movs	r1, #1
 8001114:	480a      	ldr	r0, [pc, #40]	@ (8001140 <_Z41__static_initialization_and_destruction_0v+0x38>)
 8001116:	f7ff ff7c 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
UART_servo servo2(3, 2000, &huart3);
 800111a:	4b08      	ldr	r3, [pc, #32]	@ (800113c <_Z41__static_initialization_and_destruction_0v+0x34>)
 800111c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001120:	2103      	movs	r1, #3
 8001122:	4808      	ldr	r0, [pc, #32]	@ (8001144 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 8001124:	f7ff ff75 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
UART_servo servo3(4, 2000, &huart3);
 8001128:	4b04      	ldr	r3, [pc, #16]	@ (800113c <_Z41__static_initialization_and_destruction_0v+0x34>)
 800112a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800112e:	2104      	movs	r1, #4
 8001130:	4805      	ldr	r0, [pc, #20]	@ (8001148 <_Z41__static_initialization_and_destruction_0v+0x40>)
 8001132:	f7ff ff6e 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20005434 	.word	0x20005434
 8001140:	20000998 	.word	0x20000998
 8001144:	200009a8 	.word	0x200009a8
 8001148:	200009b8 	.word	0x200009b8

0800114c <_GLOBAL__sub_I_servo1>:
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
 8001150:	f7ff ffda 	bl	8001108 <_Z41__static_initialization_and_destruction_0v>
 8001154:	bd80      	pop	{r7, pc}

08001156 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8001156:	b480      	push	{r7}
 8001158:	b083      	sub	sp, #12
 800115a:	af00      	add	r7, sp, #0
 800115c:	ed87 0a01 	vstr	s0, [r7, #4]
 8001160:	edd7 7a01 	vldr	s15, [r7, #4]
 8001164:	eef0 7ae7 	vabs.f32	s15, s15
 8001168:	eeb0 0a67 	vmov.f32	s0, s15
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr

08001176 <_ZN15MotorController4initEii>:
float v = 0.3;
float e = 1.0;

//extern TIM_HandleTypeDef htim12;

void MotorController::init(int en_ctrl,int dir_ctrl) {
 8001176:	b580      	push	{r7, lr}
 8001178:	b084      	sub	sp, #16
 800117a:	af00      	add	r7, sp, #0
 800117c:	60f8      	str	r0, [r7, #12]
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
    HAL_TIM_Encoder_Start(_enc, TIM_CHANNEL_ALL);
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	213c      	movs	r1, #60	@ 0x3c
 8001188:	4618      	mov	r0, r3
 800118a:	f004 fa17 	bl	80055bc <HAL_TIM_Encoder_Start>
    HAL_TIM_PWM_Start(_pwm, _channel);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	4619      	mov	r1, r3
 8001198:	4610      	mov	r0, r2
 800119a:	f004 f8a1 	bl	80052e0 <HAL_TIM_PWM_Start>
//	HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
    _dir_ctrl = dir_ctrl;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	687a      	ldr	r2, [r7, #4]
 80011a2:	659a      	str	r2, [r3, #88]	@ 0x58
    _en_ctrl = en_ctrl;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	655a      	str	r2, [r3, #84]	@ 0x54
}
 80011aa:	bf00      	nop
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <_ZN15MotorController8setSpeedEf>:

void MotorController::setSpeed(float speed) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	ed87 0a00 	vstr	s0, [r7]

    _targetSpeed = speed;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	639a      	str	r2, [r3, #56]	@ 0x38
//    times++;
    ComputePID();
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f000 f876 	bl	80012b8 <_ZN15MotorController10ComputePIDEv>

//    if (_pidOutput > 80.0) _pidOutput = 80.0;
//    if (_pidOutput < -80.0) _pidOutput = -80.0;
    if (_dir_ctrl == 1){
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d112      	bne.n	80011fa <_ZN15MotorController8setSpeedEf+0x46>
    	HAL_GPIO_WritePin(_BGPIO, _BPin, _pidOutput >= 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6958      	ldr	r0, [r3, #20]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	8b19      	ldrh	r1, [r3, #24]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80011e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ea:	db01      	blt.n	80011f0 <_ZN15MotorController8setSpeedEf+0x3c>
 80011ec:	2301      	movs	r3, #1
 80011ee:	e000      	b.n	80011f2 <_ZN15MotorController8setSpeedEf+0x3e>
 80011f0:	2300      	movs	r3, #0
 80011f2:	461a      	mov	r2, r3
 80011f4:	f003 f872 	bl	80042dc <HAL_GPIO_WritePin>
 80011f8:	e014      	b.n	8001224 <_ZN15MotorController8setSpeedEf+0x70>
////    	HAL_GPIO_WritePin(_AGPIO, _APin, GPIO_PIN_SET);
//    	HAL_GPIO_WritePin(_BGPIO, _BPin, GPIO_PIN_RESET);
//    }

    }else{
    	HAL_GPIO_WritePin(_BGPIO, _BPin, _pidOutput >= 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6958      	ldr	r0, [r3, #20]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	8b19      	ldrh	r1, [r3, #24]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001208:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800120c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001210:	bfac      	ite	ge
 8001212:	2301      	movge	r3, #1
 8001214:	2300      	movlt	r3, #0
 8001216:	b2db      	uxtb	r3, r3
 8001218:	f083 0301 	eor.w	r3, r3, #1
 800121c:	b2db      	uxtb	r3, r3
 800121e:	461a      	mov	r2, r3
 8001220:	f003 f85c 	bl	80042dc <HAL_GPIO_WritePin>
    }
    _pwmValue = (uint16_t)(fabs(_pidOutput) * PWM_ARR );///  10.0);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800122a:	eeb0 0a67 	vmov.f32	s0, s15
 800122e:	f7ff ff92 	bl	8001156 <_ZSt4fabsf>
 8001232:	eef0 7a40 	vmov.f32	s15, s0
 8001236:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80012b0 <_ZN15MotorController8setSpeedEf+0xfc>
 800123a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001242:	ee17 3a90 	vmov	r3, s15
 8001246:	b29a      	uxth	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    if (_pwmValue < 10) _pwmValue = 0;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001250:	2b09      	cmp	r3, #9
 8001252:	d802      	bhi.n	800125a <_ZN15MotorController8setSpeedEf+0xa6>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	85da      	strh	r2, [r3, #46]	@ 0x2e
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d106      	bne.n	8001270 <_ZN15MotorController8setSpeedEf+0xbc>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	635a      	str	r2, [r3, #52]	@ 0x34
//	if(_pidOutput > 0) HAL_GPIO_WritePin(_dirGPIO, _dirPin, GPIO_PIN_SET);
//	else HAL_GPIO_WritePin(_dirGPIO, _dirPin, GPIO_PIN_RESET);
//
//	__HAL_TIM_SET_COMPARE(_pwm, _channel, (uint16_t)_pwmValue);

}
 800126e:	e01b      	b.n	80012a8 <_ZN15MotorController8setSpeedEf+0xf4>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	2b04      	cmp	r3, #4
 8001276:	d106      	bne.n	8001286 <_ZN15MotorController8setSpeedEf+0xd2>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001284:	e010      	b.n	80012a8 <_ZN15MotorController8setSpeedEf+0xf4>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	2b08      	cmp	r3, #8
 800128c:	d106      	bne.n	800129c <_ZN15MotorController8setSpeedEf+0xe8>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800129a:	e005      	b.n	80012a8 <_ZN15MotorController8setSpeedEf+0xf4>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80012a8:	bf00      	nop
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	447a0000 	.word	0x447a0000
 80012b4:	00000000 	.word	0x00000000

080012b8 <_ZN15MotorController10ComputePIDEv>:
float MotorController::getSpeed() {
//	updateSpeed();
    return _currentSpeed;
}

float MotorController::ComputePID() {
 80012b8:	b5b0      	push	{r4, r5, r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
    updateSpeed();
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f8a9 	bl	8001418 <_ZN15MotorController11updateSpeedEv>
    _error = _targetSpeed - _currentSpeed;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80012d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

    _integral += _error * (DT / 1000.0);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff f961 	bl	80005a8 <__aeabi_f2d>
 80012e6:	4604      	mov	r4, r0
 80012e8:	460d      	mov	r5, r1
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff f95a 	bl	80005a8 <__aeabi_f2d>
 80012f4:	a345      	add	r3, pc, #276	@ (adr r3, 800140c <_ZN15MotorController10ComputePIDEv+0x154>)
 80012f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fa:	f7ff f9ad 	bl	8000658 <__aeabi_dmul>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4620      	mov	r0, r4
 8001304:	4629      	mov	r1, r5
 8001306:	f7fe fff1 	bl	80002ec <__adddf3>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	4610      	mov	r0, r2
 8001310:	4619      	mov	r1, r3
 8001312:	f7ff fbb3 	bl	8000a7c <__aeabi_d2f>
 8001316:	4602      	mov	r2, r0
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	649a      	str	r2, [r3, #72]	@ 0x48
    if(_integral >= INTEGRAL_LIMIT) _integral = INTEGRAL_LIMIT;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001322:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001326:	eef4 7ac7 	vcmpe.f32	s15, s14
 800132a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132e:	db04      	blt.n	800133a <_ZN15MotorController10ComputePIDEv+0x82>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001336:	649a      	str	r2, [r3, #72]	@ 0x48
 8001338:	e00d      	b.n	8001356 <_ZN15MotorController10ComputePIDEv+0x9e>
    else if(_integral <= -INTEGRAL_LIMIT) _integral = -INTEGRAL_LIMIT;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001340:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8001344:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134c:	d803      	bhi.n	8001356 <_ZN15MotorController10ComputePIDEv+0x9e>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 8001354:	649a      	str	r2, [r3, #72]	@ 0x48


    float derivative = (_error - _lastError) / (DT / 1000.0);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001362:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001366:	ee17 0a90 	vmov	r0, s15
 800136a:	f7ff f91d 	bl	80005a8 <__aeabi_f2d>
 800136e:	a327      	add	r3, pc, #156	@ (adr r3, 800140c <_ZN15MotorController10ComputePIDEv+0x154>)
 8001370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001374:	f7ff fa9a 	bl	80008ac <__aeabi_ddiv>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4610      	mov	r0, r2
 800137e:	4619      	mov	r1, r3
 8001380:	f7ff fb7c 	bl	8000a7c <__aeabi_d2f>
 8001384:	4603      	mov	r3, r0
 8001386:	60fb      	str	r3, [r7, #12]

    _pidOutput = (_kp * _error) + (_ki * _integral); //+ (_kd * derivative);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	ed93 7a07 	vldr	s14, [r3, #28]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001394:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	edd3 6a08 	vldr	s13, [r3, #32]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80013a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    // Update last error
    _lastError = _error;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	645a      	str	r2, [r3, #68]	@ 0x44
    if(_pidOutput > 1) _pidOutput = 1;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80013c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80013c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013cc:	dd04      	ble.n	80013d8 <_ZN15MotorController10ComputePIDEv+0x120>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80013d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80013d6:	e00c      	b.n	80013f2 <_ZN15MotorController10ComputePIDEv+0x13a>
    else if (_pidOutput < -1) _pidOutput = -1;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80013de:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80013e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ea:	d502      	bpl.n	80013f2 <_ZN15MotorController10ComputePIDEv+0x13a>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4a06      	ldr	r2, [pc, #24]	@ (8001408 <_ZN15MotorController10ComputePIDEv+0x150>)
 80013f0:	631a      	str	r2, [r3, #48]	@ 0x30
    return _pidOutput;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
//    pre_error = error;

	if (_pidOutput > 1) _pidOutput = 1;
	else if (_pidOutput < -1) _pidOutput = -1;
    return _pidOutput;
}
 80013f6:	ee07 3a90 	vmov	s15, r3
 80013fa:	eeb0 0a67 	vmov.f32	s0, s15
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bdb0      	pop	{r4, r5, r7, pc}
 8001404:	f3af 8000 	nop.w
 8001408:	bf800000 	.word	0xbf800000
 800140c:	47ae147b 	.word	0x47ae147b
 8001410:	3f847ae1 	.word	0x3f847ae1
 8001414:	00000000 	.word	0x00000000

08001418 <_ZN15MotorController11updateSpeedEv>:

float MotorController::updateSpeed() {
 8001418:	b5b0      	push	{r4, r5, r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
//    else
//        _currentSpeed = (__HAL_TIM_GET_COUNTER(_enc) / ENCODER_RESOLUTION / REDUCTION_RATIO / 4) / (DT / 1000.0); // RPS
//
//    _last_cnt = __HAL_TIM_GET_COUNTER(_enc);

	cnt = __HAL_TIM_GetCounter(_enc);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001428:	b21a      	sxth	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	859a      	strh	r2, [r3, #44]	@ 0x2c
	_cascade_height += -(float)cnt / (4.0f * ENCODER_RESOLUTION * REDUCTION_RATIO)* 3.14 * 3.5;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff f8b8 	bl	80005a8 <__aeabi_f2d>
 8001438:	4604      	mov	r4, r0
 800143a:	460d      	mov	r5, r1
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001442:	ee07 3a90 	vmov	s15, r3
 8001446:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144a:	eef1 7a67 	vneg.f32	s15, s15
 800144e:	ee17 3a90 	vmov	r3, s15
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff f8a8 	bl	80005a8 <__aeabi_f2d>
 8001458:	f04f 0200 	mov.w	r2, #0
 800145c:	4b3c      	ldr	r3, [pc, #240]	@ (8001550 <_ZN15MotorController11updateSpeedEv+0x138>)
 800145e:	f7ff fa25 	bl	80008ac <__aeabi_ddiv>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	a335      	add	r3, pc, #212	@ (adr r3, 8001540 <_ZN15MotorController11updateSpeedEv+0x128>)
 800146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001470:	f7ff f8f2 	bl	8000658 <__aeabi_dmul>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4610      	mov	r0, r2
 800147a:	4619      	mov	r1, r3
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	4b34      	ldr	r3, [pc, #208]	@ (8001554 <_ZN15MotorController11updateSpeedEv+0x13c>)
 8001482:	f7ff f8e9 	bl	8000658 <__aeabi_dmul>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4620      	mov	r0, r4
 800148c:	4629      	mov	r1, r5
 800148e:	f7fe ff2d 	bl	80002ec <__adddf3>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4610      	mov	r0, r2
 8001498:	4619      	mov	r1, r3
 800149a:	f7ff faef 	bl	8000a7c <__aeabi_d2f>
 800149e:	4602      	mov	r2, r0
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	661a      	str	r2, [r3, #96]	@ 0x60
	_currentSpeed = (cnt/ENCODER_RESOLUTION / REDUCTION_RATIO / 4) / (DT / 1000.0);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff f86a 	bl	8000584 <__aeabi_i2d>
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	4b28      	ldr	r3, [pc, #160]	@ (8001558 <_ZN15MotorController11updateSpeedEv+0x140>)
 80014b6:	f7ff f9f9 	bl	80008ac <__aeabi_ddiv>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4610      	mov	r0, r2
 80014c0:	4619      	mov	r1, r3
 80014c2:	f04f 0200 	mov.w	r2, #0
 80014c6:	4b25      	ldr	r3, [pc, #148]	@ (800155c <_ZN15MotorController11updateSpeedEv+0x144>)
 80014c8:	f7ff f9f0 	bl	80008ac <__aeabi_ddiv>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4610      	mov	r0, r2
 80014d2:	4619      	mov	r1, r3
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	4b21      	ldr	r3, [pc, #132]	@ (8001560 <_ZN15MotorController11updateSpeedEv+0x148>)
 80014da:	f7ff f9e7 	bl	80008ac <__aeabi_ddiv>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4610      	mov	r0, r2
 80014e4:	4619      	mov	r1, r3
 80014e6:	a318      	add	r3, pc, #96	@ (adr r3, 8001548 <_ZN15MotorController11updateSpeedEv+0x130>)
 80014e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ec:	f7ff f9de 	bl	80008ac <__aeabi_ddiv>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	4610      	mov	r0, r2
 80014f6:	4619      	mov	r1, r3
 80014f8:	f7ff fac0 	bl	8000a7c <__aeabi_d2f>
 80014fc:	4602      	mov	r2, r0
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COUNTER(_enc, 0);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2200      	movs	r2, #0
 800150a:	625a      	str	r2, [r3, #36]	@ 0x24
    _currentSpeed *= _en_ctrl;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001516:	ee07 3a90 	vmov	s15, r3
 800151a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800151e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    return _currentSpeed;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800152c:	ee07 3a90 	vmov	s15, r3
}
 8001530:	eeb0 0a67 	vmov.f32	s0, s15
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bdb0      	pop	{r4, r5, r7, pc}
 800153a:	bf00      	nop
 800153c:	f3af 8000 	nop.w
 8001540:	51eb851f 	.word	0x51eb851f
 8001544:	40091eb8 	.word	0x40091eb8
 8001548:	47ae147b 	.word	0x47ae147b
 800154c:	3f847ae1 	.word	0x3f847ae1
 8001550:	40d90000 	.word	0x40d90000
 8001554:	400c0000 	.word	0x400c0000
 8001558:	40590000 	.word	0x40590000
 800155c:	40500000 	.word	0x40500000
 8001560:	40100000 	.word	0x40100000

08001564 <_ZN15MotorController7setgoalEf>:

void MotorController::setgoal(float target_height) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	ed87 0a00 	vstr	s0, [r7]
	_targrt_height  = target_height;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	683a      	ldr	r2, [r7, #0]
 8001574:	63da      	str	r2, [r3, #60]	@ 0x3c
//		_pwmValue = 0; // 
//		_check++;
//	}
//	if(_microswitch_touched==0 && _check ==1) _check--;

	if(fabs(target_height - _cascade_height) <= e){
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800157c:	ed97 7a00 	vldr	s14, [r7]
 8001580:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001584:	eeb0 0a67 	vmov.f32	s0, s15
 8001588:	f7ff fde5 	bl	8001156 <_ZSt4fabsf>
 800158c:	eeb0 7a40 	vmov.f32	s14, s0
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <_ZN15MotorController7setgoalEf+0x98>)
 8001592:	edd3 7a00 	vldr	s15, [r3]
 8001596:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800159a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159e:	bf94      	ite	ls
 80015a0:	2301      	movls	r3, #1
 80015a2:	2300      	movhi	r3, #0
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d005      	beq.n	80015b6 <_ZN15MotorController7setgoalEf+0x52>
		setSpeed(0);
 80015aa:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8001600 <_ZN15MotorController7setgoalEf+0x9c>
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff fe00 	bl	80011b4 <_ZN15MotorController8setSpeedEf>
//	if(_pwmValue > 750) _pwmValue = 750;
//	if(_pwmValue < MIN_PWM) _pwmValue = MIN_PWM;
////	__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, (uint16_t)_pwmValue);
//	__HAL_TIM_SET_COMPARE(_pwm, _channel, (uint16_t)_pwmValue);
//
}
 80015b4:	e01e      	b.n	80015f4 <_ZN15MotorController7setgoalEf+0x90>
	else if(target_height - _cascade_height>0) setSpeed(v);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80015bc:	ed97 7a00 	vldr	s14, [r7]
 80015c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015cc:	dd08      	ble.n	80015e0 <_ZN15MotorController7setgoalEf+0x7c>
 80015ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001604 <_ZN15MotorController7setgoalEf+0xa0>)
 80015d0:	edd3 7a00 	vldr	s15, [r3]
 80015d4:	eeb0 0a67 	vmov.f32	s0, s15
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f7ff fdeb 	bl	80011b4 <_ZN15MotorController8setSpeedEf>
}
 80015de:	e009      	b.n	80015f4 <_ZN15MotorController7setgoalEf+0x90>
	else setSpeed(-v);
 80015e0:	4b08      	ldr	r3, [pc, #32]	@ (8001604 <_ZN15MotorController7setgoalEf+0xa0>)
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	eef1 7a67 	vneg.f32	s15, s15
 80015ea:	eeb0 0a67 	vmov.f32	s0, s15
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fde0 	bl	80011b4 <_ZN15MotorController8setSpeedEf>
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000014 	.word	0x20000014
 8001600:	00000000 	.word	0x00000000
 8001604:	20000010 	.word	0x20000010

08001608 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>:
#include "math.h"
#include "motor_config.h"

class MotorController{
public:
    MotorController(TIM_HandleTypeDef* enc, TIM_HandleTypeDef* pwm, uint32_t channel, GPIO_TypeDef* BGPIO, uint16_t BPin, double kp, double ki, double kd):
 8001608:	b580      	push	{r7, lr}
 800160a:	b08a      	sub	sp, #40	@ 0x28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6278      	str	r0, [r7, #36]	@ 0x24
 8001610:	6239      	str	r1, [r7, #32]
 8001612:	61fa      	str	r2, [r7, #28]
 8001614:	61bb      	str	r3, [r7, #24]
 8001616:	ed87 0b04 	vstr	d0, [r7, #16]
 800161a:	ed87 1b02 	vstr	d1, [r7, #8]
 800161e:	ed87 2b00 	vstr	d2, [r7]
        _enc(enc), _pwm(pwm), _channel(channel), _BGPIO(BGPIO), _BPin(BPin), _kp(kp), _ki(ki), _kd(kd){}
 8001622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001624:	6a3a      	ldr	r2, [r7, #32]
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162a:	69fa      	ldr	r2, [r7, #28]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001638:	615a      	str	r2, [r3, #20]
 800163a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800163c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800163e:	831a      	strh	r2, [r3, #24]
 8001640:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001644:	f7ff fa1a 	bl	8000a7c <__aeabi_d2f>
 8001648:	4602      	mov	r2, r0
 800164a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800164c:	61da      	str	r2, [r3, #28]
 800164e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001652:	f7ff fa13 	bl	8000a7c <__aeabi_d2f>
 8001656:	4602      	mov	r2, r0
 8001658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165a:	621a      	str	r2, [r3, #32]
 800165c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001660:	f7ff fa0c 	bl	8000a7c <__aeabi_d2f>
 8001664:	4602      	mov	r2, r0
 8001666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001668:	625a      	str	r2, [r3, #36]	@ 0x24
 800166a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166c:	2200      	movs	r2, #0
 800166e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8001672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 800167a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167c:	2200      	movs	r2, #0
 800167e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001682:	2200      	movs	r2, #0
 8001684:	859a      	strh	r2, [r3, #44]	@ 0x2c
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	2200      	movs	r2, #0
 800168a:	85da      	strh	r2, [r3, #46]	@ 0x2e
 800168c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168e:	f04f 0200 	mov.w	r2, #0
 8001692:	631a      	str	r2, [r3, #48]	@ 0x30
 8001694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001696:	f04f 0200 	mov.w	r2, #0
 800169a:	635a      	str	r2, [r3, #52]	@ 0x34
 800169c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80016a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a6:	f04f 0200 	mov.w	r2, #0
 80016aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ae:	f04f 0200 	mov.w	r2, #0
 80016b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80016b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	645a      	str	r2, [r3, #68]	@ 0x44
 80016bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016be:	f04f 0200 	mov.w	r2, #0
 80016c2:	649a      	str	r2, [r3, #72]	@ 0x48
 80016c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c6:	4a15      	ldr	r2, [pc, #84]	@ (800171c <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x114>)
 80016c8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80016ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016cc:	2200      	movs	r2, #0
 80016ce:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
 80016d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d4:	2200      	movs	r2, #0
 80016d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80016d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016da:	2200      	movs	r2, #0
 80016dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80016de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e0:	2200      	movs	r2, #0
 80016e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80016e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001720 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x118>)
 80016e8:	661a      	str	r2, [r3, #96]	@ 0x60
 80016ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ec:	2200      	movs	r2, #0
 80016ee:	665a      	str	r2, [r3, #100]	@ 0x64
 80016f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f2:	2200      	movs	r2, #0
 80016f4:	669a      	str	r2, [r3, #104]	@ 0x68
 80016f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f8:	4a09      	ldr	r2, [pc, #36]	@ (8001720 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x118>)
 80016fa:	66da      	str	r2, [r3, #108]	@ 0x6c
 80016fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	675a      	str	r2, [r3, #116]	@ 0x74
 8001704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001706:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800170a:	679a      	str	r2, [r3, #120]	@ 0x78
 800170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170e:	2232      	movs	r2, #50	@ 0x32
 8001710:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001714:	4618      	mov	r0, r3
 8001716:	3728      	adds	r7, #40	@ 0x28
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	42c80000 	.word	0x42c80000
 8001720:	437a0000 	.word	0x437a0000

08001724 <motor_init>:
//    BL :B15   PC9      PB6/PB7
//
MotorController Motor_cas(&htim1, &htim12, TIM_CHANNEL_2, GPIOB, GPIO_PIN_12, 1, 40, 0);
float Vgoal = 0.0;

void motor_init(){
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
	 Motor_cas.init(-1,-1);
 8001728:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800172c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001730:	4802      	ldr	r0, [pc, #8]	@ (800173c <motor_init+0x18>)
 8001732:	f7ff fd20 	bl	8001176 <_ZN15MotorController4initEii>
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	200009c8 	.word	0x200009c8

08001740 <cascade_monitor>:

bool cascade_complete(){
	return Motor_cas.goal_reached();
}

void cascade_monitor(float target_height){
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	ed87 0a01 	vstr	s0, [r7, #4]
	Motor_cas.setgoal(target_height);
 800174a:	ed97 0a01 	vldr	s0, [r7, #4]
 800174e:	4803      	ldr	r0, [pc, #12]	@ (800175c <cascade_monitor+0x1c>)
 8001750:	f7ff ff08 	bl	8001564 <_ZN15MotorController7setgoalEf>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	200009c8 	.word	0x200009c8

08001760 <_Z41__static_initialization_and_destruction_0v>:
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af02      	add	r7, sp, #8
MotorController Motor_cas(&htim1, &htim12, TIM_CHANNEL_2, GPIOB, GPIO_PIN_12, 1, 40, 0);
 8001766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <_Z41__static_initialization_and_destruction_0v+0x48>)
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	ed9f 2b07 	vldr	d2, [pc, #28]	@ 8001790 <_Z41__static_initialization_and_destruction_0v+0x30>
 8001774:	ed9f 1b08 	vldr	d1, [pc, #32]	@ 8001798 <_Z41__static_initialization_and_destruction_0v+0x38>
 8001778:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 80017a0 <_Z41__static_initialization_and_destruction_0v+0x40>
 800177c:	2304      	movs	r3, #4
 800177e:	4a0b      	ldr	r2, [pc, #44]	@ (80017ac <_Z41__static_initialization_and_destruction_0v+0x4c>)
 8001780:	490b      	ldr	r1, [pc, #44]	@ (80017b0 <_Z41__static_initialization_and_destruction_0v+0x50>)
 8001782:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <_Z41__static_initialization_and_destruction_0v+0x54>)
 8001784:	f7ff ff40 	bl	8001608 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
	...
 800179c:	40440000 	.word	0x40440000
 80017a0:	00000000 	.word	0x00000000
 80017a4:	3ff00000 	.word	0x3ff00000
 80017a8:	40020400 	.word	0x40020400
 80017ac:	200053a4 	.word	0x200053a4
 80017b0:	200052cc 	.word	0x200052cc
 80017b4:	200009c8 	.word	0x200009c8

080017b8 <_GLOBAL__sub_I_Motor_cas>:
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	f7ff ffd0 	bl	8001760 <_Z41__static_initialization_and_destruction_0v>
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <uros_init>:
#define MAX_PING_FAIL_COUNT 5


extern UART_HandleTypeDef USARTx;

void uros_init(void) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af02      	add	r7, sp, #8
  // Initialize micro-ROS
  rmw_uros_set_custom_transport(
 80017ca:	4b14      	ldr	r3, [pc, #80]	@ (800181c <uros_init+0x58>)
 80017cc:	9301      	str	r3, [sp, #4]
 80017ce:	4b14      	ldr	r3, [pc, #80]	@ (8001820 <uros_init+0x5c>)
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	4b14      	ldr	r3, [pc, #80]	@ (8001824 <uros_init+0x60>)
 80017d4:	4a14      	ldr	r2, [pc, #80]	@ (8001828 <uros_init+0x64>)
 80017d6:	4915      	ldr	r1, [pc, #84]	@ (800182c <uros_init+0x68>)
 80017d8:	2001      	movs	r0, #1
 80017da:	f00d f93b 	bl	800ea54 <rmw_uros_set_custom_transport>
    cubemx_transport_open,
    cubemx_transport_close,
    cubemx_transport_write,
    cubemx_transport_read);
  
  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	4618      	mov	r0, r3
 80017e2:	f00c fd4f 	bl	800e284 <rcutils_get_zero_initialized_allocator>

  freeRTOS_allocator.allocate = microros_allocate;
 80017e6:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <uros_init+0x6c>)
 80017e8:	607b      	str	r3, [r7, #4]
  freeRTOS_allocator.deallocate = microros_deallocate;
 80017ea:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <uros_init+0x70>)
 80017ec:	60bb      	str	r3, [r7, #8]
  freeRTOS_allocator.reallocate = microros_reallocate;
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <uros_init+0x74>)
 80017f0:	60fb      	str	r3, [r7, #12]
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 80017f2:	4b12      	ldr	r3, [pc, #72]	@ (800183c <uros_init+0x78>)
 80017f4:	613b      	str	r3, [r7, #16]

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	4618      	mov	r0, r3
 80017fa:	f00c fd51 	bl	800e2a0 <rcutils_set_default_allocator>
 80017fe:	4603      	mov	r3, r0
 8001800:	f083 0301 	eor.w	r3, r3, #1
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d003      	beq.n	8001812 <uros_init+0x4e>
  printf("Error on default allocators (line %d)\n", __LINE__); 
 800180a:	213f      	movs	r1, #63	@ 0x3f
 800180c:	480c      	ldr	r0, [pc, #48]	@ (8001840 <uros_init+0x7c>)
 800180e:	f017 ff4b 	bl	80196a8 <iprintf>
  }
}
 8001812:	bf00      	nop
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	080022a1 	.word	0x080022a1
 8001820:	08002239 	.word	0x08002239
 8001824:	08002219 	.word	0x08002219
 8001828:	080021ed 	.word	0x080021ed
 800182c:	200053ec 	.word	0x200053ec
 8001830:	0800297d 	.word	0x0800297d
 8001834:	080029c1 	.word	0x080029c1
 8001838:	080029f9 	.word	0x080029f9
 800183c:	08002a65 	.word	0x08002a65
 8001840:	0801a7e0 	.word	0x0801a7e0

08001844 <uros_agent_status_check>:

void uros_agent_status_check(void) {
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  switch (status) {
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <uros_agent_status_check+0x4c>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b04      	cmp	r3, #4
 800184e:	d81c      	bhi.n	800188a <uros_agent_status_check+0x46>
 8001850:	a201      	add	r2, pc, #4	@ (adr r2, 8001858 <uros_agent_status_check+0x14>)
 8001852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001856:	bf00      	nop
 8001858:	0800186d 	.word	0x0800186d
 800185c:	08001873 	.word	0x08001873
 8001860:	08001879 	.word	0x08001879
 8001864:	0800187f 	.word	0x0800187f
 8001868:	08001885 	.word	0x08001885
    case AGENT_WAITING:
      handle_state_agent_waiting();
 800186c:	f000 f812 	bl	8001894 <handle_state_agent_waiting>
      break;
 8001870:	e00c      	b.n	800188c <uros_agent_status_check+0x48>
    case AGENT_AVAILABLE:
      handle_state_agent_available();
 8001872:	f000 f821 	bl	80018b8 <handle_state_agent_available>
      break;
 8001876:	e009      	b.n	800188c <uros_agent_status_check+0x48>
    case AGENT_CONNECTED:
      handle_state_agent_connected();
 8001878:	f000 f82a 	bl	80018d0 <handle_state_agent_connected>
      break;
 800187c:	e006      	b.n	800188c <uros_agent_status_check+0x48>
    case AGENT_TRYING:
      handle_state_agent_trying();
 800187e:	f000 f859 	bl	8001934 <handle_state_agent_trying>
      break;
 8001882:	e003      	b.n	800188c <uros_agent_status_check+0x48>
    case AGENT_DISCONNECTED:
      handle_state_agent_disconnected();
 8001884:	f000 f880 	bl	8001988 <handle_state_agent_disconnected>
      break;
 8001888:	e000      	b.n	800188c <uros_agent_status_check+0x48>
    default:
      break;
 800188a:	bf00      	nop
  }
}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000e50 	.word	0x20000e50

08001894 <handle_state_agent_waiting>:

void handle_state_agent_waiting(void) {
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  status = (rmw_uros_ping_agent(100, 10) == RMW_RET_OK) ? AGENT_AVAILABLE : AGENT_WAITING;
 8001898:	210a      	movs	r1, #10
 800189a:	2064      	movs	r0, #100	@ 0x64
 800189c:	f00d f8f0 	bl	800ea80 <rmw_uros_ping_agent>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <handle_state_agent_waiting+0x16>
 80018a6:	2201      	movs	r2, #1
 80018a8:	e000      	b.n	80018ac <handle_state_agent_waiting+0x18>
 80018aa:	2200      	movs	r2, #0
 80018ac:	4b01      	ldr	r3, [pc, #4]	@ (80018b4 <handle_state_agent_waiting+0x20>)
 80018ae:	701a      	strb	r2, [r3, #0]
}
 80018b0:	bf00      	nop
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000e50 	.word	0x20000e50

080018b8 <handle_state_agent_available>:
void handle_state_agent_available(void) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  uros_create_entities();
 80018bc:	f000 f870 	bl	80019a0 <uros_create_entities>
  status = AGENT_CONNECTED;
 80018c0:	4b02      	ldr	r3, [pc, #8]	@ (80018cc <handle_state_agent_available+0x14>)
 80018c2:	2202      	movs	r2, #2
 80018c4:	701a      	strb	r2, [r3, #0]
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000e50 	.word	0x20000e50

080018d0 <handle_state_agent_connected>:
void handle_state_agent_connected(void) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(20, 5) == RMW_RET_OK){
 80018d4:	2105      	movs	r1, #5
 80018d6:	2014      	movs	r0, #20
 80018d8:	f00d f8d2 	bl	800ea80 <rmw_uros_ping_agent>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	bf0c      	ite	eq
 80018e2:	2301      	moveq	r3, #1
 80018e4:	2300      	movne	r3, #0
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d009      	beq.n	8001900 <handle_state_agent_connected+0x30>
    rclc_executor_spin_some(&executor, RCL_MS_TO_NS(50));
 80018ec:	a30f      	add	r3, pc, #60	@ (adr r3, 800192c <handle_state_agent_connected+0x5c>)
 80018ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f2:	480b      	ldr	r0, [pc, #44]	@ (8001920 <handle_state_agent_connected+0x50>)
 80018f4:	f00c fb52 	bl	800df9c <rclc_executor_spin_some>
    ping_fail_count = 0; // Reset ping fail count
 80018f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <handle_state_agent_connected+0x54>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
    ping_fail_count++;
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_TRYING;
    }
  }
}
 80018fe:	e00b      	b.n	8001918 <handle_state_agent_connected+0x48>
    ping_fail_count++;
 8001900:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <handle_state_agent_connected+0x54>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	3301      	adds	r3, #1
 8001906:	4a07      	ldr	r2, [pc, #28]	@ (8001924 <handle_state_agent_connected+0x54>)
 8001908:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 800190a:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <handle_state_agent_connected+0x54>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2b04      	cmp	r3, #4
 8001910:	dd02      	ble.n	8001918 <handle_state_agent_connected+0x48>
      status = AGENT_TRYING;
 8001912:	4b05      	ldr	r3, [pc, #20]	@ (8001928 <handle_state_agent_connected+0x58>)
 8001914:	2203      	movs	r2, #3
 8001916:	701a      	strb	r2, [r3, #0]
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	f3af 8000 	nop.w
 8001920:	20000dc8 	.word	0x20000dc8
 8001924:	20000e54 	.word	0x20000e54
 8001928:	20000e50 	.word	0x20000e50
 800192c:	02faf080 	.word	0x02faf080
 8001930:	00000000 	.word	0x00000000

08001934 <handle_state_agent_trying>:
void handle_state_agent_trying(void) {
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(50, 10) == RMW_RET_OK){
 8001938:	210a      	movs	r1, #10
 800193a:	2032      	movs	r0, #50	@ 0x32
 800193c:	f00d f8a0 	bl	800ea80 <rmw_uros_ping_agent>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	bf0c      	ite	eq
 8001946:	2301      	moveq	r3, #1
 8001948:	2300      	movne	r3, #0
 800194a:	b2db      	uxtb	r3, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	d006      	beq.n	800195e <handle_state_agent_trying+0x2a>
    status = AGENT_CONNECTED;
 8001950:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <handle_state_agent_trying+0x4c>)
 8001952:	2202      	movs	r2, #2
 8001954:	701a      	strb	r2, [r3, #0]
    ping_fail_count = 0; // Reset ping fail count
 8001956:	4b0b      	ldr	r3, [pc, #44]	@ (8001984 <handle_state_agent_trying+0x50>)
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_DISCONNECTED;
      ping_fail_count = 0;
    }
  }
}
 800195c:	e00e      	b.n	800197c <handle_state_agent_trying+0x48>
    ping_fail_count++;
 800195e:	4b09      	ldr	r3, [pc, #36]	@ (8001984 <handle_state_agent_trying+0x50>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	3301      	adds	r3, #1
 8001964:	4a07      	ldr	r2, [pc, #28]	@ (8001984 <handle_state_agent_trying+0x50>)
 8001966:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <handle_state_agent_trying+0x50>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b04      	cmp	r3, #4
 800196e:	dd05      	ble.n	800197c <handle_state_agent_trying+0x48>
      status = AGENT_DISCONNECTED;
 8001970:	4b03      	ldr	r3, [pc, #12]	@ (8001980 <handle_state_agent_trying+0x4c>)
 8001972:	2204      	movs	r2, #4
 8001974:	701a      	strb	r2, [r3, #0]
      ping_fail_count = 0;
 8001976:	4b03      	ldr	r3, [pc, #12]	@ (8001984 <handle_state_agent_trying+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000e50 	.word	0x20000e50
 8001984:	20000e54 	.word	0x20000e54

08001988 <handle_state_agent_disconnected>:
void handle_state_agent_disconnected(void) {
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  uros_destroy_entities();
 800198c:	f000 f93e 	bl	8001c0c <uros_destroy_entities>
  status = AGENT_WAITING;
 8001990:	4b02      	ldr	r3, [pc, #8]	@ (800199c <handle_state_agent_disconnected+0x14>)
 8001992:	2200      	movs	r2, #0
 8001994:	701a      	strb	r2, [r3, #0]
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000e50 	.word	0x20000e50

080019a0 <uros_create_entities>:


void uros_create_entities(void) {
 80019a0:	b5b0      	push	{r4, r5, r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af02      	add	r7, sp, #8
  // 
  last_cmd_vel_time = 0;
 80019a6:	4b7e      	ldr	r3, [pc, #504]	@ (8001ba0 <uros_create_entities+0x200>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
  last_cmd_arm_time = 0;
 80019ac:	4b7d      	ldr	r3, [pc, #500]	@ (8001ba4 <uros_create_entities+0x204>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
  current_yaw = 0.0f;
 80019b2:	4b7d      	ldr	r3, [pc, #500]	@ (8001ba8 <uros_create_entities+0x208>)
 80019b4:	f04f 0200 	mov.w	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]

  allocator = rcl_get_default_allocator();
 80019ba:	4c7c      	ldr	r4, [pc, #496]	@ (8001bac <uros_create_entities+0x20c>)
 80019bc:	463b      	mov	r3, r7
 80019be:	4618      	mov	r0, r3
 80019c0:	f00c fc8c 	bl	800e2dc <rcutils_get_default_allocator>
 80019c4:	4625      	mov	r5, r4
 80019c6:	463c      	mov	r4, r7
 80019c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019cc:	6823      	ldr	r3, [r4, #0]
 80019ce:	602b      	str	r3, [r5, #0]

  init_options = rcl_get_zero_initialized_init_options();
 80019d0:	f00a fc7c 	bl	800c2cc <rcl_get_zero_initialized_init_options>
 80019d4:	4603      	mov	r3, r0
 80019d6:	4a76      	ldr	r2, [pc, #472]	@ (8001bb0 <uros_create_entities+0x210>)
 80019d8:	6013      	str	r3, [r2, #0]
  rcl_init_options_init(&init_options, allocator);
 80019da:	4b74      	ldr	r3, [pc, #464]	@ (8001bac <uros_create_entities+0x20c>)
 80019dc:	466c      	mov	r4, sp
 80019de:	f103 020c 	add.w	r2, r3, #12
 80019e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019e6:	e884 0003 	stmia.w	r4, {r0, r1}
 80019ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ec:	4870      	ldr	r0, [pc, #448]	@ (8001bb0 <uros_create_entities+0x210>)
 80019ee:	f00a fc6f 	bl	800c2d0 <rcl_init_options_init>
  rcl_init_options_set_domain_id(&init_options, DOMAIN_ID);
 80019f2:	2100      	movs	r1, #0
 80019f4:	486e      	ldr	r0, [pc, #440]	@ (8001bb0 <uros_create_entities+0x210>)
 80019f6:	f00a fd67 	bl	800c4c8 <rcl_init_options_set_domain_id>

  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator); // Initialize support structure
 80019fa:	4b6c      	ldr	r3, [pc, #432]	@ (8001bac <uros_create_entities+0x20c>)
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	4b6c      	ldr	r3, [pc, #432]	@ (8001bb0 <uros_create_entities+0x210>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	2100      	movs	r1, #0
 8001a04:	486b      	ldr	r0, [pc, #428]	@ (8001bb4 <uros_create_entities+0x214>)
 8001a06:	f00c fb03 	bl	800e010 <rclc_support_init_with_options>

  rcl_init_options_fini(&init_options);
 8001a0a:	4869      	ldr	r0, [pc, #420]	@ (8001bb0 <uros_create_entities+0x210>)
 8001a0c:	f00a fcc6 	bl	800c39c <rcl_init_options_fini>
  
  rclc_node_init_default(&node, NODE_NAME, "", &support);                       // Initialize node
 8001a10:	4b68      	ldr	r3, [pc, #416]	@ (8001bb4 <uros_create_entities+0x214>)
 8001a12:	4a69      	ldr	r2, [pc, #420]	@ (8001bb8 <uros_create_entities+0x218>)
 8001a14:	4969      	ldr	r1, [pc, #420]	@ (8001bbc <uros_create_entities+0x21c>)
 8001a16:	486a      	ldr	r0, [pc, #424]	@ (8001bc0 <uros_create_entities+0x220>)
 8001a18:	f00c fb58 	bl	800e0cc <rclc_node_init_default>

  rclc_publisher_init_default(                                                  // Initialize publisher for pose
 8001a1c:	f00a face 	bl	800bfbc <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 8001a20:	4602      	mov	r2, r0
 8001a22:	4b68      	ldr	r3, [pc, #416]	@ (8001bc4 <uros_create_entities+0x224>)
 8001a24:	4966      	ldr	r1, [pc, #408]	@ (8001bc0 <uros_create_entities+0x220>)
 8001a26:	4868      	ldr	r0, [pc, #416]	@ (8001bc8 <uros_create_entities+0x228>)
 8001a28:	f00c fb8c 	bl	800e144 <rclc_publisher_init_default>
    &pose_pub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
    "robot/pose");
  pose_msg.pose.pose.position.x = 83.0;
 8001a2c:	4967      	ldr	r1, [pc, #412]	@ (8001bcc <uros_create_entities+0x22c>)
 8001a2e:	a358      	add	r3, pc, #352	@ (adr r3, 8001b90 <uros_create_entities+0x1f0>)
 8001a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a34:	e9c1 2308 	strd	r2, r3, [r1, #32]
  pose_msg.pose.pose.position.y = 616.0;
 8001a38:	4964      	ldr	r1, [pc, #400]	@ (8001bcc <uros_create_entities+0x22c>)
 8001a3a:	f04f 0200 	mov.w	r2, #0
 8001a3e:	4b64      	ldr	r3, [pc, #400]	@ (8001bd0 <uros_create_entities+0x230>)
 8001a40:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
  pose_msg.pose.pose.position.z = 0.0;
 8001a44:	4961      	ldr	r1, [pc, #388]	@ (8001bcc <uros_create_entities+0x22c>)
 8001a46:	f04f 0200 	mov.w	r2, #0
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
  pose_msg.pose.pose.orientation.x = 0.0;
 8001a52:	495e      	ldr	r1, [pc, #376]	@ (8001bcc <uros_create_entities+0x22c>)
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	f04f 0300 	mov.w	r3, #0
 8001a5c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
  pose_msg.pose.pose.orientation.y = 0.0;
 8001a60:	495a      	ldr	r1, [pc, #360]	@ (8001bcc <uros_create_entities+0x22c>)
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	f04f 0300 	mov.w	r3, #0
 8001a6a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
  pose_msg.pose.pose.orientation.z = 0.0;
 8001a6e:	4957      	ldr	r1, [pc, #348]	@ (8001bcc <uros_create_entities+0x22c>)
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	f04f 0300 	mov.w	r3, #0
 8001a78:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
  pose_msg.pose.pose.orientation.w = 0.0;
 8001a7c:	4953      	ldr	r1, [pc, #332]	@ (8001bcc <uros_create_entities+0x22c>)
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

  rclc_publisher_init_default(                                                  // Initialize publisher for pose
 8001a8a:	f00e fba3 	bl	80101d4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	4b50      	ldr	r3, [pc, #320]	@ (8001bd4 <uros_create_entities+0x234>)
 8001a92:	494b      	ldr	r1, [pc, #300]	@ (8001bc0 <uros_create_entities+0x220>)
 8001a94:	4850      	ldr	r0, [pc, #320]	@ (8001bd8 <uros_create_entities+0x238>)
 8001a96:	f00c fb55 	bl	800e144 <rclc_publisher_init_default>
    &arm_pub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/arm_status");
  arm_msg.data = -1;
 8001a9a:	4b50      	ldr	r3, [pc, #320]	@ (8001bdc <uros_create_entities+0x23c>)
 8001a9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001aa0:	601a      	str	r2, [r3, #0]

  rmw_uros_set_publisher_session_timeout(                                       // Set session timeout for publisher
 8001aa2:	4849      	ldr	r0, [pc, #292]	@ (8001bc8 <uros_create_entities+0x228>)
 8001aa4:	f00b f808 	bl	800cab8 <rcl_publisher_get_rmw_handle>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	210a      	movs	r1, #10
 8001aac:	4618      	mov	r0, r3
 8001aae:	f00d ffd9 	bl	800fa64 <rmw_uros_set_publisher_session_timeout>
    rcl_publisher_get_rmw_handle(&pose_pub),
    10);

  rmw_uros_set_publisher_session_timeout(                                       // Set session timeout for publisher
 8001ab2:	4849      	ldr	r0, [pc, #292]	@ (8001bd8 <uros_create_entities+0x238>)
 8001ab4:	f00b f800 	bl	800cab8 <rcl_publisher_get_rmw_handle>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	210a      	movs	r1, #10
 8001abc:	4618      	mov	r0, r3
 8001abe:	f00d ffd1 	bl	800fa64 <rmw_uros_set_publisher_session_timeout>
    rcl_publisher_get_rmw_handle(&arm_pub),
    10);

  rclc_subscription_init_default(                                               // Initialize subscriber for command velocity
 8001ac2:	f008 fdb1 	bl	800a628 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	4b45      	ldr	r3, [pc, #276]	@ (8001be0 <uros_create_entities+0x240>)
 8001aca:	493d      	ldr	r1, [pc, #244]	@ (8001bc0 <uros_create_entities+0x220>)
 8001acc:	4845      	ldr	r0, [pc, #276]	@ (8001be4 <uros_create_entities+0x244>)
 8001ace:	f00c fb6d 	bl	800e1ac <rclc_subscription_init_default>
    &cmd_vel_sub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
    "robot/cmd_vel");
  cmd_vel_msg.linear.x = 0.0;
 8001ad2:	4945      	ldr	r1, [pc, #276]	@ (8001be8 <uros_create_entities+0x248>)
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	e9c1 2300 	strd	r2, r3, [r1]
  cmd_vel_msg.linear.y = 0.0;
 8001ae0:	4941      	ldr	r1, [pc, #260]	@ (8001be8 <uros_create_entities+0x248>)
 8001ae2:	f04f 0200 	mov.w	r2, #0
 8001ae6:	f04f 0300 	mov.w	r3, #0
 8001aea:	e9c1 2302 	strd	r2, r3, [r1, #8]
  cmd_vel_msg.linear.z = 0.0;
 8001aee:	493e      	ldr	r1, [pc, #248]	@ (8001be8 <uros_create_entities+0x248>)
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	e9c1 2304 	strd	r2, r3, [r1, #16]
  cmd_vel_msg.angular.x = 0.0;
 8001afc:	493a      	ldr	r1, [pc, #232]	@ (8001be8 <uros_create_entities+0x248>)
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	f04f 0300 	mov.w	r3, #0
 8001b06:	e9c1 2306 	strd	r2, r3, [r1, #24]
  cmd_vel_msg.angular.y = 0.0;
 8001b0a:	4937      	ldr	r1, [pc, #220]	@ (8001be8 <uros_create_entities+0x248>)
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	f04f 0300 	mov.w	r3, #0
 8001b14:	e9c1 2308 	strd	r2, r3, [r1, #32]
  cmd_vel_msg.angular.z = 0.0;
 8001b18:	4933      	ldr	r1, [pc, #204]	@ (8001be8 <uros_create_entities+0x248>)
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

  rclc_subscription_init_default(                                               // Initialize subscriber for arm command
 8001b26:	f00e fb55 	bl	80101d4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001bec <uros_create_entities+0x24c>)
 8001b2e:	4924      	ldr	r1, [pc, #144]	@ (8001bc0 <uros_create_entities+0x220>)
 8001b30:	482f      	ldr	r0, [pc, #188]	@ (8001bf0 <uros_create_entities+0x250>)
 8001b32:	f00c fb3b 	bl	800e1ac <rclc_subscription_init_default>
    &cmd_arm_sub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/cmd_arm");
  cmd_arm_msg.data = -1;
 8001b36:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf4 <uros_create_entities+0x254>)
 8001b38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b3c:	601a      	str	r2, [r3, #0]


  rclc_timer_init_default(&pose_pub_timer, &support, RCL_MS_TO_NS(50), pose_pub_timer_cb);
 8001b3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf8 <uros_create_entities+0x258>)
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	a315      	add	r3, pc, #84	@ (adr r3, 8001b98 <uros_create_entities+0x1f8>)
 8001b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b48:	491a      	ldr	r1, [pc, #104]	@ (8001bb4 <uros_create_entities+0x214>)
 8001b4a:	482c      	ldr	r0, [pc, #176]	@ (8001bfc <uros_create_entities+0x25c>)
 8001b4c:	f00c fb62 	bl	800e214 <rclc_timer_init_default>

  
  rclc_executor_init(&executor, &support.context, 3, &allocator); // Create executor (1 timer + 2 subscriptions)
 8001b50:	4b16      	ldr	r3, [pc, #88]	@ (8001bac <uros_create_entities+0x20c>)
 8001b52:	2203      	movs	r2, #3
 8001b54:	4917      	ldr	r1, [pc, #92]	@ (8001bb4 <uros_create_entities+0x214>)
 8001b56:	482a      	ldr	r0, [pc, #168]	@ (8001c00 <uros_create_entities+0x260>)
 8001b58:	f00b ff32 	bl	800d9c0 <rclc_executor_init>

  rclc_executor_add_subscription(&executor, &cmd_vel_sub, &cmd_vel_msg, &cmd_vel_sub_cb, ON_NEW_DATA); // Add subscriber to executor
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	4b28      	ldr	r3, [pc, #160]	@ (8001c04 <uros_create_entities+0x264>)
 8001b62:	4a21      	ldr	r2, [pc, #132]	@ (8001be8 <uros_create_entities+0x248>)
 8001b64:	491f      	ldr	r1, [pc, #124]	@ (8001be4 <uros_create_entities+0x244>)
 8001b66:	4826      	ldr	r0, [pc, #152]	@ (8001c00 <uros_create_entities+0x260>)
 8001b68:	f00b ffce 	bl	800db08 <rclc_executor_add_subscription>
  rclc_executor_add_subscription(&executor, &cmd_arm_sub, &cmd_arm_msg, &cmd_arm_sub_cb, ON_NEW_DATA); // Add arm subscriber to executor
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <uros_create_entities+0x268>)
 8001b72:	4a20      	ldr	r2, [pc, #128]	@ (8001bf4 <uros_create_entities+0x254>)
 8001b74:	491e      	ldr	r1, [pc, #120]	@ (8001bf0 <uros_create_entities+0x250>)
 8001b76:	4822      	ldr	r0, [pc, #136]	@ (8001c00 <uros_create_entities+0x260>)
 8001b78:	f00b ffc6 	bl	800db08 <rclc_executor_add_subscription>
  rclc_executor_add_timer(&executor, &pose_pub_timer); // Add timer to executor
 8001b7c:	491f      	ldr	r1, [pc, #124]	@ (8001bfc <uros_create_entities+0x25c>)
 8001b7e:	4820      	ldr	r0, [pc, #128]	@ (8001c00 <uros_create_entities+0x260>)
 8001b80:	f00b fff6 	bl	800db70 <rclc_executor_add_timer>
}
 8001b84:	bf00      	nop
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b8c:	f3af 8000 	nop.w
 8001b90:	00000000 	.word	0x00000000
 8001b94:	4054c000 	.word	0x4054c000
 8001b98:	02faf080 	.word	0x02faf080
 8001b9c:	00000000 	.word	0x00000000
 8001ba0:	20000d64 	.word	0x20000d64
 8001ba4:	20000d68 	.word	0x20000d68
 8001ba8:	20000d6c 	.word	0x20000d6c
 8001bac:	20000da4 	.word	0x20000da4
 8001bb0:	20000dc0 	.word	0x20000dc0
 8001bb4:	20000d70 	.word	0x20000d70
 8001bb8:	0801a808 	.word	0x0801a808
 8001bbc:	0801a80c 	.word	0x0801a80c
 8001bc0:	20000db8 	.word	0x20000db8
 8001bc4:	0801a81c 	.word	0x0801a81c
 8001bc8:	20000a48 	.word	0x20000a48
 8001bcc:	20000a50 	.word	0x20000a50
 8001bd0:	40834000 	.word	0x40834000
 8001bd4:	0801a828 	.word	0x0801a828
 8001bd8:	20000d50 	.word	0x20000d50
 8001bdc:	20000d54 	.word	0x20000d54
 8001be0:	0801a83c 	.word	0x0801a83c
 8001be4:	20000d18 	.word	0x20000d18
 8001be8:	20000d20 	.word	0x20000d20
 8001bec:	0801a84c 	.word	0x0801a84c
 8001bf0:	20000d58 	.word	0x20000d58
 8001bf4:	20000d5c 	.word	0x20000d5c
 8001bf8:	08001c99 	.word	0x08001c99
 8001bfc:	20000d60 	.word	0x20000d60
 8001c00:	20000dc8 	.word	0x20000dc8
 8001c04:	08001c85 	.word	0x08001c85
 8001c08:	08001cd5 	.word	0x08001cd5

08001c0c <uros_destroy_entities>:
void uros_destroy_entities(void) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
  rmw_context_t* rmw_context = rcl_context_get_rmw_context(&support.context);
 8001c12:	4814      	ldr	r0, [pc, #80]	@ (8001c64 <uros_destroy_entities+0x58>)
 8001c14:	f00a fae0 	bl	800c1d8 <rcl_context_get_rmw_context>
 8001c18:	6078      	str	r0, [r7, #4]
  (void) rmw_uros_set_context_entity_destroy_session_timeout(rmw_context, 0);
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f00d ff29 	bl	800fa74 <rmw_uros_set_context_entity_destroy_session_timeout>

  // Destroy publisher
  rcl_publisher_fini(&pose_pub, &node);
 8001c22:	4911      	ldr	r1, [pc, #68]	@ (8001c68 <uros_destroy_entities+0x5c>)
 8001c24:	4811      	ldr	r0, [pc, #68]	@ (8001c6c <uros_destroy_entities+0x60>)
 8001c26:	f00a fec9 	bl	800c9bc <rcl_publisher_fini>
  rcl_publisher_fini(&arm_pub, &node);
 8001c2a:	490f      	ldr	r1, [pc, #60]	@ (8001c68 <uros_destroy_entities+0x5c>)
 8001c2c:	4810      	ldr	r0, [pc, #64]	@ (8001c70 <uros_destroy_entities+0x64>)
 8001c2e:	f00a fec5 	bl	800c9bc <rcl_publisher_fini>

  // Destroy subscriber
  rcl_subscription_fini(&cmd_vel_sub, &node);
 8001c32:	490d      	ldr	r1, [pc, #52]	@ (8001c68 <uros_destroy_entities+0x5c>)
 8001c34:	480f      	ldr	r0, [pc, #60]	@ (8001c74 <uros_destroy_entities+0x68>)
 8001c36:	f00b f815 	bl	800cc64 <rcl_subscription_fini>
  rcl_subscription_fini(&cmd_arm_sub, &node);
 8001c3a:	490b      	ldr	r1, [pc, #44]	@ (8001c68 <uros_destroy_entities+0x5c>)
 8001c3c:	480e      	ldr	r0, [pc, #56]	@ (8001c78 <uros_destroy_entities+0x6c>)
 8001c3e:	f00b f811 	bl	800cc64 <rcl_subscription_fini>

  rcl_timer_fini(&pose_pub_timer);
 8001c42:	480e      	ldr	r0, [pc, #56]	@ (8001c7c <uros_destroy_entities+0x70>)
 8001c44:	f00b fa42 	bl	800d0cc <rcl_timer_fini>

  // Destroy executor
  rclc_executor_fini(&executor);
 8001c48:	480d      	ldr	r0, [pc, #52]	@ (8001c80 <uros_destroy_entities+0x74>)
 8001c4a:	f00b ff29 	bl	800daa0 <rclc_executor_fini>

  // Destroy node
  rcl_node_fini(&node);
 8001c4e:	4806      	ldr	r0, [pc, #24]	@ (8001c68 <uros_destroy_entities+0x5c>)
 8001c50:	f00a fd92 	bl	800c778 <rcl_node_fini>
  rclc_support_fini(&support);
 8001c54:	4803      	ldr	r0, [pc, #12]	@ (8001c64 <uros_destroy_entities+0x58>)
 8001c56:	f00c fa0f 	bl	800e078 <rclc_support_fini>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000d70 	.word	0x20000d70
 8001c68:	20000db8 	.word	0x20000db8
 8001c6c:	20000a48 	.word	0x20000a48
 8001c70:	20000d50 	.word	0x20000d50
 8001c74:	20000d18 	.word	0x20000d18
 8001c78:	20000d58 	.word	0x20000d58
 8001c7c:	20000d60 	.word	0x20000d60
 8001c80:	20000dc8 	.word	0x20000dc8

08001c84 <cmd_vel_sub_cb>:

void cmd_vel_sub_cb(const void* msgin) {
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
//
////	  rcl_publish(&pose_pub, &pose_msg, NULL);
//  }
//
//  last_cmd_vel_time = current_time;
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <pose_pub_timer_cb>:

void pose_pub_timer_cb(rcl_timer_t * timer, int64_t last_call_time) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	e9c7 2300 	strd	r2, r3, [r7]
	rcl_publish(&arm_pub, &arm_msg, NULL);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	4908      	ldr	r1, [pc, #32]	@ (8001cc8 <pose_pub_timer_cb+0x30>)
 8001ca8:	4808      	ldr	r0, [pc, #32]	@ (8001ccc <pose_pub_timer_cb+0x34>)
 8001caa:	f00a fee1 	bl	800ca70 <rcl_publish>
	if(arm_msg.data == cmd_arm_msg.data) arm_pub_cb(0);
 8001cae:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <pose_pub_timer_cb+0x30>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	4b07      	ldr	r3, [pc, #28]	@ (8001cd0 <pose_pub_timer_cb+0x38>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d102      	bne.n	8001cc0 <pose_pub_timer_cb+0x28>
 8001cba:	2000      	movs	r0, #0
 8001cbc:	f000 f82c 	bl	8001d18 <arm_pub_cb>
  // 
  // printf("Published pose: x=%.2f, y=%.2f, yaw=%.2f, ret=%d\n", 
  //        pose_msg.pose.pose.position.x, 
  //        pose_msg.pose.pose.position.y, 
  //        current_yaw, ret);
}
 8001cc0:	bf00      	nop
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20000d54 	.word	0x20000d54
 8001ccc:	20000d50 	.word	0x20000d50
 8001cd0:	20000d5c 	.word	0x20000d5c

08001cd4 <cmd_arm_sub_cb>:

void cmd_arm_sub_cb(const void* msgin) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  const std_msgs__msg__Int32 * msg = (const std_msgs__msg__Int32 *)msgin;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	60fb      	str	r3, [r7, #12]
  cmd_arm_msg = *msg;
 8001ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8001d0c <cmd_arm_sub_cb+0x38>)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6013      	str	r3, [r2, #0]
  code = cmd_arm_msg.data;
 8001ce8:	4b08      	ldr	r3, [pc, #32]	@ (8001d0c <cmd_arm_sub_cb+0x38>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a08      	ldr	r2, [pc, #32]	@ (8001d10 <cmd_arm_sub_cb+0x3c>)
 8001cee:	6013      	str	r3, [r2, #0]
//  arm_msg = cmd_arm_msg;
  std_msgs__msg__Int32 reply_msg;
  reply_msg.data = 100;
 8001cf0:	2364      	movs	r3, #100	@ 0x64
 8001cf2:	60bb      	str	r3, [r7, #8]
  rcl_publish(&arm_pub, &reply_msg, NULL);
 8001cf4:	f107 0308 	add.w	r3, r7, #8
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4805      	ldr	r0, [pc, #20]	@ (8001d14 <cmd_arm_sub_cb+0x40>)
 8001cfe:	f00a feb7 	bl	800ca70 <rcl_publish>
}
 8001d02:	bf00      	nop
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000d5c 	.word	0x20000d5c
 8001d10:	20000018 	.word	0x20000018
 8001d14:	20000d50 	.word	0x20000d50

08001d18 <arm_pub_cb>:

void arm_pub_cb(int complete){
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	if(complete) arm_msg = cmd_arm_msg;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d004      	beq.n	8001d30 <arm_pub_cb+0x18>
 8001d26:	4a07      	ldr	r2, [pc, #28]	@ (8001d44 <arm_pub_cb+0x2c>)
 8001d28:	4b07      	ldr	r3, [pc, #28]	@ (8001d48 <arm_pub_cb+0x30>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	6013      	str	r3, [r2, #0]
	else arm_msg.data = 0;
}
 8001d2e:	e002      	b.n	8001d36 <arm_pub_cb+0x1e>
	else arm_msg.data = 0;
 8001d30:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <arm_pub_cb+0x2c>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	20000d54 	.word	0x20000d54
 8001d48:	20000d5c 	.word	0x20000d5c

08001d4c <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	@ 0x28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001d58:	f006 ffda 	bl	8008d10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001d5c:	4b5a      	ldr	r3, [pc, #360]	@ (8001ec8 <pvPortMallocMicroROS+0x17c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8001d64:	f000 f986 	bl	8002074 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001d68:	4b58      	ldr	r3, [pc, #352]	@ (8001ecc <pvPortMallocMicroROS+0x180>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	f040 8090 	bne.w	8001e96 <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d01e      	beq.n	8001dba <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8001d7c:	2208      	movs	r2, #8
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d015      	beq.n	8001dba <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f023 0307 	bic.w	r3, r3, #7
 8001d94:	3308      	adds	r3, #8
 8001d96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d00b      	beq.n	8001dba <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001da6:	f383 8811 	msr	BASEPRI, r3
 8001daa:	f3bf 8f6f 	isb	sy
 8001dae:	f3bf 8f4f 	dsb	sy
 8001db2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001db4:	bf00      	nop
 8001db6:	bf00      	nop
 8001db8:	e7fd      	b.n	8001db6 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d06a      	beq.n	8001e96 <pvPortMallocMicroROS+0x14a>
 8001dc0:	4b43      	ldr	r3, [pc, #268]	@ (8001ed0 <pvPortMallocMicroROS+0x184>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d865      	bhi.n	8001e96 <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001dca:	4b42      	ldr	r3, [pc, #264]	@ (8001ed4 <pvPortMallocMicroROS+0x188>)
 8001dcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001dce:	4b41      	ldr	r3, [pc, #260]	@ (8001ed4 <pvPortMallocMicroROS+0x188>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001dd4:	e004      	b.n	8001de0 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d903      	bls.n	8001df2 <pvPortMallocMicroROS+0xa6>
 8001dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f1      	bne.n	8001dd6 <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001df2:	4b35      	ldr	r3, [pc, #212]	@ (8001ec8 <pvPortMallocMicroROS+0x17c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d04c      	beq.n	8001e96 <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001dfc:	6a3b      	ldr	r3, [r7, #32]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2208      	movs	r2, #8
 8001e02:	4413      	add	r3, r2
 8001e04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	6a3b      	ldr	r3, [r7, #32]
 8001e0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	1ad2      	subs	r2, r2, r3
 8001e16:	2308      	movs	r3, #8
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d920      	bls.n	8001e60 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4413      	add	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00b      	beq.n	8001e48 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e34:	f383 8811 	msr	BASEPRI, r3
 8001e38:	f3bf 8f6f 	isb	sy
 8001e3c:	f3bf 8f4f 	dsb	sy
 8001e40:	613b      	str	r3, [r7, #16]
}
 8001e42:	bf00      	nop
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	1ad2      	subs	r2, r2, r3
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001e5a:	69b8      	ldr	r0, [r7, #24]
 8001e5c:	f000 f96c 	bl	8002138 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001e60:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed0 <pvPortMallocMicroROS+0x184>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	4a19      	ldr	r2, [pc, #100]	@ (8001ed0 <pvPortMallocMicroROS+0x184>)
 8001e6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001e6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ed0 <pvPortMallocMicroROS+0x184>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	4b19      	ldr	r3, [pc, #100]	@ (8001ed8 <pvPortMallocMicroROS+0x18c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d203      	bcs.n	8001e82 <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001e7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <pvPortMallocMicroROS+0x184>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a16      	ldr	r2, [pc, #88]	@ (8001ed8 <pvPortMallocMicroROS+0x18c>)
 8001e80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e84:	685a      	ldr	r2, [r3, #4]
 8001e86:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <pvPortMallocMicroROS+0x180>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001e96:	f006 ff49 	bl	8008d2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00b      	beq.n	8001ebc <pvPortMallocMicroROS+0x170>
	__asm volatile
 8001ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ea8:	f383 8811 	msr	BASEPRI, r3
 8001eac:	f3bf 8f6f 	isb	sy
 8001eb0:	f3bf 8f4f 	dsb	sy
 8001eb4:	60fb      	str	r3, [r7, #12]
}
 8001eb6:	bf00      	nop
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 8001ebc:	69fb      	ldr	r3, [r7, #28]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3728      	adds	r7, #40	@ 0x28
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20004a60 	.word	0x20004a60
 8001ecc:	20004a6c 	.word	0x20004a6c
 8001ed0:	20004a64 	.word	0x20004a64
 8001ed4:	20004a58 	.word	0x20004a58
 8001ed8:	20004a68 	.word	0x20004a68

08001edc <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d04a      	beq.n	8001f84 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001eee:	2308      	movs	r3, #8
 8001ef0:	425b      	negs	r3, r3
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4b22      	ldr	r3, [pc, #136]	@ (8001f8c <vPortFreeMicroROS+0xb0>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4013      	ands	r3, r2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d10b      	bne.n	8001f22 <vPortFreeMicroROS+0x46>
	__asm volatile
 8001f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f0e:	f383 8811 	msr	BASEPRI, r3
 8001f12:	f3bf 8f6f 	isb	sy
 8001f16:	f3bf 8f4f 	dsb	sy
 8001f1a:	60fb      	str	r3, [r7, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	bf00      	nop
 8001f20:	e7fd      	b.n	8001f1e <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00b      	beq.n	8001f42 <vPortFreeMicroROS+0x66>
	__asm volatile
 8001f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f2e:	f383 8811 	msr	BASEPRI, r3
 8001f32:	f3bf 8f6f 	isb	sy
 8001f36:	f3bf 8f4f 	dsb	sy
 8001f3a:	60bb      	str	r3, [r7, #8]
}
 8001f3c:	bf00      	nop
 8001f3e:	bf00      	nop
 8001f40:	e7fd      	b.n	8001f3e <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	685a      	ldr	r2, [r3, #4]
 8001f46:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <vPortFreeMicroROS+0xb0>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d019      	beq.n	8001f84 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d115      	bne.n	8001f84 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <vPortFreeMicroROS+0xb0>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	401a      	ands	r2, r3
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001f68:	f006 fed2 	bl	8008d10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	4b07      	ldr	r3, [pc, #28]	@ (8001f90 <vPortFreeMicroROS+0xb4>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4413      	add	r3, r2
 8001f76:	4a06      	ldr	r2, [pc, #24]	@ (8001f90 <vPortFreeMicroROS+0xb4>)
 8001f78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001f7a:	6938      	ldr	r0, [r7, #16]
 8001f7c:	f000 f8dc 	bl	8002138 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001f80:	f006 fed4 	bl	8008d2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001f84:	bf00      	nop
 8001f86:	3718      	adds	r7, #24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20004a6c 	.word	0x20004a6c
 8001f90:	20004a64 	.word	0x20004a64

08001f94 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8001f94:	b480      	push	{r7}
 8001f96:	b087      	sub	sp, #28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8001fa0:	2308      	movs	r3, #8
 8001fa2:	425b      	negs	r3, r3
 8001fa4:	697a      	ldr	r2, [r7, #20]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <getBlockSize+0x38>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	4013      	ands	r3, r2
 8001fba:	60fb      	str	r3, [r7, #12]

	return count;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	371c      	adds	r7, #28
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20004a6c 	.word	0x20004a6c

08001fd0 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001fda:	f006 fe99 	bl	8008d10 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001fde:	6838      	ldr	r0, [r7, #0]
 8001fe0:	f7ff feb4 	bl	8001d4c <pvPortMallocMicroROS>
 8001fe4:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d017      	beq.n	800201c <pvPortReallocMicroROS+0x4c>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d014      	beq.n	800201c <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff ffce 	bl	8001f94 <getBlockSize>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2208      	movs	r2, #8
 8001ffc:	1a9b      	subs	r3, r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	429a      	cmp	r2, r3
 8002006:	d201      	bcs.n	800200c <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	68b8      	ldr	r0, [r7, #8]
 8002012:	f017 fd98 	bl	8019b46 <memcpy>

		vPortFreeMicroROS(pv);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f7ff ff60 	bl	8001edc <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 800201c:	f006 fe86 	bl	8008d2c <xTaskResumeAll>

	return newmem;
 8002020:	68bb      	ldr	r3, [r7, #8]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b086      	sub	sp, #24
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8002034:	f006 fe6c 	bl	8008d10 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	fb02 f303 	mul.w	r3, r2, r3
 8002040:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8002042:	6978      	ldr	r0, [r7, #20]
 8002044:	f7ff fe82 	bl	8001d4c <pvPortMallocMicroROS>
 8002048:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	613b      	str	r3, [r7, #16]

  	while(count--)
 800204e:	e004      	b.n	800205a <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	1c5a      	adds	r2, r3, #1
 8002054:	613a      	str	r2, [r7, #16]
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	1e5a      	subs	r2, r3, #1
 800205e:	617a      	str	r2, [r7, #20]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1f5      	bne.n	8002050 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8002064:	f006 fe62 	bl	8008d2c <xTaskResumeAll>
  	return mem;
 8002068:	68fb      	ldr	r3, [r7, #12]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800207a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800207e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002080:	4b27      	ldr	r3, [pc, #156]	@ (8002120 <prvHeapInit+0xac>)
 8002082:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00c      	beq.n	80020a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	3307      	adds	r3, #7
 8002092:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f023 0307 	bic.w	r3, r3, #7
 800209a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800209c:	68ba      	ldr	r2, [r7, #8]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	4a1f      	ldr	r2, [pc, #124]	@ (8002120 <prvHeapInit+0xac>)
 80020a4:	4413      	add	r3, r2
 80020a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80020ac:	4a1d      	ldr	r2, [pc, #116]	@ (8002124 <prvHeapInit+0xb0>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80020b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002124 <prvHeapInit+0xb0>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	4413      	add	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80020c0:	2208      	movs	r2, #8
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	1a9b      	subs	r3, r3, r2
 80020c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f023 0307 	bic.w	r3, r3, #7
 80020ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	4a15      	ldr	r2, [pc, #84]	@ (8002128 <prvHeapInit+0xb4>)
 80020d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80020d6:	4b14      	ldr	r3, [pc, #80]	@ (8002128 <prvHeapInit+0xb4>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2200      	movs	r2, #0
 80020dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80020de:	4b12      	ldr	r3, [pc, #72]	@ (8002128 <prvHeapInit+0xb4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	1ad2      	subs	r2, r2, r3
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80020f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002128 <prvHeapInit+0xb4>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	4a0a      	ldr	r2, [pc, #40]	@ (800212c <prvHeapInit+0xb8>)
 8002102:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	4a09      	ldr	r2, [pc, #36]	@ (8002130 <prvHeapInit+0xbc>)
 800210a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800210c:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <prvHeapInit+0xc0>)
 800210e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002112:	601a      	str	r2, [r3, #0]
}
 8002114:	bf00      	nop
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	20000e58 	.word	0x20000e58
 8002124:	20004a58 	.word	0x20004a58
 8002128:	20004a60 	.word	0x20004a60
 800212c:	20004a68 	.word	0x20004a68
 8002130:	20004a64 	.word	0x20004a64
 8002134:	20004a6c 	.word	0x20004a6c

08002138 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002140:	4b28      	ldr	r3, [pc, #160]	@ (80021e4 <prvInsertBlockIntoFreeList+0xac>)
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	e002      	b.n	800214c <prvInsertBlockIntoFreeList+0x14>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	429a      	cmp	r2, r3
 8002154:	d8f7      	bhi.n	8002146 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	4413      	add	r3, r2
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	429a      	cmp	r2, r3
 8002166:	d108      	bne.n	800217a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	441a      	add	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	441a      	add	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	429a      	cmp	r2, r3
 800218c:	d118      	bne.n	80021c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <prvInsertBlockIntoFreeList+0xb0>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d00d      	beq.n	80021b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685a      	ldr	r2, [r3, #4]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	441a      	add	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	e008      	b.n	80021c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80021b6:	4b0c      	ldr	r3, [pc, #48]	@ (80021e8 <prvInsertBlockIntoFreeList+0xb0>)
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	e003      	b.n	80021c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d002      	beq.n	80021d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80021d6:	bf00      	nop
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20004a58 	.word	0x20004a58
 80021e8:	20004a60 	.word	0x20004a60

080021ec <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80021fa:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80021fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002200:	4904      	ldr	r1, [pc, #16]	@ (8002214 <cubemx_transport_open+0x28>)
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f004 fa08 	bl	8006618 <HAL_UART_Receive_DMA>
    return true;
 8002208:	2301      	movs	r3, #1
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20004a70 	.word	0x20004a70

08002218 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002226:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f004 fa1a 	bl	8006662 <HAL_UART_DMAStop>
    return true;
 800222e:	2301      	movs	r3, #1
}
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
 8002244:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800224c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b20      	cmp	r3, #32
 8002258:	d11c      	bne.n	8002294 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	b29b      	uxth	r3, r3
 800225e:	461a      	mov	r2, r3
 8002260:	68b9      	ldr	r1, [r7, #8]
 8002262:	6978      	ldr	r0, [r7, #20]
 8002264:	f004 f95c 	bl	8006520 <HAL_UART_Transmit_DMA>
 8002268:	4603      	mov	r3, r0
 800226a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800226c:	e002      	b.n	8002274 <cubemx_transport_write+0x3c>
            osDelay(1);
 800226e:	2001      	movs	r0, #1
 8002270:	f005 fd0c 	bl	8007c8c <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002274:	7cfb      	ldrb	r3, [r7, #19]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d105      	bne.n	8002286 <cubemx_transport_write+0x4e>
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b20      	cmp	r3, #32
 8002284:	d1f3      	bne.n	800226e <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002286:	7cfb      	ldrb	r3, [r7, #19]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d101      	bne.n	8002290 <cubemx_transport_write+0x58>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	e002      	b.n	8002296 <cubemx_transport_write+0x5e>
 8002290:	2300      	movs	r3, #0
 8002292:	e000      	b.n	8002296 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002294:	2300      	movs	r3, #0
    }
}
 8002296:	4618      	mov	r0, r3
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
 80022ac:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80022b4:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022ba:	b672      	cpsid	i
}
 80022bc:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80022ca:	4a1c      	ldr	r2, [pc, #112]	@ (800233c <cubemx_transport_read+0x9c>)
 80022cc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80022ce:	b662      	cpsie	i
}
 80022d0:	bf00      	nop
        __enable_irq();
        ms_used++;
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3301      	adds	r3, #1
 80022d6:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80022d8:	2001      	movs	r0, #1
 80022da:	f005 fcd7 	bl	8007c8c <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80022de:	4b18      	ldr	r3, [pc, #96]	@ (8002340 <cubemx_transport_read+0xa0>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	4b16      	ldr	r3, [pc, #88]	@ (800233c <cubemx_transport_read+0x9c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d103      	bne.n	80022f2 <cubemx_transport_read+0x52>
 80022ea:	69fa      	ldr	r2, [r7, #28]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	dbe3      	blt.n	80022ba <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80022f6:	e011      	b.n	800231c <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80022f8:	4b11      	ldr	r3, [pc, #68]	@ (8002340 <cubemx_transport_read+0xa0>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	68b9      	ldr	r1, [r7, #8]
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	440b      	add	r3, r1
 8002302:	4910      	ldr	r1, [pc, #64]	@ (8002344 <cubemx_transport_read+0xa4>)
 8002304:	5c8a      	ldrb	r2, [r1, r2]
 8002306:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002308:	4b0d      	ldr	r3, [pc, #52]	@ (8002340 <cubemx_transport_read+0xa0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	3301      	adds	r3, #1
 800230e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002312:	4a0b      	ldr	r2, [pc, #44]	@ (8002340 <cubemx_transport_read+0xa0>)
 8002314:	6013      	str	r3, [r2, #0]
        wrote++;
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	3301      	adds	r3, #1
 800231a:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 800231c:	4b08      	ldr	r3, [pc, #32]	@ (8002340 <cubemx_transport_read+0xa0>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	4b06      	ldr	r3, [pc, #24]	@ (800233c <cubemx_transport_read+0x9c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	429a      	cmp	r2, r3
 8002326:	d003      	beq.n	8002330 <cubemx_transport_read+0x90>
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	429a      	cmp	r2, r3
 800232e:	d3e3      	bcc.n	80022f8 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002330:	69bb      	ldr	r3, [r7, #24]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3720      	adds	r7, #32
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20005274 	.word	0x20005274
 8002340:	20005270 	.word	0x20005270
 8002344:	20004a70 	.word	0x20004a70

08002348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800234c:	f001 f90c 	bl	8003568 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002350:	f000 f826 	bl	80023a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002354:	f000 fa88 	bl	8002868 <MX_GPIO_Init>
  MX_DMA_Init();
 8002358:	f000 fa5e 	bl	8002818 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800235c:	f000 fa08 	bl	8002770 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002360:	f000 f8ac 	bl	80024bc <MX_TIM1_Init>
  MX_TIM5_Init();
 8002364:	f000 f950 	bl	8002608 <MX_TIM5_Init>
  MX_USART3_UART_Init();
 8002368:	f000 fa2c 	bl	80027c4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800236c:	f000 f878 	bl	8002460 <MX_I2C1_Init>
  MX_TIM4_Init();
 8002370:	f000 f8fc 	bl	800256c <MX_TIM4_Init>
  MX_TIM12_Init();
 8002374:	f000 f9ac 	bl	80026d0 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002378:	f005 fbac 	bl	8007ad4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800237c:	4a05      	ldr	r2, [pc, #20]	@ (8002394 <main+0x4c>)
 800237e:	2100      	movs	r1, #0
 8002380:	4805      	ldr	r0, [pc, #20]	@ (8002398 <main+0x50>)
 8002382:	f005 fbf1 	bl	8007b68 <osThreadNew>
 8002386:	4603      	mov	r3, r0
 8002388:	4a04      	ldr	r2, [pc, #16]	@ (800239c <main+0x54>)
 800238a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800238c:	f005 fbc6 	bl	8007b1c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002390:	bf00      	nop
 8002392:	e7fd      	b.n	8002390 <main+0x48>
 8002394:	0801a8a0 	.word	0x0801a8a0
 8002398:	080034a5 	.word	0x080034a5
 800239c:	2000553c 	.word	0x2000553c

080023a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b094      	sub	sp, #80	@ 0x50
 80023a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023a6:	f107 031c 	add.w	r3, r7, #28
 80023aa:	2234      	movs	r2, #52	@ 0x34
 80023ac:	2100      	movs	r1, #0
 80023ae:	4618      	mov	r0, r3
 80023b0:	f017 fb00 	bl	80199b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023b4:	f107 0308 	add.w	r3, r7, #8
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023c4:	2300      	movs	r3, #0
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	4b23      	ldr	r3, [pc, #140]	@ (8002458 <SystemClock_Config+0xb8>)
 80023ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023cc:	4a22      	ldr	r2, [pc, #136]	@ (8002458 <SystemClock_Config+0xb8>)
 80023ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80023d4:	4b20      	ldr	r3, [pc, #128]	@ (8002458 <SystemClock_Config+0xb8>)
 80023d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023dc:	607b      	str	r3, [r7, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80023e0:	2300      	movs	r3, #0
 80023e2:	603b      	str	r3, [r7, #0]
 80023e4:	4b1d      	ldr	r3, [pc, #116]	@ (800245c <SystemClock_Config+0xbc>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80023ec:	4a1b      	ldr	r2, [pc, #108]	@ (800245c <SystemClock_Config+0xbc>)
 80023ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	4b19      	ldr	r3, [pc, #100]	@ (800245c <SystemClock_Config+0xbc>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023fc:	603b      	str	r3, [r7, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002400:	2302      	movs	r3, #2
 8002402:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002404:	2301      	movs	r3, #1
 8002406:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002408:	2310      	movs	r3, #16
 800240a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800240c:	2300      	movs	r3, #0
 800240e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002410:	f107 031c 	add.w	r3, r7, #28
 8002414:	4618      	mov	r0, r3
 8002416:	f002 fbb5 	bl	8004b84 <HAL_RCC_OscConfig>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002420:	f000 faa6 	bl	8002970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002424:	230f      	movs	r3, #15
 8002426:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800242c:	2300      	movs	r3, #0
 800242e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002434:	2300      	movs	r3, #0
 8002436:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002438:	f107 0308 	add.w	r3, r7, #8
 800243c:	2100      	movs	r1, #0
 800243e:	4618      	mov	r0, r3
 8002440:	f002 f8aa 	bl	8004598 <HAL_RCC_ClockConfig>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800244a:	f000 fa91 	bl	8002970 <Error_Handler>
  }
}
 800244e:	bf00      	nop
 8002450:	3750      	adds	r7, #80	@ 0x50
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40023800 	.word	0x40023800
 800245c:	40007000 	.word	0x40007000

08002460 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <MX_I2C1_Init+0x50>)
 8002466:	4a13      	ldr	r2, [pc, #76]	@ (80024b4 <MX_I2C1_Init+0x54>)
 8002468:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800246a:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <MX_I2C1_Init+0x50>)
 800246c:	4a12      	ldr	r2, [pc, #72]	@ (80024b8 <MX_I2C1_Init+0x58>)
 800246e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002470:	4b0f      	ldr	r3, [pc, #60]	@ (80024b0 <MX_I2C1_Init+0x50>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002476:	4b0e      	ldr	r3, [pc, #56]	@ (80024b0 <MX_I2C1_Init+0x50>)
 8002478:	2200      	movs	r2, #0
 800247a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800247c:	4b0c      	ldr	r3, [pc, #48]	@ (80024b0 <MX_I2C1_Init+0x50>)
 800247e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002482:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002484:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <MX_I2C1_Init+0x50>)
 8002486:	2200      	movs	r2, #0
 8002488:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800248a:	4b09      	ldr	r3, [pc, #36]	@ (80024b0 <MX_I2C1_Init+0x50>)
 800248c:	2200      	movs	r2, #0
 800248e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002490:	4b07      	ldr	r3, [pc, #28]	@ (80024b0 <MX_I2C1_Init+0x50>)
 8002492:	2200      	movs	r2, #0
 8002494:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002496:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <MX_I2C1_Init+0x50>)
 8002498:	2200      	movs	r2, #0
 800249a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800249c:	4804      	ldr	r0, [pc, #16]	@ (80024b0 <MX_I2C1_Init+0x50>)
 800249e:	f001 ff37 	bl	8004310 <HAL_I2C_Init>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80024a8:	f000 fa62 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20005278 	.word	0x20005278
 80024b4:	40005400 	.word	0x40005400
 80024b8:	000186a0 	.word	0x000186a0

080024bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b08c      	sub	sp, #48	@ 0x30
 80024c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024c2:	f107 030c 	add.w	r3, r7, #12
 80024c6:	2224      	movs	r2, #36	@ 0x24
 80024c8:	2100      	movs	r1, #0
 80024ca:	4618      	mov	r0, r3
 80024cc:	f017 fa72 	bl	80199b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d0:	1d3b      	adds	r3, r7, #4
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024d8:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <MX_TIM1_Init+0xa8>)
 80024da:	4a23      	ldr	r2, [pc, #140]	@ (8002568 <MX_TIM1_Init+0xac>)
 80024dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80024de:	4b21      	ldr	r3, [pc, #132]	@ (8002564 <MX_TIM1_Init+0xa8>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002564 <MX_TIM1_Init+0xa8>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80024ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002564 <MX_TIM1_Init+0xa8>)
 80024ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002564 <MX_TIM1_Init+0xa8>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002564 <MX_TIM1_Init+0xa8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024fe:	4b19      	ldr	r3, [pc, #100]	@ (8002564 <MX_TIM1_Init+0xa8>)
 8002500:	2200      	movs	r2, #0
 8002502:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002504:	2303      	movs	r3, #3
 8002506:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002508:	2300      	movs	r3, #0
 800250a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800250c:	2301      	movs	r3, #1
 800250e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002510:	2300      	movs	r3, #0
 8002512:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002518:	2300      	movs	r3, #0
 800251a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800251c:	2301      	movs	r3, #1
 800251e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002520:	2300      	movs	r3, #0
 8002522:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002524:	2300      	movs	r3, #0
 8002526:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002528:	f107 030c 	add.w	r3, r7, #12
 800252c:	4619      	mov	r1, r3
 800252e:	480d      	ldr	r0, [pc, #52]	@ (8002564 <MX_TIM1_Init+0xa8>)
 8002530:	f002 ff9e 	bl	8005470 <HAL_TIM_Encoder_Init>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800253a:	f000 fa19 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002542:	2300      	movs	r3, #0
 8002544:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002546:	1d3b      	adds	r3, r7, #4
 8002548:	4619      	mov	r1, r3
 800254a:	4806      	ldr	r0, [pc, #24]	@ (8002564 <MX_TIM1_Init+0xa8>)
 800254c:	f003 fe7c 	bl	8006248 <HAL_TIMEx_MasterConfigSynchronization>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002556:	f000 fa0b 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800255a:	bf00      	nop
 800255c:	3730      	adds	r7, #48	@ 0x30
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200052cc 	.word	0x200052cc
 8002568:	40010000 	.word	0x40010000

0800256c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002572:	f107 0308 	add.w	r3, r7, #8
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	605a      	str	r2, [r3, #4]
 800257c:	609a      	str	r2, [r3, #8]
 800257e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002580:	463b      	mov	r3, r7
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002588:	4b1d      	ldr	r3, [pc, #116]	@ (8002600 <MX_TIM4_Init+0x94>)
 800258a:	4a1e      	ldr	r2, [pc, #120]	@ (8002604 <MX_TIM4_Init+0x98>)
 800258c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 800258e:	4b1c      	ldr	r3, [pc, #112]	@ (8002600 <MX_TIM4_Init+0x94>)
 8002590:	220f      	movs	r2, #15
 8002592:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002594:	4b1a      	ldr	r3, [pc, #104]	@ (8002600 <MX_TIM4_Init+0x94>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 800259a:	4b19      	ldr	r3, [pc, #100]	@ (8002600 <MX_TIM4_Init+0x94>)
 800259c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a2:	4b17      	ldr	r3, [pc, #92]	@ (8002600 <MX_TIM4_Init+0x94>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025a8:	4b15      	ldr	r3, [pc, #84]	@ (8002600 <MX_TIM4_Init+0x94>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80025ae:	4814      	ldr	r0, [pc, #80]	@ (8002600 <MX_TIM4_Init+0x94>)
 80025b0:	f002 fd86 	bl	80050c0 <HAL_TIM_Base_Init>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80025ba:	f000 f9d9 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80025c4:	f107 0308 	add.w	r3, r7, #8
 80025c8:	4619      	mov	r1, r3
 80025ca:	480d      	ldr	r0, [pc, #52]	@ (8002600 <MX_TIM4_Init+0x94>)
 80025cc:	f003 fa36 	bl	8005a3c <HAL_TIM_ConfigClockSource>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80025d6:	f000 f9cb 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025da:	2300      	movs	r3, #0
 80025dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025de:	2300      	movs	r3, #0
 80025e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025e2:	463b      	mov	r3, r7
 80025e4:	4619      	mov	r1, r3
 80025e6:	4806      	ldr	r0, [pc, #24]	@ (8002600 <MX_TIM4_Init+0x94>)
 80025e8:	f003 fe2e 	bl	8006248 <HAL_TIMEx_MasterConfigSynchronization>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80025f2:	f000 f9bd 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80025f6:	bf00      	nop
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20005314 	.word	0x20005314
 8002604:	40000800 	.word	0x40000800

08002608 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	@ 0x28
 800260c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800260e:	f107 0320 	add.w	r3, r7, #32
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002618:	1d3b      	adds	r3, r7, #4
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	605a      	str	r2, [r3, #4]
 8002620:	609a      	str	r2, [r3, #8]
 8002622:	60da      	str	r2, [r3, #12]
 8002624:	611a      	str	r2, [r3, #16]
 8002626:	615a      	str	r2, [r3, #20]
 8002628:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800262a:	4b27      	ldr	r3, [pc, #156]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 800262c:	4a27      	ldr	r2, [pc, #156]	@ (80026cc <MX_TIM5_Init+0xc4>)
 800262e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 16-1;
 8002630:	4b25      	ldr	r3, [pc, #148]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 8002632:	220f      	movs	r2, #15
 8002634:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002636:	4b24      	ldr	r3, [pc, #144]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 8002638:	2200      	movs	r2, #0
 800263a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20000-1;
 800263c:	4b22      	ldr	r3, [pc, #136]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 800263e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002642:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002644:	4b20      	ldr	r3, [pc, #128]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 8002646:	2200      	movs	r2, #0
 8002648:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800264a:	4b1f      	ldr	r3, [pc, #124]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 800264c:	2200      	movs	r2, #0
 800264e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002650:	481d      	ldr	r0, [pc, #116]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 8002652:	f002 fdf5 	bl	8005240 <HAL_TIM_PWM_Init>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 800265c:	f000 f988 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002660:	2300      	movs	r3, #0
 8002662:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002664:	2300      	movs	r3, #0
 8002666:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002668:	f107 0320 	add.w	r3, r7, #32
 800266c:	4619      	mov	r1, r3
 800266e:	4816      	ldr	r0, [pc, #88]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 8002670:	f003 fdea 	bl	8006248 <HAL_TIMEx_MasterConfigSynchronization>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800267a:	f000 f979 	bl	8002970 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800267e:	2360      	movs	r3, #96	@ 0x60
 8002680:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002686:	2300      	movs	r3, #0
 8002688:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800268e:	1d3b      	adds	r3, r7, #4
 8002690:	2200      	movs	r2, #0
 8002692:	4619      	mov	r1, r3
 8002694:	480c      	ldr	r0, [pc, #48]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 8002696:	f003 f90f 	bl	80058b8 <HAL_TIM_PWM_ConfigChannel>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 80026a0:	f000 f966 	bl	8002970 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026a4:	1d3b      	adds	r3, r7, #4
 80026a6:	2204      	movs	r2, #4
 80026a8:	4619      	mov	r1, r3
 80026aa:	4807      	ldr	r0, [pc, #28]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 80026ac:	f003 f904 	bl	80058b8 <HAL_TIM_PWM_ConfigChannel>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80026b6:	f000 f95b 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80026ba:	4803      	ldr	r0, [pc, #12]	@ (80026c8 <MX_TIM5_Init+0xc0>)
 80026bc:	f000 fbe0 	bl	8002e80 <HAL_TIM_MspPostInit>

}
 80026c0:	bf00      	nop
 80026c2:	3728      	adds	r7, #40	@ 0x28
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	2000535c 	.word	0x2000535c
 80026cc:	40000c00 	.word	0x40000c00

080026d0 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b088      	sub	sp, #32
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80026d6:	1d3b      	adds	r3, r7, #4
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
 80026e2:	611a      	str	r2, [r3, #16]
 80026e4:	615a      	str	r2, [r3, #20]
 80026e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80026e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002768 <MX_TIM12_Init+0x98>)
 80026ea:	4a20      	ldr	r2, [pc, #128]	@ (800276c <MX_TIM12_Init+0x9c>)
 80026ec:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 16-1;
 80026ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002768 <MX_TIM12_Init+0x98>)
 80026f0:	220f      	movs	r2, #15
 80026f2:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002768 <MX_TIM12_Init+0x98>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 80026fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002768 <MX_TIM12_Init+0x98>)
 80026fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002700:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002702:	4b19      	ldr	r3, [pc, #100]	@ (8002768 <MX_TIM12_Init+0x98>)
 8002704:	2200      	movs	r2, #0
 8002706:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002708:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <MX_TIM12_Init+0x98>)
 800270a:	2200      	movs	r2, #0
 800270c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800270e:	4816      	ldr	r0, [pc, #88]	@ (8002768 <MX_TIM12_Init+0x98>)
 8002710:	f002 fd96 	bl	8005240 <HAL_TIM_PWM_Init>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 800271a:	f000 f929 	bl	8002970 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800271e:	2360      	movs	r3, #96	@ 0x60
 8002720:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002722:	2300      	movs	r3, #0
 8002724:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800272e:	1d3b      	adds	r3, r7, #4
 8002730:	2200      	movs	r2, #0
 8002732:	4619      	mov	r1, r3
 8002734:	480c      	ldr	r0, [pc, #48]	@ (8002768 <MX_TIM12_Init+0x98>)
 8002736:	f003 f8bf 	bl	80058b8 <HAL_TIM_PWM_ConfigChannel>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002740:	f000 f916 	bl	8002970 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002744:	1d3b      	adds	r3, r7, #4
 8002746:	2204      	movs	r2, #4
 8002748:	4619      	mov	r1, r3
 800274a:	4807      	ldr	r0, [pc, #28]	@ (8002768 <MX_TIM12_Init+0x98>)
 800274c:	f003 f8b4 	bl	80058b8 <HAL_TIM_PWM_ConfigChannel>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8002756:	f000 f90b 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800275a:	4803      	ldr	r0, [pc, #12]	@ (8002768 <MX_TIM12_Init+0x98>)
 800275c:	f000 fb90 	bl	8002e80 <HAL_TIM_MspPostInit>

}
 8002760:	bf00      	nop
 8002762:	3720      	adds	r7, #32
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	200053a4 	.word	0x200053a4
 800276c:	40001800 	.word	0x40001800

08002770 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002774:	4b11      	ldr	r3, [pc, #68]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 8002776:	4a12      	ldr	r2, [pc, #72]	@ (80027c0 <MX_USART2_UART_Init+0x50>)
 8002778:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 800277c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002780:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002782:	4b0e      	ldr	r3, [pc, #56]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 8002784:	2200      	movs	r2, #0
 8002786:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002788:	4b0c      	ldr	r3, [pc, #48]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 800278a:	2200      	movs	r2, #0
 800278c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800278e:	4b0b      	ldr	r3, [pc, #44]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 8002790:	2200      	movs	r2, #0
 8002792:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002794:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 8002796:	220c      	movs	r2, #12
 8002798:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800279a:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 800279c:	2200      	movs	r2, #0
 800279e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027a0:	4b06      	ldr	r3, [pc, #24]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027a6:	4805      	ldr	r0, [pc, #20]	@ (80027bc <MX_USART2_UART_Init+0x4c>)
 80027a8:	f003 fdde 	bl	8006368 <HAL_UART_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80027b2:	f000 f8dd 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027b6:	bf00      	nop
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	200053ec 	.word	0x200053ec
 80027c0:	40004400 	.word	0x40004400

080027c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80027c8:	4b10      	ldr	r3, [pc, #64]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027ca:	4a11      	ldr	r2, [pc, #68]	@ (8002810 <MX_USART3_UART_Init+0x4c>)
 80027cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 500000;
 80027ce:	4b0f      	ldr	r3, [pc, #60]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027d0:	4a10      	ldr	r2, [pc, #64]	@ (8002814 <MX_USART3_UART_Init+0x50>)
 80027d2:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027d4:	4b0d      	ldr	r3, [pc, #52]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027da:	4b0c      	ldr	r3, [pc, #48]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027dc:	2200      	movs	r2, #0
 80027de:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027e0:	4b0a      	ldr	r3, [pc, #40]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027e6:	4b09      	ldr	r3, [pc, #36]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027e8:	220c      	movs	r2, #12
 80027ea:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ec:	4b07      	ldr	r3, [pc, #28]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027f2:	4b06      	ldr	r3, [pc, #24]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027f8:	4804      	ldr	r0, [pc, #16]	@ (800280c <MX_USART3_UART_Init+0x48>)
 80027fa:	f003 fdb5 	bl	8006368 <HAL_UART_Init>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 8002804:	f000 f8b4 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002808:	bf00      	nop
 800280a:	bd80      	pop	{r7, pc}
 800280c:	20005434 	.word	0x20005434
 8002810:	40004800 	.word	0x40004800
 8002814:	0007a120 	.word	0x0007a120

08002818 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	607b      	str	r3, [r7, #4]
 8002822:	4b10      	ldr	r3, [pc, #64]	@ (8002864 <MX_DMA_Init+0x4c>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	4a0f      	ldr	r2, [pc, #60]	@ (8002864 <MX_DMA_Init+0x4c>)
 8002828:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800282c:	6313      	str	r3, [r2, #48]	@ 0x30
 800282e:	4b0d      	ldr	r3, [pc, #52]	@ (8002864 <MX_DMA_Init+0x4c>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002836:	607b      	str	r3, [r7, #4]
 8002838:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800283a:	2200      	movs	r2, #0
 800283c:	2105      	movs	r1, #5
 800283e:	2010      	movs	r0, #16
 8002840:	f000 ff8c 	bl	800375c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002844:	2010      	movs	r0, #16
 8002846:	f000 ffa5 	bl	8003794 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 800284a:	2200      	movs	r2, #0
 800284c:	2105      	movs	r1, #5
 800284e:	2011      	movs	r0, #17
 8002850:	f000 ff84 	bl	800375c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002854:	2011      	movs	r0, #17
 8002856:	f000 ff9d 	bl	8003794 <HAL_NVIC_EnableIRQ>

}
 800285a:	bf00      	nop
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40023800 	.word	0x40023800

08002868 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08a      	sub	sp, #40	@ 0x28
 800286c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286e:	f107 0314 	add.w	r3, r7, #20
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	60da      	str	r2, [r3, #12]
 800287c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	4b37      	ldr	r3, [pc, #220]	@ (8002960 <MX_GPIO_Init+0xf8>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	4a36      	ldr	r2, [pc, #216]	@ (8002960 <MX_GPIO_Init+0xf8>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6313      	str	r3, [r2, #48]	@ 0x30
 800288e:	4b34      	ldr	r3, [pc, #208]	@ (8002960 <MX_GPIO_Init+0xf8>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b30      	ldr	r3, [pc, #192]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	4a2f      	ldr	r2, [pc, #188]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028a4:	f043 0304 	orr.w	r3, r3, #4
 80028a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	4b29      	ldr	r3, [pc, #164]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	4a28      	ldr	r2, [pc, #160]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c6:	4b26      	ldr	r3, [pc, #152]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	60bb      	str	r3, [r7, #8]
 80028d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	607b      	str	r3, [r7, #4]
 80028d6:	4b22      	ldr	r3, [pc, #136]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	4a21      	ldr	r2, [pc, #132]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028dc:	f043 0308 	orr.w	r3, r3, #8
 80028e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002960 <MX_GPIO_Init+0xf8>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	f003 0308 	and.w	r3, r3, #8
 80028ea:	607b      	str	r3, [r7, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80028ee:	2200      	movs	r2, #0
 80028f0:	2110      	movs	r1, #16
 80028f2:	481c      	ldr	r0, [pc, #112]	@ (8002964 <MX_GPIO_Init+0xfc>)
 80028f4:	f001 fcf2 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80028f8:	2200      	movs	r2, #0
 80028fa:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80028fe:	481a      	ldr	r0, [pc, #104]	@ (8002968 <MX_GPIO_Init+0x100>)
 8002900:	f001 fcec 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002904:	2310      	movs	r3, #16
 8002906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002908:	2301      	movs	r3, #1
 800290a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290c:	2300      	movs	r3, #0
 800290e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002910:	2300      	movs	r3, #0
 8002912:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002914:	f107 0314 	add.w	r3, r7, #20
 8002918:	4619      	mov	r1, r3
 800291a:	4812      	ldr	r0, [pc, #72]	@ (8002964 <MX_GPIO_Init+0xfc>)
 800291c:	f001 fb4a 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002920:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002926:	2301      	movs	r3, #1
 8002928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292a:	2300      	movs	r3, #0
 800292c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292e:	2300      	movs	r3, #0
 8002930:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002932:	f107 0314 	add.w	r3, r7, #20
 8002936:	4619      	mov	r1, r3
 8002938:	480b      	ldr	r0, [pc, #44]	@ (8002968 <MX_GPIO_Init+0x100>)
 800293a:	f001 fb3b 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800293e:	2304      	movs	r3, #4
 8002940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002942:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800294c:	f107 0314 	add.w	r3, r7, #20
 8002950:	4619      	mov	r1, r3
 8002952:	4806      	ldr	r0, [pc, #24]	@ (800296c <MX_GPIO_Init+0x104>)
 8002954:	f001 fb2e 	bl	8003fb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002958:	bf00      	nop
 800295a:	3728      	adds	r7, #40	@ 0x28
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40023800 	.word	0x40023800
 8002964:	40020800 	.word	0x40020800
 8002968:	40020400 	.word	0x40020400
 800296c:	40020c00 	.word	0x40020c00

08002970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002974:	b672      	cpsid	i
}
 8002976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002978:	bf00      	nop
 800297a:	e7fd      	b.n	8002978 <Error_Handler+0x8>

0800297c <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002986:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <microros_allocate+0x3c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4413      	add	r3, r2
 8002990:	461a      	mov	r2, r3
 8002992:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <microros_allocate+0x3c>)
 8002994:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002996:	4b09      	ldr	r3, [pc, #36]	@ (80029bc <microros_allocate+0x40>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	461a      	mov	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4413      	add	r3, r2
 80029a0:	461a      	mov	r2, r3
 80029a2:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <microros_allocate+0x40>)
 80029a4:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff f9d0 	bl	8001d4c <pvPortMallocMicroROS>
 80029ac:	4603      	mov	r3, r0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	2000847c 	.word	0x2000847c
 80029bc:	20008480 	.word	0x20008480

080029c0 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00c      	beq.n	80029ea <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff fadf 	bl	8001f94 <getBlockSize>
 80029d6:	4603      	mov	r3, r0
 80029d8:	4a06      	ldr	r2, [pc, #24]	@ (80029f4 <microros_deallocate+0x34>)
 80029da:	6812      	ldr	r2, [r2, #0]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	461a      	mov	r2, r3
 80029e0:	4b04      	ldr	r3, [pc, #16]	@ (80029f4 <microros_deallocate+0x34>)
 80029e2:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f7ff fa79 	bl	8001edc <vPortFreeMicroROS>
  }
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20008480 	.word	0x20008480

080029f8 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002a04:	4b15      	ldr	r3, [pc, #84]	@ (8002a5c <microros_reallocate+0x64>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	461a      	mov	r2, r3
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	461a      	mov	r2, r3
 8002a10:	4b12      	ldr	r3, [pc, #72]	@ (8002a5c <microros_reallocate+0x64>)
 8002a12:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002a14:	4b12      	ldr	r3, [pc, #72]	@ (8002a60 <microros_reallocate+0x68>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	461a      	mov	r2, r3
 8002a20:	4b0f      	ldr	r3, [pc, #60]	@ (8002a60 <microros_reallocate+0x68>)
 8002a22:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d104      	bne.n	8002a34 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8002a2a:	68b8      	ldr	r0, [r7, #8]
 8002a2c:	f7ff f98e 	bl	8001d4c <pvPortMallocMicroROS>
 8002a30:	4603      	mov	r3, r0
 8002a32:	e00e      	b.n	8002a52 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f7ff faad 	bl	8001f94 <getBlockSize>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	4a08      	ldr	r2, [pc, #32]	@ (8002a60 <microros_reallocate+0x68>)
 8002a3e:	6812      	ldr	r2, [r2, #0]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	461a      	mov	r2, r3
 8002a44:	4b06      	ldr	r3, [pc, #24]	@ (8002a60 <microros_reallocate+0x68>)
 8002a46:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8002a48:	68b9      	ldr	r1, [r7, #8]
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f7ff fac0 	bl	8001fd0 <pvPortReallocMicroROS>
 8002a50:	4603      	mov	r3, r0
  }
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	2000847c 	.word	0x2000847c
 8002a60:	20008480 	.word	0x20008480

08002a64 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	fb02 f303 	mul.w	r3, r2, r3
 8002a78:	4a0c      	ldr	r2, [pc, #48]	@ (8002aac <microros_zero_allocate+0x48>)
 8002a7a:	6812      	ldr	r2, [r2, #0]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <microros_zero_allocate+0x48>)
 8002a82:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	68ba      	ldr	r2, [r7, #8]
 8002a88:	fb02 f303 	mul.w	r3, r2, r3
 8002a8c:	4a08      	ldr	r2, [pc, #32]	@ (8002ab0 <microros_zero_allocate+0x4c>)
 8002a8e:	6812      	ldr	r2, [r2, #0]
 8002a90:	4413      	add	r3, r2
 8002a92:	461a      	mov	r2, r3
 8002a94:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <microros_zero_allocate+0x4c>)
 8002a96:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002a98:	68b9      	ldr	r1, [r7, #8]
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f7ff fac5 	bl	800202a <pvPortCallocMicroROS>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	2000847c 	.word	0x2000847c
 8002ab0:	20008480 	.word	0x20008480
 8002ab4:	00000000 	.word	0x00000000

08002ab8 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002ab8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002abc:	b086      	sub	sp, #24
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002aca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ace:	a320      	add	r3, pc, #128	@ (adr r3, 8002b50 <UTILS_NanosecondsToTimespec+0x98>)
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f7fe f822 	bl	8000b1c <__aeabi_ldivmod>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002ae2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ae6:	a31a      	add	r3, pc, #104	@ (adr r3, 8002b50 <UTILS_NanosecondsToTimespec+0x98>)
 8002ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aec:	f7fe f816 	bl	8000b1c <__aeabi_ldivmod>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	da20      	bge.n	8002b3e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	4a11      	ldr	r2, [pc, #68]	@ (8002b48 <UTILS_NanosecondsToTimespec+0x90>)
 8002b02:	fb82 1203 	smull	r1, r2, r2, r3
 8002b06:	1712      	asrs	r2, r2, #28
 8002b08:	17db      	asrs	r3, r3, #31
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b16:	6979      	ldr	r1, [r7, #20]
 8002b18:	17c8      	asrs	r0, r1, #31
 8002b1a:	460c      	mov	r4, r1
 8002b1c:	4605      	mov	r5, r0
 8002b1e:	ebb2 0804 	subs.w	r8, r2, r4
 8002b22:	eb63 0905 	sbc.w	r9, r3, r5
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	4906      	ldr	r1, [pc, #24]	@ (8002b4c <UTILS_NanosecondsToTimespec+0x94>)
 8002b34:	fb01 f303 	mul.w	r3, r1, r3
 8002b38:	441a      	add	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	609a      	str	r2, [r3, #8]
    }
}
 8002b3e:	bf00      	nop
 8002b40:	3718      	adds	r7, #24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002b48:	44b82fa1 	.word	0x44b82fa1
 8002b4c:	3b9aca00 	.word	0x3b9aca00
 8002b50:	3b9aca00 	.word	0x3b9aca00
 8002b54:	00000000 	.word	0x00000000

08002b58 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002b58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b5c:	b08e      	sub	sp, #56	@ 0x38
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6278      	str	r0, [r7, #36]	@ 0x24
 8002b62:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002b64:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002b68:	2300      	movs	r3, #0
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002b6e:	f04f 0200 	mov.w	r2, #0
 8002b72:	f04f 0300 	mov.w	r3, #0
 8002b76:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002b7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f006 fb50 	bl	8009224 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b86:	17da      	asrs	r2, r3, #31
 8002b88:	61bb      	str	r3, [r7, #24]
 8002b8a:	61fa      	str	r2, [r7, #28]
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	69b9      	ldr	r1, [r7, #24]
 8002b96:	000b      	movs	r3, r1
 8002b98:	2200      	movs	r2, #0
 8002b9a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	461c      	mov	r4, r3
 8002ba4:	4615      	mov	r5, r2
 8002ba6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002baa:	1911      	adds	r1, r2, r4
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	416b      	adcs	r3, r5
 8002bb0:	60fb      	str	r3, [r7, #12]
 8002bb2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002bb6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002bba:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	f04f 0400 	mov.w	r4, #0
 8002bc6:	f04f 0500 	mov.w	r5, #0
 8002bca:	015d      	lsls	r5, r3, #5
 8002bcc:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002bd0:	0154      	lsls	r4, r2, #5
 8002bd2:	4622      	mov	r2, r4
 8002bd4:	462b      	mov	r3, r5
 8002bd6:	ebb2 0800 	subs.w	r8, r2, r0
 8002bda:	eb63 0901 	sbc.w	r9, r3, r1
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002bea:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002bee:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002bf2:	4690      	mov	r8, r2
 8002bf4:	4699      	mov	r9, r3
 8002bf6:	eb18 0a00 	adds.w	sl, r8, r0
 8002bfa:	eb49 0b01 	adc.w	fp, r9, r1
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	f04f 0300 	mov.w	r3, #0
 8002c06:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c0a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c0e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c12:	ebb2 040a 	subs.w	r4, r2, sl
 8002c16:	603c      	str	r4, [r7, #0]
 8002c18:	eb63 030b 	sbc.w	r3, r3, fp
 8002c1c:	607b      	str	r3, [r7, #4]
 8002c1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c22:	4623      	mov	r3, r4
 8002c24:	181b      	adds	r3, r3, r0
 8002c26:	613b      	str	r3, [r7, #16]
 8002c28:	462b      	mov	r3, r5
 8002c2a:	eb41 0303 	adc.w	r3, r1, r3
 8002c2e:	617b      	str	r3, [r7, #20]
 8002c30:	6a3a      	ldr	r2, [r7, #32]
 8002c32:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c36:	f7ff ff3f 	bl	8002ab8 <UTILS_NanosecondsToTimespec>

    return 0;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3738      	adds	r7, #56	@ 0x38
 8002c40:	46bd      	mov	sp, r7
 8002c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002c48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4e:	2300      	movs	r3, #0
 8002c50:	607b      	str	r3, [r7, #4]
 8002c52:	4b12      	ldr	r3, [pc, #72]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c56:	4a11      	ldr	r2, [pc, #68]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c66:	607b      	str	r3, [r7, #4]
 8002c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	603b      	str	r3, [r7, #0]
 8002c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c72:	4a0a      	ldr	r2, [pc, #40]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c7a:	4b08      	ldr	r3, [pc, #32]	@ (8002c9c <HAL_MspInit+0x54>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c82:	603b      	str	r3, [r7, #0]
 8002c84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c86:	2200      	movs	r2, #0
 8002c88:	210f      	movs	r1, #15
 8002c8a:	f06f 0001 	mvn.w	r0, #1
 8002c8e:	f000 fd65 	bl	800375c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c92:	bf00      	nop
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40023800 	.word	0x40023800

08002ca0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b08a      	sub	sp, #40	@ 0x28
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca8:	f107 0314 	add.w	r3, r7, #20
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	60da      	str	r2, [r3, #12]
 8002cb6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a19      	ldr	r2, [pc, #100]	@ (8002d24 <HAL_I2C_MspInit+0x84>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d12b      	bne.n	8002d1a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	613b      	str	r3, [r7, #16]
 8002cc6:	4b18      	ldr	r3, [pc, #96]	@ (8002d28 <HAL_I2C_MspInit+0x88>)
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cca:	4a17      	ldr	r2, [pc, #92]	@ (8002d28 <HAL_I2C_MspInit+0x88>)
 8002ccc:	f043 0302 	orr.w	r3, r3, #2
 8002cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cd2:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <HAL_I2C_MspInit+0x88>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cde:	23c0      	movs	r3, #192	@ 0xc0
 8002ce0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ce2:	2312      	movs	r3, #18
 8002ce4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cea:	2303      	movs	r3, #3
 8002cec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cee:	2304      	movs	r3, #4
 8002cf0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf2:	f107 0314 	add.w	r3, r7, #20
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	480c      	ldr	r0, [pc, #48]	@ (8002d2c <HAL_I2C_MspInit+0x8c>)
 8002cfa:	f001 f95b 	bl	8003fb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cfe:	2300      	movs	r3, #0
 8002d00:	60fb      	str	r3, [r7, #12]
 8002d02:	4b09      	ldr	r3, [pc, #36]	@ (8002d28 <HAL_I2C_MspInit+0x88>)
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	4a08      	ldr	r2, [pc, #32]	@ (8002d28 <HAL_I2C_MspInit+0x88>)
 8002d08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d0e:	4b06      	ldr	r3, [pc, #24]	@ (8002d28 <HAL_I2C_MspInit+0x88>)
 8002d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d16:	60fb      	str	r3, [r7, #12]
 8002d18:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002d1a:	bf00      	nop
 8002d1c:	3728      	adds	r7, #40	@ 0x28
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40005400 	.word	0x40005400
 8002d28:	40023800 	.word	0x40023800
 8002d2c:	40020400 	.word	0x40020400

08002d30 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b08a      	sub	sp, #40	@ 0x28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d38:	f107 0314 	add.w	r3, r7, #20
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a19      	ldr	r2, [pc, #100]	@ (8002db4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d12c      	bne.n	8002dac <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	4b18      	ldr	r3, [pc, #96]	@ (8002db8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5a:	4a17      	ldr	r2, [pc, #92]	@ (8002db8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d62:	4b15      	ldr	r3, [pc, #84]	@ (8002db8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	4b11      	ldr	r3, [pc, #68]	@ (8002db8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	4a10      	ldr	r2, [pc, #64]	@ (8002db8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002db8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d8a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d90:	2302      	movs	r3, #2
 8002d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da0:	f107 0314 	add.w	r3, r7, #20
 8002da4:	4619      	mov	r1, r3
 8002da6:	4805      	ldr	r0, [pc, #20]	@ (8002dbc <HAL_TIM_Encoder_MspInit+0x8c>)
 8002da8:	f001 f904 	bl	8003fb4 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002dac:	bf00      	nop
 8002dae:	3728      	adds	r7, #40	@ 0x28
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40010000 	.word	0x40010000
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	40020000 	.word	0x40020000

08002dc0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a0e      	ldr	r2, [pc, #56]	@ (8002e08 <HAL_TIM_Base_MspInit+0x48>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d115      	bne.n	8002dfe <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e0c <HAL_TIM_Base_MspInit+0x4c>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	4a0c      	ldr	r2, [pc, #48]	@ (8002e0c <HAL_TIM_Base_MspInit+0x4c>)
 8002ddc:	f043 0304 	orr.w	r3, r3, #4
 8002de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002de2:	4b0a      	ldr	r3, [pc, #40]	@ (8002e0c <HAL_TIM_Base_MspInit+0x4c>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002dee:	2200      	movs	r2, #0
 8002df0:	2105      	movs	r1, #5
 8002df2:	201e      	movs	r0, #30
 8002df4:	f000 fcb2 	bl	800375c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002df8:	201e      	movs	r0, #30
 8002dfa:	f000 fccb 	bl	8003794 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002dfe:	bf00      	nop
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40000800 	.word	0x40000800
 8002e0c:	40023800 	.word	0x40023800

08002e10 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a15      	ldr	r2, [pc, #84]	@ (8002e74 <HAL_TIM_PWM_MspInit+0x64>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d10e      	bne.n	8002e40 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	4b14      	ldr	r3, [pc, #80]	@ (8002e78 <HAL_TIM_PWM_MspInit+0x68>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	4a13      	ldr	r2, [pc, #76]	@ (8002e78 <HAL_TIM_PWM_MspInit+0x68>)
 8002e2c:	f043 0308 	orr.w	r3, r3, #8
 8002e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e32:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <HAL_TIM_PWM_MspInit+0x68>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	f003 0308 	and.w	r3, r3, #8
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002e3e:	e012      	b.n	8002e66 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM12)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0d      	ldr	r2, [pc, #52]	@ (8002e7c <HAL_TIM_PWM_MspInit+0x6c>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d10d      	bne.n	8002e66 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60bb      	str	r3, [r7, #8]
 8002e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <HAL_TIM_PWM_MspInit+0x68>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	4a09      	ldr	r2, [pc, #36]	@ (8002e78 <HAL_TIM_PWM_MspInit+0x68>)
 8002e54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e5a:	4b07      	ldr	r3, [pc, #28]	@ (8002e78 <HAL_TIM_PWM_MspInit+0x68>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e62:	60bb      	str	r3, [r7, #8]
 8002e64:	68bb      	ldr	r3, [r7, #8]
}
 8002e66:	bf00      	nop
 8002e68:	3714      	adds	r7, #20
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	40000c00 	.word	0x40000c00
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	40001800 	.word	0x40001800

08002e80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b08a      	sub	sp, #40	@ 0x28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e88:	f107 0314 	add.w	r3, r7, #20
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	605a      	str	r2, [r3, #4]
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	60da      	str	r2, [r3, #12]
 8002e96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a24      	ldr	r2, [pc, #144]	@ (8002f30 <HAL_TIM_MspPostInit+0xb0>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d11e      	bne.n	8002ee0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	4b23      	ldr	r3, [pc, #140]	@ (8002f34 <HAL_TIM_MspPostInit+0xb4>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eaa:	4a22      	ldr	r2, [pc, #136]	@ (8002f34 <HAL_TIM_MspPostInit+0xb4>)
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eb2:	4b20      	ldr	r3, [pc, #128]	@ (8002f34 <HAL_TIM_MspPostInit+0xb4>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002ece:	2302      	movs	r3, #2
 8002ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed2:	f107 0314 	add.w	r3, r7, #20
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4817      	ldr	r0, [pc, #92]	@ (8002f38 <HAL_TIM_MspPostInit+0xb8>)
 8002eda:	f001 f86b 	bl	8003fb4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002ede:	e023      	b.n	8002f28 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM12)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a15      	ldr	r2, [pc, #84]	@ (8002f3c <HAL_TIM_MspPostInit+0xbc>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d11e      	bne.n	8002f28 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eea:	2300      	movs	r3, #0
 8002eec:	60fb      	str	r3, [r7, #12]
 8002eee:	4b11      	ldr	r3, [pc, #68]	@ (8002f34 <HAL_TIM_MspPostInit+0xb4>)
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef2:	4a10      	ldr	r2, [pc, #64]	@ (8002f34 <HAL_TIM_MspPostInit+0xb4>)
 8002ef4:	f043 0302 	orr.w	r3, r3, #2
 8002ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002efa:	4b0e      	ldr	r3, [pc, #56]	@ (8002f34 <HAL_TIM_MspPostInit+0xb4>)
 8002efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	60fb      	str	r3, [r7, #12]
 8002f04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002f06:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002f0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f10:	2300      	movs	r3, #0
 8002f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f14:	2300      	movs	r3, #0
 8002f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002f18:	2309      	movs	r3, #9
 8002f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f1c:	f107 0314 	add.w	r3, r7, #20
 8002f20:	4619      	mov	r1, r3
 8002f22:	4807      	ldr	r0, [pc, #28]	@ (8002f40 <HAL_TIM_MspPostInit+0xc0>)
 8002f24:	f001 f846 	bl	8003fb4 <HAL_GPIO_Init>
}
 8002f28:	bf00      	nop
 8002f2a:	3728      	adds	r7, #40	@ 0x28
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40000c00 	.word	0x40000c00
 8002f34:	40023800 	.word	0x40023800
 8002f38:	40020000 	.word	0x40020000
 8002f3c:	40001800 	.word	0x40001800
 8002f40:	40020400 	.word	0x40020400

08002f44 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08c      	sub	sp, #48	@ 0x30
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f4c:	f107 031c 	add.w	r3, r7, #28
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	605a      	str	r2, [r3, #4]
 8002f56:	609a      	str	r2, [r3, #8]
 8002f58:	60da      	str	r2, [r3, #12]
 8002f5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a75      	ldr	r2, [pc, #468]	@ (8003138 <HAL_UART_MspInit+0x1f4>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	f040 8094 	bne.w	8003090 <HAL_UART_MspInit+0x14c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61bb      	str	r3, [r7, #24]
 8002f6c:	4b73      	ldr	r3, [pc, #460]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f70:	4a72      	ldr	r2, [pc, #456]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 8002f72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f76:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f78:	4b70      	ldr	r3, [pc, #448]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f80:	61bb      	str	r3, [r7, #24]
 8002f82:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]
 8002f88:	4b6c      	ldr	r3, [pc, #432]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8c:	4a6b      	ldr	r2, [pc, #428]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 8002f8e:	f043 0301 	orr.w	r3, r3, #1
 8002f92:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f94:	4b69      	ldr	r3, [pc, #420]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 8002f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	617b      	str	r3, [r7, #20]
 8002f9e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002fa0:	230c      	movs	r3, #12
 8002fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fac:	2303      	movs	r3, #3
 8002fae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002fb0:	2307      	movs	r3, #7
 8002fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fb4:	f107 031c 	add.w	r3, r7, #28
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4861      	ldr	r0, [pc, #388]	@ (8003140 <HAL_UART_MspInit+0x1fc>)
 8002fbc:	f000 fffa 	bl	8003fb4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002fc0:	4b60      	ldr	r3, [pc, #384]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002fc2:	4a61      	ldr	r2, [pc, #388]	@ (8003148 <HAL_UART_MspInit+0x204>)
 8002fc4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002fc6:	4b5f      	ldr	r3, [pc, #380]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002fc8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002fcc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fce:	4b5d      	ldr	r3, [pc, #372]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fd4:	4b5b      	ldr	r3, [pc, #364]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002fda:	4b5a      	ldr	r3, [pc, #360]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002fdc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fe0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fe2:	4b58      	ldr	r3, [pc, #352]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fe8:	4b56      	ldr	r3, [pc, #344]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002fee:	4b55      	ldr	r3, [pc, #340]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002ff0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ff4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002ff6:	4b53      	ldr	r3, [pc, #332]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8002ff8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002ffc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ffe:	4b51      	ldr	r3, [pc, #324]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8003000:	2200      	movs	r2, #0
 8003002:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003004:	484f      	ldr	r0, [pc, #316]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8003006:	f000 fbd3 	bl	80037b0 <HAL_DMA_Init>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003010:	f7ff fcae 	bl	8002970 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a4b      	ldr	r2, [pc, #300]	@ (8003144 <HAL_UART_MspInit+0x200>)
 8003018:	63da      	str	r2, [r3, #60]	@ 0x3c
 800301a:	4a4a      	ldr	r2, [pc, #296]	@ (8003144 <HAL_UART_MspInit+0x200>)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003020:	4b4a      	ldr	r3, [pc, #296]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003022:	4a4b      	ldr	r2, [pc, #300]	@ (8003150 <HAL_UART_MspInit+0x20c>)
 8003024:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003026:	4b49      	ldr	r3, [pc, #292]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003028:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800302c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800302e:	4b47      	ldr	r3, [pc, #284]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003030:	2240      	movs	r2, #64	@ 0x40
 8003032:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003034:	4b45      	ldr	r3, [pc, #276]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003036:	2200      	movs	r2, #0
 8003038:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800303a:	4b44      	ldr	r3, [pc, #272]	@ (800314c <HAL_UART_MspInit+0x208>)
 800303c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003040:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003042:	4b42      	ldr	r3, [pc, #264]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003044:	2200      	movs	r2, #0
 8003046:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003048:	4b40      	ldr	r3, [pc, #256]	@ (800314c <HAL_UART_MspInit+0x208>)
 800304a:	2200      	movs	r2, #0
 800304c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800304e:	4b3f      	ldr	r3, [pc, #252]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003050:	2200      	movs	r2, #0
 8003052:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003054:	4b3d      	ldr	r3, [pc, #244]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003056:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800305a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800305c:	4b3b      	ldr	r3, [pc, #236]	@ (800314c <HAL_UART_MspInit+0x208>)
 800305e:	2200      	movs	r2, #0
 8003060:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003062:	483a      	ldr	r0, [pc, #232]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003064:	f000 fba4 	bl	80037b0 <HAL_DMA_Init>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 800306e:	f7ff fc7f 	bl	8002970 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a35      	ldr	r2, [pc, #212]	@ (800314c <HAL_UART_MspInit+0x208>)
 8003076:	639a      	str	r2, [r3, #56]	@ 0x38
 8003078:	4a34      	ldr	r2, [pc, #208]	@ (800314c <HAL_UART_MspInit+0x208>)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800307e:	2200      	movs	r2, #0
 8003080:	2105      	movs	r1, #5
 8003082:	2026      	movs	r0, #38	@ 0x26
 8003084:	f000 fb6a 	bl	800375c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003088:	2026      	movs	r0, #38	@ 0x26
 800308a:	f000 fb83 	bl	8003794 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800308e:	e04f      	b.n	8003130 <HAL_UART_MspInit+0x1ec>
  else if(huart->Instance==USART3)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a2f      	ldr	r2, [pc, #188]	@ (8003154 <HAL_UART_MspInit+0x210>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d14a      	bne.n	8003130 <HAL_UART_MspInit+0x1ec>
    __HAL_RCC_USART3_CLK_ENABLE();
 800309a:	2300      	movs	r3, #0
 800309c:	613b      	str	r3, [r7, #16]
 800309e:	4b27      	ldr	r3, [pc, #156]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a2:	4a26      	ldr	r2, [pc, #152]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030aa:	4b24      	ldr	r3, [pc, #144]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030b2:	613b      	str	r3, [r7, #16]
 80030b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030b6:	2300      	movs	r3, #0
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	4b20      	ldr	r3, [pc, #128]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030be:	4a1f      	ldr	r2, [pc, #124]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030c0:	f043 0304 	orr.w	r3, r3, #4
 80030c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80030c6:	4b1d      	ldr	r3, [pc, #116]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ca:	f003 0304 	and.w	r3, r3, #4
 80030ce:	60fb      	str	r3, [r7, #12]
 80030d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	60bb      	str	r3, [r7, #8]
 80030d6:	4b19      	ldr	r3, [pc, #100]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030da:	4a18      	ldr	r2, [pc, #96]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030dc:	f043 0302 	orr.w	r3, r3, #2
 80030e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030e2:	4b16      	ldr	r3, [pc, #88]	@ (800313c <HAL_UART_MspInit+0x1f8>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	60bb      	str	r3, [r7, #8]
 80030ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80030ee:	2320      	movs	r3, #32
 80030f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f2:	2302      	movs	r3, #2
 80030f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f6:	2300      	movs	r3, #0
 80030f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030fa:	2303      	movs	r3, #3
 80030fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80030fe:	2307      	movs	r3, #7
 8003100:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003102:	f107 031c 	add.w	r3, r7, #28
 8003106:	4619      	mov	r1, r3
 8003108:	4813      	ldr	r0, [pc, #76]	@ (8003158 <HAL_UART_MspInit+0x214>)
 800310a:	f000 ff53 	bl	8003fb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800310e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003114:	2302      	movs	r3, #2
 8003116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003118:	2300      	movs	r3, #0
 800311a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800311c:	2303      	movs	r3, #3
 800311e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003120:	2307      	movs	r3, #7
 8003122:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003124:	f107 031c 	add.w	r3, r7, #28
 8003128:	4619      	mov	r1, r3
 800312a:	480c      	ldr	r0, [pc, #48]	@ (800315c <HAL_UART_MspInit+0x218>)
 800312c:	f000 ff42 	bl	8003fb4 <HAL_GPIO_Init>
}
 8003130:	bf00      	nop
 8003132:	3730      	adds	r7, #48	@ 0x30
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40004400 	.word	0x40004400
 800313c:	40023800 	.word	0x40023800
 8003140:	40020000 	.word	0x40020000
 8003144:	2000547c 	.word	0x2000547c
 8003148:	40026088 	.word	0x40026088
 800314c:	200054dc 	.word	0x200054dc
 8003150:	400260a0 	.word	0x400260a0
 8003154:	40004800 	.word	0x40004800
 8003158:	40020800 	.word	0x40020800
 800315c:	40020400 	.word	0x40020400

08003160 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b08e      	sub	sp, #56	@ 0x38
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800316c:	2300      	movs	r3, #0
 800316e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003170:	2300      	movs	r3, #0
 8003172:	60fb      	str	r3, [r7, #12]
 8003174:	4b33      	ldr	r3, [pc, #204]	@ (8003244 <HAL_InitTick+0xe4>)
 8003176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003178:	4a32      	ldr	r2, [pc, #200]	@ (8003244 <HAL_InitTick+0xe4>)
 800317a:	f043 0310 	orr.w	r3, r3, #16
 800317e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003180:	4b30      	ldr	r3, [pc, #192]	@ (8003244 <HAL_InitTick+0xe4>)
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	f003 0310 	and.w	r3, r3, #16
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800318c:	f107 0210 	add.w	r2, r7, #16
 8003190:	f107 0314 	add.w	r3, r7, #20
 8003194:	4611      	mov	r1, r2
 8003196:	4618      	mov	r0, r3
 8003198:	f001 fb18 	bl	80047cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800319c:	6a3b      	ldr	r3, [r7, #32]
 800319e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80031a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d103      	bne.n	80031ae <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80031a6:	f001 fae9 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80031aa:	6378      	str	r0, [r7, #52]	@ 0x34
 80031ac:	e004      	b.n	80031b8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80031ae:	f001 fae5 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80031b2:	4603      	mov	r3, r0
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80031b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031ba:	4a23      	ldr	r2, [pc, #140]	@ (8003248 <HAL_InitTick+0xe8>)
 80031bc:	fba2 2303 	umull	r2, r3, r2, r3
 80031c0:	0c9b      	lsrs	r3, r3, #18
 80031c2:	3b01      	subs	r3, #1
 80031c4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80031c6:	4b21      	ldr	r3, [pc, #132]	@ (800324c <HAL_InitTick+0xec>)
 80031c8:	4a21      	ldr	r2, [pc, #132]	@ (8003250 <HAL_InitTick+0xf0>)
 80031ca:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80031cc:	4b1f      	ldr	r3, [pc, #124]	@ (800324c <HAL_InitTick+0xec>)
 80031ce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80031d2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80031d4:	4a1d      	ldr	r2, [pc, #116]	@ (800324c <HAL_InitTick+0xec>)
 80031d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80031da:	4b1c      	ldr	r3, [pc, #112]	@ (800324c <HAL_InitTick+0xec>)
 80031dc:	2200      	movs	r2, #0
 80031de:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031e0:	4b1a      	ldr	r3, [pc, #104]	@ (800324c <HAL_InitTick+0xec>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031e6:	4b19      	ldr	r3, [pc, #100]	@ (800324c <HAL_InitTick+0xec>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80031ec:	4817      	ldr	r0, [pc, #92]	@ (800324c <HAL_InitTick+0xec>)
 80031ee:	f001 ff67 	bl	80050c0 <HAL_TIM_Base_Init>
 80031f2:	4603      	mov	r3, r0
 80031f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80031f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d11b      	bne.n	8003238 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003200:	4812      	ldr	r0, [pc, #72]	@ (800324c <HAL_InitTick+0xec>)
 8003202:	f001 ffad 	bl	8005160 <HAL_TIM_Base_Start_IT>
 8003206:	4603      	mov	r3, r0
 8003208:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800320c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003210:	2b00      	cmp	r3, #0
 8003212:	d111      	bne.n	8003238 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003214:	2036      	movs	r0, #54	@ 0x36
 8003216:	f000 fabd 	bl	8003794 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b0f      	cmp	r3, #15
 800321e:	d808      	bhi.n	8003232 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003220:	2200      	movs	r2, #0
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	2036      	movs	r0, #54	@ 0x36
 8003226:	f000 fa99 	bl	800375c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800322a:	4a0a      	ldr	r2, [pc, #40]	@ (8003254 <HAL_InitTick+0xf4>)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6013      	str	r3, [r2, #0]
 8003230:	e002      	b.n	8003238 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003238:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800323c:	4618      	mov	r0, r3
 800323e:	3738      	adds	r7, #56	@ 0x38
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40023800 	.word	0x40023800
 8003248:	431bde83 	.word	0x431bde83
 800324c:	20008484 	.word	0x20008484
 8003250:	40001000 	.word	0x40001000
 8003254:	20000024 	.word	0x20000024

08003258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800325c:	bf00      	nop
 800325e:	e7fd      	b.n	800325c <NMI_Handler+0x4>

08003260 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003264:	bf00      	nop
 8003266:	e7fd      	b.n	8003264 <HardFault_Handler+0x4>

08003268 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800326c:	bf00      	nop
 800326e:	e7fd      	b.n	800326c <MemManage_Handler+0x4>

08003270 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003274:	bf00      	nop
 8003276:	e7fd      	b.n	8003274 <BusFault_Handler+0x4>

08003278 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800327c:	bf00      	nop
 800327e:	e7fd      	b.n	800327c <UsageFault_Handler+0x4>

08003280 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003284:	bf00      	nop
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003294:	4802      	ldr	r0, [pc, #8]	@ (80032a0 <DMA1_Stream5_IRQHandler+0x10>)
 8003296:	f000 fc23 	bl	8003ae0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	2000547c 	.word	0x2000547c

080032a4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80032a8:	4802      	ldr	r0, [pc, #8]	@ (80032b4 <DMA1_Stream6_IRQHandler+0x10>)
 80032aa:	f000 fc19 	bl	8003ae0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80032ae:	bf00      	nop
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	200054dc 	.word	0x200054dc

080032b8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80032bc:	4802      	ldr	r0, [pc, #8]	@ (80032c8 <TIM4_IRQHandler+0x10>)
 80032be:	f002 fa0b 	bl	80056d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80032c2:	bf00      	nop
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	20005314 	.word	0x20005314

080032cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80032d0:	4802      	ldr	r0, [pc, #8]	@ (80032dc <USART2_IRQHandler+0x10>)
 80032d2:	f003 fa45 	bl	8006760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80032d6:	bf00      	nop
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	200053ec 	.word	0x200053ec

080032e0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80032e4:	4802      	ldr	r0, [pc, #8]	@ (80032f0 <TIM6_DAC_IRQHandler+0x10>)
 80032e6:	f002 f9f7 	bl	80056d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80032ea:	bf00      	nop
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20008484 	.word	0x20008484

080032f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  return 1;
 80032f8:	2301      	movs	r3, #1
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <_kill>:

int _kill(int pid, int sig)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800330e:	f016 fbe5 	bl	8019adc <__errno>
 8003312:	4603      	mov	r3, r0
 8003314:	2216      	movs	r2, #22
 8003316:	601a      	str	r2, [r3, #0]
  return -1;
 8003318:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800331c:	4618      	mov	r0, r3
 800331e:	3708      	adds	r7, #8
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <_exit>:

void _exit (int status)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800332c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f7ff ffe7 	bl	8003304 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003336:	bf00      	nop
 8003338:	e7fd      	b.n	8003336 <_exit+0x12>

0800333a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b086      	sub	sp, #24
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	e00a      	b.n	8003362 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800334c:	f3af 8000 	nop.w
 8003350:	4601      	mov	r1, r0
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	1c5a      	adds	r2, r3, #1
 8003356:	60ba      	str	r2, [r7, #8]
 8003358:	b2ca      	uxtb	r2, r1
 800335a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	3301      	adds	r3, #1
 8003360:	617b      	str	r3, [r7, #20]
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	429a      	cmp	r2, r3
 8003368:	dbf0      	blt.n	800334c <_read+0x12>
  }

  return len;
 800336a:	687b      	ldr	r3, [r7, #4]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]
 8003384:	e009      	b.n	800339a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	60ba      	str	r2, [r7, #8]
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	3301      	adds	r3, #1
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	697a      	ldr	r2, [r7, #20]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	429a      	cmp	r2, r3
 80033a0:	dbf1      	blt.n	8003386 <_write+0x12>
  }
  return len;
 80033a2:	687b      	ldr	r3, [r7, #4]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <_close>:

int _close(int file)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80033b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80033d4:	605a      	str	r2, [r3, #4]
  return 0;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <_isatty>:

int _isatty(int file)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80033ec:	2301      	movs	r3, #1
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b085      	sub	sp, #20
 80033fe:	af00      	add	r7, sp, #0
 8003400:	60f8      	str	r0, [r7, #12]
 8003402:	60b9      	str	r1, [r7, #8]
 8003404:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800341c:	4a14      	ldr	r2, [pc, #80]	@ (8003470 <_sbrk+0x5c>)
 800341e:	4b15      	ldr	r3, [pc, #84]	@ (8003474 <_sbrk+0x60>)
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003428:	4b13      	ldr	r3, [pc, #76]	@ (8003478 <_sbrk+0x64>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d102      	bne.n	8003436 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003430:	4b11      	ldr	r3, [pc, #68]	@ (8003478 <_sbrk+0x64>)
 8003432:	4a12      	ldr	r2, [pc, #72]	@ (800347c <_sbrk+0x68>)
 8003434:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003436:	4b10      	ldr	r3, [pc, #64]	@ (8003478 <_sbrk+0x64>)
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4413      	add	r3, r2
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	429a      	cmp	r2, r3
 8003442:	d207      	bcs.n	8003454 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003444:	f016 fb4a 	bl	8019adc <__errno>
 8003448:	4603      	mov	r3, r0
 800344a:	220c      	movs	r2, #12
 800344c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800344e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003452:	e009      	b.n	8003468 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003454:	4b08      	ldr	r3, [pc, #32]	@ (8003478 <_sbrk+0x64>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800345a:	4b07      	ldr	r3, [pc, #28]	@ (8003478 <_sbrk+0x64>)
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4413      	add	r3, r2
 8003462:	4a05      	ldr	r2, [pc, #20]	@ (8003478 <_sbrk+0x64>)
 8003464:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003466:	68fb      	ldr	r3, [r7, #12]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3718      	adds	r7, #24
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	20020000 	.word	0x20020000
 8003474:	00000400 	.word	0x00000400
 8003478:	200084d0 	.word	0x200084d0
 800347c:	20011af0 	.word	0x20011af0

08003480 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003484:	4b06      	ldr	r3, [pc, #24]	@ (80034a0 <SystemInit+0x20>)
 8003486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800348a:	4a05      	ldr	r2, [pc, #20]	@ (80034a0 <SystemInit+0x20>)
 800348c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003490:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003494:	bf00      	nop
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	e000ed00 	.word	0xe000ed00

080034a4 <StartDefaultTask>:
//TimerHandle_t xTimer;

//void motorTimerCallback(TimerHandle_t xTimer);

void StartDefaultTask(void *argument)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
//    xTimer = xTimerCreate("MotorTimer", pdMS_TO_TICKS(1), pdTRUE, (void *)0, motorTimerCallback);
//    xTimerStart(xTimer, 0);
//    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
//	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
	HAL_TIM_Base_Start_IT(&htim4);
 80034ac:	4807      	ldr	r0, [pc, #28]	@ (80034cc <StartDefaultTask+0x28>)
 80034ae:	f001 fe57 	bl	8005160 <HAL_TIM_Base_Start_IT>
	uros_init();
 80034b2:	f7fe f987 	bl	80017c4 <uros_init>
	arm_reset();
 80034b6:	f7fd fdcb 	bl	8001050 <arm_reset>
    motor_init();
 80034ba:	f7fe f933 	bl	8001724 <motor_init>
//    uros_init();
//    trace_init();

    for(;;)
    {
        uros_agent_status_check();
 80034be:	f7fe f9c1 	bl	8001844 <uros_agent_status_check>
        osDelay(1000/FREQUENCY);
 80034c2:	2032      	movs	r0, #50	@ 0x32
 80034c4:	f004 fbe2 	bl	8007c8c <osDelay>
        uros_agent_status_check();
 80034c8:	bf00      	nop
 80034ca:	e7f8      	b.n	80034be <StartDefaultTask+0x1a>
 80034cc:	20005314 	.word	0x20005314

080034d0 <HAL_TIM_PeriodElapsedCallback>:
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM4)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003508 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d106      	bne.n	80034f0 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		sec++;
 80034e2:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	3301      	adds	r3, #1
 80034e8:	4a08      	ldr	r2, [pc, #32]	@ (800350c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80034ea:	6013      	str	r3, [r2, #0]
//		chassis_monitor();
//		pinpoint_monitor();
		arm_test();
 80034ec:	f7fd fdfe 	bl	80010ec <arm_test>
//				arm_mission(code);
//			}
//		}
	}
  /* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a06      	ldr	r2, [pc, #24]	@ (8003510 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d101      	bne.n	80034fe <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		HAL_IncTick();
 80034fa:	f000 f857 	bl	80035ac <HAL_IncTick>
	}
  /* USER CODE BEGIN Callback 1 */
//
  /* USER CODE END Callback 1 */
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40000800 	.word	0x40000800
 800350c:	200084d4 	.word	0x200084d4
 8003510:	40001000 	.word	0x40001000

08003514 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003514:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800354c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003518:	f7ff ffb2 	bl	8003480 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800351c:	480c      	ldr	r0, [pc, #48]	@ (8003550 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800351e:	490d      	ldr	r1, [pc, #52]	@ (8003554 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003520:	4a0d      	ldr	r2, [pc, #52]	@ (8003558 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003524:	e002      	b.n	800352c <LoopCopyDataInit>

08003526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800352a:	3304      	adds	r3, #4

0800352c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800352c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800352e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003530:	d3f9      	bcc.n	8003526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003532:	4a0a      	ldr	r2, [pc, #40]	@ (800355c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003534:	4c0a      	ldr	r4, [pc, #40]	@ (8003560 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003538:	e001      	b.n	800353e <LoopFillZerobss>

0800353a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800353a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800353c:	3204      	adds	r2, #4

0800353e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800353e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003540:	d3fb      	bcc.n	800353a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003542:	f016 fad1 	bl	8019ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003546:	f7fe feff 	bl	8002348 <main>
  bx  lr    
 800354a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800354c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003554:	20000974 	.word	0x20000974
  ldr r2, =_sidata
 8003558:	0801ba9c 	.word	0x0801ba9c
  ldr r2, =_sbss
 800355c:	20000978 	.word	0x20000978
  ldr r4, =_ebss
 8003560:	20011af0 	.word	0x20011af0

08003564 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003564:	e7fe      	b.n	8003564 <ADC_IRQHandler>
	...

08003568 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800356c:	4b0e      	ldr	r3, [pc, #56]	@ (80035a8 <HAL_Init+0x40>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0d      	ldr	r2, [pc, #52]	@ (80035a8 <HAL_Init+0x40>)
 8003572:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003576:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003578:	4b0b      	ldr	r3, [pc, #44]	@ (80035a8 <HAL_Init+0x40>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a0a      	ldr	r2, [pc, #40]	@ (80035a8 <HAL_Init+0x40>)
 800357e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003582:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003584:	4b08      	ldr	r3, [pc, #32]	@ (80035a8 <HAL_Init+0x40>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a07      	ldr	r2, [pc, #28]	@ (80035a8 <HAL_Init+0x40>)
 800358a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800358e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003590:	2003      	movs	r0, #3
 8003592:	f000 f8d8 	bl	8003746 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003596:	200f      	movs	r0, #15
 8003598:	f7ff fde2 	bl	8003160 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800359c:	f7ff fb54 	bl	8002c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40023c00 	.word	0x40023c00

080035ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035b0:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <HAL_IncTick+0x20>)
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	461a      	mov	r2, r3
 80035b6:	4b06      	ldr	r3, [pc, #24]	@ (80035d0 <HAL_IncTick+0x24>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4413      	add	r3, r2
 80035bc:	4a04      	ldr	r2, [pc, #16]	@ (80035d0 <HAL_IncTick+0x24>)
 80035be:	6013      	str	r3, [r2, #0]
}
 80035c0:	bf00      	nop
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	20000028 	.word	0x20000028
 80035d0:	200084d8 	.word	0x200084d8

080035d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  return uwTick;
 80035d8:	4b03      	ldr	r3, [pc, #12]	@ (80035e8 <HAL_GetTick+0x14>)
 80035da:	681b      	ldr	r3, [r3, #0]
}
 80035dc:	4618      	mov	r0, r3
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	200084d8 	.word	0x200084d8

080035ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003630 <__NVIC_SetPriorityGrouping+0x44>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003608:	4013      	ands	r3, r2
 800360a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003614:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800361c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800361e:	4a04      	ldr	r2, [pc, #16]	@ (8003630 <__NVIC_SetPriorityGrouping+0x44>)
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	60d3      	str	r3, [r2, #12]
}
 8003624:	bf00      	nop
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	e000ed00 	.word	0xe000ed00

08003634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003638:	4b04      	ldr	r3, [pc, #16]	@ (800364c <__NVIC_GetPriorityGrouping+0x18>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	0a1b      	lsrs	r3, r3, #8
 800363e:	f003 0307 	and.w	r3, r3, #7
}
 8003642:	4618      	mov	r0, r3
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800365a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800365e:	2b00      	cmp	r3, #0
 8003660:	db0b      	blt.n	800367a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	f003 021f 	and.w	r2, r3, #31
 8003668:	4907      	ldr	r1, [pc, #28]	@ (8003688 <__NVIC_EnableIRQ+0x38>)
 800366a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366e:	095b      	lsrs	r3, r3, #5
 8003670:	2001      	movs	r0, #1
 8003672:	fa00 f202 	lsl.w	r2, r0, r2
 8003676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800367a:	bf00      	nop
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	e000e100 	.word	0xe000e100

0800368c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	4603      	mov	r3, r0
 8003694:	6039      	str	r1, [r7, #0]
 8003696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369c:	2b00      	cmp	r3, #0
 800369e:	db0a      	blt.n	80036b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	b2da      	uxtb	r2, r3
 80036a4:	490c      	ldr	r1, [pc, #48]	@ (80036d8 <__NVIC_SetPriority+0x4c>)
 80036a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036aa:	0112      	lsls	r2, r2, #4
 80036ac:	b2d2      	uxtb	r2, r2
 80036ae:	440b      	add	r3, r1
 80036b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036b4:	e00a      	b.n	80036cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	4908      	ldr	r1, [pc, #32]	@ (80036dc <__NVIC_SetPriority+0x50>)
 80036bc:	79fb      	ldrb	r3, [r7, #7]
 80036be:	f003 030f 	and.w	r3, r3, #15
 80036c2:	3b04      	subs	r3, #4
 80036c4:	0112      	lsls	r2, r2, #4
 80036c6:	b2d2      	uxtb	r2, r2
 80036c8:	440b      	add	r3, r1
 80036ca:	761a      	strb	r2, [r3, #24]
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	e000e100 	.word	0xe000e100
 80036dc:	e000ed00 	.word	0xe000ed00

080036e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b089      	sub	sp, #36	@ 0x24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	f1c3 0307 	rsb	r3, r3, #7
 80036fa:	2b04      	cmp	r3, #4
 80036fc:	bf28      	it	cs
 80036fe:	2304      	movcs	r3, #4
 8003700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	3304      	adds	r3, #4
 8003706:	2b06      	cmp	r3, #6
 8003708:	d902      	bls.n	8003710 <NVIC_EncodePriority+0x30>
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	3b03      	subs	r3, #3
 800370e:	e000      	b.n	8003712 <NVIC_EncodePriority+0x32>
 8003710:	2300      	movs	r3, #0
 8003712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003714:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	fa02 f303 	lsl.w	r3, r2, r3
 800371e:	43da      	mvns	r2, r3
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	401a      	ands	r2, r3
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003728:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	fa01 f303 	lsl.w	r3, r1, r3
 8003732:	43d9      	mvns	r1, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003738:	4313      	orrs	r3, r2
         );
}
 800373a:	4618      	mov	r0, r3
 800373c:	3724      	adds	r7, #36	@ 0x24
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b082      	sub	sp, #8
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff ff4c 	bl	80035ec <__NVIC_SetPriorityGrouping>
}
 8003754:	bf00      	nop
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800375c:	b580      	push	{r7, lr}
 800375e:	b086      	sub	sp, #24
 8003760:	af00      	add	r7, sp, #0
 8003762:	4603      	mov	r3, r0
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
 8003768:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800376a:	2300      	movs	r3, #0
 800376c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800376e:	f7ff ff61 	bl	8003634 <__NVIC_GetPriorityGrouping>
 8003772:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	68b9      	ldr	r1, [r7, #8]
 8003778:	6978      	ldr	r0, [r7, #20]
 800377a:	f7ff ffb1 	bl	80036e0 <NVIC_EncodePriority>
 800377e:	4602      	mov	r2, r0
 8003780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003784:	4611      	mov	r1, r2
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff ff80 	bl	800368c <__NVIC_SetPriority>
}
 800378c:	bf00      	nop
 800378e:	3718      	adds	r7, #24
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	4603      	mov	r3, r0
 800379c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800379e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff ff54 	bl	8003650 <__NVIC_EnableIRQ>
}
 80037a8:	bf00      	nop
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037bc:	f7ff ff0a 	bl	80035d4 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e099      	b.n	8003900 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0201 	bic.w	r2, r2, #1
 80037ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037ec:	e00f      	b.n	800380e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037ee:	f7ff fef1 	bl	80035d4 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b05      	cmp	r3, #5
 80037fa:	d908      	bls.n	800380e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2220      	movs	r2, #32
 8003800:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2203      	movs	r2, #3
 8003806:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e078      	b.n	8003900 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1e8      	bne.n	80037ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	4b38      	ldr	r3, [pc, #224]	@ (8003908 <HAL_DMA_Init+0x158>)
 8003828:	4013      	ands	r3, r2
 800382a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800383a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003846:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003852:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	4313      	orrs	r3, r2
 800385e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	2b04      	cmp	r3, #4
 8003866:	d107      	bne.n	8003878 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003870:	4313      	orrs	r3, r2
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	4313      	orrs	r3, r2
 8003876:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f023 0307 	bic.w	r3, r3, #7
 800388e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	4313      	orrs	r3, r2
 8003898:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d117      	bne.n	80038d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00e      	beq.n	80038d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 fb01 	bl	8003ebc <DMA_CheckFifoParam>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d008      	beq.n	80038d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2240      	movs	r2, #64	@ 0x40
 80038c4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80038ce:	2301      	movs	r3, #1
 80038d0:	e016      	b.n	8003900 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 fab8 	bl	8003e50 <DMA_CalcBaseAndBitshift>
 80038e0:	4603      	mov	r3, r0
 80038e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e8:	223f      	movs	r2, #63	@ 0x3f
 80038ea:	409a      	lsls	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3718      	adds	r7, #24
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	f010803f 	.word	0xf010803f

0800390c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
 8003918:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800391a:	2300      	movs	r3, #0
 800391c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003922:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800392a:	2b01      	cmp	r3, #1
 800392c:	d101      	bne.n	8003932 <HAL_DMA_Start_IT+0x26>
 800392e:	2302      	movs	r3, #2
 8003930:	e040      	b.n	80039b4 <HAL_DMA_Start_IT+0xa8>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2201      	movs	r2, #1
 8003936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b01      	cmp	r3, #1
 8003944:	d12f      	bne.n	80039a6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2202      	movs	r2, #2
 800394a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	68b9      	ldr	r1, [r7, #8]
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 fa4a 	bl	8003df4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003964:	223f      	movs	r2, #63	@ 0x3f
 8003966:	409a      	lsls	r2, r3
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0216 	orr.w	r2, r2, #22
 800397a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003980:	2b00      	cmp	r3, #0
 8003982:	d007      	beq.n	8003994 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f042 0208 	orr.w	r2, r2, #8
 8003992:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	e005      	b.n	80039b2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80039ae:	2302      	movs	r3, #2
 80039b0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80039b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80039ca:	f7ff fe03 	bl	80035d4 <HAL_GetTick>
 80039ce:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d008      	beq.n	80039ee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2280      	movs	r2, #128	@ 0x80
 80039e0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e052      	b.n	8003a94 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0216 	bic.w	r2, r2, #22
 80039fc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695a      	ldr	r2, [r3, #20]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a0c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d103      	bne.n	8003a1e <HAL_DMA_Abort+0x62>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d007      	beq.n	8003a2e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0208 	bic.w	r2, r2, #8
 8003a2c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 0201 	bic.w	r2, r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a3e:	e013      	b.n	8003a68 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a40:	f7ff fdc8 	bl	80035d4 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b05      	cmp	r3, #5
 8003a4c:	d90c      	bls.n	8003a68 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2220      	movs	r2, #32
 8003a52:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2203      	movs	r2, #3
 8003a58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e015      	b.n	8003a94 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1e4      	bne.n	8003a40 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a7a:	223f      	movs	r2, #63	@ 0x3f
 8003a7c:	409a      	lsls	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2201      	movs	r2, #1
 8003a86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d004      	beq.n	8003aba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2280      	movs	r2, #128	@ 0x80
 8003ab4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e00c      	b.n	8003ad4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2205      	movs	r2, #5
 8003abe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0201 	bic.w	r2, r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003aec:	4b8e      	ldr	r3, [pc, #568]	@ (8003d28 <HAL_DMA_IRQHandler+0x248>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a8e      	ldr	r2, [pc, #568]	@ (8003d2c <HAL_DMA_IRQHandler+0x24c>)
 8003af2:	fba2 2303 	umull	r2, r3, r2, r3
 8003af6:	0a9b      	lsrs	r3, r3, #10
 8003af8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b0a:	2208      	movs	r2, #8
 8003b0c:	409a      	lsls	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	4013      	ands	r3, r2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d01a      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0304 	and.w	r3, r3, #4
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d013      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0204 	bic.w	r2, r2, #4
 8003b32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b38:	2208      	movs	r2, #8
 8003b3a:	409a      	lsls	r2, r3
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b44:	f043 0201 	orr.w	r2, r3, #1
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b50:	2201      	movs	r2, #1
 8003b52:	409a      	lsls	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	4013      	ands	r3, r2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d012      	beq.n	8003b82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00b      	beq.n	8003b82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b6e:	2201      	movs	r2, #1
 8003b70:	409a      	lsls	r2, r3
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b7a:	f043 0202 	orr.w	r2, r3, #2
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b86:	2204      	movs	r2, #4
 8003b88:	409a      	lsls	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d012      	beq.n	8003bb8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00b      	beq.n	8003bb8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba4:	2204      	movs	r2, #4
 8003ba6:	409a      	lsls	r2, r3
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb0:	f043 0204 	orr.w	r2, r3, #4
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bbc:	2210      	movs	r2, #16
 8003bbe:	409a      	lsls	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d043      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d03c      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bda:	2210      	movs	r2, #16
 8003bdc:	409a      	lsls	r2, r3
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d018      	beq.n	8003c22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d108      	bne.n	8003c10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d024      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	4798      	blx	r3
 8003c0e:	e01f      	b.n	8003c50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d01b      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	4798      	blx	r3
 8003c20:	e016      	b.n	8003c50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d107      	bne.n	8003c40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0208 	bic.w	r2, r2, #8
 8003c3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d003      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c54:	2220      	movs	r2, #32
 8003c56:	409a      	lsls	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 808f 	beq.w	8003d80 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0310 	and.w	r3, r3, #16
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f000 8087 	beq.w	8003d80 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c76:	2220      	movs	r2, #32
 8003c78:	409a      	lsls	r2, r3
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b05      	cmp	r3, #5
 8003c88:	d136      	bne.n	8003cf8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0216 	bic.w	r2, r2, #22
 8003c98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695a      	ldr	r2, [r3, #20]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ca8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d103      	bne.n	8003cba <HAL_DMA_IRQHandler+0x1da>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d007      	beq.n	8003cca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0208 	bic.w	r2, r2, #8
 8003cc8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cce:	223f      	movs	r2, #63	@ 0x3f
 8003cd0:	409a      	lsls	r2, r3
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d07e      	beq.n	8003dec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	4798      	blx	r3
        }
        return;
 8003cf6:	e079      	b.n	8003dec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d01d      	beq.n	8003d42 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d10d      	bne.n	8003d30 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d031      	beq.n	8003d80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	4798      	blx	r3
 8003d24:	e02c      	b.n	8003d80 <HAL_DMA_IRQHandler+0x2a0>
 8003d26:	bf00      	nop
 8003d28:	20000020 	.word	0x20000020
 8003d2c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d023      	beq.n	8003d80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	4798      	blx	r3
 8003d40:	e01e      	b.n	8003d80 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10f      	bne.n	8003d70 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0210 	bic.w	r2, r2, #16
 8003d5e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d032      	beq.n	8003dee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d022      	beq.n	8003dda <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2205      	movs	r2, #5
 8003d98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0201 	bic.w	r2, r2, #1
 8003daa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	3301      	adds	r3, #1
 8003db0:	60bb      	str	r3, [r7, #8]
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d307      	bcc.n	8003dc8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1f2      	bne.n	8003dac <HAL_DMA_IRQHandler+0x2cc>
 8003dc6:	e000      	b.n	8003dca <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003dc8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d005      	beq.n	8003dee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	4798      	blx	r3
 8003dea:	e000      	b.n	8003dee <HAL_DMA_IRQHandler+0x30e>
        return;
 8003dec:	bf00      	nop
    }
  }
}
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
 8003e00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003e10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	2b40      	cmp	r3, #64	@ 0x40
 8003e20:	d108      	bne.n	8003e34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e32:	e007      	b.n	8003e44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	60da      	str	r2, [r3, #12]
}
 8003e44:	bf00      	nop
 8003e46:	3714      	adds	r7, #20
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	3b10      	subs	r3, #16
 8003e60:	4a14      	ldr	r2, [pc, #80]	@ (8003eb4 <DMA_CalcBaseAndBitshift+0x64>)
 8003e62:	fba2 2303 	umull	r2, r3, r2, r3
 8003e66:	091b      	lsrs	r3, r3, #4
 8003e68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e6a:	4a13      	ldr	r2, [pc, #76]	@ (8003eb8 <DMA_CalcBaseAndBitshift+0x68>)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4413      	add	r3, r2
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b03      	cmp	r3, #3
 8003e7c:	d909      	bls.n	8003e92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e86:	f023 0303 	bic.w	r3, r3, #3
 8003e8a:	1d1a      	adds	r2, r3, #4
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e90:	e007      	b.n	8003ea2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e9a:	f023 0303 	bic.w	r3, r3, #3
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	aaaaaaab 	.word	0xaaaaaaab
 8003eb8:	0801a8dc 	.word	0x0801a8dc

08003ebc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ecc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d11f      	bne.n	8003f16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d856      	bhi.n	8003f8a <DMA_CheckFifoParam+0xce>
 8003edc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee4 <DMA_CheckFifoParam+0x28>)
 8003ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee2:	bf00      	nop
 8003ee4:	08003ef5 	.word	0x08003ef5
 8003ee8:	08003f07 	.word	0x08003f07
 8003eec:	08003ef5 	.word	0x08003ef5
 8003ef0:	08003f8b 	.word	0x08003f8b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d046      	beq.n	8003f8e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f04:	e043      	b.n	8003f8e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f0e:	d140      	bne.n	8003f92 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f14:	e03d      	b.n	8003f92 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f1e:	d121      	bne.n	8003f64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	2b03      	cmp	r3, #3
 8003f24:	d837      	bhi.n	8003f96 <DMA_CheckFifoParam+0xda>
 8003f26:	a201      	add	r2, pc, #4	@ (adr r2, 8003f2c <DMA_CheckFifoParam+0x70>)
 8003f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f2c:	08003f3d 	.word	0x08003f3d
 8003f30:	08003f43 	.word	0x08003f43
 8003f34:	08003f3d 	.word	0x08003f3d
 8003f38:	08003f55 	.word	0x08003f55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f40:	e030      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d025      	beq.n	8003f9a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f52:	e022      	b.n	8003f9a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f58:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f5c:	d11f      	bne.n	8003f9e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f62:	e01c      	b.n	8003f9e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d903      	bls.n	8003f72 <DMA_CheckFifoParam+0xb6>
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	2b03      	cmp	r3, #3
 8003f6e:	d003      	beq.n	8003f78 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f70:	e018      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	73fb      	strb	r3, [r7, #15]
      break;
 8003f76:	e015      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d00e      	beq.n	8003fa2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	73fb      	strb	r3, [r7, #15]
      break;
 8003f88:	e00b      	b.n	8003fa2 <DMA_CheckFifoParam+0xe6>
      break;
 8003f8a:	bf00      	nop
 8003f8c:	e00a      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
      break;
 8003f8e:	bf00      	nop
 8003f90:	e008      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
      break;
 8003f92:	bf00      	nop
 8003f94:	e006      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
      break;
 8003f96:	bf00      	nop
 8003f98:	e004      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
      break;
 8003f9a:	bf00      	nop
 8003f9c:	e002      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003f9e:	bf00      	nop
 8003fa0:	e000      	b.n	8003fa4 <DMA_CheckFifoParam+0xe8>
      break;
 8003fa2:	bf00      	nop
    }
  } 
  
  return status; 
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3714      	adds	r7, #20
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop

08003fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b089      	sub	sp, #36	@ 0x24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61fb      	str	r3, [r7, #28]
 8003fce:	e165      	b.n	800429c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	f040 8154 	bne.w	8004296 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f003 0303 	and.w	r3, r3, #3
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d005      	beq.n	8004006 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004002:	2b02      	cmp	r3, #2
 8004004:	d130      	bne.n	8004068 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	2203      	movs	r2, #3
 8004012:	fa02 f303 	lsl.w	r3, r2, r3
 8004016:	43db      	mvns	r3, r3
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	4013      	ands	r3, r2
 800401c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	68da      	ldr	r2, [r3, #12]
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	005b      	lsls	r3, r3, #1
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	4313      	orrs	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800403c:	2201      	movs	r2, #1
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	fa02 f303 	lsl.w	r3, r2, r3
 8004044:	43db      	mvns	r3, r3
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	4013      	ands	r3, r2
 800404a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	091b      	lsrs	r3, r3, #4
 8004052:	f003 0201 	and.w	r2, r3, #1
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	fa02 f303 	lsl.w	r3, r2, r3
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	4313      	orrs	r3, r2
 8004060:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f003 0303 	and.w	r3, r3, #3
 8004070:	2b03      	cmp	r3, #3
 8004072:	d017      	beq.n	80040a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	2203      	movs	r2, #3
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	43db      	mvns	r3, r3
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	4013      	ands	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4313      	orrs	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	69ba      	ldr	r2, [r7, #24]
 80040a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 0303 	and.w	r3, r3, #3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d123      	bne.n	80040f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	08da      	lsrs	r2, r3, #3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3208      	adds	r2, #8
 80040b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	f003 0307 	and.w	r3, r3, #7
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	220f      	movs	r2, #15
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	43db      	mvns	r3, r3
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	4013      	ands	r3, r2
 80040d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	691a      	ldr	r2, [r3, #16]
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	08da      	lsrs	r2, r3, #3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	3208      	adds	r2, #8
 80040f2:	69b9      	ldr	r1, [r7, #24]
 80040f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	2203      	movs	r2, #3
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	43db      	mvns	r3, r3
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	4013      	ands	r3, r2
 800410e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f003 0203 	and.w	r2, r3, #3
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	fa02 f303 	lsl.w	r3, r2, r3
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	4313      	orrs	r3, r2
 8004124:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 80ae 	beq.w	8004296 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	4b5d      	ldr	r3, [pc, #372]	@ (80042b4 <HAL_GPIO_Init+0x300>)
 8004140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004142:	4a5c      	ldr	r2, [pc, #368]	@ (80042b4 <HAL_GPIO_Init+0x300>)
 8004144:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004148:	6453      	str	r3, [r2, #68]	@ 0x44
 800414a:	4b5a      	ldr	r3, [pc, #360]	@ (80042b4 <HAL_GPIO_Init+0x300>)
 800414c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004156:	4a58      	ldr	r2, [pc, #352]	@ (80042b8 <HAL_GPIO_Init+0x304>)
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	089b      	lsrs	r3, r3, #2
 800415c:	3302      	adds	r3, #2
 800415e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004162:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	220f      	movs	r2, #15
 800416e:	fa02 f303 	lsl.w	r3, r2, r3
 8004172:	43db      	mvns	r3, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4013      	ands	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a4f      	ldr	r2, [pc, #316]	@ (80042bc <HAL_GPIO_Init+0x308>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d025      	beq.n	80041ce <HAL_GPIO_Init+0x21a>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a4e      	ldr	r2, [pc, #312]	@ (80042c0 <HAL_GPIO_Init+0x30c>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d01f      	beq.n	80041ca <HAL_GPIO_Init+0x216>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a4d      	ldr	r2, [pc, #308]	@ (80042c4 <HAL_GPIO_Init+0x310>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d019      	beq.n	80041c6 <HAL_GPIO_Init+0x212>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a4c      	ldr	r2, [pc, #304]	@ (80042c8 <HAL_GPIO_Init+0x314>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d013      	beq.n	80041c2 <HAL_GPIO_Init+0x20e>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a4b      	ldr	r2, [pc, #300]	@ (80042cc <HAL_GPIO_Init+0x318>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00d      	beq.n	80041be <HAL_GPIO_Init+0x20a>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a4a      	ldr	r2, [pc, #296]	@ (80042d0 <HAL_GPIO_Init+0x31c>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d007      	beq.n	80041ba <HAL_GPIO_Init+0x206>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a49      	ldr	r2, [pc, #292]	@ (80042d4 <HAL_GPIO_Init+0x320>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d101      	bne.n	80041b6 <HAL_GPIO_Init+0x202>
 80041b2:	2306      	movs	r3, #6
 80041b4:	e00c      	b.n	80041d0 <HAL_GPIO_Init+0x21c>
 80041b6:	2307      	movs	r3, #7
 80041b8:	e00a      	b.n	80041d0 <HAL_GPIO_Init+0x21c>
 80041ba:	2305      	movs	r3, #5
 80041bc:	e008      	b.n	80041d0 <HAL_GPIO_Init+0x21c>
 80041be:	2304      	movs	r3, #4
 80041c0:	e006      	b.n	80041d0 <HAL_GPIO_Init+0x21c>
 80041c2:	2303      	movs	r3, #3
 80041c4:	e004      	b.n	80041d0 <HAL_GPIO_Init+0x21c>
 80041c6:	2302      	movs	r3, #2
 80041c8:	e002      	b.n	80041d0 <HAL_GPIO_Init+0x21c>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <HAL_GPIO_Init+0x21c>
 80041ce:	2300      	movs	r3, #0
 80041d0:	69fa      	ldr	r2, [r7, #28]
 80041d2:	f002 0203 	and.w	r2, r2, #3
 80041d6:	0092      	lsls	r2, r2, #2
 80041d8:	4093      	lsls	r3, r2
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	4313      	orrs	r3, r2
 80041de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041e0:	4935      	ldr	r1, [pc, #212]	@ (80042b8 <HAL_GPIO_Init+0x304>)
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	089b      	lsrs	r3, r3, #2
 80041e6:	3302      	adds	r3, #2
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041ee:	4b3a      	ldr	r3, [pc, #232]	@ (80042d8 <HAL_GPIO_Init+0x324>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	43db      	mvns	r3, r3
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	4013      	ands	r3, r2
 80041fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	4313      	orrs	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004212:	4a31      	ldr	r2, [pc, #196]	@ (80042d8 <HAL_GPIO_Init+0x324>)
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004218:	4b2f      	ldr	r3, [pc, #188]	@ (80042d8 <HAL_GPIO_Init+0x324>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	43db      	mvns	r3, r3
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	4013      	ands	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d003      	beq.n	800423c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800423c:	4a26      	ldr	r2, [pc, #152]	@ (80042d8 <HAL_GPIO_Init+0x324>)
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004242:	4b25      	ldr	r3, [pc, #148]	@ (80042d8 <HAL_GPIO_Init+0x324>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	43db      	mvns	r3, r3
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	4013      	ands	r3, r2
 8004250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	4313      	orrs	r3, r2
 8004264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004266:	4a1c      	ldr	r2, [pc, #112]	@ (80042d8 <HAL_GPIO_Init+0x324>)
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800426c:	4b1a      	ldr	r3, [pc, #104]	@ (80042d8 <HAL_GPIO_Init+0x324>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	43db      	mvns	r3, r3
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	4013      	ands	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d003      	beq.n	8004290 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004290:	4a11      	ldr	r2, [pc, #68]	@ (80042d8 <HAL_GPIO_Init+0x324>)
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	3301      	adds	r3, #1
 800429a:	61fb      	str	r3, [r7, #28]
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	2b0f      	cmp	r3, #15
 80042a0:	f67f ae96 	bls.w	8003fd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042a4:	bf00      	nop
 80042a6:	bf00      	nop
 80042a8:	3724      	adds	r7, #36	@ 0x24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40023800 	.word	0x40023800
 80042b8:	40013800 	.word	0x40013800
 80042bc:	40020000 	.word	0x40020000
 80042c0:	40020400 	.word	0x40020400
 80042c4:	40020800 	.word	0x40020800
 80042c8:	40020c00 	.word	0x40020c00
 80042cc:	40021000 	.word	0x40021000
 80042d0:	40021400 	.word	0x40021400
 80042d4:	40021800 	.word	0x40021800
 80042d8:	40013c00 	.word	0x40013c00

080042dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	807b      	strh	r3, [r7, #2]
 80042e8:	4613      	mov	r3, r2
 80042ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042ec:	787b      	ldrb	r3, [r7, #1]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042f2:	887a      	ldrh	r2, [r7, #2]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042f8:	e003      	b.n	8004302 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042fa:	887b      	ldrh	r3, [r7, #2]
 80042fc:	041a      	lsls	r2, r3, #16
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	619a      	str	r2, [r3, #24]
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
	...

08004310 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e12b      	b.n	800457a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d106      	bne.n	800433c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7fe fcb2 	bl	8002ca0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2224      	movs	r2, #36	@ 0x24
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0201 	bic.w	r2, r2, #1
 8004352:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004362:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004372:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004374:	f000 fa02 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8004378:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	4a81      	ldr	r2, [pc, #516]	@ (8004584 <HAL_I2C_Init+0x274>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d807      	bhi.n	8004394 <HAL_I2C_Init+0x84>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4a80      	ldr	r2, [pc, #512]	@ (8004588 <HAL_I2C_Init+0x278>)
 8004388:	4293      	cmp	r3, r2
 800438a:	bf94      	ite	ls
 800438c:	2301      	movls	r3, #1
 800438e:	2300      	movhi	r3, #0
 8004390:	b2db      	uxtb	r3, r3
 8004392:	e006      	b.n	80043a2 <HAL_I2C_Init+0x92>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	4a7d      	ldr	r2, [pc, #500]	@ (800458c <HAL_I2C_Init+0x27c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	bf94      	ite	ls
 800439c:	2301      	movls	r3, #1
 800439e:	2300      	movhi	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e0e7      	b.n	800457a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	4a78      	ldr	r2, [pc, #480]	@ (8004590 <HAL_I2C_Init+0x280>)
 80043ae:	fba2 2303 	umull	r2, r3, r2, r3
 80043b2:	0c9b      	lsrs	r3, r3, #18
 80043b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	6a1b      	ldr	r3, [r3, #32]
 80043d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	4a6a      	ldr	r2, [pc, #424]	@ (8004584 <HAL_I2C_Init+0x274>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d802      	bhi.n	80043e4 <HAL_I2C_Init+0xd4>
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	3301      	adds	r3, #1
 80043e2:	e009      	b.n	80043f8 <HAL_I2C_Init+0xe8>
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80043ea:	fb02 f303 	mul.w	r3, r2, r3
 80043ee:	4a69      	ldr	r2, [pc, #420]	@ (8004594 <HAL_I2C_Init+0x284>)
 80043f0:	fba2 2303 	umull	r2, r3, r2, r3
 80043f4:	099b      	lsrs	r3, r3, #6
 80043f6:	3301      	adds	r3, #1
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	6812      	ldr	r2, [r2, #0]
 80043fc:	430b      	orrs	r3, r1
 80043fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800440a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	495c      	ldr	r1, [pc, #368]	@ (8004584 <HAL_I2C_Init+0x274>)
 8004414:	428b      	cmp	r3, r1
 8004416:	d819      	bhi.n	800444c <HAL_I2C_Init+0x13c>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	1e59      	subs	r1, r3, #1
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	005b      	lsls	r3, r3, #1
 8004422:	fbb1 f3f3 	udiv	r3, r1, r3
 8004426:	1c59      	adds	r1, r3, #1
 8004428:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800442c:	400b      	ands	r3, r1
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00a      	beq.n	8004448 <HAL_I2C_Init+0x138>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	1e59      	subs	r1, r3, #1
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004440:	3301      	adds	r3, #1
 8004442:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004446:	e051      	b.n	80044ec <HAL_I2C_Init+0x1dc>
 8004448:	2304      	movs	r3, #4
 800444a:	e04f      	b.n	80044ec <HAL_I2C_Init+0x1dc>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d111      	bne.n	8004478 <HAL_I2C_Init+0x168>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	1e58      	subs	r0, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	460b      	mov	r3, r1
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	440b      	add	r3, r1
 8004462:	fbb0 f3f3 	udiv	r3, r0, r3
 8004466:	3301      	adds	r3, #1
 8004468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800446c:	2b00      	cmp	r3, #0
 800446e:	bf0c      	ite	eq
 8004470:	2301      	moveq	r3, #1
 8004472:	2300      	movne	r3, #0
 8004474:	b2db      	uxtb	r3, r3
 8004476:	e012      	b.n	800449e <HAL_I2C_Init+0x18e>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	1e58      	subs	r0, r3, #1
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6859      	ldr	r1, [r3, #4]
 8004480:	460b      	mov	r3, r1
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	0099      	lsls	r1, r3, #2
 8004488:	440b      	add	r3, r1
 800448a:	fbb0 f3f3 	udiv	r3, r0, r3
 800448e:	3301      	adds	r3, #1
 8004490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004494:	2b00      	cmp	r3, #0
 8004496:	bf0c      	ite	eq
 8004498:	2301      	moveq	r3, #1
 800449a:	2300      	movne	r3, #0
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <HAL_I2C_Init+0x196>
 80044a2:	2301      	movs	r3, #1
 80044a4:	e022      	b.n	80044ec <HAL_I2C_Init+0x1dc>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10e      	bne.n	80044cc <HAL_I2C_Init+0x1bc>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1e58      	subs	r0, r3, #1
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6859      	ldr	r1, [r3, #4]
 80044b6:	460b      	mov	r3, r1
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	440b      	add	r3, r1
 80044bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80044c0:	3301      	adds	r3, #1
 80044c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ca:	e00f      	b.n	80044ec <HAL_I2C_Init+0x1dc>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	1e58      	subs	r0, r3, #1
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6859      	ldr	r1, [r3, #4]
 80044d4:	460b      	mov	r3, r1
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	0099      	lsls	r1, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	fbb0 f3f3 	udiv	r3, r0, r3
 80044e2:	3301      	adds	r3, #1
 80044e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044ec:	6879      	ldr	r1, [r7, #4]
 80044ee:	6809      	ldr	r1, [r1, #0]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	69da      	ldr	r2, [r3, #28]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	431a      	orrs	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800451a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	6911      	ldr	r1, [r2, #16]
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	68d2      	ldr	r2, [r2, #12]
 8004526:	4311      	orrs	r1, r2
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	6812      	ldr	r2, [r2, #0]
 800452c:	430b      	orrs	r3, r1
 800452e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	695a      	ldr	r2, [r3, #20]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	431a      	orrs	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	430a      	orrs	r2, r1
 800454a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f042 0201 	orr.w	r2, r2, #1
 800455a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	000186a0 	.word	0x000186a0
 8004588:	001e847f 	.word	0x001e847f
 800458c:	003d08ff 	.word	0x003d08ff
 8004590:	431bde83 	.word	0x431bde83
 8004594:	10624dd3 	.word	0x10624dd3

08004598 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d101      	bne.n	80045ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e0cc      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045ac:	4b68      	ldr	r3, [pc, #416]	@ (8004750 <HAL_RCC_ClockConfig+0x1b8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 030f 	and.w	r3, r3, #15
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d90c      	bls.n	80045d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ba:	4b65      	ldr	r3, [pc, #404]	@ (8004750 <HAL_RCC_ClockConfig+0x1b8>)
 80045bc:	683a      	ldr	r2, [r7, #0]
 80045be:	b2d2      	uxtb	r2, r2
 80045c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c2:	4b63      	ldr	r3, [pc, #396]	@ (8004750 <HAL_RCC_ClockConfig+0x1b8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 030f 	and.w	r3, r3, #15
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d001      	beq.n	80045d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e0b8      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d020      	beq.n	8004622 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d005      	beq.n	80045f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045ec:	4b59      	ldr	r3, [pc, #356]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	4a58      	ldr	r2, [pc, #352]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 80045f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0308 	and.w	r3, r3, #8
 8004600:	2b00      	cmp	r3, #0
 8004602:	d005      	beq.n	8004610 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004604:	4b53      	ldr	r3, [pc, #332]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	4a52      	ldr	r2, [pc, #328]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 800460a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800460e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004610:	4b50      	ldr	r3, [pc, #320]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	494d      	ldr	r1, [pc, #308]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 800461e:	4313      	orrs	r3, r2
 8004620:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	d044      	beq.n	80046b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d107      	bne.n	8004646 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004636:	4b47      	ldr	r3, [pc, #284]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d119      	bne.n	8004676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e07f      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	2b02      	cmp	r3, #2
 800464c:	d003      	beq.n	8004656 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004652:	2b03      	cmp	r3, #3
 8004654:	d107      	bne.n	8004666 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004656:	4b3f      	ldr	r3, [pc, #252]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d109      	bne.n	8004676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e06f      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004666:	4b3b      	ldr	r3, [pc, #236]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e067      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004676:	4b37      	ldr	r3, [pc, #220]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f023 0203 	bic.w	r2, r3, #3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	4934      	ldr	r1, [pc, #208]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 8004684:	4313      	orrs	r3, r2
 8004686:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004688:	f7fe ffa4 	bl	80035d4 <HAL_GetTick>
 800468c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468e:	e00a      	b.n	80046a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004690:	f7fe ffa0 	bl	80035d4 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800469e:	4293      	cmp	r3, r2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e04f      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a6:	4b2b      	ldr	r3, [pc, #172]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 020c 	and.w	r2, r3, #12
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d1eb      	bne.n	8004690 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046b8:	4b25      	ldr	r3, [pc, #148]	@ (8004750 <HAL_RCC_ClockConfig+0x1b8>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 030f 	and.w	r3, r3, #15
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d20c      	bcs.n	80046e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c6:	4b22      	ldr	r3, [pc, #136]	@ (8004750 <HAL_RCC_ClockConfig+0x1b8>)
 80046c8:	683a      	ldr	r2, [r7, #0]
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ce:	4b20      	ldr	r3, [pc, #128]	@ (8004750 <HAL_RCC_ClockConfig+0x1b8>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 030f 	and.w	r3, r3, #15
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d001      	beq.n	80046e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e032      	b.n	8004746 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0304 	and.w	r3, r3, #4
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d008      	beq.n	80046fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046ec:	4b19      	ldr	r3, [pc, #100]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	4916      	ldr	r1, [pc, #88]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b00      	cmp	r3, #0
 8004708:	d009      	beq.n	800471e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800470a:	4b12      	ldr	r3, [pc, #72]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	00db      	lsls	r3, r3, #3
 8004718:	490e      	ldr	r1, [pc, #56]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 800471a:	4313      	orrs	r3, r2
 800471c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800471e:	f000 f887 	bl	8004830 <HAL_RCC_GetSysClockFreq>
 8004722:	4602      	mov	r2, r0
 8004724:	4b0b      	ldr	r3, [pc, #44]	@ (8004754 <HAL_RCC_ClockConfig+0x1bc>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	091b      	lsrs	r3, r3, #4
 800472a:	f003 030f 	and.w	r3, r3, #15
 800472e:	490a      	ldr	r1, [pc, #40]	@ (8004758 <HAL_RCC_ClockConfig+0x1c0>)
 8004730:	5ccb      	ldrb	r3, [r1, r3]
 8004732:	fa22 f303 	lsr.w	r3, r2, r3
 8004736:	4a09      	ldr	r2, [pc, #36]	@ (800475c <HAL_RCC_ClockConfig+0x1c4>)
 8004738:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800473a:	4b09      	ldr	r3, [pc, #36]	@ (8004760 <HAL_RCC_ClockConfig+0x1c8>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4618      	mov	r0, r3
 8004740:	f7fe fd0e 	bl	8003160 <HAL_InitTick>

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	40023c00 	.word	0x40023c00
 8004754:	40023800 	.word	0x40023800
 8004758:	0801a8c4 	.word	0x0801a8c4
 800475c:	20000020 	.word	0x20000020
 8004760:	20000024 	.word	0x20000024

08004764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004768:	4b03      	ldr	r3, [pc, #12]	@ (8004778 <HAL_RCC_GetHCLKFreq+0x14>)
 800476a:	681b      	ldr	r3, [r3, #0]
}
 800476c:	4618      	mov	r0, r3
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	20000020 	.word	0x20000020

0800477c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004780:	f7ff fff0 	bl	8004764 <HAL_RCC_GetHCLKFreq>
 8004784:	4602      	mov	r2, r0
 8004786:	4b05      	ldr	r3, [pc, #20]	@ (800479c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	0a9b      	lsrs	r3, r3, #10
 800478c:	f003 0307 	and.w	r3, r3, #7
 8004790:	4903      	ldr	r1, [pc, #12]	@ (80047a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004792:	5ccb      	ldrb	r3, [r1, r3]
 8004794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004798:	4618      	mov	r0, r3
 800479a:	bd80      	pop	{r7, pc}
 800479c:	40023800 	.word	0x40023800
 80047a0:	0801a8d4 	.word	0x0801a8d4

080047a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047a8:	f7ff ffdc 	bl	8004764 <HAL_RCC_GetHCLKFreq>
 80047ac:	4602      	mov	r2, r0
 80047ae:	4b05      	ldr	r3, [pc, #20]	@ (80047c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	0b5b      	lsrs	r3, r3, #13
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	4903      	ldr	r1, [pc, #12]	@ (80047c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ba:	5ccb      	ldrb	r3, [r1, r3]
 80047bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	40023800 	.word	0x40023800
 80047c8:	0801a8d4 	.word	0x0801a8d4

080047cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	220f      	movs	r2, #15
 80047da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80047dc:	4b12      	ldr	r3, [pc, #72]	@ (8004828 <HAL_RCC_GetClockConfig+0x5c>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f003 0203 	and.w	r2, r3, #3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80047e8:	4b0f      	ldr	r3, [pc, #60]	@ (8004828 <HAL_RCC_GetClockConfig+0x5c>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80047f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004828 <HAL_RCC_GetClockConfig+0x5c>)
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004800:	4b09      	ldr	r3, [pc, #36]	@ (8004828 <HAL_RCC_GetClockConfig+0x5c>)
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	08db      	lsrs	r3, r3, #3
 8004806:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800480e:	4b07      	ldr	r3, [pc, #28]	@ (800482c <HAL_RCC_GetClockConfig+0x60>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 020f 	and.w	r2, r3, #15
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	601a      	str	r2, [r3, #0]
}
 800481a:	bf00      	nop
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	40023800 	.word	0x40023800
 800482c:	40023c00 	.word	0x40023c00

08004830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004834:	b0a6      	sub	sp, #152	@ 0x98
 8004836:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800483e:	2300      	movs	r3, #0
 8004840:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800484a:	2300      	movs	r3, #0
 800484c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004856:	4bc8      	ldr	r3, [pc, #800]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f003 030c 	and.w	r3, r3, #12
 800485e:	2b0c      	cmp	r3, #12
 8004860:	f200 817e 	bhi.w	8004b60 <HAL_RCC_GetSysClockFreq+0x330>
 8004864:	a201      	add	r2, pc, #4	@ (adr r2, 800486c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486a:	bf00      	nop
 800486c:	080048a1 	.word	0x080048a1
 8004870:	08004b61 	.word	0x08004b61
 8004874:	08004b61 	.word	0x08004b61
 8004878:	08004b61 	.word	0x08004b61
 800487c:	080048a9 	.word	0x080048a9
 8004880:	08004b61 	.word	0x08004b61
 8004884:	08004b61 	.word	0x08004b61
 8004888:	08004b61 	.word	0x08004b61
 800488c:	080048b1 	.word	0x080048b1
 8004890:	08004b61 	.word	0x08004b61
 8004894:	08004b61 	.word	0x08004b61
 8004898:	08004b61 	.word	0x08004b61
 800489c:	08004a1b 	.word	0x08004a1b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048a0:	4bb6      	ldr	r3, [pc, #728]	@ (8004b7c <HAL_RCC_GetSysClockFreq+0x34c>)
 80048a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80048a6:	e15f      	b.n	8004b68 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048a8:	4bb5      	ldr	r3, [pc, #724]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x350>)
 80048aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80048ae:	e15b      	b.n	8004b68 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048b0:	4bb1      	ldr	r3, [pc, #708]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048bc:	4bae      	ldr	r3, [pc, #696]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d031      	beq.n	800492c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048c8:	4bab      	ldr	r3, [pc, #684]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	099b      	lsrs	r3, r3, #6
 80048ce:	2200      	movs	r2, #0
 80048d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80048d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048da:	663b      	str	r3, [r7, #96]	@ 0x60
 80048dc:	2300      	movs	r3, #0
 80048de:	667b      	str	r3, [r7, #100]	@ 0x64
 80048e0:	4ba7      	ldr	r3, [pc, #668]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x350>)
 80048e2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80048e6:	462a      	mov	r2, r5
 80048e8:	fb03 f202 	mul.w	r2, r3, r2
 80048ec:	2300      	movs	r3, #0
 80048ee:	4621      	mov	r1, r4
 80048f0:	fb01 f303 	mul.w	r3, r1, r3
 80048f4:	4413      	add	r3, r2
 80048f6:	4aa2      	ldr	r2, [pc, #648]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x350>)
 80048f8:	4621      	mov	r1, r4
 80048fa:	fba1 1202 	umull	r1, r2, r1, r2
 80048fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004900:	460a      	mov	r2, r1
 8004902:	67ba      	str	r2, [r7, #120]	@ 0x78
 8004904:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004906:	4413      	add	r3, r2
 8004908:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800490a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800490e:	2200      	movs	r2, #0
 8004910:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004912:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004914:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004918:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800491c:	f7fc f94e 	bl	8000bbc <__aeabi_uldivmod>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	4613      	mov	r3, r2
 8004926:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800492a:	e064      	b.n	80049f6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800492c:	4b92      	ldr	r3, [pc, #584]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	099b      	lsrs	r3, r3, #6
 8004932:	2200      	movs	r2, #0
 8004934:	653b      	str	r3, [r7, #80]	@ 0x50
 8004936:	657a      	str	r2, [r7, #84]	@ 0x54
 8004938:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800493a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800493e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004940:	2300      	movs	r3, #0
 8004942:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004944:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8004948:	4622      	mov	r2, r4
 800494a:	462b      	mov	r3, r5
 800494c:	f04f 0000 	mov.w	r0, #0
 8004950:	f04f 0100 	mov.w	r1, #0
 8004954:	0159      	lsls	r1, r3, #5
 8004956:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800495a:	0150      	lsls	r0, r2, #5
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4621      	mov	r1, r4
 8004962:	1a51      	subs	r1, r2, r1
 8004964:	6139      	str	r1, [r7, #16]
 8004966:	4629      	mov	r1, r5
 8004968:	eb63 0301 	sbc.w	r3, r3, r1
 800496c:	617b      	str	r3, [r7, #20]
 800496e:	f04f 0200 	mov.w	r2, #0
 8004972:	f04f 0300 	mov.w	r3, #0
 8004976:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800497a:	4659      	mov	r1, fp
 800497c:	018b      	lsls	r3, r1, #6
 800497e:	4651      	mov	r1, sl
 8004980:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004984:	4651      	mov	r1, sl
 8004986:	018a      	lsls	r2, r1, #6
 8004988:	4651      	mov	r1, sl
 800498a:	ebb2 0801 	subs.w	r8, r2, r1
 800498e:	4659      	mov	r1, fp
 8004990:	eb63 0901 	sbc.w	r9, r3, r1
 8004994:	f04f 0200 	mov.w	r2, #0
 8004998:	f04f 0300 	mov.w	r3, #0
 800499c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049a8:	4690      	mov	r8, r2
 80049aa:	4699      	mov	r9, r3
 80049ac:	4623      	mov	r3, r4
 80049ae:	eb18 0303 	adds.w	r3, r8, r3
 80049b2:	60bb      	str	r3, [r7, #8]
 80049b4:	462b      	mov	r3, r5
 80049b6:	eb49 0303 	adc.w	r3, r9, r3
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	f04f 0200 	mov.w	r2, #0
 80049c0:	f04f 0300 	mov.w	r3, #0
 80049c4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80049c8:	4629      	mov	r1, r5
 80049ca:	028b      	lsls	r3, r1, #10
 80049cc:	4621      	mov	r1, r4
 80049ce:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049d2:	4621      	mov	r1, r4
 80049d4:	028a      	lsls	r2, r1, #10
 80049d6:	4610      	mov	r0, r2
 80049d8:	4619      	mov	r1, r3
 80049da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049de:	2200      	movs	r2, #0
 80049e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80049e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80049e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049e8:	f7fc f8e8 	bl	8000bbc <__aeabi_uldivmod>
 80049ec:	4602      	mov	r2, r0
 80049ee:	460b      	mov	r3, r1
 80049f0:	4613      	mov	r3, r2
 80049f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80049f6:	4b60      	ldr	r3, [pc, #384]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	0c1b      	lsrs	r3, r3, #16
 80049fc:	f003 0303 	and.w	r3, r3, #3
 8004a00:	3301      	adds	r3, #1
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8004a08:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004a18:	e0a6      	b.n	8004b68 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a1a:	4b57      	ldr	r3, [pc, #348]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a26:	4b54      	ldr	r3, [pc, #336]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d02a      	beq.n	8004a88 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a32:	4b51      	ldr	r3, [pc, #324]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	099b      	lsrs	r3, r3, #6
 8004a38:	2200      	movs	r2, #0
 8004a3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004a44:	2100      	movs	r1, #0
 8004a46:	4b4e      	ldr	r3, [pc, #312]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x350>)
 8004a48:	fb03 f201 	mul.w	r2, r3, r1
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	fb00 f303 	mul.w	r3, r0, r3
 8004a52:	4413      	add	r3, r2
 8004a54:	4a4a      	ldr	r2, [pc, #296]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x350>)
 8004a56:	fba0 1202 	umull	r1, r2, r0, r2
 8004a5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004a5c:	460a      	mov	r2, r1
 8004a5e:	673a      	str	r2, [r7, #112]	@ 0x70
 8004a60:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004a62:	4413      	add	r3, r2
 8004a64:	677b      	str	r3, [r7, #116]	@ 0x74
 8004a66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a6e:	637a      	str	r2, [r7, #52]	@ 0x34
 8004a70:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004a74:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8004a78:	f7fc f8a0 	bl	8000bbc <__aeabi_uldivmod>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	460b      	mov	r3, r1
 8004a80:	4613      	mov	r3, r2
 8004a82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a86:	e05b      	b.n	8004b40 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a88:	4b3b      	ldr	r3, [pc, #236]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	099b      	lsrs	r3, r3, #6
 8004a8e:	2200      	movs	r2, #0
 8004a90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a9a:	623b      	str	r3, [r7, #32]
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aa0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004aa4:	4642      	mov	r2, r8
 8004aa6:	464b      	mov	r3, r9
 8004aa8:	f04f 0000 	mov.w	r0, #0
 8004aac:	f04f 0100 	mov.w	r1, #0
 8004ab0:	0159      	lsls	r1, r3, #5
 8004ab2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ab6:	0150      	lsls	r0, r2, #5
 8004ab8:	4602      	mov	r2, r0
 8004aba:	460b      	mov	r3, r1
 8004abc:	4641      	mov	r1, r8
 8004abe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ac2:	4649      	mov	r1, r9
 8004ac4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ac8:	f04f 0200 	mov.w	r2, #0
 8004acc:	f04f 0300 	mov.w	r3, #0
 8004ad0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ad4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ad8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004adc:	ebb2 040a 	subs.w	r4, r2, sl
 8004ae0:	eb63 050b 	sbc.w	r5, r3, fp
 8004ae4:	f04f 0200 	mov.w	r2, #0
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	00eb      	lsls	r3, r5, #3
 8004aee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004af2:	00e2      	lsls	r2, r4, #3
 8004af4:	4614      	mov	r4, r2
 8004af6:	461d      	mov	r5, r3
 8004af8:	4643      	mov	r3, r8
 8004afa:	18e3      	adds	r3, r4, r3
 8004afc:	603b      	str	r3, [r7, #0]
 8004afe:	464b      	mov	r3, r9
 8004b00:	eb45 0303 	adc.w	r3, r5, r3
 8004b04:	607b      	str	r3, [r7, #4]
 8004b06:	f04f 0200 	mov.w	r2, #0
 8004b0a:	f04f 0300 	mov.w	r3, #0
 8004b0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b12:	4629      	mov	r1, r5
 8004b14:	028b      	lsls	r3, r1, #10
 8004b16:	4621      	mov	r1, r4
 8004b18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b1c:	4621      	mov	r1, r4
 8004b1e:	028a      	lsls	r2, r1, #10
 8004b20:	4610      	mov	r0, r2
 8004b22:	4619      	mov	r1, r3
 8004b24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b28:	2200      	movs	r2, #0
 8004b2a:	61bb      	str	r3, [r7, #24]
 8004b2c:	61fa      	str	r2, [r7, #28]
 8004b2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b32:	f7fc f843 	bl	8000bbc <__aeabi_uldivmod>
 8004b36:	4602      	mov	r2, r0
 8004b38:	460b      	mov	r3, r1
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004b40:	4b0d      	ldr	r3, [pc, #52]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x348>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	0f1b      	lsrs	r3, r3, #28
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8004b4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004b5e:	e003      	b.n	8004b68 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b60:	4b06      	ldr	r3, [pc, #24]	@ (8004b7c <HAL_RCC_GetSysClockFreq+0x34c>)
 8004b62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004b66:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b68:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3798      	adds	r7, #152	@ 0x98
 8004b70:	46bd      	mov	sp, r7
 8004b72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b76:	bf00      	nop
 8004b78:	40023800 	.word	0x40023800
 8004b7c:	00f42400 	.word	0x00f42400
 8004b80:	017d7840 	.word	0x017d7840

08004b84 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e28d      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f000 8083 	beq.w	8004caa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ba4:	4b94      	ldr	r3, [pc, #592]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f003 030c 	and.w	r3, r3, #12
 8004bac:	2b04      	cmp	r3, #4
 8004bae:	d019      	beq.n	8004be4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004bb0:	4b91      	ldr	r3, [pc, #580]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f003 030c 	and.w	r3, r3, #12
        || \
 8004bb8:	2b08      	cmp	r3, #8
 8004bba:	d106      	bne.n	8004bca <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004bbc:	4b8e      	ldr	r3, [pc, #568]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bc8:	d00c      	beq.n	8004be4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bca:	4b8b      	ldr	r3, [pc, #556]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004bd2:	2b0c      	cmp	r3, #12
 8004bd4:	d112      	bne.n	8004bfc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bd6:	4b88      	ldr	r3, [pc, #544]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004be2:	d10b      	bne.n	8004bfc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004be4:	4b84      	ldr	r3, [pc, #528]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d05b      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x124>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d157      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e25a      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c04:	d106      	bne.n	8004c14 <HAL_RCC_OscConfig+0x90>
 8004c06:	4b7c      	ldr	r3, [pc, #496]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a7b      	ldr	r2, [pc, #492]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c10:	6013      	str	r3, [r2, #0]
 8004c12:	e01d      	b.n	8004c50 <HAL_RCC_OscConfig+0xcc>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c1c:	d10c      	bne.n	8004c38 <HAL_RCC_OscConfig+0xb4>
 8004c1e:	4b76      	ldr	r3, [pc, #472]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a75      	ldr	r2, [pc, #468]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c28:	6013      	str	r3, [r2, #0]
 8004c2a:	4b73      	ldr	r3, [pc, #460]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a72      	ldr	r2, [pc, #456]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	e00b      	b.n	8004c50 <HAL_RCC_OscConfig+0xcc>
 8004c38:	4b6f      	ldr	r3, [pc, #444]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a6e      	ldr	r2, [pc, #440]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c42:	6013      	str	r3, [r2, #0]
 8004c44:	4b6c      	ldr	r3, [pc, #432]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a6b      	ldr	r2, [pc, #428]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d013      	beq.n	8004c80 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c58:	f7fe fcbc 	bl	80035d4 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c60:	f7fe fcb8 	bl	80035d4 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b64      	cmp	r3, #100	@ 0x64
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e21f      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c72:	4b61      	ldr	r3, [pc, #388]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCC_OscConfig+0xdc>
 8004c7e:	e014      	b.n	8004caa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c80:	f7fe fca8 	bl	80035d4 <HAL_GetTick>
 8004c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c88:	f7fe fca4 	bl	80035d4 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b64      	cmp	r3, #100	@ 0x64
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e20b      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c9a:	4b57      	ldr	r3, [pc, #348]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1f0      	bne.n	8004c88 <HAL_RCC_OscConfig+0x104>
 8004ca6:	e000      	b.n	8004caa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d06f      	beq.n	8004d96 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004cb6:	4b50      	ldr	r3, [pc, #320]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f003 030c 	and.w	r3, r3, #12
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d017      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004cc2:	4b4d      	ldr	r3, [pc, #308]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 030c 	and.w	r3, r3, #12
        || \
 8004cca:	2b08      	cmp	r3, #8
 8004ccc:	d105      	bne.n	8004cda <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004cce:	4b4a      	ldr	r3, [pc, #296]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00b      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cda:	4b47      	ldr	r3, [pc, #284]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004ce2:	2b0c      	cmp	r3, #12
 8004ce4:	d11c      	bne.n	8004d20 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ce6:	4b44      	ldr	r3, [pc, #272]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d116      	bne.n	8004d20 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cf2:	4b41      	ldr	r3, [pc, #260]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d005      	beq.n	8004d0a <HAL_RCC_OscConfig+0x186>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d001      	beq.n	8004d0a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e1d3      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	4937      	ldr	r1, [pc, #220]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d1e:	e03a      	b.n	8004d96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d020      	beq.n	8004d6a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d28:	4b34      	ldr	r3, [pc, #208]	@ (8004dfc <HAL_RCC_OscConfig+0x278>)
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d2e:	f7fe fc51 	bl	80035d4 <HAL_GetTick>
 8004d32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d34:	e008      	b.n	8004d48 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d36:	f7fe fc4d 	bl	80035d4 <HAL_GetTick>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d901      	bls.n	8004d48 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e1b4      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d48:	4b2b      	ldr	r3, [pc, #172]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d0f0      	beq.n	8004d36 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d54:	4b28      	ldr	r3, [pc, #160]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	00db      	lsls	r3, r3, #3
 8004d62:	4925      	ldr	r1, [pc, #148]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	600b      	str	r3, [r1, #0]
 8004d68:	e015      	b.n	8004d96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d6a:	4b24      	ldr	r3, [pc, #144]	@ (8004dfc <HAL_RCC_OscConfig+0x278>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d70:	f7fe fc30 	bl	80035d4 <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d78:	f7fe fc2c 	bl	80035d4 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e193      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0302 	and.w	r3, r3, #2
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1f0      	bne.n	8004d78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0308 	and.w	r3, r3, #8
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d036      	beq.n	8004e10 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d016      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004daa:	4b15      	ldr	r3, [pc, #84]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004dac:	2201      	movs	r2, #1
 8004dae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004db0:	f7fe fc10 	bl	80035d4 <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004db6:	e008      	b.n	8004dca <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004db8:	f7fe fc0c 	bl	80035d4 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d901      	bls.n	8004dca <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e173      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dca:	4b0b      	ldr	r3, [pc, #44]	@ (8004df8 <HAL_RCC_OscConfig+0x274>)
 8004dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d0f0      	beq.n	8004db8 <HAL_RCC_OscConfig+0x234>
 8004dd6:	e01b      	b.n	8004e10 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dd8:	4b09      	ldr	r3, [pc, #36]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dde:	f7fe fbf9 	bl	80035d4 <HAL_GetTick>
 8004de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004de4:	e00e      	b.n	8004e04 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004de6:	f7fe fbf5 	bl	80035d4 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d907      	bls.n	8004e04 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e15c      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
 8004df8:	40023800 	.word	0x40023800
 8004dfc:	42470000 	.word	0x42470000
 8004e00:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e04:	4b8a      	ldr	r3, [pc, #552]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004e06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1ea      	bne.n	8004de6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0304 	and.w	r3, r3, #4
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	f000 8097 	beq.w	8004f4c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e22:	4b83      	ldr	r3, [pc, #524]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d10f      	bne.n	8004e4e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e2e:	2300      	movs	r3, #0
 8004e30:	60bb      	str	r3, [r7, #8]
 8004e32:	4b7f      	ldr	r3, [pc, #508]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e36:	4a7e      	ldr	r2, [pc, #504]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004e38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e3e:	4b7c      	ldr	r3, [pc, #496]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e46:	60bb      	str	r3, [r7, #8]
 8004e48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e4e:	4b79      	ldr	r3, [pc, #484]	@ (8005034 <HAL_RCC_OscConfig+0x4b0>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d118      	bne.n	8004e8c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e5a:	4b76      	ldr	r3, [pc, #472]	@ (8005034 <HAL_RCC_OscConfig+0x4b0>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a75      	ldr	r2, [pc, #468]	@ (8005034 <HAL_RCC_OscConfig+0x4b0>)
 8004e60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e66:	f7fe fbb5 	bl	80035d4 <HAL_GetTick>
 8004e6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e6c:	e008      	b.n	8004e80 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e6e:	f7fe fbb1 	bl	80035d4 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d901      	bls.n	8004e80 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e118      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e80:	4b6c      	ldr	r3, [pc, #432]	@ (8005034 <HAL_RCC_OscConfig+0x4b0>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0f0      	beq.n	8004e6e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d106      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x31e>
 8004e94:	4b66      	ldr	r3, [pc, #408]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e98:	4a65      	ldr	r2, [pc, #404]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004e9a:	f043 0301 	orr.w	r3, r3, #1
 8004e9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ea0:	e01c      	b.n	8004edc <HAL_RCC_OscConfig+0x358>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	2b05      	cmp	r3, #5
 8004ea8:	d10c      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x340>
 8004eaa:	4b61      	ldr	r3, [pc, #388]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eae:	4a60      	ldr	r2, [pc, #384]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004eb0:	f043 0304 	orr.w	r3, r3, #4
 8004eb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eb6:	4b5e      	ldr	r3, [pc, #376]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004eb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eba:	4a5d      	ldr	r2, [pc, #372]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004ebc:	f043 0301 	orr.w	r3, r3, #1
 8004ec0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ec2:	e00b      	b.n	8004edc <HAL_RCC_OscConfig+0x358>
 8004ec4:	4b5a      	ldr	r3, [pc, #360]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec8:	4a59      	ldr	r2, [pc, #356]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004eca:	f023 0301 	bic.w	r3, r3, #1
 8004ece:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ed0:	4b57      	ldr	r3, [pc, #348]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004ed2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ed4:	4a56      	ldr	r2, [pc, #344]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004ed6:	f023 0304 	bic.w	r3, r3, #4
 8004eda:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d015      	beq.n	8004f10 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee4:	f7fe fb76 	bl	80035d4 <HAL_GetTick>
 8004ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eea:	e00a      	b.n	8004f02 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eec:	f7fe fb72 	bl	80035d4 <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d901      	bls.n	8004f02 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e0d7      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f02:	4b4b      	ldr	r3, [pc, #300]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f06:	f003 0302 	and.w	r3, r3, #2
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d0ee      	beq.n	8004eec <HAL_RCC_OscConfig+0x368>
 8004f0e:	e014      	b.n	8004f3a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f10:	f7fe fb60 	bl	80035d4 <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f16:	e00a      	b.n	8004f2e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f18:	f7fe fb5c 	bl	80035d4 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e0c1      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f2e:	4b40      	ldr	r3, [pc, #256]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1ee      	bne.n	8004f18 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f3a:	7dfb      	ldrb	r3, [r7, #23]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d105      	bne.n	8004f4c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f40:	4b3b      	ldr	r3, [pc, #236]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f44:	4a3a      	ldr	r2, [pc, #232]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004f46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f4a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f000 80ad 	beq.w	80050b0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f56:	4b36      	ldr	r3, [pc, #216]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f003 030c 	and.w	r3, r3, #12
 8004f5e:	2b08      	cmp	r3, #8
 8004f60:	d060      	beq.n	8005024 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d145      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f6a:	4b33      	ldr	r3, [pc, #204]	@ (8005038 <HAL_RCC_OscConfig+0x4b4>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f70:	f7fe fb30 	bl	80035d4 <HAL_GetTick>
 8004f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f76:	e008      	b.n	8004f8a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f78:	f7fe fb2c 	bl	80035d4 <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e093      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f8a:	4b29      	ldr	r3, [pc, #164]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1f0      	bne.n	8004f78 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	69da      	ldr	r2, [r3, #28]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa4:	019b      	lsls	r3, r3, #6
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fac:	085b      	lsrs	r3, r3, #1
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	041b      	lsls	r3, r3, #16
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb8:	061b      	lsls	r3, r3, #24
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc0:	071b      	lsls	r3, r3, #28
 8004fc2:	491b      	ldr	r1, [pc, #108]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8005038 <HAL_RCC_OscConfig+0x4b4>)
 8004fca:	2201      	movs	r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fce:	f7fe fb01 	bl	80035d4 <HAL_GetTick>
 8004fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fd6:	f7fe fafd 	bl	80035d4 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e064      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fe8:	4b11      	ldr	r3, [pc, #68]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d0f0      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x452>
 8004ff4:	e05c      	b.n	80050b0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ff6:	4b10      	ldr	r3, [pc, #64]	@ (8005038 <HAL_RCC_OscConfig+0x4b4>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ffc:	f7fe faea 	bl	80035d4 <HAL_GetTick>
 8005000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005002:	e008      	b.n	8005016 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005004:	f7fe fae6 	bl	80035d4 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b02      	cmp	r3, #2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e04d      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005016:	4b06      	ldr	r3, [pc, #24]	@ (8005030 <HAL_RCC_OscConfig+0x4ac>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1f0      	bne.n	8005004 <HAL_RCC_OscConfig+0x480>
 8005022:	e045      	b.n	80050b0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d107      	bne.n	800503c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e040      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
 8005030:	40023800 	.word	0x40023800
 8005034:	40007000 	.word	0x40007000
 8005038:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800503c:	4b1f      	ldr	r3, [pc, #124]	@ (80050bc <HAL_RCC_OscConfig+0x538>)
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	2b01      	cmp	r3, #1
 8005048:	d030      	beq.n	80050ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005054:	429a      	cmp	r2, r3
 8005056:	d129      	bne.n	80050ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005062:	429a      	cmp	r2, r3
 8005064:	d122      	bne.n	80050ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800506c:	4013      	ands	r3, r2
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005072:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005074:	4293      	cmp	r3, r2
 8005076:	d119      	bne.n	80050ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005082:	085b      	lsrs	r3, r3, #1
 8005084:	3b01      	subs	r3, #1
 8005086:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005088:	429a      	cmp	r2, r3
 800508a:	d10f      	bne.n	80050ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005096:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005098:	429a      	cmp	r2, r3
 800509a:	d107      	bne.n	80050ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d001      	beq.n	80050b0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e000      	b.n	80050b2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	40023800 	.word	0x40023800

080050c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e041      	b.n	8005156 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d106      	bne.n	80050ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f7fd fe6a 	bl	8002dc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2202      	movs	r2, #2
 80050f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3304      	adds	r3, #4
 80050fc:	4619      	mov	r1, r3
 80050fe:	4610      	mov	r0, r2
 8005100:	f000 fd8c 	bl	8005c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	d001      	beq.n	8005178 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e04e      	b.n	8005216 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68da      	ldr	r2, [r3, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a23      	ldr	r2, [pc, #140]	@ (8005224 <HAL_TIM_Base_Start_IT+0xc4>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d022      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a2:	d01d      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a1f      	ldr	r2, [pc, #124]	@ (8005228 <HAL_TIM_Base_Start_IT+0xc8>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d018      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a1e      	ldr	r2, [pc, #120]	@ (800522c <HAL_TIM_Base_Start_IT+0xcc>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d013      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005230 <HAL_TIM_Base_Start_IT+0xd0>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d00e      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a1b      	ldr	r2, [pc, #108]	@ (8005234 <HAL_TIM_Base_Start_IT+0xd4>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d009      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a19      	ldr	r2, [pc, #100]	@ (8005238 <HAL_TIM_Base_Start_IT+0xd8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d004      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x80>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a18      	ldr	r2, [pc, #96]	@ (800523c <HAL_TIM_Base_Start_IT+0xdc>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d111      	bne.n	8005204 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f003 0307 	and.w	r3, r3, #7
 80051ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2b06      	cmp	r3, #6
 80051f0:	d010      	beq.n	8005214 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f042 0201 	orr.w	r2, r2, #1
 8005200:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005202:	e007      	b.n	8005214 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0201 	orr.w	r2, r2, #1
 8005212:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	40010000 	.word	0x40010000
 8005228:	40000400 	.word	0x40000400
 800522c:	40000800 	.word	0x40000800
 8005230:	40000c00 	.word	0x40000c00
 8005234:	40010400 	.word	0x40010400
 8005238:	40014000 	.word	0x40014000
 800523c:	40001800 	.word	0x40001800

08005240 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e041      	b.n	80052d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d106      	bne.n	800526c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7fd fdd2 	bl	8002e10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3304      	adds	r3, #4
 800527c:	4619      	mov	r1, r3
 800527e:	4610      	mov	r0, r2
 8005280:	f000 fccc 	bl	8005c1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
	...

080052e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d109      	bne.n	8005304 <HAL_TIM_PWM_Start+0x24>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	bf14      	ite	ne
 80052fc:	2301      	movne	r3, #1
 80052fe:	2300      	moveq	r3, #0
 8005300:	b2db      	uxtb	r3, r3
 8005302:	e022      	b.n	800534a <HAL_TIM_PWM_Start+0x6a>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	2b04      	cmp	r3, #4
 8005308:	d109      	bne.n	800531e <HAL_TIM_PWM_Start+0x3e>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b01      	cmp	r3, #1
 8005314:	bf14      	ite	ne
 8005316:	2301      	movne	r3, #1
 8005318:	2300      	moveq	r3, #0
 800531a:	b2db      	uxtb	r3, r3
 800531c:	e015      	b.n	800534a <HAL_TIM_PWM_Start+0x6a>
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	2b08      	cmp	r3, #8
 8005322:	d109      	bne.n	8005338 <HAL_TIM_PWM_Start+0x58>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800532a:	b2db      	uxtb	r3, r3
 800532c:	2b01      	cmp	r3, #1
 800532e:	bf14      	ite	ne
 8005330:	2301      	movne	r3, #1
 8005332:	2300      	moveq	r3, #0
 8005334:	b2db      	uxtb	r3, r3
 8005336:	e008      	b.n	800534a <HAL_TIM_PWM_Start+0x6a>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800533e:	b2db      	uxtb	r3, r3
 8005340:	2b01      	cmp	r3, #1
 8005342:	bf14      	ite	ne
 8005344:	2301      	movne	r3, #1
 8005346:	2300      	moveq	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e07c      	b.n	800544c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d104      	bne.n	8005362 <HAL_TIM_PWM_Start+0x82>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005360:	e013      	b.n	800538a <HAL_TIM_PWM_Start+0xaa>
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	2b04      	cmp	r3, #4
 8005366:	d104      	bne.n	8005372 <HAL_TIM_PWM_Start+0x92>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005370:	e00b      	b.n	800538a <HAL_TIM_PWM_Start+0xaa>
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	2b08      	cmp	r3, #8
 8005376:	d104      	bne.n	8005382 <HAL_TIM_PWM_Start+0xa2>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005380:	e003      	b.n	800538a <HAL_TIM_PWM_Start+0xaa>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2202      	movs	r2, #2
 8005386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2201      	movs	r2, #1
 8005390:	6839      	ldr	r1, [r7, #0]
 8005392:	4618      	mov	r0, r3
 8005394:	f000 ff32 	bl	80061fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a2d      	ldr	r2, [pc, #180]	@ (8005454 <HAL_TIM_PWM_Start+0x174>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d004      	beq.n	80053ac <HAL_TIM_PWM_Start+0xcc>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a2c      	ldr	r2, [pc, #176]	@ (8005458 <HAL_TIM_PWM_Start+0x178>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d101      	bne.n	80053b0 <HAL_TIM_PWM_Start+0xd0>
 80053ac:	2301      	movs	r3, #1
 80053ae:	e000      	b.n	80053b2 <HAL_TIM_PWM_Start+0xd2>
 80053b0:	2300      	movs	r3, #0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d007      	beq.n	80053c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a22      	ldr	r2, [pc, #136]	@ (8005454 <HAL_TIM_PWM_Start+0x174>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d022      	beq.n	8005416 <HAL_TIM_PWM_Start+0x136>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053d8:	d01d      	beq.n	8005416 <HAL_TIM_PWM_Start+0x136>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a1f      	ldr	r2, [pc, #124]	@ (800545c <HAL_TIM_PWM_Start+0x17c>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d018      	beq.n	8005416 <HAL_TIM_PWM_Start+0x136>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005460 <HAL_TIM_PWM_Start+0x180>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d013      	beq.n	8005416 <HAL_TIM_PWM_Start+0x136>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005464 <HAL_TIM_PWM_Start+0x184>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d00e      	beq.n	8005416 <HAL_TIM_PWM_Start+0x136>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a16      	ldr	r2, [pc, #88]	@ (8005458 <HAL_TIM_PWM_Start+0x178>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d009      	beq.n	8005416 <HAL_TIM_PWM_Start+0x136>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a18      	ldr	r2, [pc, #96]	@ (8005468 <HAL_TIM_PWM_Start+0x188>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d004      	beq.n	8005416 <HAL_TIM_PWM_Start+0x136>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a16      	ldr	r2, [pc, #88]	@ (800546c <HAL_TIM_PWM_Start+0x18c>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d111      	bne.n	800543a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f003 0307 	and.w	r3, r3, #7
 8005420:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2b06      	cmp	r3, #6
 8005426:	d010      	beq.n	800544a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f042 0201 	orr.w	r2, r2, #1
 8005436:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005438:	e007      	b.n	800544a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f042 0201 	orr.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3710      	adds	r7, #16
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	40010000 	.word	0x40010000
 8005458:	40010400 	.word	0x40010400
 800545c:	40000400 	.word	0x40000400
 8005460:	40000800 	.word	0x40000800
 8005464:	40000c00 	.word	0x40000c00
 8005468:	40014000 	.word	0x40014000
 800546c:	40001800 	.word	0x40001800

08005470 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d101      	bne.n	8005484 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e097      	b.n	80055b4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800548a:	b2db      	uxtb	r3, r3
 800548c:	2b00      	cmp	r3, #0
 800548e:	d106      	bne.n	800549e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f7fd fc49 	bl	8002d30 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2202      	movs	r2, #2
 80054a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6812      	ldr	r2, [r2, #0]
 80054b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054b4:	f023 0307 	bic.w	r3, r3, #7
 80054b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	3304      	adds	r3, #4
 80054c2:	4619      	mov	r1, r3
 80054c4:	4610      	mov	r0, r2
 80054c6:	f000 fba9 	bl	8005c1c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	699b      	ldr	r3, [r3, #24]
 80054d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	697a      	ldr	r2, [r7, #20]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054f2:	f023 0303 	bic.w	r3, r3, #3
 80054f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	689a      	ldr	r2, [r3, #8]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	021b      	lsls	r3, r3, #8
 8005502:	4313      	orrs	r3, r2
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	4313      	orrs	r3, r2
 8005508:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005510:	f023 030c 	bic.w	r3, r3, #12
 8005514:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800551c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005520:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	68da      	ldr	r2, [r3, #12]
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	69db      	ldr	r3, [r3, #28]
 800552a:	021b      	lsls	r3, r3, #8
 800552c:	4313      	orrs	r3, r2
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	4313      	orrs	r3, r2
 8005532:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	011a      	lsls	r2, r3, #4
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	031b      	lsls	r3, r3, #12
 8005540:	4313      	orrs	r3, r2
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	4313      	orrs	r3, r2
 8005546:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800554e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005556:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	685a      	ldr	r2, [r3, #4]
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	011b      	lsls	r3, r3, #4
 8005562:	4313      	orrs	r3, r2
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	4313      	orrs	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3718      	adds	r7, #24
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80055d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80055e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d110      	bne.n	800560e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80055ec:	7bfb      	ldrb	r3, [r7, #15]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d102      	bne.n	80055f8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80055f2:	7b7b      	ldrb	r3, [r7, #13]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d001      	beq.n	80055fc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e069      	b.n	80056d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2202      	movs	r2, #2
 8005608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800560c:	e031      	b.n	8005672 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b04      	cmp	r3, #4
 8005612:	d110      	bne.n	8005636 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005614:	7bbb      	ldrb	r3, [r7, #14]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d102      	bne.n	8005620 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800561a:	7b3b      	ldrb	r3, [r7, #12]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d001      	beq.n	8005624 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e055      	b.n	80056d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005634:	e01d      	b.n	8005672 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005636:	7bfb      	ldrb	r3, [r7, #15]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d108      	bne.n	800564e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800563c:	7bbb      	ldrb	r3, [r7, #14]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d105      	bne.n	800564e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005642:	7b7b      	ldrb	r3, [r7, #13]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d102      	bne.n	800564e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005648:	7b3b      	ldrb	r3, [r7, #12]
 800564a:	2b01      	cmp	r3, #1
 800564c:	d001      	beq.n	8005652 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e03e      	b.n	80056d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2202      	movs	r2, #2
 8005656:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2202      	movs	r2, #2
 800565e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2202      	movs	r2, #2
 8005666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2202      	movs	r2, #2
 800566e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d003      	beq.n	8005680 <HAL_TIM_Encoder_Start+0xc4>
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	2b04      	cmp	r3, #4
 800567c:	d008      	beq.n	8005690 <HAL_TIM_Encoder_Start+0xd4>
 800567e:	e00f      	b.n	80056a0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2201      	movs	r2, #1
 8005686:	2100      	movs	r1, #0
 8005688:	4618      	mov	r0, r3
 800568a:	f000 fdb7 	bl	80061fc <TIM_CCxChannelCmd>
      break;
 800568e:	e016      	b.n	80056be <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2201      	movs	r2, #1
 8005696:	2104      	movs	r1, #4
 8005698:	4618      	mov	r0, r3
 800569a:	f000 fdaf 	bl	80061fc <TIM_CCxChannelCmd>
      break;
 800569e:	e00e      	b.n	80056be <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2201      	movs	r2, #1
 80056a6:	2100      	movs	r1, #0
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 fda7 	bl	80061fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2201      	movs	r2, #1
 80056b4:	2104      	movs	r1, #4
 80056b6:	4618      	mov	r0, r3
 80056b8:	f000 fda0 	bl	80061fc <TIM_CCxChannelCmd>
      break;
 80056bc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f042 0201 	orr.w	r2, r2, #1
 80056cc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d020      	beq.n	800573c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	2b00      	cmp	r3, #0
 8005702:	d01b      	beq.n	800573c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f06f 0202 	mvn.w	r2, #2
 800570c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	699b      	ldr	r3, [r3, #24]
 800571a:	f003 0303 	and.w	r3, r3, #3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fa5b 	bl	8005bde <HAL_TIM_IC_CaptureCallback>
 8005728:	e005      	b.n	8005736 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 fa4d 	bl	8005bca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 fa5e 	bl	8005bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	d020      	beq.n	8005788 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f003 0304 	and.w	r3, r3, #4
 800574c:	2b00      	cmp	r3, #0
 800574e:	d01b      	beq.n	8005788 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f06f 0204 	mvn.w	r2, #4
 8005758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2202      	movs	r2, #2
 800575e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 fa35 	bl	8005bde <HAL_TIM_IC_CaptureCallback>
 8005774:	e005      	b.n	8005782 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 fa27 	bl	8005bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 fa38 	bl	8005bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	f003 0308 	and.w	r3, r3, #8
 800578e:	2b00      	cmp	r3, #0
 8005790:	d020      	beq.n	80057d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f003 0308 	and.w	r3, r3, #8
 8005798:	2b00      	cmp	r3, #0
 800579a:	d01b      	beq.n	80057d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f06f 0208 	mvn.w	r2, #8
 80057a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2204      	movs	r2, #4
 80057aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	69db      	ldr	r3, [r3, #28]
 80057b2:	f003 0303 	and.w	r3, r3, #3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fa0f 	bl	8005bde <HAL_TIM_IC_CaptureCallback>
 80057c0:	e005      	b.n	80057ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fa01 	bl	8005bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fa12 	bl	8005bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	f003 0310 	and.w	r3, r3, #16
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d020      	beq.n	8005820 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f003 0310 	and.w	r3, r3, #16
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d01b      	beq.n	8005820 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f06f 0210 	mvn.w	r2, #16
 80057f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2208      	movs	r2, #8
 80057f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f9e9 	bl	8005bde <HAL_TIM_IC_CaptureCallback>
 800580c:	e005      	b.n	800581a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f9db 	bl	8005bca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 f9ec 	bl	8005bf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00c      	beq.n	8005844 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b00      	cmp	r3, #0
 8005832:	d007      	beq.n	8005844 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f06f 0201 	mvn.w	r2, #1
 800583c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7fd fe46 	bl	80034d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00c      	beq.n	8005868 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005854:	2b00      	cmp	r3, #0
 8005856:	d007      	beq.n	8005868 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 fd76 	bl	8006354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00c      	beq.n	800588c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005878:	2b00      	cmp	r3, #0
 800587a:	d007      	beq.n	800588c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f9bd 	bl	8005c06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00c      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f003 0320 	and.w	r3, r3, #32
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0220 	mvn.w	r2, #32
 80058a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 fd48 	bl	8006340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058b0:	bf00      	nop
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058c4:	2300      	movs	r3, #0
 80058c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d101      	bne.n	80058d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058d2:	2302      	movs	r3, #2
 80058d4:	e0ae      	b.n	8005a34 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2201      	movs	r2, #1
 80058da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b0c      	cmp	r3, #12
 80058e2:	f200 809f 	bhi.w	8005a24 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80058e6:	a201      	add	r2, pc, #4	@ (adr r2, 80058ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ec:	08005921 	.word	0x08005921
 80058f0:	08005a25 	.word	0x08005a25
 80058f4:	08005a25 	.word	0x08005a25
 80058f8:	08005a25 	.word	0x08005a25
 80058fc:	08005961 	.word	0x08005961
 8005900:	08005a25 	.word	0x08005a25
 8005904:	08005a25 	.word	0x08005a25
 8005908:	08005a25 	.word	0x08005a25
 800590c:	080059a3 	.word	0x080059a3
 8005910:	08005a25 	.word	0x08005a25
 8005914:	08005a25 	.word	0x08005a25
 8005918:	08005a25 	.word	0x08005a25
 800591c:	080059e3 	.word	0x080059e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68b9      	ldr	r1, [r7, #8]
 8005926:	4618      	mov	r0, r3
 8005928:	f000 fa1e 	bl	8005d68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699a      	ldr	r2, [r3, #24]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f042 0208 	orr.w	r2, r2, #8
 800593a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699a      	ldr	r2, [r3, #24]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0204 	bic.w	r2, r2, #4
 800594a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6999      	ldr	r1, [r3, #24]
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	691a      	ldr	r2, [r3, #16]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	619a      	str	r2, [r3, #24]
      break;
 800595e:	e064      	b.n	8005a2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68b9      	ldr	r1, [r7, #8]
 8005966:	4618      	mov	r0, r3
 8005968:	f000 fa6e 	bl	8005e48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699a      	ldr	r2, [r3, #24]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800597a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699a      	ldr	r2, [r3, #24]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800598a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6999      	ldr	r1, [r3, #24]
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	021a      	lsls	r2, r3, #8
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	619a      	str	r2, [r3, #24]
      break;
 80059a0:	e043      	b.n	8005a2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 fac3 	bl	8005f34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69da      	ldr	r2, [r3, #28]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f042 0208 	orr.w	r2, r2, #8
 80059bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	69da      	ldr	r2, [r3, #28]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0204 	bic.w	r2, r2, #4
 80059cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69d9      	ldr	r1, [r3, #28]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	691a      	ldr	r2, [r3, #16]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	430a      	orrs	r2, r1
 80059de:	61da      	str	r2, [r3, #28]
      break;
 80059e0:	e023      	b.n	8005a2a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68b9      	ldr	r1, [r7, #8]
 80059e8:	4618      	mov	r0, r3
 80059ea:	f000 fb17 	bl	800601c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69da      	ldr	r2, [r3, #28]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	69da      	ldr	r2, [r3, #28]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	69d9      	ldr	r1, [r3, #28]
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	021a      	lsls	r2, r3, #8
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	61da      	str	r2, [r3, #28]
      break;
 8005a22:	e002      	b.n	8005a2a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	75fb      	strb	r3, [r7, #23]
      break;
 8005a28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a32:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3718      	adds	r7, #24
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a46:	2300      	movs	r3, #0
 8005a48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d101      	bne.n	8005a58 <HAL_TIM_ConfigClockSource+0x1c>
 8005a54:	2302      	movs	r3, #2
 8005a56:	e0b4      	b.n	8005bc2 <HAL_TIM_ConfigClockSource+0x186>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2202      	movs	r2, #2
 8005a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005a76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a90:	d03e      	beq.n	8005b10 <HAL_TIM_ConfigClockSource+0xd4>
 8005a92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a96:	f200 8087 	bhi.w	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
 8005a9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a9e:	f000 8086 	beq.w	8005bae <HAL_TIM_ConfigClockSource+0x172>
 8005aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aa6:	d87f      	bhi.n	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa8:	2b70      	cmp	r3, #112	@ 0x70
 8005aaa:	d01a      	beq.n	8005ae2 <HAL_TIM_ConfigClockSource+0xa6>
 8005aac:	2b70      	cmp	r3, #112	@ 0x70
 8005aae:	d87b      	bhi.n	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab0:	2b60      	cmp	r3, #96	@ 0x60
 8005ab2:	d050      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x11a>
 8005ab4:	2b60      	cmp	r3, #96	@ 0x60
 8005ab6:	d877      	bhi.n	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab8:	2b50      	cmp	r3, #80	@ 0x50
 8005aba:	d03c      	beq.n	8005b36 <HAL_TIM_ConfigClockSource+0xfa>
 8005abc:	2b50      	cmp	r3, #80	@ 0x50
 8005abe:	d873      	bhi.n	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac0:	2b40      	cmp	r3, #64	@ 0x40
 8005ac2:	d058      	beq.n	8005b76 <HAL_TIM_ConfigClockSource+0x13a>
 8005ac4:	2b40      	cmp	r3, #64	@ 0x40
 8005ac6:	d86f      	bhi.n	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac8:	2b30      	cmp	r3, #48	@ 0x30
 8005aca:	d064      	beq.n	8005b96 <HAL_TIM_ConfigClockSource+0x15a>
 8005acc:	2b30      	cmp	r3, #48	@ 0x30
 8005ace:	d86b      	bhi.n	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad0:	2b20      	cmp	r3, #32
 8005ad2:	d060      	beq.n	8005b96 <HAL_TIM_ConfigClockSource+0x15a>
 8005ad4:	2b20      	cmp	r3, #32
 8005ad6:	d867      	bhi.n	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d05c      	beq.n	8005b96 <HAL_TIM_ConfigClockSource+0x15a>
 8005adc:	2b10      	cmp	r3, #16
 8005ade:	d05a      	beq.n	8005b96 <HAL_TIM_ConfigClockSource+0x15a>
 8005ae0:	e062      	b.n	8005ba8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005af2:	f000 fb63 	bl	80061bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	609a      	str	r2, [r3, #8]
      break;
 8005b0e:	e04f      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b20:	f000 fb4c 	bl	80061bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	689a      	ldr	r2, [r3, #8]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b32:	609a      	str	r2, [r3, #8]
      break;
 8005b34:	e03c      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b42:	461a      	mov	r2, r3
 8005b44:	f000 fac0 	bl	80060c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2150      	movs	r1, #80	@ 0x50
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f000 fb19 	bl	8006186 <TIM_ITRx_SetConfig>
      break;
 8005b54:	e02c      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b62:	461a      	mov	r2, r3
 8005b64:	f000 fadf 	bl	8006126 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2160      	movs	r1, #96	@ 0x60
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 fb09 	bl	8006186 <TIM_ITRx_SetConfig>
      break;
 8005b74:	e01c      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b82:	461a      	mov	r2, r3
 8005b84:	f000 faa0 	bl	80060c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2140      	movs	r1, #64	@ 0x40
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 faf9 	bl	8006186 <TIM_ITRx_SetConfig>
      break;
 8005b94:	e00c      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	4610      	mov	r0, r2
 8005ba2:	f000 faf0 	bl	8006186 <TIM_ITRx_SetConfig>
      break;
 8005ba6:	e003      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	73fb      	strb	r3, [r7, #15]
      break;
 8005bac:	e000      	b.n	8005bb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bd2:	bf00      	nop
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b083      	sub	sp, #12
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005be6:	bf00      	nop
 8005be8:	370c      	adds	r7, #12
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b083      	sub	sp, #12
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bfa:	bf00      	nop
 8005bfc:	370c      	adds	r7, #12
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c06:	b480      	push	{r7}
 8005c08:	b083      	sub	sp, #12
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c0e:	bf00      	nop
 8005c10:	370c      	adds	r7, #12
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
	...

08005c1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a43      	ldr	r2, [pc, #268]	@ (8005d3c <TIM_Base_SetConfig+0x120>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d013      	beq.n	8005c5c <TIM_Base_SetConfig+0x40>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c3a:	d00f      	beq.n	8005c5c <TIM_Base_SetConfig+0x40>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a40      	ldr	r2, [pc, #256]	@ (8005d40 <TIM_Base_SetConfig+0x124>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d00b      	beq.n	8005c5c <TIM_Base_SetConfig+0x40>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a3f      	ldr	r2, [pc, #252]	@ (8005d44 <TIM_Base_SetConfig+0x128>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d007      	beq.n	8005c5c <TIM_Base_SetConfig+0x40>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a3e      	ldr	r2, [pc, #248]	@ (8005d48 <TIM_Base_SetConfig+0x12c>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d003      	beq.n	8005c5c <TIM_Base_SetConfig+0x40>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a3d      	ldr	r2, [pc, #244]	@ (8005d4c <TIM_Base_SetConfig+0x130>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d108      	bne.n	8005c6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a32      	ldr	r2, [pc, #200]	@ (8005d3c <TIM_Base_SetConfig+0x120>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d02b      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c7c:	d027      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a2f      	ldr	r2, [pc, #188]	@ (8005d40 <TIM_Base_SetConfig+0x124>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d023      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a2e      	ldr	r2, [pc, #184]	@ (8005d44 <TIM_Base_SetConfig+0x128>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d01f      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a2d      	ldr	r2, [pc, #180]	@ (8005d48 <TIM_Base_SetConfig+0x12c>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d01b      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a2c      	ldr	r2, [pc, #176]	@ (8005d4c <TIM_Base_SetConfig+0x130>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d017      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a2b      	ldr	r2, [pc, #172]	@ (8005d50 <TIM_Base_SetConfig+0x134>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d013      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a2a      	ldr	r2, [pc, #168]	@ (8005d54 <TIM_Base_SetConfig+0x138>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d00f      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a29      	ldr	r2, [pc, #164]	@ (8005d58 <TIM_Base_SetConfig+0x13c>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d00b      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4a28      	ldr	r2, [pc, #160]	@ (8005d5c <TIM_Base_SetConfig+0x140>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d007      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a27      	ldr	r2, [pc, #156]	@ (8005d60 <TIM_Base_SetConfig+0x144>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d003      	beq.n	8005cce <TIM_Base_SetConfig+0xb2>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a26      	ldr	r2, [pc, #152]	@ (8005d64 <TIM_Base_SetConfig+0x148>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d108      	bne.n	8005ce0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	689a      	ldr	r2, [r3, #8]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a0e      	ldr	r2, [pc, #56]	@ (8005d3c <TIM_Base_SetConfig+0x120>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d003      	beq.n	8005d0e <TIM_Base_SetConfig+0xf2>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a10      	ldr	r2, [pc, #64]	@ (8005d4c <TIM_Base_SetConfig+0x130>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d103      	bne.n	8005d16 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	691a      	ldr	r2, [r3, #16]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f043 0204 	orr.w	r2, r3, #4
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	601a      	str	r2, [r3, #0]
}
 8005d2e:	bf00      	nop
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	40010000 	.word	0x40010000
 8005d40:	40000400 	.word	0x40000400
 8005d44:	40000800 	.word	0x40000800
 8005d48:	40000c00 	.word	0x40000c00
 8005d4c:	40010400 	.word	0x40010400
 8005d50:	40014000 	.word	0x40014000
 8005d54:	40014400 	.word	0x40014400
 8005d58:	40014800 	.word	0x40014800
 8005d5c:	40001800 	.word	0x40001800
 8005d60:	40001c00 	.word	0x40001c00
 8005d64:	40002000 	.word	0x40002000

08005d68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b087      	sub	sp, #28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6a1b      	ldr	r3, [r3, #32]
 8005d7c:	f023 0201 	bic.w	r2, r3, #1
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f023 0303 	bic.w	r3, r3, #3
 8005d9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	f023 0302 	bic.w	r3, r3, #2
 8005db0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a20      	ldr	r2, [pc, #128]	@ (8005e40 <TIM_OC1_SetConfig+0xd8>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d003      	beq.n	8005dcc <TIM_OC1_SetConfig+0x64>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a1f      	ldr	r2, [pc, #124]	@ (8005e44 <TIM_OC1_SetConfig+0xdc>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d10c      	bne.n	8005de6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f023 0308 	bic.w	r3, r3, #8
 8005dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f023 0304 	bic.w	r3, r3, #4
 8005de4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4a15      	ldr	r2, [pc, #84]	@ (8005e40 <TIM_OC1_SetConfig+0xd8>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d003      	beq.n	8005df6 <TIM_OC1_SetConfig+0x8e>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a14      	ldr	r2, [pc, #80]	@ (8005e44 <TIM_OC1_SetConfig+0xdc>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d111      	bne.n	8005e1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	621a      	str	r2, [r3, #32]
}
 8005e34:	bf00      	nop
 8005e36:	371c      	adds	r7, #28
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr
 8005e40:	40010000 	.word	0x40010000
 8005e44:	40010400 	.word	0x40010400

08005e48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b087      	sub	sp, #28
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a1b      	ldr	r3, [r3, #32]
 8005e5c:	f023 0210 	bic.w	r2, r3, #16
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	021b      	lsls	r3, r3, #8
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f023 0320 	bic.w	r3, r3, #32
 8005e92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a22      	ldr	r2, [pc, #136]	@ (8005f2c <TIM_OC2_SetConfig+0xe4>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d003      	beq.n	8005eb0 <TIM_OC2_SetConfig+0x68>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a21      	ldr	r2, [pc, #132]	@ (8005f30 <TIM_OC2_SetConfig+0xe8>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d10d      	bne.n	8005ecc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	011b      	lsls	r3, r3, #4
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005eca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a17      	ldr	r2, [pc, #92]	@ (8005f2c <TIM_OC2_SetConfig+0xe4>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d003      	beq.n	8005edc <TIM_OC2_SetConfig+0x94>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a16      	ldr	r2, [pc, #88]	@ (8005f30 <TIM_OC2_SetConfig+0xe8>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d113      	bne.n	8005f04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ee2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005eea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	695b      	ldr	r3, [r3, #20]
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	621a      	str	r2, [r3, #32]
}
 8005f1e:	bf00      	nop
 8005f20:	371c      	adds	r7, #28
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	40010000 	.word	0x40010000
 8005f30:	40010400 	.word	0x40010400

08005f34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b087      	sub	sp, #28
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a1b      	ldr	r3, [r3, #32]
 8005f48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	69db      	ldr	r3, [r3, #28]
 8005f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f023 0303 	bic.w	r3, r3, #3
 8005f6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	021b      	lsls	r3, r3, #8
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a21      	ldr	r2, [pc, #132]	@ (8006014 <TIM_OC3_SetConfig+0xe0>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d003      	beq.n	8005f9a <TIM_OC3_SetConfig+0x66>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a20      	ldr	r2, [pc, #128]	@ (8006018 <TIM_OC3_SetConfig+0xe4>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d10d      	bne.n	8005fb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005fa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	021b      	lsls	r3, r3, #8
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005fb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a16      	ldr	r2, [pc, #88]	@ (8006014 <TIM_OC3_SetConfig+0xe0>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d003      	beq.n	8005fc6 <TIM_OC3_SetConfig+0x92>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a15      	ldr	r2, [pc, #84]	@ (8006018 <TIM_OC3_SetConfig+0xe4>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d113      	bne.n	8005fee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	011b      	lsls	r3, r3, #4
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	699b      	ldr	r3, [r3, #24]
 8005fe6:	011b      	lsls	r3, r3, #4
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68fa      	ldr	r2, [r7, #12]
 8005ff8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	685a      	ldr	r2, [r3, #4]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	697a      	ldr	r2, [r7, #20]
 8006006:	621a      	str	r2, [r3, #32]
}
 8006008:	bf00      	nop
 800600a:	371c      	adds	r7, #28
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr
 8006014:	40010000 	.word	0x40010000
 8006018:	40010400 	.word	0x40010400

0800601c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800604a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	021b      	lsls	r3, r3, #8
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	4313      	orrs	r3, r2
 800605e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006066:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	031b      	lsls	r3, r3, #12
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	4313      	orrs	r3, r2
 8006072:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a12      	ldr	r2, [pc, #72]	@ (80060c0 <TIM_OC4_SetConfig+0xa4>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d003      	beq.n	8006084 <TIM_OC4_SetConfig+0x68>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a11      	ldr	r2, [pc, #68]	@ (80060c4 <TIM_OC4_SetConfig+0xa8>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d109      	bne.n	8006098 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800608a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	019b      	lsls	r3, r3, #6
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	4313      	orrs	r3, r2
 8006096:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685a      	ldr	r2, [r3, #4]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	621a      	str	r2, [r3, #32]
}
 80060b2:	bf00      	nop
 80060b4:	371c      	adds	r7, #28
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	40010000 	.word	0x40010000
 80060c4:	40010400 	.word	0x40010400

080060c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b087      	sub	sp, #28
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6a1b      	ldr	r3, [r3, #32]
 80060d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	f023 0201 	bic.w	r2, r3, #1
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	699b      	ldr	r3, [r3, #24]
 80060ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	011b      	lsls	r3, r3, #4
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f023 030a 	bic.w	r3, r3, #10
 8006104:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006106:	697a      	ldr	r2, [r7, #20]
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	4313      	orrs	r3, r2
 800610c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	621a      	str	r2, [r3, #32]
}
 800611a:	bf00      	nop
 800611c:	371c      	adds	r7, #28
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006126:	b480      	push	{r7}
 8006128:	b087      	sub	sp, #28
 800612a:	af00      	add	r7, sp, #0
 800612c:	60f8      	str	r0, [r7, #12]
 800612e:	60b9      	str	r1, [r7, #8]
 8006130:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	f023 0210 	bic.w	r2, r3, #16
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006150:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	031b      	lsls	r3, r3, #12
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	4313      	orrs	r3, r2
 800615a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006162:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	011b      	lsls	r3, r3, #4
 8006168:	697a      	ldr	r2, [r7, #20]
 800616a:	4313      	orrs	r3, r2
 800616c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	621a      	str	r2, [r3, #32]
}
 800617a:	bf00      	nop
 800617c:	371c      	adds	r7, #28
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006186:	b480      	push	{r7}
 8006188:	b085      	sub	sp, #20
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800619c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	f043 0307 	orr.w	r3, r3, #7
 80061a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	609a      	str	r2, [r3, #8]
}
 80061b0:	bf00      	nop
 80061b2:	3714      	adds	r7, #20
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061bc:	b480      	push	{r7}
 80061be:	b087      	sub	sp, #28
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
 80061c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	021a      	lsls	r2, r3, #8
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	431a      	orrs	r2, r3
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	609a      	str	r2, [r3, #8]
}
 80061f0:	bf00      	nop
 80061f2:	371c      	adds	r7, #28
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	f003 031f 	and.w	r3, r3, #31
 800620e:	2201      	movs	r2, #1
 8006210:	fa02 f303 	lsl.w	r3, r2, r3
 8006214:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6a1a      	ldr	r2, [r3, #32]
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	43db      	mvns	r3, r3
 800621e:	401a      	ands	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a1a      	ldr	r2, [r3, #32]
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	f003 031f 	and.w	r3, r3, #31
 800622e:	6879      	ldr	r1, [r7, #4]
 8006230:	fa01 f303 	lsl.w	r3, r1, r3
 8006234:	431a      	orrs	r2, r3
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	621a      	str	r2, [r3, #32]
}
 800623a:	bf00      	nop
 800623c:	371c      	adds	r7, #28
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
	...

08006248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800625c:	2302      	movs	r3, #2
 800625e:	e05a      	b.n	8006316 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2202      	movs	r2, #2
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a21      	ldr	r2, [pc, #132]	@ (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d022      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ac:	d01d      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006328 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d018      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a1b      	ldr	r2, [pc, #108]	@ (800632c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d013      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a1a      	ldr	r2, [pc, #104]	@ (8006330 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d00e      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a18      	ldr	r2, [pc, #96]	@ (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d009      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a17      	ldr	r2, [pc, #92]	@ (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d004      	beq.n	80062ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a15      	ldr	r2, [pc, #84]	@ (800633c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d10c      	bne.n	8006304 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006314:	2300      	movs	r3, #0
}
 8006316:	4618      	mov	r0, r3
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40010000 	.word	0x40010000
 8006328:	40000400 	.word	0x40000400
 800632c:	40000800 	.word	0x40000800
 8006330:	40000c00 	.word	0x40000c00
 8006334:	40010400 	.word	0x40010400
 8006338:	40014000 	.word	0x40014000
 800633c:	40001800 	.word	0x40001800

08006340 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d101      	bne.n	800637a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e042      	b.n	8006400 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d106      	bne.n	8006394 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7fc fdd8 	bl	8002f44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2224      	movs	r2, #36	@ 0x24
 8006398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68da      	ldr	r2, [r3, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f001 f8d9 	bl	8007564 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	691a      	ldr	r2, [r3, #16]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	695a      	ldr	r2, [r3, #20]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68da      	ldr	r2, [r3, #12]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08a      	sub	sp, #40	@ 0x28
 800640c:	af02      	add	r7, sp, #8
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	603b      	str	r3, [r7, #0]
 8006414:	4613      	mov	r3, r2
 8006416:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006418:	2300      	movs	r3, #0
 800641a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006422:	b2db      	uxtb	r3, r3
 8006424:	2b20      	cmp	r3, #32
 8006426:	d175      	bne.n	8006514 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <HAL_UART_Transmit+0x2c>
 800642e:	88fb      	ldrh	r3, [r7, #6]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e06e      	b.n	8006516 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2221      	movs	r2, #33	@ 0x21
 8006442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006446:	f7fd f8c5 	bl	80035d4 <HAL_GetTick>
 800644a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	88fa      	ldrh	r2, [r7, #6]
 8006456:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006460:	d108      	bne.n	8006474 <HAL_UART_Transmit+0x6c>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d104      	bne.n	8006474 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800646a:	2300      	movs	r3, #0
 800646c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	61bb      	str	r3, [r7, #24]
 8006472:	e003      	b.n	800647c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006478:	2300      	movs	r3, #0
 800647a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800647c:	e02e      	b.n	80064dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	9300      	str	r3, [sp, #0]
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2200      	movs	r2, #0
 8006486:	2180      	movs	r1, #128	@ 0x80
 8006488:	68f8      	ldr	r0, [r7, #12]
 800648a:	f000 fdaa 	bl	8006fe2 <UART_WaitOnFlagUntilTimeout>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d005      	beq.n	80064a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2220      	movs	r2, #32
 8006498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e03a      	b.n	8006516 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10b      	bne.n	80064be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	881b      	ldrh	r3, [r3, #0]
 80064aa:	461a      	mov	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	3302      	adds	r3, #2
 80064ba:	61bb      	str	r3, [r7, #24]
 80064bc:	e007      	b.n	80064ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	781a      	ldrb	r2, [r3, #0]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	3301      	adds	r3, #1
 80064cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	3b01      	subs	r3, #1
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1cb      	bne.n	800647e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	2200      	movs	r2, #0
 80064ee:	2140      	movs	r1, #64	@ 0x40
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f000 fd76 	bl	8006fe2 <UART_WaitOnFlagUntilTimeout>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2220      	movs	r2, #32
 8006500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006504:	2303      	movs	r3, #3
 8006506:	e006      	b.n	8006516 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2220      	movs	r2, #32
 800650c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006510:	2300      	movs	r3, #0
 8006512:	e000      	b.n	8006516 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006514:	2302      	movs	r3, #2
  }
}
 8006516:	4618      	mov	r0, r3
 8006518:	3720      	adds	r7, #32
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b08c      	sub	sp, #48	@ 0x30
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	4613      	mov	r3, r2
 800652c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006534:	b2db      	uxtb	r3, r3
 8006536:	2b20      	cmp	r3, #32
 8006538:	d162      	bne.n	8006600 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d002      	beq.n	8006546 <HAL_UART_Transmit_DMA+0x26>
 8006540:	88fb      	ldrh	r3, [r7, #6]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d101      	bne.n	800654a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e05b      	b.n	8006602 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800654a:	68ba      	ldr	r2, [r7, #8]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	88fa      	ldrh	r2, [r7, #6]
 8006554:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	88fa      	ldrh	r2, [r7, #6]
 800655a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2221      	movs	r2, #33	@ 0x21
 8006566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656e:	4a27      	ldr	r2, [pc, #156]	@ (800660c <HAL_UART_Transmit_DMA+0xec>)
 8006570:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006576:	4a26      	ldr	r2, [pc, #152]	@ (8006610 <HAL_UART_Transmit_DMA+0xf0>)
 8006578:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800657e:	4a25      	ldr	r2, [pc, #148]	@ (8006614 <HAL_UART_Transmit_DMA+0xf4>)
 8006580:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006586:	2200      	movs	r2, #0
 8006588:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800658a:	f107 0308 	add.w	r3, r7, #8
 800658e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006596:	6819      	ldr	r1, [r3, #0]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	3304      	adds	r3, #4
 800659e:	461a      	mov	r2, r3
 80065a0:	88fb      	ldrh	r3, [r7, #6]
 80065a2:	f7fd f9b3 	bl	800390c <HAL_DMA_Start_IT>
 80065a6:	4603      	mov	r3, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d008      	beq.n	80065be <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2210      	movs	r2, #16
 80065b0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2220      	movs	r2, #32
 80065b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e021      	b.n	8006602 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065c6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3314      	adds	r3, #20
 80065ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	e853 3f00 	ldrex	r3, [r3]
 80065d6:	617b      	str	r3, [r7, #20]
   return(result);
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	3314      	adds	r3, #20
 80065e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80065ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ec:	6a39      	ldr	r1, [r7, #32]
 80065ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065f0:	e841 2300 	strex	r3, r2, [r1]
 80065f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d1e5      	bne.n	80065c8 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80065fc:	2300      	movs	r3, #0
 80065fe:	e000      	b.n	8006602 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006600:	2302      	movs	r3, #2
  }
}
 8006602:	4618      	mov	r0, r3
 8006604:	3730      	adds	r7, #48	@ 0x30
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	08006d31 	.word	0x08006d31
 8006610:	08006dcb 	.word	0x08006dcb
 8006614:	08006f4f 	.word	0x08006f4f

08006618 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	4613      	mov	r3, r2
 8006624:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800662c:	b2db      	uxtb	r3, r3
 800662e:	2b20      	cmp	r3, #32
 8006630:	d112      	bne.n	8006658 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d002      	beq.n	800663e <HAL_UART_Receive_DMA+0x26>
 8006638:	88fb      	ldrh	r3, [r7, #6]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d101      	bne.n	8006642 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e00b      	b.n	800665a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006648:	88fb      	ldrh	r3, [r7, #6]
 800664a:	461a      	mov	r2, r3
 800664c:	68b9      	ldr	r1, [r7, #8]
 800664e:	68f8      	ldr	r0, [r7, #12]
 8006650:	f000 fd20 	bl	8007094 <UART_Start_Receive_DMA>
 8006654:	4603      	mov	r3, r0
 8006656:	e000      	b.n	800665a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006658:	2302      	movs	r3, #2
  }
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b090      	sub	sp, #64	@ 0x40
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800666a:	2300      	movs	r3, #0
 800666c:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006678:	2b80      	cmp	r3, #128	@ 0x80
 800667a:	bf0c      	ite	eq
 800667c:	2301      	moveq	r3, #1
 800667e:	2300      	movne	r3, #0
 8006680:	b2db      	uxtb	r3, r3
 8006682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800668a:	b2db      	uxtb	r3, r3
 800668c:	2b21      	cmp	r3, #33	@ 0x21
 800668e:	d128      	bne.n	80066e2 <HAL_UART_DMAStop+0x80>
 8006690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006692:	2b00      	cmp	r3, #0
 8006694:	d025      	beq.n	80066e2 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	3314      	adds	r3, #20
 800669c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a0:	e853 3f00 	ldrex	r3, [r3]
 80066a4:	623b      	str	r3, [r7, #32]
   return(result);
 80066a6:	6a3b      	ldr	r3, [r7, #32]
 80066a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	3314      	adds	r3, #20
 80066b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80066b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80066b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066be:	e841 2300 	strex	r3, r2, [r1]
 80066c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1e5      	bne.n	8006696 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d004      	beq.n	80066dc <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fd f970 	bl	80039bc <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 fd7f 	bl	80071e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	695b      	ldr	r3, [r3, #20]
 80066e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066ec:	2b40      	cmp	r3, #64	@ 0x40
 80066ee:	bf0c      	ite	eq
 80066f0:	2301      	moveq	r3, #1
 80066f2:	2300      	movne	r3, #0
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	2b22      	cmp	r3, #34	@ 0x22
 8006702:	d128      	bne.n	8006756 <HAL_UART_DMAStop+0xf4>
 8006704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006706:	2b00      	cmp	r3, #0
 8006708:	d025      	beq.n	8006756 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	3314      	adds	r3, #20
 8006710:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	e853 3f00 	ldrex	r3, [r3]
 8006718:	60fb      	str	r3, [r7, #12]
   return(result);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006720:	637b      	str	r3, [r7, #52]	@ 0x34
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	3314      	adds	r3, #20
 8006728:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800672a:	61fa      	str	r2, [r7, #28]
 800672c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672e:	69b9      	ldr	r1, [r7, #24]
 8006730:	69fa      	ldr	r2, [r7, #28]
 8006732:	e841 2300 	strex	r3, r2, [r1]
 8006736:	617b      	str	r3, [r7, #20]
   return(result);
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1e5      	bne.n	800670a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006742:	2b00      	cmp	r3, #0
 8006744:	d004      	beq.n	8006750 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800674a:	4618      	mov	r0, r3
 800674c:	f7fd f936 	bl	80039bc <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 fd6d 	bl	8007230 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3740      	adds	r7, #64	@ 0x40
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b0ba      	sub	sp, #232	@ 0xe8
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006786:	2300      	movs	r3, #0
 8006788:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800678c:	2300      	movs	r3, #0
 800678e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006796:	f003 030f 	and.w	r3, r3, #15
 800679a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800679e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10f      	bne.n	80067c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067aa:	f003 0320 	and.w	r3, r3, #32
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d009      	beq.n	80067c6 <HAL_UART_IRQHandler+0x66>
 80067b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067b6:	f003 0320 	and.w	r3, r3, #32
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 fe12 	bl	80073e8 <UART_Receive_IT>
      return;
 80067c4:	e273      	b.n	8006cae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80067c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	f000 80de 	beq.w	800698c <HAL_UART_IRQHandler+0x22c>
 80067d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067d4:	f003 0301 	and.w	r3, r3, #1
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d106      	bne.n	80067ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80067dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f000 80d1 	beq.w	800698c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80067ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00b      	beq.n	800680e <HAL_UART_IRQHandler+0xae>
 80067f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d005      	beq.n	800680e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006806:	f043 0201 	orr.w	r2, r3, #1
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800680e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006812:	f003 0304 	and.w	r3, r3, #4
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00b      	beq.n	8006832 <HAL_UART_IRQHandler+0xd2>
 800681a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800681e:	f003 0301 	and.w	r3, r3, #1
 8006822:	2b00      	cmp	r3, #0
 8006824:	d005      	beq.n	8006832 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800682a:	f043 0202 	orr.w	r2, r3, #2
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006836:	f003 0302 	and.w	r3, r3, #2
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00b      	beq.n	8006856 <HAL_UART_IRQHandler+0xf6>
 800683e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006842:	f003 0301 	and.w	r3, r3, #1
 8006846:	2b00      	cmp	r3, #0
 8006848:	d005      	beq.n	8006856 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800684e:	f043 0204 	orr.w	r2, r3, #4
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800685a:	f003 0308 	and.w	r3, r3, #8
 800685e:	2b00      	cmp	r3, #0
 8006860:	d011      	beq.n	8006886 <HAL_UART_IRQHandler+0x126>
 8006862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006866:	f003 0320 	and.w	r3, r3, #32
 800686a:	2b00      	cmp	r3, #0
 800686c:	d105      	bne.n	800687a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800686e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	d005      	beq.n	8006886 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800687e:	f043 0208 	orr.w	r2, r3, #8
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800688a:	2b00      	cmp	r3, #0
 800688c:	f000 820a 	beq.w	8006ca4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006894:	f003 0320 	and.w	r3, r3, #32
 8006898:	2b00      	cmp	r3, #0
 800689a:	d008      	beq.n	80068ae <HAL_UART_IRQHandler+0x14e>
 800689c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a0:	f003 0320 	and.w	r3, r3, #32
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d002      	beq.n	80068ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 fd9d 	bl	80073e8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b8:	2b40      	cmp	r3, #64	@ 0x40
 80068ba:	bf0c      	ite	eq
 80068bc:	2301      	moveq	r3, #1
 80068be:	2300      	movne	r3, #0
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ca:	f003 0308 	and.w	r3, r3, #8
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d103      	bne.n	80068da <HAL_UART_IRQHandler+0x17a>
 80068d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d04f      	beq.n	800697a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 fca8 	bl	8007230 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	695b      	ldr	r3, [r3, #20]
 80068e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ea:	2b40      	cmp	r3, #64	@ 0x40
 80068ec:	d141      	bne.n	8006972 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	3314      	adds	r3, #20
 80068f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068fc:	e853 3f00 	ldrex	r3, [r3]
 8006900:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006904:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006908:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800690c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	3314      	adds	r3, #20
 8006916:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800691a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800691e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006922:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006926:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800692a:	e841 2300 	strex	r3, r2, [r1]
 800692e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1d9      	bne.n	80068ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800693e:	2b00      	cmp	r3, #0
 8006940:	d013      	beq.n	800696a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006946:	4a8a      	ldr	r2, [pc, #552]	@ (8006b70 <HAL_UART_IRQHandler+0x410>)
 8006948:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800694e:	4618      	mov	r0, r3
 8006950:	f7fd f8a4 	bl	8003a9c <HAL_DMA_Abort_IT>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d016      	beq.n	8006988 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800695e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006964:	4610      	mov	r0, r2
 8006966:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006968:	e00e      	b.n	8006988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 f9ca 	bl	8006d04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006970:	e00a      	b.n	8006988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f9c6 	bl	8006d04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006978:	e006      	b.n	8006988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f9c2 	bl	8006d04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006986:	e18d      	b.n	8006ca4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006988:	bf00      	nop
    return;
 800698a:	e18b      	b.n	8006ca4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006990:	2b01      	cmp	r3, #1
 8006992:	f040 8167 	bne.w	8006c64 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800699a:	f003 0310 	and.w	r3, r3, #16
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f000 8160 	beq.w	8006c64 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80069a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069a8:	f003 0310 	and.w	r3, r3, #16
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f000 8159 	beq.w	8006c64 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069b2:	2300      	movs	r3, #0
 80069b4:	60bb      	str	r3, [r7, #8]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	60bb      	str	r3, [r7, #8]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	60bb      	str	r3, [r7, #8]
 80069c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069d2:	2b40      	cmp	r3, #64	@ 0x40
 80069d4:	f040 80ce 	bne.w	8006b74 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	f000 80a9 	beq.w	8006b40 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069f6:	429a      	cmp	r2, r3
 80069f8:	f080 80a2 	bcs.w	8006b40 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a08:	69db      	ldr	r3, [r3, #28]
 8006a0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a0e:	f000 8088 	beq.w	8006b22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	330c      	adds	r3, #12
 8006a18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	330c      	adds	r3, #12
 8006a3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006a3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a4e:	e841 2300 	strex	r3, r2, [r1]
 8006a52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1d9      	bne.n	8006a12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	3314      	adds	r3, #20
 8006a64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a68:	e853 3f00 	ldrex	r3, [r3]
 8006a6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a70:	f023 0301 	bic.w	r3, r3, #1
 8006a74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	3314      	adds	r3, #20
 8006a7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a8e:	e841 2300 	strex	r3, r2, [r1]
 8006a92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d1e1      	bne.n	8006a5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	3314      	adds	r3, #20
 8006aa0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006aa4:	e853 3f00 	ldrex	r3, [r3]
 8006aa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006aaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006aac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ab0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	3314      	adds	r3, #20
 8006aba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006abe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ac0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006ac4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006ac6:	e841 2300 	strex	r3, r2, [r1]
 8006aca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006acc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1e3      	bne.n	8006a9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	330c      	adds	r3, #12
 8006ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006aea:	e853 3f00 	ldrex	r3, [r3]
 8006aee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006af0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006af2:	f023 0310 	bic.w	r3, r3, #16
 8006af6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	330c      	adds	r3, #12
 8006b00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006b04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006b06:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b0c:	e841 2300 	strex	r3, r2, [r1]
 8006b10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1e3      	bne.n	8006ae0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f7fc ff4d 	bl	80039bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2202      	movs	r2, #2
 8006b26:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	4619      	mov	r1, r3
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 f8ed 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006b3e:	e0b3      	b.n	8006ca8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	f040 80ad 	bne.w	8006ca8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b58:	f040 80a6 	bne.w	8006ca8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2202      	movs	r2, #2
 8006b60:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b66:	4619      	mov	r1, r3
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 f8d5 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
      return;
 8006b6e:	e09b      	b.n	8006ca8 <HAL_UART_IRQHandler+0x548>
 8006b70:	080072f7 	.word	0x080072f7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	1ad3      	subs	r3, r2, r3
 8006b80:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	f000 808e 	beq.w	8006cac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006b90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	f000 8089 	beq.w	8006cac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	330c      	adds	r3, #12
 8006ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba4:	e853 3f00 	ldrex	r3, [r3]
 8006ba8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bb0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	330c      	adds	r3, #12
 8006bba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006bbe:	647a      	str	r2, [r7, #68]	@ 0x44
 8006bc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006bc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bc6:	e841 2300 	strex	r3, r2, [r1]
 8006bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d1e3      	bne.n	8006b9a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	3314      	adds	r3, #20
 8006bd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bdc:	e853 3f00 	ldrex	r3, [r3]
 8006be0:	623b      	str	r3, [r7, #32]
   return(result);
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	f023 0301 	bic.w	r3, r3, #1
 8006be8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	3314      	adds	r3, #20
 8006bf2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006bf6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bfe:	e841 2300 	strex	r3, r2, [r1]
 8006c02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1e3      	bne.n	8006bd2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2220      	movs	r2, #32
 8006c0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	330c      	adds	r3, #12
 8006c1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	e853 3f00 	ldrex	r3, [r3]
 8006c26:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f023 0310 	bic.w	r3, r3, #16
 8006c2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	330c      	adds	r3, #12
 8006c38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006c3c:	61fa      	str	r2, [r7, #28]
 8006c3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c40:	69b9      	ldr	r1, [r7, #24]
 8006c42:	69fa      	ldr	r2, [r7, #28]
 8006c44:	e841 2300 	strex	r3, r2, [r1]
 8006c48:	617b      	str	r3, [r7, #20]
   return(result);
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1e3      	bne.n	8006c18 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2202      	movs	r2, #2
 8006c54:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 f85b 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c62:	e023      	b.n	8006cac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d009      	beq.n	8006c84 <HAL_UART_IRQHandler+0x524>
 8006c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d003      	beq.n	8006c84 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 fb4b 	bl	8007318 <UART_Transmit_IT>
    return;
 8006c82:	e014      	b.n	8006cae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00e      	beq.n	8006cae <HAL_UART_IRQHandler+0x54e>
 8006c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d008      	beq.n	8006cae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 fb8b 	bl	80073b8 <UART_EndTransmit_IT>
    return;
 8006ca2:	e004      	b.n	8006cae <HAL_UART_IRQHandler+0x54e>
    return;
 8006ca4:	bf00      	nop
 8006ca6:	e002      	b.n	8006cae <HAL_UART_IRQHandler+0x54e>
      return;
 8006ca8:	bf00      	nop
 8006caa:	e000      	b.n	8006cae <HAL_UART_IRQHandler+0x54e>
      return;
 8006cac:	bf00      	nop
  }
}
 8006cae:	37e8      	adds	r7, #232	@ 0xe8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006cbc:	bf00      	nop
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006ce4:	bf00      	nop
 8006ce6:	370c      	adds	r7, #12
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b083      	sub	sp, #12
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006cf8:	bf00      	nop
 8006cfa:	370c      	adds	r7, #12
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr

08006d04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d0c:	bf00      	nop
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	460b      	mov	r3, r1
 8006d22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b090      	sub	sp, #64	@ 0x40
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d137      	bne.n	8006dbc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d4e:	2200      	movs	r2, #0
 8006d50:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	3314      	adds	r3, #20
 8006d58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5c:	e853 3f00 	ldrex	r3, [r3]
 8006d60:	623b      	str	r3, [r7, #32]
   return(result);
 8006d62:	6a3b      	ldr	r3, [r7, #32]
 8006d64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	3314      	adds	r3, #20
 8006d70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d72:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d7a:	e841 2300 	strex	r3, r2, [r1]
 8006d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d1e5      	bne.n	8006d52 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	330c      	adds	r3, #12
 8006d8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	e853 3f00 	ldrex	r3, [r3]
 8006d94:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	330c      	adds	r3, #12
 8006da4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006da6:	61fa      	str	r2, [r7, #28]
 8006da8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006daa:	69b9      	ldr	r1, [r7, #24]
 8006dac:	69fa      	ldr	r2, [r7, #28]
 8006dae:	e841 2300 	strex	r3, r2, [r1]
 8006db2:	617b      	str	r3, [r7, #20]
   return(result);
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1e5      	bne.n	8006d86 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006dba:	e002      	b.n	8006dc2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006dbc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006dbe:	f7ff ff79 	bl	8006cb4 <HAL_UART_TxCpltCallback>
}
 8006dc2:	bf00      	nop
 8006dc4:	3740      	adds	r7, #64	@ 0x40
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f7ff ff75 	bl	8006cc8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dde:	bf00      	nop
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006de6:	b580      	push	{r7, lr}
 8006de8:	b09c      	sub	sp, #112	@ 0x70
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d172      	bne.n	8006ee8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e04:	2200      	movs	r2, #0
 8006e06:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	330c      	adds	r3, #12
 8006e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e12:	e853 3f00 	ldrex	r3, [r3]
 8006e16:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e1a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e1e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	330c      	adds	r3, #12
 8006e26:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006e28:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006e2a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e30:	e841 2300 	strex	r3, r2, [r1]
 8006e34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1e5      	bne.n	8006e08 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3314      	adds	r3, #20
 8006e42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e46:	e853 3f00 	ldrex	r3, [r3]
 8006e4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e4e:	f023 0301 	bic.w	r3, r3, #1
 8006e52:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3314      	adds	r3, #20
 8006e5a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006e5c:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e5e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e64:	e841 2300 	strex	r3, r2, [r1]
 8006e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1e5      	bne.n	8006e3c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3314      	adds	r3, #20
 8006e76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	623b      	str	r3, [r7, #32]
   return(result);
 8006e80:	6a3b      	ldr	r3, [r7, #32]
 8006e82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e86:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3314      	adds	r3, #20
 8006e8e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006e90:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e5      	bne.n	8006e70 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ea4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d119      	bne.n	8006ee8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	330c      	adds	r3, #12
 8006eba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	e853 3f00 	ldrex	r3, [r3]
 8006ec2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f023 0310 	bic.w	r3, r3, #16
 8006eca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ecc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	330c      	adds	r3, #12
 8006ed2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006ed4:	61fa      	str	r2, [r7, #28]
 8006ed6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed8:	69b9      	ldr	r1, [r7, #24]
 8006eda:	69fa      	ldr	r2, [r7, #28]
 8006edc:	e841 2300 	strex	r3, r2, [r1]
 8006ee0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1e5      	bne.n	8006eb4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eea:	2200      	movs	r2, #0
 8006eec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d106      	bne.n	8006f04 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ef6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ef8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006efa:	4619      	mov	r1, r3
 8006efc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006efe:	f7ff ff0b 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f02:	e002      	b.n	8006f0a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006f04:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f06:	f7ff fee9 	bl	8006cdc <HAL_UART_RxCpltCallback>
}
 8006f0a:	bf00      	nop
 8006f0c:	3770      	adds	r7, #112	@ 0x70
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2201      	movs	r2, #1
 8006f24:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d108      	bne.n	8006f40 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f32:	085b      	lsrs	r3, r3, #1
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	4619      	mov	r1, r3
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f7ff feed 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f3e:	e002      	b.n	8006f46 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f7ff fed5 	bl	8006cf0 <HAL_UART_RxHalfCpltCallback>
}
 8006f46:	bf00      	nop
 8006f48:	3710      	adds	r7, #16
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}

08006f4e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f4e:	b580      	push	{r7, lr}
 8006f50:	b084      	sub	sp, #16
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f56:	2300      	movs	r3, #0
 8006f58:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f6a:	2b80      	cmp	r3, #128	@ 0x80
 8006f6c:	bf0c      	ite	eq
 8006f6e:	2301      	moveq	r3, #1
 8006f70:	2300      	movne	r3, #0
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b21      	cmp	r3, #33	@ 0x21
 8006f80:	d108      	bne.n	8006f94 <UART_DMAError+0x46>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d005      	beq.n	8006f94 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006f8e:	68b8      	ldr	r0, [r7, #8]
 8006f90:	f000 f926 	bl	80071e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	695b      	ldr	r3, [r3, #20]
 8006f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f9e:	2b40      	cmp	r3, #64	@ 0x40
 8006fa0:	bf0c      	ite	eq
 8006fa2:	2301      	moveq	r3, #1
 8006fa4:	2300      	movne	r3, #0
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b22      	cmp	r3, #34	@ 0x22
 8006fb4:	d108      	bne.n	8006fc8 <UART_DMAError+0x7a>
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d005      	beq.n	8006fc8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006fc2:	68b8      	ldr	r0, [r7, #8]
 8006fc4:	f000 f934 	bl	8007230 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fcc:	f043 0210 	orr.w	r2, r3, #16
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fd4:	68b8      	ldr	r0, [r7, #8]
 8006fd6:	f7ff fe95 	bl	8006d04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fda:	bf00      	nop
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b086      	sub	sp, #24
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	60f8      	str	r0, [r7, #12]
 8006fea:	60b9      	str	r1, [r7, #8]
 8006fec:	603b      	str	r3, [r7, #0]
 8006fee:	4613      	mov	r3, r2
 8006ff0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ff2:	e03b      	b.n	800706c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ff4:	6a3b      	ldr	r3, [r7, #32]
 8006ff6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ffa:	d037      	beq.n	800706c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ffc:	f7fc faea 	bl	80035d4 <HAL_GetTick>
 8007000:	4602      	mov	r2, r0
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	1ad3      	subs	r3, r2, r3
 8007006:	6a3a      	ldr	r2, [r7, #32]
 8007008:	429a      	cmp	r2, r3
 800700a:	d302      	bcc.n	8007012 <UART_WaitOnFlagUntilTimeout+0x30>
 800700c:	6a3b      	ldr	r3, [r7, #32]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d101      	bne.n	8007016 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e03a      	b.n	800708c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	f003 0304 	and.w	r3, r3, #4
 8007020:	2b00      	cmp	r3, #0
 8007022:	d023      	beq.n	800706c <UART_WaitOnFlagUntilTimeout+0x8a>
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	2b80      	cmp	r3, #128	@ 0x80
 8007028:	d020      	beq.n	800706c <UART_WaitOnFlagUntilTimeout+0x8a>
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b40      	cmp	r3, #64	@ 0x40
 800702e:	d01d      	beq.n	800706c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b08      	cmp	r3, #8
 800703c:	d116      	bne.n	800706c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800703e:	2300      	movs	r3, #0
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	617b      	str	r3, [r7, #20]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	617b      	str	r3, [r7, #20]
 8007052:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 f8eb 	bl	8007230 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2208      	movs	r2, #8
 800705e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e00f      	b.n	800708c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	4013      	ands	r3, r2
 8007076:	68ba      	ldr	r2, [r7, #8]
 8007078:	429a      	cmp	r2, r3
 800707a:	bf0c      	ite	eq
 800707c:	2301      	moveq	r3, #1
 800707e:	2300      	movne	r3, #0
 8007080:	b2db      	uxtb	r3, r3
 8007082:	461a      	mov	r2, r3
 8007084:	79fb      	ldrb	r3, [r7, #7]
 8007086:	429a      	cmp	r2, r3
 8007088:	d0b4      	beq.n	8006ff4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3718      	adds	r7, #24
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b098      	sub	sp, #96	@ 0x60
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	4613      	mov	r3, r2
 80070a0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80070a2:	68ba      	ldr	r2, [r7, #8]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	88fa      	ldrh	r2, [r7, #6]
 80070ac:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2222      	movs	r2, #34	@ 0x22
 80070b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c0:	4a44      	ldr	r2, [pc, #272]	@ (80071d4 <UART_Start_Receive_DMA+0x140>)
 80070c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c8:	4a43      	ldr	r2, [pc, #268]	@ (80071d8 <UART_Start_Receive_DMA+0x144>)
 80070ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070d0:	4a42      	ldr	r2, [pc, #264]	@ (80071dc <UART_Start_Receive_DMA+0x148>)
 80070d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070d8:	2200      	movs	r2, #0
 80070da:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80070dc:	f107 0308 	add.w	r3, r7, #8
 80070e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	3304      	adds	r3, #4
 80070ec:	4619      	mov	r1, r3
 80070ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	88fb      	ldrh	r3, [r7, #6]
 80070f4:	f7fc fc0a 	bl	800390c <HAL_DMA_Start_IT>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d008      	beq.n	8007110 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2210      	movs	r2, #16
 8007102:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2220      	movs	r2, #32
 8007108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e05d      	b.n	80071cc <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007110:	2300      	movs	r3, #0
 8007112:	613b      	str	r3, [r7, #16]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	613b      	str	r3, [r7, #16]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	613b      	str	r3, [r7, #16]
 8007124:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d019      	beq.n	8007162 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	330c      	adds	r3, #12
 8007134:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800713e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007144:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	330c      	adds	r3, #12
 800714c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800714e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007150:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007154:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800715c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e5      	bne.n	800712e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3314      	adds	r3, #20
 8007168:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800716c:	e853 3f00 	ldrex	r3, [r3]
 8007170:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007174:	f043 0301 	orr.w	r3, r3, #1
 8007178:	657b      	str	r3, [r7, #84]	@ 0x54
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	3314      	adds	r3, #20
 8007180:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007182:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007184:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007188:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800718a:	e841 2300 	strex	r3, r2, [r1]
 800718e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1e5      	bne.n	8007162 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	3314      	adds	r3, #20
 800719c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	e853 3f00 	ldrex	r3, [r3]
 80071a4:	617b      	str	r3, [r7, #20]
   return(result);
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3314      	adds	r3, #20
 80071b4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80071b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80071b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ba:	6a39      	ldr	r1, [r7, #32]
 80071bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071be:	e841 2300 	strex	r3, r2, [r1]
 80071c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1e5      	bne.n	8007196 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3760      	adds	r7, #96	@ 0x60
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	08006de7 	.word	0x08006de7
 80071d8:	08006f13 	.word	0x08006f13
 80071dc:	08006f4f 	.word	0x08006f4f

080071e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b089      	sub	sp, #36	@ 0x24
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	330c      	adds	r3, #12
 80071ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	e853 3f00 	ldrex	r3, [r3]
 80071f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80071fe:	61fb      	str	r3, [r7, #28]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	330c      	adds	r3, #12
 8007206:	69fa      	ldr	r2, [r7, #28]
 8007208:	61ba      	str	r2, [r7, #24]
 800720a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720c:	6979      	ldr	r1, [r7, #20]
 800720e:	69ba      	ldr	r2, [r7, #24]
 8007210:	e841 2300 	strex	r3, r2, [r1]
 8007214:	613b      	str	r3, [r7, #16]
   return(result);
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1e5      	bne.n	80071e8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2220      	movs	r2, #32
 8007220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007224:	bf00      	nop
 8007226:	3724      	adds	r7, #36	@ 0x24
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007230:	b480      	push	{r7}
 8007232:	b095      	sub	sp, #84	@ 0x54
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	330c      	adds	r3, #12
 800723e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007242:	e853 3f00 	ldrex	r3, [r3]
 8007246:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800724e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	330c      	adds	r3, #12
 8007256:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007258:	643a      	str	r2, [r7, #64]	@ 0x40
 800725a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800725e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007260:	e841 2300 	strex	r3, r2, [r1]
 8007264:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1e5      	bne.n	8007238 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	3314      	adds	r3, #20
 8007272:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007274:	6a3b      	ldr	r3, [r7, #32]
 8007276:	e853 3f00 	ldrex	r3, [r3]
 800727a:	61fb      	str	r3, [r7, #28]
   return(result);
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	f023 0301 	bic.w	r3, r3, #1
 8007282:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	3314      	adds	r3, #20
 800728a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800728c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800728e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007290:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007292:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007294:	e841 2300 	strex	r3, r2, [r1]
 8007298:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800729a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729c:	2b00      	cmp	r3, #0
 800729e:	d1e5      	bne.n	800726c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d119      	bne.n	80072dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	330c      	adds	r3, #12
 80072ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	e853 3f00 	ldrex	r3, [r3]
 80072b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	f023 0310 	bic.w	r3, r3, #16
 80072be:	647b      	str	r3, [r7, #68]	@ 0x44
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	330c      	adds	r3, #12
 80072c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072c8:	61ba      	str	r2, [r7, #24]
 80072ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072cc:	6979      	ldr	r1, [r7, #20]
 80072ce:	69ba      	ldr	r2, [r7, #24]
 80072d0:	e841 2300 	strex	r3, r2, [r1]
 80072d4:	613b      	str	r3, [r7, #16]
   return(result);
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1e5      	bne.n	80072a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2220      	movs	r2, #32
 80072e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80072ea:	bf00      	nop
 80072ec:	3754      	adds	r7, #84	@ 0x54
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr

080072f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b084      	sub	sp, #16
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007302:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f7ff fcfa 	bl	8006d04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007310:	bf00      	nop
 8007312:	3710      	adds	r7, #16
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007326:	b2db      	uxtb	r3, r3
 8007328:	2b21      	cmp	r3, #33	@ 0x21
 800732a:	d13e      	bne.n	80073aa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007334:	d114      	bne.n	8007360 <UART_Transmit_IT+0x48>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d110      	bne.n	8007360 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6a1b      	ldr	r3, [r3, #32]
 8007342:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	881b      	ldrh	r3, [r3, #0]
 8007348:	461a      	mov	r2, r3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007352:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6a1b      	ldr	r3, [r3, #32]
 8007358:	1c9a      	adds	r2, r3, #2
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	621a      	str	r2, [r3, #32]
 800735e:	e008      	b.n	8007372 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a1b      	ldr	r3, [r3, #32]
 8007364:	1c59      	adds	r1, r3, #1
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	6211      	str	r1, [r2, #32]
 800736a:	781a      	ldrb	r2, [r3, #0]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007376:	b29b      	uxth	r3, r3
 8007378:	3b01      	subs	r3, #1
 800737a:	b29b      	uxth	r3, r3
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	4619      	mov	r1, r3
 8007380:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007382:	2b00      	cmp	r3, #0
 8007384:	d10f      	bne.n	80073a6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68da      	ldr	r2, [r3, #12]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007394:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68da      	ldr	r2, [r3, #12]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073a4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	e000      	b.n	80073ac <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80073aa:	2302      	movs	r3, #2
  }
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68da      	ldr	r2, [r3, #12]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073ce:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2220      	movs	r2, #32
 80073d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f7ff fc6b 	bl	8006cb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b08c      	sub	sp, #48	@ 0x30
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80073f0:	2300      	movs	r3, #0
 80073f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80073f4:	2300      	movs	r3, #0
 80073f6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b22      	cmp	r3, #34	@ 0x22
 8007402:	f040 80aa 	bne.w	800755a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800740e:	d115      	bne.n	800743c <UART_Receive_IT+0x54>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d111      	bne.n	800743c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800741c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	b29b      	uxth	r3, r3
 8007426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800742a:	b29a      	uxth	r2, r3
 800742c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007434:	1c9a      	adds	r2, r3, #2
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	629a      	str	r2, [r3, #40]	@ 0x28
 800743a:	e024      	b.n	8007486 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007440:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800744a:	d007      	beq.n	800745c <UART_Receive_IT+0x74>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d10a      	bne.n	800746a <UART_Receive_IT+0x82>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	691b      	ldr	r3, [r3, #16]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d106      	bne.n	800746a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	b2da      	uxtb	r2, r3
 8007464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007466:	701a      	strb	r2, [r3, #0]
 8007468:	e008      	b.n	800747c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	b2db      	uxtb	r3, r3
 8007472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007476:	b2da      	uxtb	r2, r3
 8007478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800747a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007480:	1c5a      	adds	r2, r3, #1
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800748a:	b29b      	uxth	r3, r3
 800748c:	3b01      	subs	r3, #1
 800748e:	b29b      	uxth	r3, r3
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	4619      	mov	r1, r3
 8007494:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007496:	2b00      	cmp	r3, #0
 8007498:	d15d      	bne.n	8007556 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	68da      	ldr	r2, [r3, #12]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f022 0220 	bic.w	r2, r2, #32
 80074a8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	68da      	ldr	r2, [r3, #12]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80074b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	695a      	ldr	r2, [r3, #20]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f022 0201 	bic.w	r2, r2, #1
 80074c8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2220      	movs	r2, #32
 80074ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d135      	bne.n	800754c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	330c      	adds	r3, #12
 80074ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	e853 3f00 	ldrex	r3, [r3]
 80074f4:	613b      	str	r3, [r7, #16]
   return(result);
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f023 0310 	bic.w	r3, r3, #16
 80074fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	330c      	adds	r3, #12
 8007504:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007506:	623a      	str	r2, [r7, #32]
 8007508:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750a:	69f9      	ldr	r1, [r7, #28]
 800750c:	6a3a      	ldr	r2, [r7, #32]
 800750e:	e841 2300 	strex	r3, r2, [r1]
 8007512:	61bb      	str	r3, [r7, #24]
   return(result);
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1e5      	bne.n	80074e6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0310 	and.w	r3, r3, #16
 8007524:	2b10      	cmp	r3, #16
 8007526:	d10a      	bne.n	800753e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007528:	2300      	movs	r3, #0
 800752a:	60fb      	str	r3, [r7, #12]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	60fb      	str	r3, [r7, #12]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	60fb      	str	r3, [r7, #12]
 800753c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007542:	4619      	mov	r1, r3
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7ff fbe7 	bl	8006d18 <HAL_UARTEx_RxEventCallback>
 800754a:	e002      	b.n	8007552 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f7ff fbc5 	bl	8006cdc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007552:	2300      	movs	r3, #0
 8007554:	e002      	b.n	800755c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007556:	2300      	movs	r3, #0
 8007558:	e000      	b.n	800755c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800755a:	2302      	movs	r3, #2
  }
}
 800755c:	4618      	mov	r0, r3
 800755e:	3730      	adds	r7, #48	@ 0x30
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007568:	b0c0      	sub	sp, #256	@ 0x100
 800756a:	af00      	add	r7, sp, #0
 800756c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	691b      	ldr	r3, [r3, #16]
 8007578:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800757c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007580:	68d9      	ldr	r1, [r3, #12]
 8007582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	ea40 0301 	orr.w	r3, r0, r1
 800758c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800758e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007592:	689a      	ldr	r2, [r3, #8]
 8007594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007598:	691b      	ldr	r3, [r3, #16]
 800759a:	431a      	orrs	r2, r3
 800759c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	431a      	orrs	r2, r3
 80075a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80075b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80075bc:	f021 010c 	bic.w	r1, r1, #12
 80075c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80075ca:	430b      	orrs	r3, r1
 80075cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	695b      	ldr	r3, [r3, #20]
 80075d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80075da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075de:	6999      	ldr	r1, [r3, #24]
 80075e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	ea40 0301 	orr.w	r3, r0, r1
 80075ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	4b8f      	ldr	r3, [pc, #572]	@ (8007830 <UART_SetConfig+0x2cc>)
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d005      	beq.n	8007604 <UART_SetConfig+0xa0>
 80075f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	4b8d      	ldr	r3, [pc, #564]	@ (8007834 <UART_SetConfig+0x2d0>)
 8007600:	429a      	cmp	r2, r3
 8007602:	d104      	bne.n	800760e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007604:	f7fd f8ce 	bl	80047a4 <HAL_RCC_GetPCLK2Freq>
 8007608:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800760c:	e003      	b.n	8007616 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800760e:	f7fd f8b5 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8007612:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800761a:	69db      	ldr	r3, [r3, #28]
 800761c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007620:	f040 810c 	bne.w	800783c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007624:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007628:	2200      	movs	r2, #0
 800762a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800762e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007632:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007636:	4622      	mov	r2, r4
 8007638:	462b      	mov	r3, r5
 800763a:	1891      	adds	r1, r2, r2
 800763c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800763e:	415b      	adcs	r3, r3
 8007640:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007642:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007646:	4621      	mov	r1, r4
 8007648:	eb12 0801 	adds.w	r8, r2, r1
 800764c:	4629      	mov	r1, r5
 800764e:	eb43 0901 	adc.w	r9, r3, r1
 8007652:	f04f 0200 	mov.w	r2, #0
 8007656:	f04f 0300 	mov.w	r3, #0
 800765a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800765e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007662:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007666:	4690      	mov	r8, r2
 8007668:	4699      	mov	r9, r3
 800766a:	4623      	mov	r3, r4
 800766c:	eb18 0303 	adds.w	r3, r8, r3
 8007670:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007674:	462b      	mov	r3, r5
 8007676:	eb49 0303 	adc.w	r3, r9, r3
 800767a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800767e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	2200      	movs	r2, #0
 8007686:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800768a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800768e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007692:	460b      	mov	r3, r1
 8007694:	18db      	adds	r3, r3, r3
 8007696:	653b      	str	r3, [r7, #80]	@ 0x50
 8007698:	4613      	mov	r3, r2
 800769a:	eb42 0303 	adc.w	r3, r2, r3
 800769e:	657b      	str	r3, [r7, #84]	@ 0x54
 80076a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80076a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80076a8:	f7f9 fa88 	bl	8000bbc <__aeabi_uldivmod>
 80076ac:	4602      	mov	r2, r0
 80076ae:	460b      	mov	r3, r1
 80076b0:	4b61      	ldr	r3, [pc, #388]	@ (8007838 <UART_SetConfig+0x2d4>)
 80076b2:	fba3 2302 	umull	r2, r3, r3, r2
 80076b6:	095b      	lsrs	r3, r3, #5
 80076b8:	011c      	lsls	r4, r3, #4
 80076ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076be:	2200      	movs	r2, #0
 80076c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80076c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80076cc:	4642      	mov	r2, r8
 80076ce:	464b      	mov	r3, r9
 80076d0:	1891      	adds	r1, r2, r2
 80076d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80076d4:	415b      	adcs	r3, r3
 80076d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80076dc:	4641      	mov	r1, r8
 80076de:	eb12 0a01 	adds.w	sl, r2, r1
 80076e2:	4649      	mov	r1, r9
 80076e4:	eb43 0b01 	adc.w	fp, r3, r1
 80076e8:	f04f 0200 	mov.w	r2, #0
 80076ec:	f04f 0300 	mov.w	r3, #0
 80076f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80076f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80076f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076fc:	4692      	mov	sl, r2
 80076fe:	469b      	mov	fp, r3
 8007700:	4643      	mov	r3, r8
 8007702:	eb1a 0303 	adds.w	r3, sl, r3
 8007706:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800770a:	464b      	mov	r3, r9
 800770c:	eb4b 0303 	adc.w	r3, fp, r3
 8007710:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	2200      	movs	r2, #0
 800771c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007720:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007724:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007728:	460b      	mov	r3, r1
 800772a:	18db      	adds	r3, r3, r3
 800772c:	643b      	str	r3, [r7, #64]	@ 0x40
 800772e:	4613      	mov	r3, r2
 8007730:	eb42 0303 	adc.w	r3, r2, r3
 8007734:	647b      	str	r3, [r7, #68]	@ 0x44
 8007736:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800773a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800773e:	f7f9 fa3d 	bl	8000bbc <__aeabi_uldivmod>
 8007742:	4602      	mov	r2, r0
 8007744:	460b      	mov	r3, r1
 8007746:	4611      	mov	r1, r2
 8007748:	4b3b      	ldr	r3, [pc, #236]	@ (8007838 <UART_SetConfig+0x2d4>)
 800774a:	fba3 2301 	umull	r2, r3, r3, r1
 800774e:	095b      	lsrs	r3, r3, #5
 8007750:	2264      	movs	r2, #100	@ 0x64
 8007752:	fb02 f303 	mul.w	r3, r2, r3
 8007756:	1acb      	subs	r3, r1, r3
 8007758:	00db      	lsls	r3, r3, #3
 800775a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800775e:	4b36      	ldr	r3, [pc, #216]	@ (8007838 <UART_SetConfig+0x2d4>)
 8007760:	fba3 2302 	umull	r2, r3, r3, r2
 8007764:	095b      	lsrs	r3, r3, #5
 8007766:	005b      	lsls	r3, r3, #1
 8007768:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800776c:	441c      	add	r4, r3
 800776e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007772:	2200      	movs	r2, #0
 8007774:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007778:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800777c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007780:	4642      	mov	r2, r8
 8007782:	464b      	mov	r3, r9
 8007784:	1891      	adds	r1, r2, r2
 8007786:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007788:	415b      	adcs	r3, r3
 800778a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800778c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007790:	4641      	mov	r1, r8
 8007792:	1851      	adds	r1, r2, r1
 8007794:	6339      	str	r1, [r7, #48]	@ 0x30
 8007796:	4649      	mov	r1, r9
 8007798:	414b      	adcs	r3, r1
 800779a:	637b      	str	r3, [r7, #52]	@ 0x34
 800779c:	f04f 0200 	mov.w	r2, #0
 80077a0:	f04f 0300 	mov.w	r3, #0
 80077a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80077a8:	4659      	mov	r1, fp
 80077aa:	00cb      	lsls	r3, r1, #3
 80077ac:	4651      	mov	r1, sl
 80077ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077b2:	4651      	mov	r1, sl
 80077b4:	00ca      	lsls	r2, r1, #3
 80077b6:	4610      	mov	r0, r2
 80077b8:	4619      	mov	r1, r3
 80077ba:	4603      	mov	r3, r0
 80077bc:	4642      	mov	r2, r8
 80077be:	189b      	adds	r3, r3, r2
 80077c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077c4:	464b      	mov	r3, r9
 80077c6:	460a      	mov	r2, r1
 80077c8:	eb42 0303 	adc.w	r3, r2, r3
 80077cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	2200      	movs	r2, #0
 80077d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80077dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80077e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80077e4:	460b      	mov	r3, r1
 80077e6:	18db      	adds	r3, r3, r3
 80077e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077ea:	4613      	mov	r3, r2
 80077ec:	eb42 0303 	adc.w	r3, r2, r3
 80077f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80077f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80077fa:	f7f9 f9df 	bl	8000bbc <__aeabi_uldivmod>
 80077fe:	4602      	mov	r2, r0
 8007800:	460b      	mov	r3, r1
 8007802:	4b0d      	ldr	r3, [pc, #52]	@ (8007838 <UART_SetConfig+0x2d4>)
 8007804:	fba3 1302 	umull	r1, r3, r3, r2
 8007808:	095b      	lsrs	r3, r3, #5
 800780a:	2164      	movs	r1, #100	@ 0x64
 800780c:	fb01 f303 	mul.w	r3, r1, r3
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	00db      	lsls	r3, r3, #3
 8007814:	3332      	adds	r3, #50	@ 0x32
 8007816:	4a08      	ldr	r2, [pc, #32]	@ (8007838 <UART_SetConfig+0x2d4>)
 8007818:	fba2 2303 	umull	r2, r3, r2, r3
 800781c:	095b      	lsrs	r3, r3, #5
 800781e:	f003 0207 	and.w	r2, r3, #7
 8007822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4422      	add	r2, r4
 800782a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800782c:	e106      	b.n	8007a3c <UART_SetConfig+0x4d8>
 800782e:	bf00      	nop
 8007830:	40011000 	.word	0x40011000
 8007834:	40011400 	.word	0x40011400
 8007838:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800783c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007840:	2200      	movs	r2, #0
 8007842:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007846:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800784a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800784e:	4642      	mov	r2, r8
 8007850:	464b      	mov	r3, r9
 8007852:	1891      	adds	r1, r2, r2
 8007854:	6239      	str	r1, [r7, #32]
 8007856:	415b      	adcs	r3, r3
 8007858:	627b      	str	r3, [r7, #36]	@ 0x24
 800785a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800785e:	4641      	mov	r1, r8
 8007860:	1854      	adds	r4, r2, r1
 8007862:	4649      	mov	r1, r9
 8007864:	eb43 0501 	adc.w	r5, r3, r1
 8007868:	f04f 0200 	mov.w	r2, #0
 800786c:	f04f 0300 	mov.w	r3, #0
 8007870:	00eb      	lsls	r3, r5, #3
 8007872:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007876:	00e2      	lsls	r2, r4, #3
 8007878:	4614      	mov	r4, r2
 800787a:	461d      	mov	r5, r3
 800787c:	4643      	mov	r3, r8
 800787e:	18e3      	adds	r3, r4, r3
 8007880:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007884:	464b      	mov	r3, r9
 8007886:	eb45 0303 	adc.w	r3, r5, r3
 800788a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800788e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800789a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800789e:	f04f 0200 	mov.w	r2, #0
 80078a2:	f04f 0300 	mov.w	r3, #0
 80078a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80078aa:	4629      	mov	r1, r5
 80078ac:	008b      	lsls	r3, r1, #2
 80078ae:	4621      	mov	r1, r4
 80078b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078b4:	4621      	mov	r1, r4
 80078b6:	008a      	lsls	r2, r1, #2
 80078b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80078bc:	f7f9 f97e 	bl	8000bbc <__aeabi_uldivmod>
 80078c0:	4602      	mov	r2, r0
 80078c2:	460b      	mov	r3, r1
 80078c4:	4b60      	ldr	r3, [pc, #384]	@ (8007a48 <UART_SetConfig+0x4e4>)
 80078c6:	fba3 2302 	umull	r2, r3, r3, r2
 80078ca:	095b      	lsrs	r3, r3, #5
 80078cc:	011c      	lsls	r4, r3, #4
 80078ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078d2:	2200      	movs	r2, #0
 80078d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80078dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80078e0:	4642      	mov	r2, r8
 80078e2:	464b      	mov	r3, r9
 80078e4:	1891      	adds	r1, r2, r2
 80078e6:	61b9      	str	r1, [r7, #24]
 80078e8:	415b      	adcs	r3, r3
 80078ea:	61fb      	str	r3, [r7, #28]
 80078ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80078f0:	4641      	mov	r1, r8
 80078f2:	1851      	adds	r1, r2, r1
 80078f4:	6139      	str	r1, [r7, #16]
 80078f6:	4649      	mov	r1, r9
 80078f8:	414b      	adcs	r3, r1
 80078fa:	617b      	str	r3, [r7, #20]
 80078fc:	f04f 0200 	mov.w	r2, #0
 8007900:	f04f 0300 	mov.w	r3, #0
 8007904:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007908:	4659      	mov	r1, fp
 800790a:	00cb      	lsls	r3, r1, #3
 800790c:	4651      	mov	r1, sl
 800790e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007912:	4651      	mov	r1, sl
 8007914:	00ca      	lsls	r2, r1, #3
 8007916:	4610      	mov	r0, r2
 8007918:	4619      	mov	r1, r3
 800791a:	4603      	mov	r3, r0
 800791c:	4642      	mov	r2, r8
 800791e:	189b      	adds	r3, r3, r2
 8007920:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007924:	464b      	mov	r3, r9
 8007926:	460a      	mov	r2, r1
 8007928:	eb42 0303 	adc.w	r3, r2, r3
 800792c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	67bb      	str	r3, [r7, #120]	@ 0x78
 800793a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800793c:	f04f 0200 	mov.w	r2, #0
 8007940:	f04f 0300 	mov.w	r3, #0
 8007944:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007948:	4649      	mov	r1, r9
 800794a:	008b      	lsls	r3, r1, #2
 800794c:	4641      	mov	r1, r8
 800794e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007952:	4641      	mov	r1, r8
 8007954:	008a      	lsls	r2, r1, #2
 8007956:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800795a:	f7f9 f92f 	bl	8000bbc <__aeabi_uldivmod>
 800795e:	4602      	mov	r2, r0
 8007960:	460b      	mov	r3, r1
 8007962:	4611      	mov	r1, r2
 8007964:	4b38      	ldr	r3, [pc, #224]	@ (8007a48 <UART_SetConfig+0x4e4>)
 8007966:	fba3 2301 	umull	r2, r3, r3, r1
 800796a:	095b      	lsrs	r3, r3, #5
 800796c:	2264      	movs	r2, #100	@ 0x64
 800796e:	fb02 f303 	mul.w	r3, r2, r3
 8007972:	1acb      	subs	r3, r1, r3
 8007974:	011b      	lsls	r3, r3, #4
 8007976:	3332      	adds	r3, #50	@ 0x32
 8007978:	4a33      	ldr	r2, [pc, #204]	@ (8007a48 <UART_SetConfig+0x4e4>)
 800797a:	fba2 2303 	umull	r2, r3, r2, r3
 800797e:	095b      	lsrs	r3, r3, #5
 8007980:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007984:	441c      	add	r4, r3
 8007986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800798a:	2200      	movs	r2, #0
 800798c:	673b      	str	r3, [r7, #112]	@ 0x70
 800798e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007990:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007994:	4642      	mov	r2, r8
 8007996:	464b      	mov	r3, r9
 8007998:	1891      	adds	r1, r2, r2
 800799a:	60b9      	str	r1, [r7, #8]
 800799c:	415b      	adcs	r3, r3
 800799e:	60fb      	str	r3, [r7, #12]
 80079a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80079a4:	4641      	mov	r1, r8
 80079a6:	1851      	adds	r1, r2, r1
 80079a8:	6039      	str	r1, [r7, #0]
 80079aa:	4649      	mov	r1, r9
 80079ac:	414b      	adcs	r3, r1
 80079ae:	607b      	str	r3, [r7, #4]
 80079b0:	f04f 0200 	mov.w	r2, #0
 80079b4:	f04f 0300 	mov.w	r3, #0
 80079b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80079bc:	4659      	mov	r1, fp
 80079be:	00cb      	lsls	r3, r1, #3
 80079c0:	4651      	mov	r1, sl
 80079c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079c6:	4651      	mov	r1, sl
 80079c8:	00ca      	lsls	r2, r1, #3
 80079ca:	4610      	mov	r0, r2
 80079cc:	4619      	mov	r1, r3
 80079ce:	4603      	mov	r3, r0
 80079d0:	4642      	mov	r2, r8
 80079d2:	189b      	adds	r3, r3, r2
 80079d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079d6:	464b      	mov	r3, r9
 80079d8:	460a      	mov	r2, r1
 80079da:	eb42 0303 	adc.w	r3, r2, r3
 80079de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80079ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80079ec:	f04f 0200 	mov.w	r2, #0
 80079f0:	f04f 0300 	mov.w	r3, #0
 80079f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80079f8:	4649      	mov	r1, r9
 80079fa:	008b      	lsls	r3, r1, #2
 80079fc:	4641      	mov	r1, r8
 80079fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a02:	4641      	mov	r1, r8
 8007a04:	008a      	lsls	r2, r1, #2
 8007a06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007a0a:	f7f9 f8d7 	bl	8000bbc <__aeabi_uldivmod>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	4b0d      	ldr	r3, [pc, #52]	@ (8007a48 <UART_SetConfig+0x4e4>)
 8007a14:	fba3 1302 	umull	r1, r3, r3, r2
 8007a18:	095b      	lsrs	r3, r3, #5
 8007a1a:	2164      	movs	r1, #100	@ 0x64
 8007a1c:	fb01 f303 	mul.w	r3, r1, r3
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	011b      	lsls	r3, r3, #4
 8007a24:	3332      	adds	r3, #50	@ 0x32
 8007a26:	4a08      	ldr	r2, [pc, #32]	@ (8007a48 <UART_SetConfig+0x4e4>)
 8007a28:	fba2 2303 	umull	r2, r3, r2, r3
 8007a2c:	095b      	lsrs	r3, r3, #5
 8007a2e:	f003 020f 	and.w	r2, r3, #15
 8007a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4422      	add	r2, r4
 8007a3a:	609a      	str	r2, [r3, #8]
}
 8007a3c:	bf00      	nop
 8007a3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007a42:	46bd      	mov	sp, r7
 8007a44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a48:	51eb851f 	.word	0x51eb851f

08007a4c <__NVIC_SetPriority>:
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	4603      	mov	r3, r0
 8007a54:	6039      	str	r1, [r7, #0]
 8007a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	db0a      	blt.n	8007a76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	b2da      	uxtb	r2, r3
 8007a64:	490c      	ldr	r1, [pc, #48]	@ (8007a98 <__NVIC_SetPriority+0x4c>)
 8007a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a6a:	0112      	lsls	r2, r2, #4
 8007a6c:	b2d2      	uxtb	r2, r2
 8007a6e:	440b      	add	r3, r1
 8007a70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007a74:	e00a      	b.n	8007a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	b2da      	uxtb	r2, r3
 8007a7a:	4908      	ldr	r1, [pc, #32]	@ (8007a9c <__NVIC_SetPriority+0x50>)
 8007a7c:	79fb      	ldrb	r3, [r7, #7]
 8007a7e:	f003 030f 	and.w	r3, r3, #15
 8007a82:	3b04      	subs	r3, #4
 8007a84:	0112      	lsls	r2, r2, #4
 8007a86:	b2d2      	uxtb	r2, r2
 8007a88:	440b      	add	r3, r1
 8007a8a:	761a      	strb	r2, [r3, #24]
}
 8007a8c:	bf00      	nop
 8007a8e:	370c      	adds	r7, #12
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	e000e100 	.word	0xe000e100
 8007a9c:	e000ed00 	.word	0xe000ed00

08007aa0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007aa4:	4b05      	ldr	r3, [pc, #20]	@ (8007abc <SysTick_Handler+0x1c>)
 8007aa6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007aa8:	f001 fd40 	bl	800952c <xTaskGetSchedulerState>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d001      	beq.n	8007ab6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007ab2:	f002 fb39 	bl	800a128 <xPortSysTickHandler>
  }
}
 8007ab6:	bf00      	nop
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	e000e010 	.word	0xe000e010

08007ac0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007ac4:	2100      	movs	r1, #0
 8007ac6:	f06f 0004 	mvn.w	r0, #4
 8007aca:	f7ff ffbf 	bl	8007a4c <__NVIC_SetPriority>
#endif
}
 8007ace:	bf00      	nop
 8007ad0:	bd80      	pop	{r7, pc}
	...

08007ad4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ada:	f3ef 8305 	mrs	r3, IPSR
 8007ade:	603b      	str	r3, [r7, #0]
  return(result);
 8007ae0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d003      	beq.n	8007aee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007ae6:	f06f 0305 	mvn.w	r3, #5
 8007aea:	607b      	str	r3, [r7, #4]
 8007aec:	e00c      	b.n	8007b08 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007aee:	4b0a      	ldr	r3, [pc, #40]	@ (8007b18 <osKernelInitialize+0x44>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d105      	bne.n	8007b02 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007af6:	4b08      	ldr	r3, [pc, #32]	@ (8007b18 <osKernelInitialize+0x44>)
 8007af8:	2201      	movs	r2, #1
 8007afa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007afc:	2300      	movs	r3, #0
 8007afe:	607b      	str	r3, [r7, #4]
 8007b00:	e002      	b.n	8007b08 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007b02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007b08:	687b      	ldr	r3, [r7, #4]
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop
 8007b18:	200084dc 	.word	0x200084dc

08007b1c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b22:	f3ef 8305 	mrs	r3, IPSR
 8007b26:	603b      	str	r3, [r7, #0]
  return(result);
 8007b28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d003      	beq.n	8007b36 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007b2e:	f06f 0305 	mvn.w	r3, #5
 8007b32:	607b      	str	r3, [r7, #4]
 8007b34:	e010      	b.n	8007b58 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007b36:	4b0b      	ldr	r3, [pc, #44]	@ (8007b64 <osKernelStart+0x48>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	d109      	bne.n	8007b52 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007b3e:	f7ff ffbf 	bl	8007ac0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007b42:	4b08      	ldr	r3, [pc, #32]	@ (8007b64 <osKernelStart+0x48>)
 8007b44:	2202      	movs	r2, #2
 8007b46:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007b48:	f001 f87a 	bl	8008c40 <vTaskStartScheduler>
      stat = osOK;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	607b      	str	r3, [r7, #4]
 8007b50:	e002      	b.n	8007b58 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007b52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007b58:	687b      	ldr	r3, [r7, #4]
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3708      	adds	r7, #8
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	200084dc 	.word	0x200084dc

08007b68 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b08e      	sub	sp, #56	@ 0x38
 8007b6c:	af04      	add	r7, sp, #16
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007b74:	2300      	movs	r3, #0
 8007b76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b78:	f3ef 8305 	mrs	r3, IPSR
 8007b7c:	617b      	str	r3, [r7, #20]
  return(result);
 8007b7e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d17e      	bne.n	8007c82 <osThreadNew+0x11a>
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d07b      	beq.n	8007c82 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007b8a:	2380      	movs	r3, #128	@ 0x80
 8007b8c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007b8e:	2318      	movs	r3, #24
 8007b90:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007b92:	2300      	movs	r3, #0
 8007b94:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007b96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b9a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d045      	beq.n	8007c2e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d002      	beq.n	8007bb0 <osThreadNew+0x48>
        name = attr->name;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	699b      	ldr	r3, [r3, #24]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d002      	beq.n	8007bbe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d008      	beq.n	8007bd6 <osThreadNew+0x6e>
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	2b38      	cmp	r3, #56	@ 0x38
 8007bc8:	d805      	bhi.n	8007bd6 <osThreadNew+0x6e>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	f003 0301 	and.w	r3, r3, #1
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d001      	beq.n	8007bda <osThreadNew+0x72>
        return (NULL);
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	e054      	b.n	8007c84 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	695b      	ldr	r3, [r3, #20]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	695b      	ldr	r3, [r3, #20]
 8007be6:	089b      	lsrs	r3, r3, #2
 8007be8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d00e      	beq.n	8007c10 <osThreadNew+0xa8>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	2b5b      	cmp	r3, #91	@ 0x5b
 8007bf8:	d90a      	bls.n	8007c10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d006      	beq.n	8007c10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	695b      	ldr	r3, [r3, #20]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d002      	beq.n	8007c10 <osThreadNew+0xa8>
        mem = 1;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	61bb      	str	r3, [r7, #24]
 8007c0e:	e010      	b.n	8007c32 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d10c      	bne.n	8007c32 <osThreadNew+0xca>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d108      	bne.n	8007c32 <osThreadNew+0xca>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	691b      	ldr	r3, [r3, #16]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d104      	bne.n	8007c32 <osThreadNew+0xca>
          mem = 0;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	61bb      	str	r3, [r7, #24]
 8007c2c:	e001      	b.n	8007c32 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d110      	bne.n	8007c5a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007c40:	9202      	str	r2, [sp, #8]
 8007c42:	9301      	str	r3, [sp, #4]
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	6a3a      	ldr	r2, [r7, #32]
 8007c4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c4e:	68f8      	ldr	r0, [r7, #12]
 8007c50:	f000 fe1a 	bl	8008888 <xTaskCreateStatic>
 8007c54:	4603      	mov	r3, r0
 8007c56:	613b      	str	r3, [r7, #16]
 8007c58:	e013      	b.n	8007c82 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d110      	bne.n	8007c82 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007c60:	6a3b      	ldr	r3, [r7, #32]
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	f107 0310 	add.w	r3, r7, #16
 8007c68:	9301      	str	r3, [sp, #4]
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 fe68 	bl	8008948 <xTaskCreate>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d001      	beq.n	8007c82 <osThreadNew+0x11a>
            hTask = NULL;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007c82:	693b      	ldr	r3, [r7, #16]
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3728      	adds	r7, #40	@ 0x28
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c94:	f3ef 8305 	mrs	r3, IPSR
 8007c98:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c9a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d003      	beq.n	8007ca8 <osDelay+0x1c>
    stat = osErrorISR;
 8007ca0:	f06f 0305 	mvn.w	r3, #5
 8007ca4:	60fb      	str	r3, [r7, #12]
 8007ca6:	e007      	b.n	8007cb8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d002      	beq.n	8007cb8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 ff8e 	bl	8008bd4 <vTaskDelay>
    }
  }

  return (stat);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
	...

08007cc4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007cc4:	b480      	push	{r7}
 8007cc6:	b085      	sub	sp, #20
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	4a07      	ldr	r2, [pc, #28]	@ (8007cf0 <vApplicationGetIdleTaskMemory+0x2c>)
 8007cd4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	4a06      	ldr	r2, [pc, #24]	@ (8007cf4 <vApplicationGetIdleTaskMemory+0x30>)
 8007cda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2280      	movs	r2, #128	@ 0x80
 8007ce0:	601a      	str	r2, [r3, #0]
}
 8007ce2:	bf00      	nop
 8007ce4:	3714      	adds	r7, #20
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop
 8007cf0:	200084e0 	.word	0x200084e0
 8007cf4:	2000853c 	.word	0x2000853c

08007cf8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	4a07      	ldr	r2, [pc, #28]	@ (8007d24 <vApplicationGetTimerTaskMemory+0x2c>)
 8007d08:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	4a06      	ldr	r2, [pc, #24]	@ (8007d28 <vApplicationGetTimerTaskMemory+0x30>)
 8007d0e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d16:	601a      	str	r2, [r3, #0]
}
 8007d18:	bf00      	nop
 8007d1a:	3714      	adds	r7, #20
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr
 8007d24:	2000873c 	.word	0x2000873c
 8007d28:	20008798 	.word	0x20008798

08007d2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f103 0208 	add.w	r2, r3, #8
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f103 0208 	add.w	r2, r3, #8
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f103 0208 	add.w	r2, r3, #8
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d60:	bf00      	nop
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d7a:	bf00      	nop
 8007d7c:	370c      	adds	r7, #12
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d86:	b480      	push	{r7}
 8007d88:	b085      	sub	sp, #20
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
 8007d8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	689a      	ldr	r2, [r3, #8]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	683a      	ldr	r2, [r7, #0]
 8007daa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	687a      	ldr	r2, [r7, #4]
 8007db6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	1c5a      	adds	r2, r3, #1
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	601a      	str	r2, [r3, #0]
}
 8007dc2:	bf00      	nop
 8007dc4:	3714      	adds	r7, #20
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr

08007dce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b085      	sub	sp, #20
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
 8007dd6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007de4:	d103      	bne.n	8007dee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	60fb      	str	r3, [r7, #12]
 8007dec:	e00c      	b.n	8007e08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	3308      	adds	r3, #8
 8007df2:	60fb      	str	r3, [r7, #12]
 8007df4:	e002      	b.n	8007dfc <vListInsert+0x2e>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	60fb      	str	r3, [r7, #12]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68ba      	ldr	r2, [r7, #8]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d2f6      	bcs.n	8007df6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	685a      	ldr	r2, [r3, #4]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	683a      	ldr	r2, [r7, #0]
 8007e16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	683a      	ldr	r2, [r7, #0]
 8007e22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	1c5a      	adds	r2, r3, #1
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	601a      	str	r2, [r3, #0]
}
 8007e34:	bf00      	nop
 8007e36:	3714      	adds	r7, #20
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	691b      	ldr	r3, [r3, #16]
 8007e4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	6892      	ldr	r2, [r2, #8]
 8007e56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	6852      	ldr	r2, [r2, #4]
 8007e60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d103      	bne.n	8007e74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	689a      	ldr	r2, [r3, #8]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	1e5a      	subs	r2, r3, #1
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3714      	adds	r7, #20
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d10b      	bne.n	8007ec0 <xQueueGenericReset+0x2c>
	__asm volatile
 8007ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eac:	f383 8811 	msr	BASEPRI, r3
 8007eb0:	f3bf 8f6f 	isb	sy
 8007eb4:	f3bf 8f4f 	dsb	sy
 8007eb8:	60bb      	str	r3, [r7, #8]
}
 8007eba:	bf00      	nop
 8007ebc:	bf00      	nop
 8007ebe:	e7fd      	b.n	8007ebc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007ec0:	f002 f8a2 	bl	800a008 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ecc:	68f9      	ldr	r1, [r7, #12]
 8007ece:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007ed0:	fb01 f303 	mul.w	r3, r1, r3
 8007ed4:	441a      	add	r2, r3
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	68f9      	ldr	r1, [r7, #12]
 8007ef4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007ef6:	fb01 f303 	mul.w	r3, r1, r3
 8007efa:	441a      	add	r2, r3
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	22ff      	movs	r2, #255	@ 0xff
 8007f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	22ff      	movs	r2, #255	@ 0xff
 8007f0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d114      	bne.n	8007f40 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d01a      	beq.n	8007f54 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	3310      	adds	r3, #16
 8007f22:	4618      	mov	r0, r3
 8007f24:	f001 f91a 	bl	800915c <xTaskRemoveFromEventList>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d012      	beq.n	8007f54 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f64 <xQueueGenericReset+0xd0>)
 8007f30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f34:	601a      	str	r2, [r3, #0]
 8007f36:	f3bf 8f4f 	dsb	sy
 8007f3a:	f3bf 8f6f 	isb	sy
 8007f3e:	e009      	b.n	8007f54 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	3310      	adds	r3, #16
 8007f44:	4618      	mov	r0, r3
 8007f46:	f7ff fef1 	bl	8007d2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	3324      	adds	r3, #36	@ 0x24
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7ff feec 	bl	8007d2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007f54:	f002 f88a 	bl	800a06c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007f58:	2301      	movs	r3, #1
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3710      	adds	r7, #16
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	bf00      	nop
 8007f64:	e000ed04 	.word	0xe000ed04

08007f68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b08e      	sub	sp, #56	@ 0x38
 8007f6c:	af02      	add	r7, sp, #8
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d10b      	bne.n	8007f94 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f80:	f383 8811 	msr	BASEPRI, r3
 8007f84:	f3bf 8f6f 	isb	sy
 8007f88:	f3bf 8f4f 	dsb	sy
 8007f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007f8e:	bf00      	nop
 8007f90:	bf00      	nop
 8007f92:	e7fd      	b.n	8007f90 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d002      	beq.n	8007fbe <xQueueGenericCreateStatic+0x56>
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d001      	beq.n	8007fc2 <xQueueGenericCreateStatic+0x5a>
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e000      	b.n	8007fc4 <xQueueGenericCreateStatic+0x5c>
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d10b      	bne.n	8007fe0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fcc:	f383 8811 	msr	BASEPRI, r3
 8007fd0:	f3bf 8f6f 	isb	sy
 8007fd4:	f3bf 8f4f 	dsb	sy
 8007fd8:	623b      	str	r3, [r7, #32]
}
 8007fda:	bf00      	nop
 8007fdc:	bf00      	nop
 8007fde:	e7fd      	b.n	8007fdc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d102      	bne.n	8007fec <xQueueGenericCreateStatic+0x84>
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d101      	bne.n	8007ff0 <xQueueGenericCreateStatic+0x88>
 8007fec:	2301      	movs	r3, #1
 8007fee:	e000      	b.n	8007ff2 <xQueueGenericCreateStatic+0x8a>
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10b      	bne.n	800800e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffa:	f383 8811 	msr	BASEPRI, r3
 8007ffe:	f3bf 8f6f 	isb	sy
 8008002:	f3bf 8f4f 	dsb	sy
 8008006:	61fb      	str	r3, [r7, #28]
}
 8008008:	bf00      	nop
 800800a:	bf00      	nop
 800800c:	e7fd      	b.n	800800a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800800e:	2350      	movs	r3, #80	@ 0x50
 8008010:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	2b50      	cmp	r3, #80	@ 0x50
 8008016:	d00b      	beq.n	8008030 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801c:	f383 8811 	msr	BASEPRI, r3
 8008020:	f3bf 8f6f 	isb	sy
 8008024:	f3bf 8f4f 	dsb	sy
 8008028:	61bb      	str	r3, [r7, #24]
}
 800802a:	bf00      	nop
 800802c:	bf00      	nop
 800802e:	e7fd      	b.n	800802c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008030:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008038:	2b00      	cmp	r3, #0
 800803a:	d00d      	beq.n	8008058 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800803c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803e:	2201      	movs	r2, #1
 8008040:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008044:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	4613      	mov	r3, r2
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	68b9      	ldr	r1, [r7, #8]
 8008052:	68f8      	ldr	r0, [r7, #12]
 8008054:	f000 f805 	bl	8008062 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800805a:	4618      	mov	r0, r3
 800805c:	3730      	adds	r7, #48	@ 0x30
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b084      	sub	sp, #16
 8008066:	af00      	add	r7, sp, #0
 8008068:	60f8      	str	r0, [r7, #12]
 800806a:	60b9      	str	r1, [r7, #8]
 800806c:	607a      	str	r2, [r7, #4]
 800806e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d103      	bne.n	800807e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	69ba      	ldr	r2, [r7, #24]
 800807a:	601a      	str	r2, [r3, #0]
 800807c:	e002      	b.n	8008084 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008090:	2101      	movs	r1, #1
 8008092:	69b8      	ldr	r0, [r7, #24]
 8008094:	f7ff fefe 	bl	8007e94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	78fa      	ldrb	r2, [r7, #3]
 800809c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80080a0:	bf00      	nop
 80080a2:	3710      	adds	r7, #16
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b08e      	sub	sp, #56	@ 0x38
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	607a      	str	r2, [r7, #4]
 80080b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80080b6:	2300      	movs	r3, #0
 80080b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80080be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10b      	bne.n	80080dc <xQueueGenericSend+0x34>
	__asm volatile
 80080c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c8:	f383 8811 	msr	BASEPRI, r3
 80080cc:	f3bf 8f6f 	isb	sy
 80080d0:	f3bf 8f4f 	dsb	sy
 80080d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80080d6:	bf00      	nop
 80080d8:	bf00      	nop
 80080da:	e7fd      	b.n	80080d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d103      	bne.n	80080ea <xQueueGenericSend+0x42>
 80080e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d101      	bne.n	80080ee <xQueueGenericSend+0x46>
 80080ea:	2301      	movs	r3, #1
 80080ec:	e000      	b.n	80080f0 <xQueueGenericSend+0x48>
 80080ee:	2300      	movs	r3, #0
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d10b      	bne.n	800810c <xQueueGenericSend+0x64>
	__asm volatile
 80080f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f8:	f383 8811 	msr	BASEPRI, r3
 80080fc:	f3bf 8f6f 	isb	sy
 8008100:	f3bf 8f4f 	dsb	sy
 8008104:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008106:	bf00      	nop
 8008108:	bf00      	nop
 800810a:	e7fd      	b.n	8008108 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	2b02      	cmp	r3, #2
 8008110:	d103      	bne.n	800811a <xQueueGenericSend+0x72>
 8008112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008116:	2b01      	cmp	r3, #1
 8008118:	d101      	bne.n	800811e <xQueueGenericSend+0x76>
 800811a:	2301      	movs	r3, #1
 800811c:	e000      	b.n	8008120 <xQueueGenericSend+0x78>
 800811e:	2300      	movs	r3, #0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d10b      	bne.n	800813c <xQueueGenericSend+0x94>
	__asm volatile
 8008124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008128:	f383 8811 	msr	BASEPRI, r3
 800812c:	f3bf 8f6f 	isb	sy
 8008130:	f3bf 8f4f 	dsb	sy
 8008134:	623b      	str	r3, [r7, #32]
}
 8008136:	bf00      	nop
 8008138:	bf00      	nop
 800813a:	e7fd      	b.n	8008138 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800813c:	f001 f9f6 	bl	800952c <xTaskGetSchedulerState>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d102      	bne.n	800814c <xQueueGenericSend+0xa4>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d101      	bne.n	8008150 <xQueueGenericSend+0xa8>
 800814c:	2301      	movs	r3, #1
 800814e:	e000      	b.n	8008152 <xQueueGenericSend+0xaa>
 8008150:	2300      	movs	r3, #0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d10b      	bne.n	800816e <xQueueGenericSend+0xc6>
	__asm volatile
 8008156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815a:	f383 8811 	msr	BASEPRI, r3
 800815e:	f3bf 8f6f 	isb	sy
 8008162:	f3bf 8f4f 	dsb	sy
 8008166:	61fb      	str	r3, [r7, #28]
}
 8008168:	bf00      	nop
 800816a:	bf00      	nop
 800816c:	e7fd      	b.n	800816a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800816e:	f001 ff4b 	bl	800a008 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008174:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800817a:	429a      	cmp	r2, r3
 800817c:	d302      	bcc.n	8008184 <xQueueGenericSend+0xdc>
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	2b02      	cmp	r3, #2
 8008182:	d129      	bne.n	80081d8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008184:	683a      	ldr	r2, [r7, #0]
 8008186:	68b9      	ldr	r1, [r7, #8]
 8008188:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800818a:	f000 fa0f 	bl	80085ac <prvCopyDataToQueue>
 800818e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008194:	2b00      	cmp	r3, #0
 8008196:	d010      	beq.n	80081ba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800819a:	3324      	adds	r3, #36	@ 0x24
 800819c:	4618      	mov	r0, r3
 800819e:	f000 ffdd 	bl	800915c <xTaskRemoveFromEventList>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d013      	beq.n	80081d0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80081a8:	4b3f      	ldr	r3, [pc, #252]	@ (80082a8 <xQueueGenericSend+0x200>)
 80081aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081ae:	601a      	str	r2, [r3, #0]
 80081b0:	f3bf 8f4f 	dsb	sy
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	e00a      	b.n	80081d0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80081ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d007      	beq.n	80081d0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80081c0:	4b39      	ldr	r3, [pc, #228]	@ (80082a8 <xQueueGenericSend+0x200>)
 80081c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081c6:	601a      	str	r2, [r3, #0]
 80081c8:	f3bf 8f4f 	dsb	sy
 80081cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80081d0:	f001 ff4c 	bl	800a06c <vPortExitCritical>
				return pdPASS;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e063      	b.n	80082a0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d103      	bne.n	80081e6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081de:	f001 ff45 	bl	800a06c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80081e2:	2300      	movs	r3, #0
 80081e4:	e05c      	b.n	80082a0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d106      	bne.n	80081fa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081ec:	f107 0314 	add.w	r3, r7, #20
 80081f0:	4618      	mov	r0, r3
 80081f2:	f001 f83f 	bl	8009274 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081f6:	2301      	movs	r3, #1
 80081f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081fa:	f001 ff37 	bl	800a06c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081fe:	f000 fd87 	bl	8008d10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008202:	f001 ff01 	bl	800a008 <vPortEnterCritical>
 8008206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008208:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800820c:	b25b      	sxtb	r3, r3
 800820e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008212:	d103      	bne.n	800821c <xQueueGenericSend+0x174>
 8008214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008216:	2200      	movs	r2, #0
 8008218:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800821c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008222:	b25b      	sxtb	r3, r3
 8008224:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008228:	d103      	bne.n	8008232 <xQueueGenericSend+0x18a>
 800822a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822c:	2200      	movs	r2, #0
 800822e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008232:	f001 ff1b 	bl	800a06c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008236:	1d3a      	adds	r2, r7, #4
 8008238:	f107 0314 	add.w	r3, r7, #20
 800823c:	4611      	mov	r1, r2
 800823e:	4618      	mov	r0, r3
 8008240:	f001 f82e 	bl	80092a0 <xTaskCheckForTimeOut>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d124      	bne.n	8008294 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800824a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800824c:	f000 faa6 	bl	800879c <prvIsQueueFull>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d018      	beq.n	8008288 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008258:	3310      	adds	r3, #16
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	4611      	mov	r1, r2
 800825e:	4618      	mov	r0, r3
 8008260:	f000 ff2a 	bl	80090b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008264:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008266:	f000 fa31 	bl	80086cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800826a:	f000 fd5f 	bl	8008d2c <xTaskResumeAll>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	f47f af7c 	bne.w	800816e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008276:	4b0c      	ldr	r3, [pc, #48]	@ (80082a8 <xQueueGenericSend+0x200>)
 8008278:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800827c:	601a      	str	r2, [r3, #0]
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	f3bf 8f6f 	isb	sy
 8008286:	e772      	b.n	800816e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008288:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800828a:	f000 fa1f 	bl	80086cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800828e:	f000 fd4d 	bl	8008d2c <xTaskResumeAll>
 8008292:	e76c      	b.n	800816e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008294:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008296:	f000 fa19 	bl	80086cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800829a:	f000 fd47 	bl	8008d2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800829e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3738      	adds	r7, #56	@ 0x38
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	e000ed04 	.word	0xe000ed04

080082ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b090      	sub	sp, #64	@ 0x40
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
 80082b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80082be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d10b      	bne.n	80082dc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80082c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c8:	f383 8811 	msr	BASEPRI, r3
 80082cc:	f3bf 8f6f 	isb	sy
 80082d0:	f3bf 8f4f 	dsb	sy
 80082d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80082d6:	bf00      	nop
 80082d8:	bf00      	nop
 80082da:	e7fd      	b.n	80082d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d103      	bne.n	80082ea <xQueueGenericSendFromISR+0x3e>
 80082e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d101      	bne.n	80082ee <xQueueGenericSendFromISR+0x42>
 80082ea:	2301      	movs	r3, #1
 80082ec:	e000      	b.n	80082f0 <xQueueGenericSendFromISR+0x44>
 80082ee:	2300      	movs	r3, #0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d10b      	bne.n	800830c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80082f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f8:	f383 8811 	msr	BASEPRI, r3
 80082fc:	f3bf 8f6f 	isb	sy
 8008300:	f3bf 8f4f 	dsb	sy
 8008304:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008306:	bf00      	nop
 8008308:	bf00      	nop
 800830a:	e7fd      	b.n	8008308 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	2b02      	cmp	r3, #2
 8008310:	d103      	bne.n	800831a <xQueueGenericSendFromISR+0x6e>
 8008312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008316:	2b01      	cmp	r3, #1
 8008318:	d101      	bne.n	800831e <xQueueGenericSendFromISR+0x72>
 800831a:	2301      	movs	r3, #1
 800831c:	e000      	b.n	8008320 <xQueueGenericSendFromISR+0x74>
 800831e:	2300      	movs	r3, #0
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10b      	bne.n	800833c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008328:	f383 8811 	msr	BASEPRI, r3
 800832c:	f3bf 8f6f 	isb	sy
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	623b      	str	r3, [r7, #32]
}
 8008336:	bf00      	nop
 8008338:	bf00      	nop
 800833a:	e7fd      	b.n	8008338 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800833c:	f001 ff44 	bl	800a1c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008340:	f3ef 8211 	mrs	r2, BASEPRI
 8008344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008348:	f383 8811 	msr	BASEPRI, r3
 800834c:	f3bf 8f6f 	isb	sy
 8008350:	f3bf 8f4f 	dsb	sy
 8008354:	61fa      	str	r2, [r7, #28]
 8008356:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008358:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800835a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800835c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800835e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008364:	429a      	cmp	r2, r3
 8008366:	d302      	bcc.n	800836e <xQueueGenericSendFromISR+0xc2>
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	2b02      	cmp	r3, #2
 800836c:	d12f      	bne.n	80083ce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800836e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008370:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008374:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800837a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800837c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800837e:	683a      	ldr	r2, [r7, #0]
 8008380:	68b9      	ldr	r1, [r7, #8]
 8008382:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008384:	f000 f912 	bl	80085ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008388:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800838c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008390:	d112      	bne.n	80083b8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008396:	2b00      	cmp	r3, #0
 8008398:	d016      	beq.n	80083c8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800839a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800839c:	3324      	adds	r3, #36	@ 0x24
 800839e:	4618      	mov	r0, r3
 80083a0:	f000 fedc 	bl	800915c <xTaskRemoveFromEventList>
 80083a4:	4603      	mov	r3, r0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00e      	beq.n	80083c8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d00b      	beq.n	80083c8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	601a      	str	r2, [r3, #0]
 80083b6:	e007      	b.n	80083c8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80083b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80083bc:	3301      	adds	r3, #1
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	b25a      	sxtb	r2, r3
 80083c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80083c8:	2301      	movs	r3, #1
 80083ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80083cc:	e001      	b.n	80083d2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80083ce:	2300      	movs	r3, #0
 80083d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083d4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80083dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80083de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3740      	adds	r7, #64	@ 0x40
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b08c      	sub	sp, #48	@ 0x30
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80083f4:	2300      	movs	r3, #0
 80083f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80083fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d10b      	bne.n	800841a <xQueueReceive+0x32>
	__asm volatile
 8008402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008406:	f383 8811 	msr	BASEPRI, r3
 800840a:	f3bf 8f6f 	isb	sy
 800840e:	f3bf 8f4f 	dsb	sy
 8008412:	623b      	str	r3, [r7, #32]
}
 8008414:	bf00      	nop
 8008416:	bf00      	nop
 8008418:	e7fd      	b.n	8008416 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d103      	bne.n	8008428 <xQueueReceive+0x40>
 8008420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008424:	2b00      	cmp	r3, #0
 8008426:	d101      	bne.n	800842c <xQueueReceive+0x44>
 8008428:	2301      	movs	r3, #1
 800842a:	e000      	b.n	800842e <xQueueReceive+0x46>
 800842c:	2300      	movs	r3, #0
 800842e:	2b00      	cmp	r3, #0
 8008430:	d10b      	bne.n	800844a <xQueueReceive+0x62>
	__asm volatile
 8008432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008436:	f383 8811 	msr	BASEPRI, r3
 800843a:	f3bf 8f6f 	isb	sy
 800843e:	f3bf 8f4f 	dsb	sy
 8008442:	61fb      	str	r3, [r7, #28]
}
 8008444:	bf00      	nop
 8008446:	bf00      	nop
 8008448:	e7fd      	b.n	8008446 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800844a:	f001 f86f 	bl	800952c <xTaskGetSchedulerState>
 800844e:	4603      	mov	r3, r0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d102      	bne.n	800845a <xQueueReceive+0x72>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d101      	bne.n	800845e <xQueueReceive+0x76>
 800845a:	2301      	movs	r3, #1
 800845c:	e000      	b.n	8008460 <xQueueReceive+0x78>
 800845e:	2300      	movs	r3, #0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d10b      	bne.n	800847c <xQueueReceive+0x94>
	__asm volatile
 8008464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008468:	f383 8811 	msr	BASEPRI, r3
 800846c:	f3bf 8f6f 	isb	sy
 8008470:	f3bf 8f4f 	dsb	sy
 8008474:	61bb      	str	r3, [r7, #24]
}
 8008476:	bf00      	nop
 8008478:	bf00      	nop
 800847a:	e7fd      	b.n	8008478 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800847c:	f001 fdc4 	bl	800a008 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008484:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008488:	2b00      	cmp	r3, #0
 800848a:	d01f      	beq.n	80084cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800848c:	68b9      	ldr	r1, [r7, #8]
 800848e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008490:	f000 f8f6 	bl	8008680 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008496:	1e5a      	subs	r2, r3, #1
 8008498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800849c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d00f      	beq.n	80084c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a6:	3310      	adds	r3, #16
 80084a8:	4618      	mov	r0, r3
 80084aa:	f000 fe57 	bl	800915c <xTaskRemoveFromEventList>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d007      	beq.n	80084c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80084b4:	4b3c      	ldr	r3, [pc, #240]	@ (80085a8 <xQueueReceive+0x1c0>)
 80084b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084ba:	601a      	str	r2, [r3, #0]
 80084bc:	f3bf 8f4f 	dsb	sy
 80084c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80084c4:	f001 fdd2 	bl	800a06c <vPortExitCritical>
				return pdPASS;
 80084c8:	2301      	movs	r3, #1
 80084ca:	e069      	b.n	80085a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d103      	bne.n	80084da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80084d2:	f001 fdcb 	bl	800a06c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80084d6:	2300      	movs	r3, #0
 80084d8:	e062      	b.n	80085a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80084da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d106      	bne.n	80084ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80084e0:	f107 0310 	add.w	r3, r7, #16
 80084e4:	4618      	mov	r0, r3
 80084e6:	f000 fec5 	bl	8009274 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80084ea:	2301      	movs	r3, #1
 80084ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80084ee:	f001 fdbd 	bl	800a06c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084f2:	f000 fc0d 	bl	8008d10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084f6:	f001 fd87 	bl	800a008 <vPortEnterCritical>
 80084fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008500:	b25b      	sxtb	r3, r3
 8008502:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008506:	d103      	bne.n	8008510 <xQueueReceive+0x128>
 8008508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850a:	2200      	movs	r2, #0
 800850c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008512:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008516:	b25b      	sxtb	r3, r3
 8008518:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800851c:	d103      	bne.n	8008526 <xQueueReceive+0x13e>
 800851e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008520:	2200      	movs	r2, #0
 8008522:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008526:	f001 fda1 	bl	800a06c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800852a:	1d3a      	adds	r2, r7, #4
 800852c:	f107 0310 	add.w	r3, r7, #16
 8008530:	4611      	mov	r1, r2
 8008532:	4618      	mov	r0, r3
 8008534:	f000 feb4 	bl	80092a0 <xTaskCheckForTimeOut>
 8008538:	4603      	mov	r3, r0
 800853a:	2b00      	cmp	r3, #0
 800853c:	d123      	bne.n	8008586 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800853e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008540:	f000 f916 	bl	8008770 <prvIsQueueEmpty>
 8008544:	4603      	mov	r3, r0
 8008546:	2b00      	cmp	r3, #0
 8008548:	d017      	beq.n	800857a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800854a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800854c:	3324      	adds	r3, #36	@ 0x24
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	4611      	mov	r1, r2
 8008552:	4618      	mov	r0, r3
 8008554:	f000 fdb0 	bl	80090b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008558:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800855a:	f000 f8b7 	bl	80086cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800855e:	f000 fbe5 	bl	8008d2c <xTaskResumeAll>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d189      	bne.n	800847c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008568:	4b0f      	ldr	r3, [pc, #60]	@ (80085a8 <xQueueReceive+0x1c0>)
 800856a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800856e:	601a      	str	r2, [r3, #0]
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	e780      	b.n	800847c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800857a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800857c:	f000 f8a6 	bl	80086cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008580:	f000 fbd4 	bl	8008d2c <xTaskResumeAll>
 8008584:	e77a      	b.n	800847c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008586:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008588:	f000 f8a0 	bl	80086cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800858c:	f000 fbce 	bl	8008d2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008590:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008592:	f000 f8ed 	bl	8008770 <prvIsQueueEmpty>
 8008596:	4603      	mov	r3, r0
 8008598:	2b00      	cmp	r3, #0
 800859a:	f43f af6f 	beq.w	800847c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800859e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3730      	adds	r7, #48	@ 0x30
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}
 80085a8:	e000ed04 	.word	0xe000ed04

080085ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80085b8:	2300      	movs	r3, #0
 80085ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d10d      	bne.n	80085e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d14d      	bne.n	800866e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	4618      	mov	r0, r3
 80085d8:	f000 ffc6 	bl	8009568 <xTaskPriorityDisinherit>
 80085dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2200      	movs	r2, #0
 80085e2:	609a      	str	r2, [r3, #8]
 80085e4:	e043      	b.n	800866e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d119      	bne.n	8008620 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6858      	ldr	r0, [r3, #4]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085f4:	461a      	mov	r2, r3
 80085f6:	68b9      	ldr	r1, [r7, #8]
 80085f8:	f011 faa5 	bl	8019b46 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	685a      	ldr	r2, [r3, #4]
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008604:	441a      	add	r2, r3
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	685a      	ldr	r2, [r3, #4]
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	429a      	cmp	r2, r3
 8008614:	d32b      	bcc.n	800866e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	605a      	str	r2, [r3, #4]
 800861e:	e026      	b.n	800866e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	68d8      	ldr	r0, [r3, #12]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008628:	461a      	mov	r2, r3
 800862a:	68b9      	ldr	r1, [r7, #8]
 800862c:	f011 fa8b 	bl	8019b46 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	68da      	ldr	r2, [r3, #12]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008638:	425b      	negs	r3, r3
 800863a:	441a      	add	r2, r3
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	68da      	ldr	r2, [r3, #12]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	429a      	cmp	r2, r3
 800864a:	d207      	bcs.n	800865c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	689a      	ldr	r2, [r3, #8]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008654:	425b      	negs	r3, r3
 8008656:	441a      	add	r2, r3
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b02      	cmp	r3, #2
 8008660:	d105      	bne.n	800866e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d002      	beq.n	800866e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	3b01      	subs	r3, #1
 800866c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	1c5a      	adds	r2, r3, #1
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008676:	697b      	ldr	r3, [r7, #20]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3718      	adds	r7, #24
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b082      	sub	sp, #8
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800868e:	2b00      	cmp	r3, #0
 8008690:	d018      	beq.n	80086c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	68da      	ldr	r2, [r3, #12]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800869a:	441a      	add	r2, r3
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	68da      	ldr	r2, [r3, #12]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d303      	bcc.n	80086b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	68d9      	ldr	r1, [r3, #12]
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086bc:	461a      	mov	r2, r3
 80086be:	6838      	ldr	r0, [r7, #0]
 80086c0:	f011 fa41 	bl	8019b46 <memcpy>
	}
}
 80086c4:	bf00      	nop
 80086c6:	3708      	adds	r7, #8
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b084      	sub	sp, #16
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80086d4:	f001 fc98 	bl	800a008 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80086de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80086e0:	e011      	b.n	8008706 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d012      	beq.n	8008710 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	3324      	adds	r3, #36	@ 0x24
 80086ee:	4618      	mov	r0, r3
 80086f0:	f000 fd34 	bl	800915c <xTaskRemoveFromEventList>
 80086f4:	4603      	mov	r3, r0
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d001      	beq.n	80086fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80086fa:	f000 fe35 	bl	8009368 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80086fe:	7bfb      	ldrb	r3, [r7, #15]
 8008700:	3b01      	subs	r3, #1
 8008702:	b2db      	uxtb	r3, r3
 8008704:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800870a:	2b00      	cmp	r3, #0
 800870c:	dce9      	bgt.n	80086e2 <prvUnlockQueue+0x16>
 800870e:	e000      	b.n	8008712 <prvUnlockQueue+0x46>
					break;
 8008710:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	22ff      	movs	r2, #255	@ 0xff
 8008716:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800871a:	f001 fca7 	bl	800a06c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800871e:	f001 fc73 	bl	800a008 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008728:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800872a:	e011      	b.n	8008750 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	691b      	ldr	r3, [r3, #16]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d012      	beq.n	800875a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	3310      	adds	r3, #16
 8008738:	4618      	mov	r0, r3
 800873a:	f000 fd0f 	bl	800915c <xTaskRemoveFromEventList>
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d001      	beq.n	8008748 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008744:	f000 fe10 	bl	8009368 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008748:	7bbb      	ldrb	r3, [r7, #14]
 800874a:	3b01      	subs	r3, #1
 800874c:	b2db      	uxtb	r3, r3
 800874e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008750:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008754:	2b00      	cmp	r3, #0
 8008756:	dce9      	bgt.n	800872c <prvUnlockQueue+0x60>
 8008758:	e000      	b.n	800875c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800875a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	22ff      	movs	r2, #255	@ 0xff
 8008760:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008764:	f001 fc82 	bl	800a06c <vPortExitCritical>
}
 8008768:	bf00      	nop
 800876a:	3710      	adds	r7, #16
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008778:	f001 fc46 	bl	800a008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008780:	2b00      	cmp	r3, #0
 8008782:	d102      	bne.n	800878a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008784:	2301      	movs	r3, #1
 8008786:	60fb      	str	r3, [r7, #12]
 8008788:	e001      	b.n	800878e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800878a:	2300      	movs	r3, #0
 800878c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800878e:	f001 fc6d 	bl	800a06c <vPortExitCritical>

	return xReturn;
 8008792:	68fb      	ldr	r3, [r7, #12]
}
 8008794:	4618      	mov	r0, r3
 8008796:	3710      	adds	r7, #16
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80087a4:	f001 fc30 	bl	800a008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d102      	bne.n	80087ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80087b4:	2301      	movs	r3, #1
 80087b6:	60fb      	str	r3, [r7, #12]
 80087b8:	e001      	b.n	80087be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80087ba:	2300      	movs	r3, #0
 80087bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80087be:	f001 fc55 	bl	800a06c <vPortExitCritical>

	return xReturn;
 80087c2:	68fb      	ldr	r3, [r7, #12]
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3710      	adds	r7, #16
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087d6:	2300      	movs	r3, #0
 80087d8:	60fb      	str	r3, [r7, #12]
 80087da:	e014      	b.n	8008806 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80087dc:	4a0f      	ldr	r2, [pc, #60]	@ (800881c <vQueueAddToRegistry+0x50>)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d10b      	bne.n	8008800 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80087e8:	490c      	ldr	r1, [pc, #48]	@ (800881c <vQueueAddToRegistry+0x50>)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	683a      	ldr	r2, [r7, #0]
 80087ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80087f2:	4a0a      	ldr	r2, [pc, #40]	@ (800881c <vQueueAddToRegistry+0x50>)
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	00db      	lsls	r3, r3, #3
 80087f8:	4413      	add	r3, r2
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80087fe:	e006      	b.n	800880e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	3301      	adds	r3, #1
 8008804:	60fb      	str	r3, [r7, #12]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2b07      	cmp	r3, #7
 800880a:	d9e7      	bls.n	80087dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800880c:	bf00      	nop
 800880e:	bf00      	nop
 8008810:	3714      	adds	r7, #20
 8008812:	46bd      	mov	sp, r7
 8008814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008818:	4770      	bx	lr
 800881a:	bf00      	nop
 800881c:	20008b98 	.word	0x20008b98

08008820 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008820:	b580      	push	{r7, lr}
 8008822:	b086      	sub	sp, #24
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008830:	f001 fbea 	bl	800a008 <vPortEnterCritical>
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800883a:	b25b      	sxtb	r3, r3
 800883c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008840:	d103      	bne.n	800884a <vQueueWaitForMessageRestricted+0x2a>
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	2200      	movs	r2, #0
 8008846:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008850:	b25b      	sxtb	r3, r3
 8008852:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008856:	d103      	bne.n	8008860 <vQueueWaitForMessageRestricted+0x40>
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008860:	f001 fc04 	bl	800a06c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008868:	2b00      	cmp	r3, #0
 800886a:	d106      	bne.n	800887a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	3324      	adds	r3, #36	@ 0x24
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	68b9      	ldr	r1, [r7, #8]
 8008874:	4618      	mov	r0, r3
 8008876:	f000 fc45 	bl	8009104 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800887a:	6978      	ldr	r0, [r7, #20]
 800887c:	f7ff ff26 	bl	80086cc <prvUnlockQueue>
	}
 8008880:	bf00      	nop
 8008882:	3718      	adds	r7, #24
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008888:	b580      	push	{r7, lr}
 800888a:	b08e      	sub	sp, #56	@ 0x38
 800888c:	af04      	add	r7, sp, #16
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
 8008894:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008898:	2b00      	cmp	r3, #0
 800889a:	d10b      	bne.n	80088b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800889c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a0:	f383 8811 	msr	BASEPRI, r3
 80088a4:	f3bf 8f6f 	isb	sy
 80088a8:	f3bf 8f4f 	dsb	sy
 80088ac:	623b      	str	r3, [r7, #32]
}
 80088ae:	bf00      	nop
 80088b0:	bf00      	nop
 80088b2:	e7fd      	b.n	80088b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80088b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d10b      	bne.n	80088d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80088ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088be:	f383 8811 	msr	BASEPRI, r3
 80088c2:	f3bf 8f6f 	isb	sy
 80088c6:	f3bf 8f4f 	dsb	sy
 80088ca:	61fb      	str	r3, [r7, #28]
}
 80088cc:	bf00      	nop
 80088ce:	bf00      	nop
 80088d0:	e7fd      	b.n	80088ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80088d2:	235c      	movs	r3, #92	@ 0x5c
 80088d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80088da:	d00b      	beq.n	80088f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80088dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e0:	f383 8811 	msr	BASEPRI, r3
 80088e4:	f3bf 8f6f 	isb	sy
 80088e8:	f3bf 8f4f 	dsb	sy
 80088ec:	61bb      	str	r3, [r7, #24]
}
 80088ee:	bf00      	nop
 80088f0:	bf00      	nop
 80088f2:	e7fd      	b.n	80088f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80088f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80088f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01e      	beq.n	800893a <xTaskCreateStatic+0xb2>
 80088fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d01b      	beq.n	800893a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008904:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008908:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800890a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800890c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890e:	2202      	movs	r2, #2
 8008910:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008914:	2300      	movs	r3, #0
 8008916:	9303      	str	r3, [sp, #12]
 8008918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891a:	9302      	str	r3, [sp, #8]
 800891c:	f107 0314 	add.w	r3, r7, #20
 8008920:	9301      	str	r3, [sp, #4]
 8008922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008924:	9300      	str	r3, [sp, #0]
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	68b9      	ldr	r1, [r7, #8]
 800892c:	68f8      	ldr	r0, [r7, #12]
 800892e:	f000 f850 	bl	80089d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008932:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008934:	f000 f8de 	bl	8008af4 <prvAddNewTaskToReadyList>
 8008938:	e001      	b.n	800893e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800893a:	2300      	movs	r3, #0
 800893c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800893e:	697b      	ldr	r3, [r7, #20]
	}
 8008940:	4618      	mov	r0, r3
 8008942:	3728      	adds	r7, #40	@ 0x28
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008948:	b580      	push	{r7, lr}
 800894a:	b08c      	sub	sp, #48	@ 0x30
 800894c:	af04      	add	r7, sp, #16
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	603b      	str	r3, [r7, #0]
 8008954:	4613      	mov	r3, r2
 8008956:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008958:	88fb      	ldrh	r3, [r7, #6]
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4618      	mov	r0, r3
 800895e:	f001 fc75 	bl	800a24c <pvPortMalloc>
 8008962:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00e      	beq.n	8008988 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800896a:	205c      	movs	r0, #92	@ 0x5c
 800896c:	f001 fc6e 	bl	800a24c <pvPortMalloc>
 8008970:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d003      	beq.n	8008980 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008978:	69fb      	ldr	r3, [r7, #28]
 800897a:	697a      	ldr	r2, [r7, #20]
 800897c:	631a      	str	r2, [r3, #48]	@ 0x30
 800897e:	e005      	b.n	800898c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008980:	6978      	ldr	r0, [r7, #20]
 8008982:	f001 fd31 	bl	800a3e8 <vPortFree>
 8008986:	e001      	b.n	800898c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008988:	2300      	movs	r3, #0
 800898a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d017      	beq.n	80089c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008992:	69fb      	ldr	r3, [r7, #28]
 8008994:	2200      	movs	r2, #0
 8008996:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800899a:	88fa      	ldrh	r2, [r7, #6]
 800899c:	2300      	movs	r3, #0
 800899e:	9303      	str	r3, [sp, #12]
 80089a0:	69fb      	ldr	r3, [r7, #28]
 80089a2:	9302      	str	r3, [sp, #8]
 80089a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a6:	9301      	str	r3, [sp, #4]
 80089a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089aa:	9300      	str	r3, [sp, #0]
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	68b9      	ldr	r1, [r7, #8]
 80089b0:	68f8      	ldr	r0, [r7, #12]
 80089b2:	f000 f80e 	bl	80089d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80089b6:	69f8      	ldr	r0, [r7, #28]
 80089b8:	f000 f89c 	bl	8008af4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80089bc:	2301      	movs	r3, #1
 80089be:	61bb      	str	r3, [r7, #24]
 80089c0:	e002      	b.n	80089c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80089c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80089c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80089c8:	69bb      	ldr	r3, [r7, #24]
	}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3720      	adds	r7, #32
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}

080089d2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80089d2:	b580      	push	{r7, lr}
 80089d4:	b088      	sub	sp, #32
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	60f8      	str	r0, [r7, #12]
 80089da:	60b9      	str	r1, [r7, #8]
 80089dc:	607a      	str	r2, [r7, #4]
 80089de:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80089e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	461a      	mov	r2, r3
 80089ea:	21a5      	movs	r1, #165	@ 0xa5
 80089ec:	f010 ffe2 	bl	80199b4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80089f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80089fa:	3b01      	subs	r3, #1
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	4413      	add	r3, r2
 8008a00:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008a02:	69bb      	ldr	r3, [r7, #24]
 8008a04:	f023 0307 	bic.w	r3, r3, #7
 8008a08:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008a0a:	69bb      	ldr	r3, [r7, #24]
 8008a0c:	f003 0307 	and.w	r3, r3, #7
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d00b      	beq.n	8008a2c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a18:	f383 8811 	msr	BASEPRI, r3
 8008a1c:	f3bf 8f6f 	isb	sy
 8008a20:	f3bf 8f4f 	dsb	sy
 8008a24:	617b      	str	r3, [r7, #20]
}
 8008a26:	bf00      	nop
 8008a28:	bf00      	nop
 8008a2a:	e7fd      	b.n	8008a28 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d01f      	beq.n	8008a72 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a32:	2300      	movs	r3, #0
 8008a34:	61fb      	str	r3, [r7, #28]
 8008a36:	e012      	b.n	8008a5e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008a38:	68ba      	ldr	r2, [r7, #8]
 8008a3a:	69fb      	ldr	r3, [r7, #28]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	7819      	ldrb	r1, [r3, #0]
 8008a40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a42:	69fb      	ldr	r3, [r7, #28]
 8008a44:	4413      	add	r3, r2
 8008a46:	3334      	adds	r3, #52	@ 0x34
 8008a48:	460a      	mov	r2, r1
 8008a4a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	4413      	add	r3, r2
 8008a52:	781b      	ldrb	r3, [r3, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d006      	beq.n	8008a66 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	61fb      	str	r3, [r7, #28]
 8008a5e:	69fb      	ldr	r3, [r7, #28]
 8008a60:	2b0f      	cmp	r3, #15
 8008a62:	d9e9      	bls.n	8008a38 <prvInitialiseNewTask+0x66>
 8008a64:	e000      	b.n	8008a68 <prvInitialiseNewTask+0x96>
			{
				break;
 8008a66:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a70:	e003      	b.n	8008a7a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a7c:	2b37      	cmp	r3, #55	@ 0x37
 8008a7e:	d901      	bls.n	8008a84 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008a80:	2337      	movs	r3, #55	@ 0x37
 8008a82:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a88:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a8e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a92:	2200      	movs	r2, #0
 8008a94:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a98:	3304      	adds	r3, #4
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f7ff f966 	bl	8007d6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa2:	3318      	adds	r3, #24
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f7ff f961 	bl	8007d6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008abe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ace:	683a      	ldr	r2, [r7, #0]
 8008ad0:	68f9      	ldr	r1, [r7, #12]
 8008ad2:	69b8      	ldr	r0, [r7, #24]
 8008ad4:	f001 f966 	bl	8009da4 <pxPortInitialiseStack>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008adc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d002      	beq.n	8008aea <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ae8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008aea:	bf00      	nop
 8008aec:	3720      	adds	r7, #32
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
	...

08008af4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008afc:	f001 fa84 	bl	800a008 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008b00:	4b2d      	ldr	r3, [pc, #180]	@ (8008bb8 <prvAddNewTaskToReadyList+0xc4>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	3301      	adds	r3, #1
 8008b06:	4a2c      	ldr	r2, [pc, #176]	@ (8008bb8 <prvAddNewTaskToReadyList+0xc4>)
 8008b08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008b0a:	4b2c      	ldr	r3, [pc, #176]	@ (8008bbc <prvAddNewTaskToReadyList+0xc8>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d109      	bne.n	8008b26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008b12:	4a2a      	ldr	r2, [pc, #168]	@ (8008bbc <prvAddNewTaskToReadyList+0xc8>)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008b18:	4b27      	ldr	r3, [pc, #156]	@ (8008bb8 <prvAddNewTaskToReadyList+0xc4>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d110      	bne.n	8008b42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008b20:	f000 fc46 	bl	80093b0 <prvInitialiseTaskLists>
 8008b24:	e00d      	b.n	8008b42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008b26:	4b26      	ldr	r3, [pc, #152]	@ (8008bc0 <prvAddNewTaskToReadyList+0xcc>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d109      	bne.n	8008b42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008b2e:	4b23      	ldr	r3, [pc, #140]	@ (8008bbc <prvAddNewTaskToReadyList+0xc8>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d802      	bhi.n	8008b42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008b3c:	4a1f      	ldr	r2, [pc, #124]	@ (8008bbc <prvAddNewTaskToReadyList+0xc8>)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008b42:	4b20      	ldr	r3, [pc, #128]	@ (8008bc4 <prvAddNewTaskToReadyList+0xd0>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	3301      	adds	r3, #1
 8008b48:	4a1e      	ldr	r2, [pc, #120]	@ (8008bc4 <prvAddNewTaskToReadyList+0xd0>)
 8008b4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8008bc4 <prvAddNewTaskToReadyList+0xd0>)
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b58:	4b1b      	ldr	r3, [pc, #108]	@ (8008bc8 <prvAddNewTaskToReadyList+0xd4>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d903      	bls.n	8008b68 <prvAddNewTaskToReadyList+0x74>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b64:	4a18      	ldr	r2, [pc, #96]	@ (8008bc8 <prvAddNewTaskToReadyList+0xd4>)
 8008b66:	6013      	str	r3, [r2, #0]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	4a15      	ldr	r2, [pc, #84]	@ (8008bcc <prvAddNewTaskToReadyList+0xd8>)
 8008b76:	441a      	add	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	3304      	adds	r3, #4
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	4610      	mov	r0, r2
 8008b80:	f7ff f901 	bl	8007d86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008b84:	f001 fa72 	bl	800a06c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008b88:	4b0d      	ldr	r3, [pc, #52]	@ (8008bc0 <prvAddNewTaskToReadyList+0xcc>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00e      	beq.n	8008bae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008b90:	4b0a      	ldr	r3, [pc, #40]	@ (8008bbc <prvAddNewTaskToReadyList+0xc8>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d207      	bcs.n	8008bae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8008bd0 <prvAddNewTaskToReadyList+0xdc>)
 8008ba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba4:	601a      	str	r2, [r3, #0]
 8008ba6:	f3bf 8f4f 	dsb	sy
 8008baa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bae:	bf00      	nop
 8008bb0:	3708      	adds	r7, #8
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
 8008bb6:	bf00      	nop
 8008bb8:	200090ac 	.word	0x200090ac
 8008bbc:	20008bd8 	.word	0x20008bd8
 8008bc0:	200090b8 	.word	0x200090b8
 8008bc4:	200090c8 	.word	0x200090c8
 8008bc8:	200090b4 	.word	0x200090b4
 8008bcc:	20008bdc 	.word	0x20008bdc
 8008bd0:	e000ed04 	.word	0xe000ed04

08008bd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d018      	beq.n	8008c18 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008be6:	4b14      	ldr	r3, [pc, #80]	@ (8008c38 <vTaskDelay+0x64>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00b      	beq.n	8008c06 <vTaskDelay+0x32>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	60bb      	str	r3, [r7, #8]
}
 8008c00:	bf00      	nop
 8008c02:	bf00      	nop
 8008c04:	e7fd      	b.n	8008c02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008c06:	f000 f883 	bl	8008d10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 fd1b 	bl	8009648 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008c12:	f000 f88b 	bl	8008d2c <xTaskResumeAll>
 8008c16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d107      	bne.n	8008c2e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008c1e:	4b07      	ldr	r3, [pc, #28]	@ (8008c3c <vTaskDelay+0x68>)
 8008c20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c24:	601a      	str	r2, [r3, #0]
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c2e:	bf00      	nop
 8008c30:	3710      	adds	r7, #16
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	200090d4 	.word	0x200090d4
 8008c3c:	e000ed04 	.word	0xe000ed04

08008c40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b08a      	sub	sp, #40	@ 0x28
 8008c44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c46:	2300      	movs	r3, #0
 8008c48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008c4e:	463a      	mov	r2, r7
 8008c50:	1d39      	adds	r1, r7, #4
 8008c52:	f107 0308 	add.w	r3, r7, #8
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7ff f834 	bl	8007cc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008c5c:	6839      	ldr	r1, [r7, #0]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	9202      	str	r2, [sp, #8]
 8008c64:	9301      	str	r3, [sp, #4]
 8008c66:	2300      	movs	r3, #0
 8008c68:	9300      	str	r3, [sp, #0]
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	460a      	mov	r2, r1
 8008c6e:	4922      	ldr	r1, [pc, #136]	@ (8008cf8 <vTaskStartScheduler+0xb8>)
 8008c70:	4822      	ldr	r0, [pc, #136]	@ (8008cfc <vTaskStartScheduler+0xbc>)
 8008c72:	f7ff fe09 	bl	8008888 <xTaskCreateStatic>
 8008c76:	4603      	mov	r3, r0
 8008c78:	4a21      	ldr	r2, [pc, #132]	@ (8008d00 <vTaskStartScheduler+0xc0>)
 8008c7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c7c:	4b20      	ldr	r3, [pc, #128]	@ (8008d00 <vTaskStartScheduler+0xc0>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d002      	beq.n	8008c8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c84:	2301      	movs	r3, #1
 8008c86:	617b      	str	r3, [r7, #20]
 8008c88:	e001      	b.n	8008c8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d102      	bne.n	8008c9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008c94:	f000 fd2c 	bl	80096f0 <xTimerCreateTimerTask>
 8008c98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d116      	bne.n	8008cce <vTaskStartScheduler+0x8e>
	__asm volatile
 8008ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca4:	f383 8811 	msr	BASEPRI, r3
 8008ca8:	f3bf 8f6f 	isb	sy
 8008cac:	f3bf 8f4f 	dsb	sy
 8008cb0:	613b      	str	r3, [r7, #16]
}
 8008cb2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008cb4:	4b13      	ldr	r3, [pc, #76]	@ (8008d04 <vTaskStartScheduler+0xc4>)
 8008cb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008cbc:	4b12      	ldr	r3, [pc, #72]	@ (8008d08 <vTaskStartScheduler+0xc8>)
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008cc2:	4b12      	ldr	r3, [pc, #72]	@ (8008d0c <vTaskStartScheduler+0xcc>)
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008cc8:	f001 f8fa 	bl	8009ec0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008ccc:	e00f      	b.n	8008cee <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cd4:	d10b      	bne.n	8008cee <vTaskStartScheduler+0xae>
	__asm volatile
 8008cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cda:	f383 8811 	msr	BASEPRI, r3
 8008cde:	f3bf 8f6f 	isb	sy
 8008ce2:	f3bf 8f4f 	dsb	sy
 8008ce6:	60fb      	str	r3, [r7, #12]
}
 8008ce8:	bf00      	nop
 8008cea:	bf00      	nop
 8008cec:	e7fd      	b.n	8008cea <vTaskStartScheduler+0xaa>
}
 8008cee:	bf00      	nop
 8008cf0:	3718      	adds	r7, #24
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	0801a868 	.word	0x0801a868
 8008cfc:	08009381 	.word	0x08009381
 8008d00:	200090d0 	.word	0x200090d0
 8008d04:	200090cc 	.word	0x200090cc
 8008d08:	200090b8 	.word	0x200090b8
 8008d0c:	200090b0 	.word	0x200090b0

08008d10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d10:	b480      	push	{r7}
 8008d12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d14:	4b04      	ldr	r3, [pc, #16]	@ (8008d28 <vTaskSuspendAll+0x18>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	4a03      	ldr	r2, [pc, #12]	@ (8008d28 <vTaskSuspendAll+0x18>)
 8008d1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008d1e:	bf00      	nop
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr
 8008d28:	200090d4 	.word	0x200090d4

08008d2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b084      	sub	sp, #16
 8008d30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d32:	2300      	movs	r3, #0
 8008d34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d36:	2300      	movs	r3, #0
 8008d38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d3a:	4b42      	ldr	r3, [pc, #264]	@ (8008e44 <xTaskResumeAll+0x118>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10b      	bne.n	8008d5a <xTaskResumeAll+0x2e>
	__asm volatile
 8008d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d46:	f383 8811 	msr	BASEPRI, r3
 8008d4a:	f3bf 8f6f 	isb	sy
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	603b      	str	r3, [r7, #0]
}
 8008d54:	bf00      	nop
 8008d56:	bf00      	nop
 8008d58:	e7fd      	b.n	8008d56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d5a:	f001 f955 	bl	800a008 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d5e:	4b39      	ldr	r3, [pc, #228]	@ (8008e44 <xTaskResumeAll+0x118>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	3b01      	subs	r3, #1
 8008d64:	4a37      	ldr	r2, [pc, #220]	@ (8008e44 <xTaskResumeAll+0x118>)
 8008d66:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d68:	4b36      	ldr	r3, [pc, #216]	@ (8008e44 <xTaskResumeAll+0x118>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d162      	bne.n	8008e36 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d70:	4b35      	ldr	r3, [pc, #212]	@ (8008e48 <xTaskResumeAll+0x11c>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d05e      	beq.n	8008e36 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d78:	e02f      	b.n	8008dda <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d7a:	4b34      	ldr	r3, [pc, #208]	@ (8008e4c <xTaskResumeAll+0x120>)
 8008d7c:	68db      	ldr	r3, [r3, #12]
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	3318      	adds	r3, #24
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7ff f85a 	bl	8007e40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	3304      	adds	r3, #4
 8008d90:	4618      	mov	r0, r3
 8008d92:	f7ff f855 	bl	8007e40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8008e50 <xTaskResumeAll+0x124>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d903      	bls.n	8008daa <xTaskResumeAll+0x7e>
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008da6:	4a2a      	ldr	r2, [pc, #168]	@ (8008e50 <xTaskResumeAll+0x124>)
 8008da8:	6013      	str	r3, [r2, #0]
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dae:	4613      	mov	r3, r2
 8008db0:	009b      	lsls	r3, r3, #2
 8008db2:	4413      	add	r3, r2
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	4a27      	ldr	r2, [pc, #156]	@ (8008e54 <xTaskResumeAll+0x128>)
 8008db8:	441a      	add	r2, r3
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	3304      	adds	r3, #4
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	4610      	mov	r0, r2
 8008dc2:	f7fe ffe0 	bl	8007d86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dca:	4b23      	ldr	r3, [pc, #140]	@ (8008e58 <xTaskResumeAll+0x12c>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d302      	bcc.n	8008dda <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008dd4:	4b21      	ldr	r3, [pc, #132]	@ (8008e5c <xTaskResumeAll+0x130>)
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dda:	4b1c      	ldr	r3, [pc, #112]	@ (8008e4c <xTaskResumeAll+0x120>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d1cb      	bne.n	8008d7a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d001      	beq.n	8008dec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008de8:	f000 fb80 	bl	80094ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008dec:	4b1c      	ldr	r3, [pc, #112]	@ (8008e60 <xTaskResumeAll+0x134>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d010      	beq.n	8008e1a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008df8:	f000 f846 	bl	8008e88 <xTaskIncrementTick>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d002      	beq.n	8008e08 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008e02:	4b16      	ldr	r3, [pc, #88]	@ (8008e5c <xTaskResumeAll+0x130>)
 8008e04:	2201      	movs	r2, #1
 8008e06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d1f1      	bne.n	8008df8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008e14:	4b12      	ldr	r3, [pc, #72]	@ (8008e60 <xTaskResumeAll+0x134>)
 8008e16:	2200      	movs	r2, #0
 8008e18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e1a:	4b10      	ldr	r3, [pc, #64]	@ (8008e5c <xTaskResumeAll+0x130>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d009      	beq.n	8008e36 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e22:	2301      	movs	r3, #1
 8008e24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e26:	4b0f      	ldr	r3, [pc, #60]	@ (8008e64 <xTaskResumeAll+0x138>)
 8008e28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e2c:	601a      	str	r2, [r3, #0]
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e36:	f001 f919 	bl	800a06c <vPortExitCritical>

	return xAlreadyYielded;
 8008e3a:	68bb      	ldr	r3, [r7, #8]
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3710      	adds	r7, #16
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	200090d4 	.word	0x200090d4
 8008e48:	200090ac 	.word	0x200090ac
 8008e4c:	2000906c 	.word	0x2000906c
 8008e50:	200090b4 	.word	0x200090b4
 8008e54:	20008bdc 	.word	0x20008bdc
 8008e58:	20008bd8 	.word	0x20008bd8
 8008e5c:	200090c0 	.word	0x200090c0
 8008e60:	200090bc 	.word	0x200090bc
 8008e64:	e000ed04 	.word	0xe000ed04

08008e68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b083      	sub	sp, #12
 8008e6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008e6e:	4b05      	ldr	r3, [pc, #20]	@ (8008e84 <xTaskGetTickCount+0x1c>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008e74:	687b      	ldr	r3, [r7, #4]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	370c      	adds	r7, #12
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr
 8008e82:	bf00      	nop
 8008e84:	200090b0 	.word	0x200090b0

08008e88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b086      	sub	sp, #24
 8008e8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e92:	4b4f      	ldr	r3, [pc, #316]	@ (8008fd0 <xTaskIncrementTick+0x148>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f040 8090 	bne.w	8008fbc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008e9c:	4b4d      	ldr	r3, [pc, #308]	@ (8008fd4 <xTaskIncrementTick+0x14c>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ea4:	4a4b      	ldr	r2, [pc, #300]	@ (8008fd4 <xTaskIncrementTick+0x14c>)
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d121      	bne.n	8008ef4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008eb0:	4b49      	ldr	r3, [pc, #292]	@ (8008fd8 <xTaskIncrementTick+0x150>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00b      	beq.n	8008ed2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ebe:	f383 8811 	msr	BASEPRI, r3
 8008ec2:	f3bf 8f6f 	isb	sy
 8008ec6:	f3bf 8f4f 	dsb	sy
 8008eca:	603b      	str	r3, [r7, #0]
}
 8008ecc:	bf00      	nop
 8008ece:	bf00      	nop
 8008ed0:	e7fd      	b.n	8008ece <xTaskIncrementTick+0x46>
 8008ed2:	4b41      	ldr	r3, [pc, #260]	@ (8008fd8 <xTaskIncrementTick+0x150>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	60fb      	str	r3, [r7, #12]
 8008ed8:	4b40      	ldr	r3, [pc, #256]	@ (8008fdc <xTaskIncrementTick+0x154>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a3e      	ldr	r2, [pc, #248]	@ (8008fd8 <xTaskIncrementTick+0x150>)
 8008ede:	6013      	str	r3, [r2, #0]
 8008ee0:	4a3e      	ldr	r2, [pc, #248]	@ (8008fdc <xTaskIncrementTick+0x154>)
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	6013      	str	r3, [r2, #0]
 8008ee6:	4b3e      	ldr	r3, [pc, #248]	@ (8008fe0 <xTaskIncrementTick+0x158>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	3301      	adds	r3, #1
 8008eec:	4a3c      	ldr	r2, [pc, #240]	@ (8008fe0 <xTaskIncrementTick+0x158>)
 8008eee:	6013      	str	r3, [r2, #0]
 8008ef0:	f000 fafc 	bl	80094ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008ef4:	4b3b      	ldr	r3, [pc, #236]	@ (8008fe4 <xTaskIncrementTick+0x15c>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	693a      	ldr	r2, [r7, #16]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d349      	bcc.n	8008f92 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008efe:	4b36      	ldr	r3, [pc, #216]	@ (8008fd8 <xTaskIncrementTick+0x150>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d104      	bne.n	8008f12 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f08:	4b36      	ldr	r3, [pc, #216]	@ (8008fe4 <xTaskIncrementTick+0x15c>)
 8008f0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f0e:	601a      	str	r2, [r3, #0]
					break;
 8008f10:	e03f      	b.n	8008f92 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f12:	4b31      	ldr	r3, [pc, #196]	@ (8008fd8 <xTaskIncrementTick+0x150>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	68db      	ldr	r3, [r3, #12]
 8008f1a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f22:	693a      	ldr	r2, [r7, #16]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d203      	bcs.n	8008f32 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f2a:	4a2e      	ldr	r2, [pc, #184]	@ (8008fe4 <xTaskIncrementTick+0x15c>)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f30:	e02f      	b.n	8008f92 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	3304      	adds	r3, #4
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7fe ff82 	bl	8007e40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d004      	beq.n	8008f4e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	3318      	adds	r3, #24
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f7fe ff79 	bl	8007e40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f52:	4b25      	ldr	r3, [pc, #148]	@ (8008fe8 <xTaskIncrementTick+0x160>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d903      	bls.n	8008f62 <xTaskIncrementTick+0xda>
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5e:	4a22      	ldr	r2, [pc, #136]	@ (8008fe8 <xTaskIncrementTick+0x160>)
 8008f60:	6013      	str	r3, [r2, #0]
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f66:	4613      	mov	r3, r2
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	4413      	add	r3, r2
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	4a1f      	ldr	r2, [pc, #124]	@ (8008fec <xTaskIncrementTick+0x164>)
 8008f70:	441a      	add	r2, r3
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	3304      	adds	r3, #4
 8008f76:	4619      	mov	r1, r3
 8008f78:	4610      	mov	r0, r2
 8008f7a:	f7fe ff04 	bl	8007d86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f82:	4b1b      	ldr	r3, [pc, #108]	@ (8008ff0 <xTaskIncrementTick+0x168>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d3b8      	bcc.n	8008efe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f90:	e7b5      	b.n	8008efe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008f92:	4b17      	ldr	r3, [pc, #92]	@ (8008ff0 <xTaskIncrementTick+0x168>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f98:	4914      	ldr	r1, [pc, #80]	@ (8008fec <xTaskIncrementTick+0x164>)
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	4413      	add	r3, r2
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	440b      	add	r3, r1
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d901      	bls.n	8008fae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008faa:	2301      	movs	r3, #1
 8008fac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008fae:	4b11      	ldr	r3, [pc, #68]	@ (8008ff4 <xTaskIncrementTick+0x16c>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d007      	beq.n	8008fc6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	617b      	str	r3, [r7, #20]
 8008fba:	e004      	b.n	8008fc6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8008ff8 <xTaskIncrementTick+0x170>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	4a0d      	ldr	r2, [pc, #52]	@ (8008ff8 <xTaskIncrementTick+0x170>)
 8008fc4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008fc6:	697b      	ldr	r3, [r7, #20]
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3718      	adds	r7, #24
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	200090d4 	.word	0x200090d4
 8008fd4:	200090b0 	.word	0x200090b0
 8008fd8:	20009064 	.word	0x20009064
 8008fdc:	20009068 	.word	0x20009068
 8008fe0:	200090c4 	.word	0x200090c4
 8008fe4:	200090cc 	.word	0x200090cc
 8008fe8:	200090b4 	.word	0x200090b4
 8008fec:	20008bdc 	.word	0x20008bdc
 8008ff0:	20008bd8 	.word	0x20008bd8
 8008ff4:	200090c0 	.word	0x200090c0
 8008ff8:	200090bc 	.word	0x200090bc

08008ffc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b085      	sub	sp, #20
 8009000:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009002:	4b28      	ldr	r3, [pc, #160]	@ (80090a4 <vTaskSwitchContext+0xa8>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d003      	beq.n	8009012 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800900a:	4b27      	ldr	r3, [pc, #156]	@ (80090a8 <vTaskSwitchContext+0xac>)
 800900c:	2201      	movs	r2, #1
 800900e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009010:	e042      	b.n	8009098 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009012:	4b25      	ldr	r3, [pc, #148]	@ (80090a8 <vTaskSwitchContext+0xac>)
 8009014:	2200      	movs	r2, #0
 8009016:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009018:	4b24      	ldr	r3, [pc, #144]	@ (80090ac <vTaskSwitchContext+0xb0>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	60fb      	str	r3, [r7, #12]
 800901e:	e011      	b.n	8009044 <vTaskSwitchContext+0x48>
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d10b      	bne.n	800903e <vTaskSwitchContext+0x42>
	__asm volatile
 8009026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800902a:	f383 8811 	msr	BASEPRI, r3
 800902e:	f3bf 8f6f 	isb	sy
 8009032:	f3bf 8f4f 	dsb	sy
 8009036:	607b      	str	r3, [r7, #4]
}
 8009038:	bf00      	nop
 800903a:	bf00      	nop
 800903c:	e7fd      	b.n	800903a <vTaskSwitchContext+0x3e>
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	3b01      	subs	r3, #1
 8009042:	60fb      	str	r3, [r7, #12]
 8009044:	491a      	ldr	r1, [pc, #104]	@ (80090b0 <vTaskSwitchContext+0xb4>)
 8009046:	68fa      	ldr	r2, [r7, #12]
 8009048:	4613      	mov	r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	4413      	add	r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	440b      	add	r3, r1
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d0e3      	beq.n	8009020 <vTaskSwitchContext+0x24>
 8009058:	68fa      	ldr	r2, [r7, #12]
 800905a:	4613      	mov	r3, r2
 800905c:	009b      	lsls	r3, r3, #2
 800905e:	4413      	add	r3, r2
 8009060:	009b      	lsls	r3, r3, #2
 8009062:	4a13      	ldr	r2, [pc, #76]	@ (80090b0 <vTaskSwitchContext+0xb4>)
 8009064:	4413      	add	r3, r2
 8009066:	60bb      	str	r3, [r7, #8]
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	685a      	ldr	r2, [r3, #4]
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	605a      	str	r2, [r3, #4]
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	685a      	ldr	r2, [r3, #4]
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	3308      	adds	r3, #8
 800907a:	429a      	cmp	r2, r3
 800907c:	d104      	bne.n	8009088 <vTaskSwitchContext+0x8c>
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	685a      	ldr	r2, [r3, #4]
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	605a      	str	r2, [r3, #4]
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	4a09      	ldr	r2, [pc, #36]	@ (80090b4 <vTaskSwitchContext+0xb8>)
 8009090:	6013      	str	r3, [r2, #0]
 8009092:	4a06      	ldr	r2, [pc, #24]	@ (80090ac <vTaskSwitchContext+0xb0>)
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	6013      	str	r3, [r2, #0]
}
 8009098:	bf00      	nop
 800909a:	3714      	adds	r7, #20
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr
 80090a4:	200090d4 	.word	0x200090d4
 80090a8:	200090c0 	.word	0x200090c0
 80090ac:	200090b4 	.word	0x200090b4
 80090b0:	20008bdc 	.word	0x20008bdc
 80090b4:	20008bd8 	.word	0x20008bd8

080090b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b084      	sub	sp, #16
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d10b      	bne.n	80090e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80090c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090cc:	f383 8811 	msr	BASEPRI, r3
 80090d0:	f3bf 8f6f 	isb	sy
 80090d4:	f3bf 8f4f 	dsb	sy
 80090d8:	60fb      	str	r3, [r7, #12]
}
 80090da:	bf00      	nop
 80090dc:	bf00      	nop
 80090de:	e7fd      	b.n	80090dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090e0:	4b07      	ldr	r3, [pc, #28]	@ (8009100 <vTaskPlaceOnEventList+0x48>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	3318      	adds	r3, #24
 80090e6:	4619      	mov	r1, r3
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f7fe fe70 	bl	8007dce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80090ee:	2101      	movs	r1, #1
 80090f0:	6838      	ldr	r0, [r7, #0]
 80090f2:	f000 faa9 	bl	8009648 <prvAddCurrentTaskToDelayedList>
}
 80090f6:	bf00      	nop
 80090f8:	3710      	adds	r7, #16
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	20008bd8 	.word	0x20008bd8

08009104 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009104:	b580      	push	{r7, lr}
 8009106:	b086      	sub	sp, #24
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10b      	bne.n	800912e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800911a:	f383 8811 	msr	BASEPRI, r3
 800911e:	f3bf 8f6f 	isb	sy
 8009122:	f3bf 8f4f 	dsb	sy
 8009126:	617b      	str	r3, [r7, #20]
}
 8009128:	bf00      	nop
 800912a:	bf00      	nop
 800912c:	e7fd      	b.n	800912a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800912e:	4b0a      	ldr	r3, [pc, #40]	@ (8009158 <vTaskPlaceOnEventListRestricted+0x54>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	3318      	adds	r3, #24
 8009134:	4619      	mov	r1, r3
 8009136:	68f8      	ldr	r0, [r7, #12]
 8009138:	f7fe fe25 	bl	8007d86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d002      	beq.n	8009148 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009142:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009146:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009148:	6879      	ldr	r1, [r7, #4]
 800914a:	68b8      	ldr	r0, [r7, #8]
 800914c:	f000 fa7c 	bl	8009648 <prvAddCurrentTaskToDelayedList>
	}
 8009150:	bf00      	nop
 8009152:	3718      	adds	r7, #24
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}
 8009158:	20008bd8 	.word	0x20008bd8

0800915c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b086      	sub	sp, #24
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	68db      	ldr	r3, [r3, #12]
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d10b      	bne.n	800918a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009176:	f383 8811 	msr	BASEPRI, r3
 800917a:	f3bf 8f6f 	isb	sy
 800917e:	f3bf 8f4f 	dsb	sy
 8009182:	60fb      	str	r3, [r7, #12]
}
 8009184:	bf00      	nop
 8009186:	bf00      	nop
 8009188:	e7fd      	b.n	8009186 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	3318      	adds	r3, #24
 800918e:	4618      	mov	r0, r3
 8009190:	f7fe fe56 	bl	8007e40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009194:	4b1d      	ldr	r3, [pc, #116]	@ (800920c <xTaskRemoveFromEventList+0xb0>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d11d      	bne.n	80091d8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	3304      	adds	r3, #4
 80091a0:	4618      	mov	r0, r3
 80091a2:	f7fe fe4d 	bl	8007e40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091aa:	4b19      	ldr	r3, [pc, #100]	@ (8009210 <xTaskRemoveFromEventList+0xb4>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d903      	bls.n	80091ba <xTaskRemoveFromEventList+0x5e>
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b6:	4a16      	ldr	r2, [pc, #88]	@ (8009210 <xTaskRemoveFromEventList+0xb4>)
 80091b8:	6013      	str	r3, [r2, #0]
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091be:	4613      	mov	r3, r2
 80091c0:	009b      	lsls	r3, r3, #2
 80091c2:	4413      	add	r3, r2
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	4a13      	ldr	r2, [pc, #76]	@ (8009214 <xTaskRemoveFromEventList+0xb8>)
 80091c8:	441a      	add	r2, r3
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	3304      	adds	r3, #4
 80091ce:	4619      	mov	r1, r3
 80091d0:	4610      	mov	r0, r2
 80091d2:	f7fe fdd8 	bl	8007d86 <vListInsertEnd>
 80091d6:	e005      	b.n	80091e4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	3318      	adds	r3, #24
 80091dc:	4619      	mov	r1, r3
 80091de:	480e      	ldr	r0, [pc, #56]	@ (8009218 <xTaskRemoveFromEventList+0xbc>)
 80091e0:	f7fe fdd1 	bl	8007d86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091e8:	4b0c      	ldr	r3, [pc, #48]	@ (800921c <xTaskRemoveFromEventList+0xc0>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d905      	bls.n	80091fe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80091f2:	2301      	movs	r3, #1
 80091f4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80091f6:	4b0a      	ldr	r3, [pc, #40]	@ (8009220 <xTaskRemoveFromEventList+0xc4>)
 80091f8:	2201      	movs	r2, #1
 80091fa:	601a      	str	r2, [r3, #0]
 80091fc:	e001      	b.n	8009202 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80091fe:	2300      	movs	r3, #0
 8009200:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009202:	697b      	ldr	r3, [r7, #20]
}
 8009204:	4618      	mov	r0, r3
 8009206:	3718      	adds	r7, #24
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}
 800920c:	200090d4 	.word	0x200090d4
 8009210:	200090b4 	.word	0x200090b4
 8009214:	20008bdc 	.word	0x20008bdc
 8009218:	2000906c 	.word	0x2000906c
 800921c:	20008bd8 	.word	0x20008bd8
 8009220:	200090c0 	.word	0x200090c0

08009224 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d10b      	bne.n	800924a <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009236:	f383 8811 	msr	BASEPRI, r3
 800923a:	f3bf 8f6f 	isb	sy
 800923e:	f3bf 8f4f 	dsb	sy
 8009242:	60fb      	str	r3, [r7, #12]
}
 8009244:	bf00      	nop
 8009246:	bf00      	nop
 8009248:	e7fd      	b.n	8009246 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800924a:	f000 fedd 	bl	800a008 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800924e:	4b07      	ldr	r3, [pc, #28]	@ (800926c <vTaskSetTimeOutState+0x48>)
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8009256:	4b06      	ldr	r3, [pc, #24]	@ (8009270 <vTaskSetTimeOutState+0x4c>)
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800925e:	f000 ff05 	bl	800a06c <vPortExitCritical>
}
 8009262:	bf00      	nop
 8009264:	3710      	adds	r7, #16
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}
 800926a:	bf00      	nop
 800926c:	200090c4 	.word	0x200090c4
 8009270:	200090b0 	.word	0x200090b0

08009274 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009274:	b480      	push	{r7}
 8009276:	b083      	sub	sp, #12
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800927c:	4b06      	ldr	r3, [pc, #24]	@ (8009298 <vTaskInternalSetTimeOutState+0x24>)
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009284:	4b05      	ldr	r3, [pc, #20]	@ (800929c <vTaskInternalSetTimeOutState+0x28>)
 8009286:	681a      	ldr	r2, [r3, #0]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	605a      	str	r2, [r3, #4]
}
 800928c:	bf00      	nop
 800928e:	370c      	adds	r7, #12
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr
 8009298:	200090c4 	.word	0x200090c4
 800929c:	200090b0 	.word	0x200090b0

080092a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b088      	sub	sp, #32
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d10b      	bne.n	80092c8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80092b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b4:	f383 8811 	msr	BASEPRI, r3
 80092b8:	f3bf 8f6f 	isb	sy
 80092bc:	f3bf 8f4f 	dsb	sy
 80092c0:	613b      	str	r3, [r7, #16]
}
 80092c2:	bf00      	nop
 80092c4:	bf00      	nop
 80092c6:	e7fd      	b.n	80092c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d10b      	bne.n	80092e6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80092ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d2:	f383 8811 	msr	BASEPRI, r3
 80092d6:	f3bf 8f6f 	isb	sy
 80092da:	f3bf 8f4f 	dsb	sy
 80092de:	60fb      	str	r3, [r7, #12]
}
 80092e0:	bf00      	nop
 80092e2:	bf00      	nop
 80092e4:	e7fd      	b.n	80092e2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80092e6:	f000 fe8f 	bl	800a008 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80092ea:	4b1d      	ldr	r3, [pc, #116]	@ (8009360 <xTaskCheckForTimeOut+0xc0>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	69ba      	ldr	r2, [r7, #24]
 80092f6:	1ad3      	subs	r3, r2, r3
 80092f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009302:	d102      	bne.n	800930a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009304:	2300      	movs	r3, #0
 8009306:	61fb      	str	r3, [r7, #28]
 8009308:	e023      	b.n	8009352 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	4b15      	ldr	r3, [pc, #84]	@ (8009364 <xTaskCheckForTimeOut+0xc4>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	429a      	cmp	r2, r3
 8009314:	d007      	beq.n	8009326 <xTaskCheckForTimeOut+0x86>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	69ba      	ldr	r2, [r7, #24]
 800931c:	429a      	cmp	r2, r3
 800931e:	d302      	bcc.n	8009326 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009320:	2301      	movs	r3, #1
 8009322:	61fb      	str	r3, [r7, #28]
 8009324:	e015      	b.n	8009352 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	697a      	ldr	r2, [r7, #20]
 800932c:	429a      	cmp	r2, r3
 800932e:	d20b      	bcs.n	8009348 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	1ad2      	subs	r2, r2, r3
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f7ff ff99 	bl	8009274 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009342:	2300      	movs	r3, #0
 8009344:	61fb      	str	r3, [r7, #28]
 8009346:	e004      	b.n	8009352 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	2200      	movs	r2, #0
 800934c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800934e:	2301      	movs	r3, #1
 8009350:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009352:	f000 fe8b 	bl	800a06c <vPortExitCritical>

	return xReturn;
 8009356:	69fb      	ldr	r3, [r7, #28]
}
 8009358:	4618      	mov	r0, r3
 800935a:	3720      	adds	r7, #32
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}
 8009360:	200090b0 	.word	0x200090b0
 8009364:	200090c4 	.word	0x200090c4

08009368 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009368:	b480      	push	{r7}
 800936a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800936c:	4b03      	ldr	r3, [pc, #12]	@ (800937c <vTaskMissedYield+0x14>)
 800936e:	2201      	movs	r2, #1
 8009370:	601a      	str	r2, [r3, #0]
}
 8009372:	bf00      	nop
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr
 800937c:	200090c0 	.word	0x200090c0

08009380 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b082      	sub	sp, #8
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009388:	f000 f852 	bl	8009430 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800938c:	4b06      	ldr	r3, [pc, #24]	@ (80093a8 <prvIdleTask+0x28>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	2b01      	cmp	r3, #1
 8009392:	d9f9      	bls.n	8009388 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009394:	4b05      	ldr	r3, [pc, #20]	@ (80093ac <prvIdleTask+0x2c>)
 8009396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800939a:	601a      	str	r2, [r3, #0]
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80093a4:	e7f0      	b.n	8009388 <prvIdleTask+0x8>
 80093a6:	bf00      	nop
 80093a8:	20008bdc 	.word	0x20008bdc
 80093ac:	e000ed04 	.word	0xe000ed04

080093b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093b6:	2300      	movs	r3, #0
 80093b8:	607b      	str	r3, [r7, #4]
 80093ba:	e00c      	b.n	80093d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	4613      	mov	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4413      	add	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	4a12      	ldr	r2, [pc, #72]	@ (8009410 <prvInitialiseTaskLists+0x60>)
 80093c8:	4413      	add	r3, r2
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7fe fcae 	bl	8007d2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	3301      	adds	r3, #1
 80093d4:	607b      	str	r3, [r7, #4]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2b37      	cmp	r3, #55	@ 0x37
 80093da:	d9ef      	bls.n	80093bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80093dc:	480d      	ldr	r0, [pc, #52]	@ (8009414 <prvInitialiseTaskLists+0x64>)
 80093de:	f7fe fca5 	bl	8007d2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80093e2:	480d      	ldr	r0, [pc, #52]	@ (8009418 <prvInitialiseTaskLists+0x68>)
 80093e4:	f7fe fca2 	bl	8007d2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80093e8:	480c      	ldr	r0, [pc, #48]	@ (800941c <prvInitialiseTaskLists+0x6c>)
 80093ea:	f7fe fc9f 	bl	8007d2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80093ee:	480c      	ldr	r0, [pc, #48]	@ (8009420 <prvInitialiseTaskLists+0x70>)
 80093f0:	f7fe fc9c 	bl	8007d2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093f4:	480b      	ldr	r0, [pc, #44]	@ (8009424 <prvInitialiseTaskLists+0x74>)
 80093f6:	f7fe fc99 	bl	8007d2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009428 <prvInitialiseTaskLists+0x78>)
 80093fc:	4a05      	ldr	r2, [pc, #20]	@ (8009414 <prvInitialiseTaskLists+0x64>)
 80093fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009400:	4b0a      	ldr	r3, [pc, #40]	@ (800942c <prvInitialiseTaskLists+0x7c>)
 8009402:	4a05      	ldr	r2, [pc, #20]	@ (8009418 <prvInitialiseTaskLists+0x68>)
 8009404:	601a      	str	r2, [r3, #0]
}
 8009406:	bf00      	nop
 8009408:	3708      	adds	r7, #8
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	20008bdc 	.word	0x20008bdc
 8009414:	2000903c 	.word	0x2000903c
 8009418:	20009050 	.word	0x20009050
 800941c:	2000906c 	.word	0x2000906c
 8009420:	20009080 	.word	0x20009080
 8009424:	20009098 	.word	0x20009098
 8009428:	20009064 	.word	0x20009064
 800942c:	20009068 	.word	0x20009068

08009430 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b082      	sub	sp, #8
 8009434:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009436:	e019      	b.n	800946c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009438:	f000 fde6 	bl	800a008 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800943c:	4b10      	ldr	r3, [pc, #64]	@ (8009480 <prvCheckTasksWaitingTermination+0x50>)
 800943e:	68db      	ldr	r3, [r3, #12]
 8009440:	68db      	ldr	r3, [r3, #12]
 8009442:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	3304      	adds	r3, #4
 8009448:	4618      	mov	r0, r3
 800944a:	f7fe fcf9 	bl	8007e40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800944e:	4b0d      	ldr	r3, [pc, #52]	@ (8009484 <prvCheckTasksWaitingTermination+0x54>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	3b01      	subs	r3, #1
 8009454:	4a0b      	ldr	r2, [pc, #44]	@ (8009484 <prvCheckTasksWaitingTermination+0x54>)
 8009456:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009458:	4b0b      	ldr	r3, [pc, #44]	@ (8009488 <prvCheckTasksWaitingTermination+0x58>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	3b01      	subs	r3, #1
 800945e:	4a0a      	ldr	r2, [pc, #40]	@ (8009488 <prvCheckTasksWaitingTermination+0x58>)
 8009460:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009462:	f000 fe03 	bl	800a06c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f810 	bl	800948c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800946c:	4b06      	ldr	r3, [pc, #24]	@ (8009488 <prvCheckTasksWaitingTermination+0x58>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d1e1      	bne.n	8009438 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009474:	bf00      	nop
 8009476:	bf00      	nop
 8009478:	3708      	adds	r7, #8
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
 800947e:	bf00      	nop
 8009480:	20009080 	.word	0x20009080
 8009484:	200090ac 	.word	0x200090ac
 8009488:	20009094 	.word	0x20009094

0800948c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800948c:	b580      	push	{r7, lr}
 800948e:	b084      	sub	sp, #16
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800949a:	2b00      	cmp	r3, #0
 800949c:	d108      	bne.n	80094b0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094a2:	4618      	mov	r0, r3
 80094a4:	f000 ffa0 	bl	800a3e8 <vPortFree>
				vPortFree( pxTCB );
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 ff9d 	bl	800a3e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80094ae:	e019      	b.n	80094e4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80094b6:	2b01      	cmp	r3, #1
 80094b8:	d103      	bne.n	80094c2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 ff94 	bl	800a3e8 <vPortFree>
	}
 80094c0:	e010      	b.n	80094e4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80094c8:	2b02      	cmp	r3, #2
 80094ca:	d00b      	beq.n	80094e4 <prvDeleteTCB+0x58>
	__asm volatile
 80094cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d0:	f383 8811 	msr	BASEPRI, r3
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	f3bf 8f4f 	dsb	sy
 80094dc:	60fb      	str	r3, [r7, #12]
}
 80094de:	bf00      	nop
 80094e0:	bf00      	nop
 80094e2:	e7fd      	b.n	80094e0 <prvDeleteTCB+0x54>
	}
 80094e4:	bf00      	nop
 80094e6:	3710      	adds	r7, #16
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009524 <prvResetNextTaskUnblockTime+0x38>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d104      	bne.n	8009506 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009528 <prvResetNextTaskUnblockTime+0x3c>)
 80094fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009502:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009504:	e008      	b.n	8009518 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009506:	4b07      	ldr	r3, [pc, #28]	@ (8009524 <prvResetNextTaskUnblockTime+0x38>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	68db      	ldr	r3, [r3, #12]
 800950e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	4a04      	ldr	r2, [pc, #16]	@ (8009528 <prvResetNextTaskUnblockTime+0x3c>)
 8009516:	6013      	str	r3, [r2, #0]
}
 8009518:	bf00      	nop
 800951a:	370c      	adds	r7, #12
 800951c:	46bd      	mov	sp, r7
 800951e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009522:	4770      	bx	lr
 8009524:	20009064 	.word	0x20009064
 8009528:	200090cc 	.word	0x200090cc

0800952c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009532:	4b0b      	ldr	r3, [pc, #44]	@ (8009560 <xTaskGetSchedulerState+0x34>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d102      	bne.n	8009540 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800953a:	2301      	movs	r3, #1
 800953c:	607b      	str	r3, [r7, #4]
 800953e:	e008      	b.n	8009552 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009540:	4b08      	ldr	r3, [pc, #32]	@ (8009564 <xTaskGetSchedulerState+0x38>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d102      	bne.n	800954e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009548:	2302      	movs	r3, #2
 800954a:	607b      	str	r3, [r7, #4]
 800954c:	e001      	b.n	8009552 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800954e:	2300      	movs	r3, #0
 8009550:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009552:	687b      	ldr	r3, [r7, #4]
	}
 8009554:	4618      	mov	r0, r3
 8009556:	370c      	adds	r7, #12
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr
 8009560:	200090b8 	.word	0x200090b8
 8009564:	200090d4 	.word	0x200090d4

08009568 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009568:	b580      	push	{r7, lr}
 800956a:	b086      	sub	sp, #24
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009574:	2300      	movs	r3, #0
 8009576:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d058      	beq.n	8009630 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800957e:	4b2f      	ldr	r3, [pc, #188]	@ (800963c <xTaskPriorityDisinherit+0xd4>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	693a      	ldr	r2, [r7, #16]
 8009584:	429a      	cmp	r2, r3
 8009586:	d00b      	beq.n	80095a0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800958c:	f383 8811 	msr	BASEPRI, r3
 8009590:	f3bf 8f6f 	isb	sy
 8009594:	f3bf 8f4f 	dsb	sy
 8009598:	60fb      	str	r3, [r7, #12]
}
 800959a:	bf00      	nop
 800959c:	bf00      	nop
 800959e:	e7fd      	b.n	800959c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d10b      	bne.n	80095c0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80095a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ac:	f383 8811 	msr	BASEPRI, r3
 80095b0:	f3bf 8f6f 	isb	sy
 80095b4:	f3bf 8f4f 	dsb	sy
 80095b8:	60bb      	str	r3, [r7, #8]
}
 80095ba:	bf00      	nop
 80095bc:	bf00      	nop
 80095be:	e7fd      	b.n	80095bc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095c4:	1e5a      	subs	r2, r3, #1
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d02c      	beq.n	8009630 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d128      	bne.n	8009630 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	3304      	adds	r3, #4
 80095e2:	4618      	mov	r0, r3
 80095e4:	f7fe fc2c 	bl	8007e40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80095fc:	693b      	ldr	r3, [r7, #16]
 80095fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009600:	4b0f      	ldr	r3, [pc, #60]	@ (8009640 <xTaskPriorityDisinherit+0xd8>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	429a      	cmp	r2, r3
 8009606:	d903      	bls.n	8009610 <xTaskPriorityDisinherit+0xa8>
 8009608:	693b      	ldr	r3, [r7, #16]
 800960a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800960c:	4a0c      	ldr	r2, [pc, #48]	@ (8009640 <xTaskPriorityDisinherit+0xd8>)
 800960e:	6013      	str	r3, [r2, #0]
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009614:	4613      	mov	r3, r2
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	4413      	add	r3, r2
 800961a:	009b      	lsls	r3, r3, #2
 800961c:	4a09      	ldr	r2, [pc, #36]	@ (8009644 <xTaskPriorityDisinherit+0xdc>)
 800961e:	441a      	add	r2, r3
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	3304      	adds	r3, #4
 8009624:	4619      	mov	r1, r3
 8009626:	4610      	mov	r0, r2
 8009628:	f7fe fbad 	bl	8007d86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800962c:	2301      	movs	r3, #1
 800962e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009630:	697b      	ldr	r3, [r7, #20]
	}
 8009632:	4618      	mov	r0, r3
 8009634:	3718      	adds	r7, #24
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
 800963a:	bf00      	nop
 800963c:	20008bd8 	.word	0x20008bd8
 8009640:	200090b4 	.word	0x200090b4
 8009644:	20008bdc 	.word	0x20008bdc

08009648 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b084      	sub	sp, #16
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009652:	4b21      	ldr	r3, [pc, #132]	@ (80096d8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009658:	4b20      	ldr	r3, [pc, #128]	@ (80096dc <prvAddCurrentTaskToDelayedList+0x94>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	3304      	adds	r3, #4
 800965e:	4618      	mov	r0, r3
 8009660:	f7fe fbee 	bl	8007e40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800966a:	d10a      	bne.n	8009682 <prvAddCurrentTaskToDelayedList+0x3a>
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d007      	beq.n	8009682 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009672:	4b1a      	ldr	r3, [pc, #104]	@ (80096dc <prvAddCurrentTaskToDelayedList+0x94>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	3304      	adds	r3, #4
 8009678:	4619      	mov	r1, r3
 800967a:	4819      	ldr	r0, [pc, #100]	@ (80096e0 <prvAddCurrentTaskToDelayedList+0x98>)
 800967c:	f7fe fb83 	bl	8007d86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009680:	e026      	b.n	80096d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009682:	68fa      	ldr	r2, [r7, #12]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4413      	add	r3, r2
 8009688:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800968a:	4b14      	ldr	r3, [pc, #80]	@ (80096dc <prvAddCurrentTaskToDelayedList+0x94>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	68ba      	ldr	r2, [r7, #8]
 8009690:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009692:	68ba      	ldr	r2, [r7, #8]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	429a      	cmp	r2, r3
 8009698:	d209      	bcs.n	80096ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800969a:	4b12      	ldr	r3, [pc, #72]	@ (80096e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	4b0f      	ldr	r3, [pc, #60]	@ (80096dc <prvAddCurrentTaskToDelayedList+0x94>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	3304      	adds	r3, #4
 80096a4:	4619      	mov	r1, r3
 80096a6:	4610      	mov	r0, r2
 80096a8:	f7fe fb91 	bl	8007dce <vListInsert>
}
 80096ac:	e010      	b.n	80096d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096ae:	4b0e      	ldr	r3, [pc, #56]	@ (80096e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	4b0a      	ldr	r3, [pc, #40]	@ (80096dc <prvAddCurrentTaskToDelayedList+0x94>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	3304      	adds	r3, #4
 80096b8:	4619      	mov	r1, r3
 80096ba:	4610      	mov	r0, r2
 80096bc:	f7fe fb87 	bl	8007dce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80096c0:	4b0a      	ldr	r3, [pc, #40]	@ (80096ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68ba      	ldr	r2, [r7, #8]
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d202      	bcs.n	80096d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80096ca:	4a08      	ldr	r2, [pc, #32]	@ (80096ec <prvAddCurrentTaskToDelayedList+0xa4>)
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	6013      	str	r3, [r2, #0]
}
 80096d0:	bf00      	nop
 80096d2:	3710      	adds	r7, #16
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}
 80096d8:	200090b0 	.word	0x200090b0
 80096dc:	20008bd8 	.word	0x20008bd8
 80096e0:	20009098 	.word	0x20009098
 80096e4:	20009068 	.word	0x20009068
 80096e8:	20009064 	.word	0x20009064
 80096ec:	200090cc 	.word	0x200090cc

080096f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b08a      	sub	sp, #40	@ 0x28
 80096f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80096f6:	2300      	movs	r3, #0
 80096f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80096fa:	f000 fb13 	bl	8009d24 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80096fe:	4b1d      	ldr	r3, [pc, #116]	@ (8009774 <xTimerCreateTimerTask+0x84>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d021      	beq.n	800974a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009706:	2300      	movs	r3, #0
 8009708:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800970a:	2300      	movs	r3, #0
 800970c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800970e:	1d3a      	adds	r2, r7, #4
 8009710:	f107 0108 	add.w	r1, r7, #8
 8009714:	f107 030c 	add.w	r3, r7, #12
 8009718:	4618      	mov	r0, r3
 800971a:	f7fe faed 	bl	8007cf8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800971e:	6879      	ldr	r1, [r7, #4]
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	68fa      	ldr	r2, [r7, #12]
 8009724:	9202      	str	r2, [sp, #8]
 8009726:	9301      	str	r3, [sp, #4]
 8009728:	2302      	movs	r3, #2
 800972a:	9300      	str	r3, [sp, #0]
 800972c:	2300      	movs	r3, #0
 800972e:	460a      	mov	r2, r1
 8009730:	4911      	ldr	r1, [pc, #68]	@ (8009778 <xTimerCreateTimerTask+0x88>)
 8009732:	4812      	ldr	r0, [pc, #72]	@ (800977c <xTimerCreateTimerTask+0x8c>)
 8009734:	f7ff f8a8 	bl	8008888 <xTaskCreateStatic>
 8009738:	4603      	mov	r3, r0
 800973a:	4a11      	ldr	r2, [pc, #68]	@ (8009780 <xTimerCreateTimerTask+0x90>)
 800973c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800973e:	4b10      	ldr	r3, [pc, #64]	@ (8009780 <xTimerCreateTimerTask+0x90>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d001      	beq.n	800974a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009746:	2301      	movs	r3, #1
 8009748:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d10b      	bne.n	8009768 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009754:	f383 8811 	msr	BASEPRI, r3
 8009758:	f3bf 8f6f 	isb	sy
 800975c:	f3bf 8f4f 	dsb	sy
 8009760:	613b      	str	r3, [r7, #16]
}
 8009762:	bf00      	nop
 8009764:	bf00      	nop
 8009766:	e7fd      	b.n	8009764 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009768:	697b      	ldr	r3, [r7, #20]
}
 800976a:	4618      	mov	r0, r3
 800976c:	3718      	adds	r7, #24
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	20009108 	.word	0x20009108
 8009778:	0801a870 	.word	0x0801a870
 800977c:	080098bd 	.word	0x080098bd
 8009780:	2000910c 	.word	0x2000910c

08009784 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b08a      	sub	sp, #40	@ 0x28
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	607a      	str	r2, [r7, #4]
 8009790:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009792:	2300      	movs	r3, #0
 8009794:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d10b      	bne.n	80097b4 <xTimerGenericCommand+0x30>
	__asm volatile
 800979c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a0:	f383 8811 	msr	BASEPRI, r3
 80097a4:	f3bf 8f6f 	isb	sy
 80097a8:	f3bf 8f4f 	dsb	sy
 80097ac:	623b      	str	r3, [r7, #32]
}
 80097ae:	bf00      	nop
 80097b0:	bf00      	nop
 80097b2:	e7fd      	b.n	80097b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80097b4:	4b19      	ldr	r3, [pc, #100]	@ (800981c <xTimerGenericCommand+0x98>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d02a      	beq.n	8009812 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	2b05      	cmp	r3, #5
 80097cc:	dc18      	bgt.n	8009800 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80097ce:	f7ff fead 	bl	800952c <xTaskGetSchedulerState>
 80097d2:	4603      	mov	r3, r0
 80097d4:	2b02      	cmp	r3, #2
 80097d6:	d109      	bne.n	80097ec <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80097d8:	4b10      	ldr	r3, [pc, #64]	@ (800981c <xTimerGenericCommand+0x98>)
 80097da:	6818      	ldr	r0, [r3, #0]
 80097dc:	f107 0110 	add.w	r1, r7, #16
 80097e0:	2300      	movs	r3, #0
 80097e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097e4:	f7fe fc60 	bl	80080a8 <xQueueGenericSend>
 80097e8:	6278      	str	r0, [r7, #36]	@ 0x24
 80097ea:	e012      	b.n	8009812 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80097ec:	4b0b      	ldr	r3, [pc, #44]	@ (800981c <xTimerGenericCommand+0x98>)
 80097ee:	6818      	ldr	r0, [r3, #0]
 80097f0:	f107 0110 	add.w	r1, r7, #16
 80097f4:	2300      	movs	r3, #0
 80097f6:	2200      	movs	r2, #0
 80097f8:	f7fe fc56 	bl	80080a8 <xQueueGenericSend>
 80097fc:	6278      	str	r0, [r7, #36]	@ 0x24
 80097fe:	e008      	b.n	8009812 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009800:	4b06      	ldr	r3, [pc, #24]	@ (800981c <xTimerGenericCommand+0x98>)
 8009802:	6818      	ldr	r0, [r3, #0]
 8009804:	f107 0110 	add.w	r1, r7, #16
 8009808:	2300      	movs	r3, #0
 800980a:	683a      	ldr	r2, [r7, #0]
 800980c:	f7fe fd4e 	bl	80082ac <xQueueGenericSendFromISR>
 8009810:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009814:	4618      	mov	r0, r3
 8009816:	3728      	adds	r7, #40	@ 0x28
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}
 800981c:	20009108 	.word	0x20009108

08009820 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b088      	sub	sp, #32
 8009824:	af02      	add	r7, sp, #8
 8009826:	6078      	str	r0, [r7, #4]
 8009828:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800982a:	4b23      	ldr	r3, [pc, #140]	@ (80098b8 <prvProcessExpiredTimer+0x98>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	68db      	ldr	r3, [r3, #12]
 8009830:	68db      	ldr	r3, [r3, #12]
 8009832:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	3304      	adds	r3, #4
 8009838:	4618      	mov	r0, r3
 800983a:	f7fe fb01 	bl	8007e40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009844:	f003 0304 	and.w	r3, r3, #4
 8009848:	2b00      	cmp	r3, #0
 800984a:	d023      	beq.n	8009894 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	699a      	ldr	r2, [r3, #24]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	18d1      	adds	r1, r2, r3
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	683a      	ldr	r2, [r7, #0]
 8009858:	6978      	ldr	r0, [r7, #20]
 800985a:	f000 f8d5 	bl	8009a08 <prvInsertTimerInActiveList>
 800985e:	4603      	mov	r3, r0
 8009860:	2b00      	cmp	r3, #0
 8009862:	d020      	beq.n	80098a6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009864:	2300      	movs	r3, #0
 8009866:	9300      	str	r3, [sp, #0]
 8009868:	2300      	movs	r3, #0
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	2100      	movs	r1, #0
 800986e:	6978      	ldr	r0, [r7, #20]
 8009870:	f7ff ff88 	bl	8009784 <xTimerGenericCommand>
 8009874:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d114      	bne.n	80098a6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800987c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009880:	f383 8811 	msr	BASEPRI, r3
 8009884:	f3bf 8f6f 	isb	sy
 8009888:	f3bf 8f4f 	dsb	sy
 800988c:	60fb      	str	r3, [r7, #12]
}
 800988e:	bf00      	nop
 8009890:	bf00      	nop
 8009892:	e7fd      	b.n	8009890 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800989a:	f023 0301 	bic.w	r3, r3, #1
 800989e:	b2da      	uxtb	r2, r3
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	6978      	ldr	r0, [r7, #20]
 80098ac:	4798      	blx	r3
}
 80098ae:	bf00      	nop
 80098b0:	3718      	adds	r7, #24
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}
 80098b6:	bf00      	nop
 80098b8:	20009100 	.word	0x20009100

080098bc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098c4:	f107 0308 	add.w	r3, r7, #8
 80098c8:	4618      	mov	r0, r3
 80098ca:	f000 f859 	bl	8009980 <prvGetNextExpireTime>
 80098ce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	4619      	mov	r1, r3
 80098d4:	68f8      	ldr	r0, [r7, #12]
 80098d6:	f000 f805 	bl	80098e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80098da:	f000 f8d7 	bl	8009a8c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098de:	bf00      	nop
 80098e0:	e7f0      	b.n	80098c4 <prvTimerTask+0x8>
	...

080098e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80098ee:	f7ff fa0f 	bl	8008d10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80098f2:	f107 0308 	add.w	r3, r7, #8
 80098f6:	4618      	mov	r0, r3
 80098f8:	f000 f866 	bl	80099c8 <prvSampleTimeNow>
 80098fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d130      	bne.n	8009966 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d10a      	bne.n	8009920 <prvProcessTimerOrBlockTask+0x3c>
 800990a:	687a      	ldr	r2, [r7, #4]
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	429a      	cmp	r2, r3
 8009910:	d806      	bhi.n	8009920 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009912:	f7ff fa0b 	bl	8008d2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009916:	68f9      	ldr	r1, [r7, #12]
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f7ff ff81 	bl	8009820 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800991e:	e024      	b.n	800996a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d008      	beq.n	8009938 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009926:	4b13      	ldr	r3, [pc, #76]	@ (8009974 <prvProcessTimerOrBlockTask+0x90>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d101      	bne.n	8009934 <prvProcessTimerOrBlockTask+0x50>
 8009930:	2301      	movs	r3, #1
 8009932:	e000      	b.n	8009936 <prvProcessTimerOrBlockTask+0x52>
 8009934:	2300      	movs	r3, #0
 8009936:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009938:	4b0f      	ldr	r3, [pc, #60]	@ (8009978 <prvProcessTimerOrBlockTask+0x94>)
 800993a:	6818      	ldr	r0, [r3, #0]
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	1ad3      	subs	r3, r2, r3
 8009942:	683a      	ldr	r2, [r7, #0]
 8009944:	4619      	mov	r1, r3
 8009946:	f7fe ff6b 	bl	8008820 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800994a:	f7ff f9ef 	bl	8008d2c <xTaskResumeAll>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d10a      	bne.n	800996a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009954:	4b09      	ldr	r3, [pc, #36]	@ (800997c <prvProcessTimerOrBlockTask+0x98>)
 8009956:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800995a:	601a      	str	r2, [r3, #0]
 800995c:	f3bf 8f4f 	dsb	sy
 8009960:	f3bf 8f6f 	isb	sy
}
 8009964:	e001      	b.n	800996a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009966:	f7ff f9e1 	bl	8008d2c <xTaskResumeAll>
}
 800996a:	bf00      	nop
 800996c:	3710      	adds	r7, #16
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	20009104 	.word	0x20009104
 8009978:	20009108 	.word	0x20009108
 800997c:	e000ed04 	.word	0xe000ed04

08009980 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009980:	b480      	push	{r7}
 8009982:	b085      	sub	sp, #20
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009988:	4b0e      	ldr	r3, [pc, #56]	@ (80099c4 <prvGetNextExpireTime+0x44>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d101      	bne.n	8009996 <prvGetNextExpireTime+0x16>
 8009992:	2201      	movs	r2, #1
 8009994:	e000      	b.n	8009998 <prvGetNextExpireTime+0x18>
 8009996:	2200      	movs	r2, #0
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d105      	bne.n	80099b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80099a4:	4b07      	ldr	r3, [pc, #28]	@ (80099c4 <prvGetNextExpireTime+0x44>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	60fb      	str	r3, [r7, #12]
 80099ae:	e001      	b.n	80099b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80099b0:	2300      	movs	r3, #0
 80099b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80099b4:	68fb      	ldr	r3, [r7, #12]
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	3714      	adds	r7, #20
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr
 80099c2:	bf00      	nop
 80099c4:	20009100 	.word	0x20009100

080099c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b084      	sub	sp, #16
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80099d0:	f7ff fa4a 	bl	8008e68 <xTaskGetTickCount>
 80099d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80099d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009a04 <prvSampleTimeNow+0x3c>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	68fa      	ldr	r2, [r7, #12]
 80099dc:	429a      	cmp	r2, r3
 80099de:	d205      	bcs.n	80099ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80099e0:	f000 f93a 	bl	8009c58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2201      	movs	r2, #1
 80099e8:	601a      	str	r2, [r3, #0]
 80099ea:	e002      	b.n	80099f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80099f2:	4a04      	ldr	r2, [pc, #16]	@ (8009a04 <prvSampleTimeNow+0x3c>)
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80099f8:	68fb      	ldr	r3, [r7, #12]
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3710      	adds	r7, #16
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}
 8009a02:	bf00      	nop
 8009a04:	20009110 	.word	0x20009110

08009a08 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b086      	sub	sp, #24
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	60b9      	str	r1, [r7, #8]
 8009a12:	607a      	str	r2, [r7, #4]
 8009a14:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009a16:	2300      	movs	r3, #0
 8009a18:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	68ba      	ldr	r2, [r7, #8]
 8009a1e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009a26:	68ba      	ldr	r2, [r7, #8]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d812      	bhi.n	8009a54 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a2e:	687a      	ldr	r2, [r7, #4]
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	1ad2      	subs	r2, r2, r3
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	699b      	ldr	r3, [r3, #24]
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d302      	bcc.n	8009a42 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	617b      	str	r3, [r7, #20]
 8009a40:	e01b      	b.n	8009a7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a42:	4b10      	ldr	r3, [pc, #64]	@ (8009a84 <prvInsertTimerInActiveList+0x7c>)
 8009a44:	681a      	ldr	r2, [r3, #0]
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	3304      	adds	r3, #4
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	4610      	mov	r0, r2
 8009a4e:	f7fe f9be 	bl	8007dce <vListInsert>
 8009a52:	e012      	b.n	8009a7a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a54:	687a      	ldr	r2, [r7, #4]
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d206      	bcs.n	8009a6a <prvInsertTimerInActiveList+0x62>
 8009a5c:	68ba      	ldr	r2, [r7, #8]
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d302      	bcc.n	8009a6a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009a64:	2301      	movs	r3, #1
 8009a66:	617b      	str	r3, [r7, #20]
 8009a68:	e007      	b.n	8009a7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a6a:	4b07      	ldr	r3, [pc, #28]	@ (8009a88 <prvInsertTimerInActiveList+0x80>)
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	3304      	adds	r3, #4
 8009a72:	4619      	mov	r1, r3
 8009a74:	4610      	mov	r0, r2
 8009a76:	f7fe f9aa 	bl	8007dce <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a7a:	697b      	ldr	r3, [r7, #20]
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3718      	adds	r7, #24
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}
 8009a84:	20009104 	.word	0x20009104
 8009a88:	20009100 	.word	0x20009100

08009a8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b08e      	sub	sp, #56	@ 0x38
 8009a90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a92:	e0ce      	b.n	8009c32 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	da19      	bge.n	8009ace <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009a9a:	1d3b      	adds	r3, r7, #4
 8009a9c:	3304      	adds	r3, #4
 8009a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d10b      	bne.n	8009abe <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aaa:	f383 8811 	msr	BASEPRI, r3
 8009aae:	f3bf 8f6f 	isb	sy
 8009ab2:	f3bf 8f4f 	dsb	sy
 8009ab6:	61fb      	str	r3, [r7, #28]
}
 8009ab8:	bf00      	nop
 8009aba:	bf00      	nop
 8009abc:	e7fd      	b.n	8009aba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ac4:	6850      	ldr	r0, [r2, #4]
 8009ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ac8:	6892      	ldr	r2, [r2, #8]
 8009aca:	4611      	mov	r1, r2
 8009acc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	f2c0 80ae 	blt.w	8009c32 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009adc:	695b      	ldr	r3, [r3, #20]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d004      	beq.n	8009aec <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae4:	3304      	adds	r3, #4
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f7fe f9aa 	bl	8007e40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009aec:	463b      	mov	r3, r7
 8009aee:	4618      	mov	r0, r3
 8009af0:	f7ff ff6a 	bl	80099c8 <prvSampleTimeNow>
 8009af4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2b09      	cmp	r3, #9
 8009afa:	f200 8097 	bhi.w	8009c2c <prvProcessReceivedCommands+0x1a0>
 8009afe:	a201      	add	r2, pc, #4	@ (adr r2, 8009b04 <prvProcessReceivedCommands+0x78>)
 8009b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b04:	08009b2d 	.word	0x08009b2d
 8009b08:	08009b2d 	.word	0x08009b2d
 8009b0c:	08009b2d 	.word	0x08009b2d
 8009b10:	08009ba3 	.word	0x08009ba3
 8009b14:	08009bb7 	.word	0x08009bb7
 8009b18:	08009c03 	.word	0x08009c03
 8009b1c:	08009b2d 	.word	0x08009b2d
 8009b20:	08009b2d 	.word	0x08009b2d
 8009b24:	08009ba3 	.word	0x08009ba3
 8009b28:	08009bb7 	.word	0x08009bb7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b32:	f043 0301 	orr.w	r3, r3, #1
 8009b36:	b2da      	uxtb	r2, r3
 8009b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009b3e:	68ba      	ldr	r2, [r7, #8]
 8009b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b42:	699b      	ldr	r3, [r3, #24]
 8009b44:	18d1      	adds	r1, r2, r3
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b4c:	f7ff ff5c 	bl	8009a08 <prvInsertTimerInActiveList>
 8009b50:	4603      	mov	r3, r0
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d06c      	beq.n	8009c30 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b58:	6a1b      	ldr	r3, [r3, #32]
 8009b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b5c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b64:	f003 0304 	and.w	r3, r3, #4
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d061      	beq.n	8009c30 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b6c:	68ba      	ldr	r2, [r7, #8]
 8009b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b70:	699b      	ldr	r3, [r3, #24]
 8009b72:	441a      	add	r2, r3
 8009b74:	2300      	movs	r3, #0
 8009b76:	9300      	str	r3, [sp, #0]
 8009b78:	2300      	movs	r3, #0
 8009b7a:	2100      	movs	r1, #0
 8009b7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b7e:	f7ff fe01 	bl	8009784 <xTimerGenericCommand>
 8009b82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009b84:	6a3b      	ldr	r3, [r7, #32]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d152      	bne.n	8009c30 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8e:	f383 8811 	msr	BASEPRI, r3
 8009b92:	f3bf 8f6f 	isb	sy
 8009b96:	f3bf 8f4f 	dsb	sy
 8009b9a:	61bb      	str	r3, [r7, #24]
}
 8009b9c:	bf00      	nop
 8009b9e:	bf00      	nop
 8009ba0:	e7fd      	b.n	8009b9e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ba8:	f023 0301 	bic.w	r3, r3, #1
 8009bac:	b2da      	uxtb	r2, r3
 8009bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009bb4:	e03d      	b.n	8009c32 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009bbc:	f043 0301 	orr.w	r3, r3, #1
 8009bc0:	b2da      	uxtb	r2, r3
 8009bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009bc8:	68ba      	ldr	r2, [r7, #8]
 8009bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bcc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d10b      	bne.n	8009bee <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bda:	f383 8811 	msr	BASEPRI, r3
 8009bde:	f3bf 8f6f 	isb	sy
 8009be2:	f3bf 8f4f 	dsb	sy
 8009be6:	617b      	str	r3, [r7, #20]
}
 8009be8:	bf00      	nop
 8009bea:	bf00      	nop
 8009bec:	e7fd      	b.n	8009bea <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf0:	699a      	ldr	r2, [r3, #24]
 8009bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf4:	18d1      	adds	r1, r2, r3
 8009bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bfc:	f7ff ff04 	bl	8009a08 <prvInsertTimerInActiveList>
					break;
 8009c00:	e017      	b.n	8009c32 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c08:	f003 0302 	and.w	r3, r3, #2
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d103      	bne.n	8009c18 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009c10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c12:	f000 fbe9 	bl	800a3e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009c16:	e00c      	b.n	8009c32 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c1e:	f023 0301 	bic.w	r3, r3, #1
 8009c22:	b2da      	uxtb	r2, r3
 8009c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009c2a:	e002      	b.n	8009c32 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009c2c:	bf00      	nop
 8009c2e:	e000      	b.n	8009c32 <prvProcessReceivedCommands+0x1a6>
					break;
 8009c30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009c32:	4b08      	ldr	r3, [pc, #32]	@ (8009c54 <prvProcessReceivedCommands+0x1c8>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	1d39      	adds	r1, r7, #4
 8009c38:	2200      	movs	r2, #0
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f7fe fbd4 	bl	80083e8 <xQueueReceive>
 8009c40:	4603      	mov	r3, r0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	f47f af26 	bne.w	8009a94 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009c48:	bf00      	nop
 8009c4a:	bf00      	nop
 8009c4c:	3730      	adds	r7, #48	@ 0x30
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}
 8009c52:	bf00      	nop
 8009c54:	20009108 	.word	0x20009108

08009c58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b088      	sub	sp, #32
 8009c5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c5e:	e049      	b.n	8009cf4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c60:	4b2e      	ldr	r3, [pc, #184]	@ (8009d1c <prvSwitchTimerLists+0xc4>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	68db      	ldr	r3, [r3, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c6a:	4b2c      	ldr	r3, [pc, #176]	@ (8009d1c <prvSwitchTimerLists+0xc4>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	68db      	ldr	r3, [r3, #12]
 8009c72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	3304      	adds	r3, #4
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7fe f8e1 	bl	8007e40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	6a1b      	ldr	r3, [r3, #32]
 8009c82:	68f8      	ldr	r0, [r7, #12]
 8009c84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c8c:	f003 0304 	and.w	r3, r3, #4
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d02f      	beq.n	8009cf4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	699b      	ldr	r3, [r3, #24]
 8009c98:	693a      	ldr	r2, [r7, #16]
 8009c9a:	4413      	add	r3, r2
 8009c9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009c9e:	68ba      	ldr	r2, [r7, #8]
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d90e      	bls.n	8009cc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	68ba      	ldr	r2, [r7, #8]
 8009caa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	68fa      	ldr	r2, [r7, #12]
 8009cb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8009d1c <prvSwitchTimerLists+0xc4>)
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	3304      	adds	r3, #4
 8009cba:	4619      	mov	r1, r3
 8009cbc:	4610      	mov	r0, r2
 8009cbe:	f7fe f886 	bl	8007dce <vListInsert>
 8009cc2:	e017      	b.n	8009cf4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	9300      	str	r3, [sp, #0]
 8009cc8:	2300      	movs	r3, #0
 8009cca:	693a      	ldr	r2, [r7, #16]
 8009ccc:	2100      	movs	r1, #0
 8009cce:	68f8      	ldr	r0, [r7, #12]
 8009cd0:	f7ff fd58 	bl	8009784 <xTimerGenericCommand>
 8009cd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d10b      	bne.n	8009cf4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce0:	f383 8811 	msr	BASEPRI, r3
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	f3bf 8f4f 	dsb	sy
 8009cec:	603b      	str	r3, [r7, #0]
}
 8009cee:	bf00      	nop
 8009cf0:	bf00      	nop
 8009cf2:	e7fd      	b.n	8009cf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009cf4:	4b09      	ldr	r3, [pc, #36]	@ (8009d1c <prvSwitchTimerLists+0xc4>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1b0      	bne.n	8009c60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009cfe:	4b07      	ldr	r3, [pc, #28]	@ (8009d1c <prvSwitchTimerLists+0xc4>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009d04:	4b06      	ldr	r3, [pc, #24]	@ (8009d20 <prvSwitchTimerLists+0xc8>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a04      	ldr	r2, [pc, #16]	@ (8009d1c <prvSwitchTimerLists+0xc4>)
 8009d0a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009d0c:	4a04      	ldr	r2, [pc, #16]	@ (8009d20 <prvSwitchTimerLists+0xc8>)
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	6013      	str	r3, [r2, #0]
}
 8009d12:	bf00      	nop
 8009d14:	3718      	adds	r7, #24
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	20009100 	.word	0x20009100
 8009d20:	20009104 	.word	0x20009104

08009d24 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009d2a:	f000 f96d 	bl	800a008 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009d2e:	4b15      	ldr	r3, [pc, #84]	@ (8009d84 <prvCheckForValidListAndQueue+0x60>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d120      	bne.n	8009d78 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009d36:	4814      	ldr	r0, [pc, #80]	@ (8009d88 <prvCheckForValidListAndQueue+0x64>)
 8009d38:	f7fd fff8 	bl	8007d2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009d3c:	4813      	ldr	r0, [pc, #76]	@ (8009d8c <prvCheckForValidListAndQueue+0x68>)
 8009d3e:	f7fd fff5 	bl	8007d2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009d42:	4b13      	ldr	r3, [pc, #76]	@ (8009d90 <prvCheckForValidListAndQueue+0x6c>)
 8009d44:	4a10      	ldr	r2, [pc, #64]	@ (8009d88 <prvCheckForValidListAndQueue+0x64>)
 8009d46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009d48:	4b12      	ldr	r3, [pc, #72]	@ (8009d94 <prvCheckForValidListAndQueue+0x70>)
 8009d4a:	4a10      	ldr	r2, [pc, #64]	@ (8009d8c <prvCheckForValidListAndQueue+0x68>)
 8009d4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009d4e:	2300      	movs	r3, #0
 8009d50:	9300      	str	r3, [sp, #0]
 8009d52:	4b11      	ldr	r3, [pc, #68]	@ (8009d98 <prvCheckForValidListAndQueue+0x74>)
 8009d54:	4a11      	ldr	r2, [pc, #68]	@ (8009d9c <prvCheckForValidListAndQueue+0x78>)
 8009d56:	2110      	movs	r1, #16
 8009d58:	200a      	movs	r0, #10
 8009d5a:	f7fe f905 	bl	8007f68 <xQueueGenericCreateStatic>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	4a08      	ldr	r2, [pc, #32]	@ (8009d84 <prvCheckForValidListAndQueue+0x60>)
 8009d62:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009d64:	4b07      	ldr	r3, [pc, #28]	@ (8009d84 <prvCheckForValidListAndQueue+0x60>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d005      	beq.n	8009d78 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009d6c:	4b05      	ldr	r3, [pc, #20]	@ (8009d84 <prvCheckForValidListAndQueue+0x60>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	490b      	ldr	r1, [pc, #44]	@ (8009da0 <prvCheckForValidListAndQueue+0x7c>)
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7fe fd2a 	bl	80087cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d78:	f000 f978 	bl	800a06c <vPortExitCritical>
}
 8009d7c:	bf00      	nop
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	20009108 	.word	0x20009108
 8009d88:	200090d8 	.word	0x200090d8
 8009d8c:	200090ec 	.word	0x200090ec
 8009d90:	20009100 	.word	0x20009100
 8009d94:	20009104 	.word	0x20009104
 8009d98:	200091b4 	.word	0x200091b4
 8009d9c:	20009114 	.word	0x20009114
 8009da0:	0801a878 	.word	0x0801a878

08009da4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	60f8      	str	r0, [r7, #12]
 8009dac:	60b9      	str	r1, [r7, #8]
 8009dae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	3b04      	subs	r3, #4
 8009db4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009dbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	3b04      	subs	r3, #4
 8009dc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	f023 0201 	bic.w	r2, r3, #1
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	3b04      	subs	r3, #4
 8009dd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009dd4:	4a0c      	ldr	r2, [pc, #48]	@ (8009e08 <pxPortInitialiseStack+0x64>)
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	3b14      	subs	r3, #20
 8009dde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009de0:	687a      	ldr	r2, [r7, #4]
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	3b04      	subs	r3, #4
 8009dea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	f06f 0202 	mvn.w	r2, #2
 8009df2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	3b20      	subs	r3, #32
 8009df8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3714      	adds	r7, #20
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr
 8009e08:	08009e0d 	.word	0x08009e0d

08009e0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b085      	sub	sp, #20
 8009e10:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009e12:	2300      	movs	r3, #0
 8009e14:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009e16:	4b13      	ldr	r3, [pc, #76]	@ (8009e64 <prvTaskExitError+0x58>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e1e:	d00b      	beq.n	8009e38 <prvTaskExitError+0x2c>
	__asm volatile
 8009e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e24:	f383 8811 	msr	BASEPRI, r3
 8009e28:	f3bf 8f6f 	isb	sy
 8009e2c:	f3bf 8f4f 	dsb	sy
 8009e30:	60fb      	str	r3, [r7, #12]
}
 8009e32:	bf00      	nop
 8009e34:	bf00      	nop
 8009e36:	e7fd      	b.n	8009e34 <prvTaskExitError+0x28>
	__asm volatile
 8009e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e3c:	f383 8811 	msr	BASEPRI, r3
 8009e40:	f3bf 8f6f 	isb	sy
 8009e44:	f3bf 8f4f 	dsb	sy
 8009e48:	60bb      	str	r3, [r7, #8]
}
 8009e4a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009e4c:	bf00      	nop
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d0fc      	beq.n	8009e4e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009e54:	bf00      	nop
 8009e56:	bf00      	nop
 8009e58:	3714      	adds	r7, #20
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e60:	4770      	bx	lr
 8009e62:	bf00      	nop
 8009e64:	2000002c 	.word	0x2000002c
	...

08009e70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009e70:	4b07      	ldr	r3, [pc, #28]	@ (8009e90 <pxCurrentTCBConst2>)
 8009e72:	6819      	ldr	r1, [r3, #0]
 8009e74:	6808      	ldr	r0, [r1, #0]
 8009e76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e7a:	f380 8809 	msr	PSP, r0
 8009e7e:	f3bf 8f6f 	isb	sy
 8009e82:	f04f 0000 	mov.w	r0, #0
 8009e86:	f380 8811 	msr	BASEPRI, r0
 8009e8a:	4770      	bx	lr
 8009e8c:	f3af 8000 	nop.w

08009e90 <pxCurrentTCBConst2>:
 8009e90:	20008bd8 	.word	0x20008bd8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009e94:	bf00      	nop
 8009e96:	bf00      	nop

08009e98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009e98:	4808      	ldr	r0, [pc, #32]	@ (8009ebc <prvPortStartFirstTask+0x24>)
 8009e9a:	6800      	ldr	r0, [r0, #0]
 8009e9c:	6800      	ldr	r0, [r0, #0]
 8009e9e:	f380 8808 	msr	MSP, r0
 8009ea2:	f04f 0000 	mov.w	r0, #0
 8009ea6:	f380 8814 	msr	CONTROL, r0
 8009eaa:	b662      	cpsie	i
 8009eac:	b661      	cpsie	f
 8009eae:	f3bf 8f4f 	dsb	sy
 8009eb2:	f3bf 8f6f 	isb	sy
 8009eb6:	df00      	svc	0
 8009eb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009eba:	bf00      	nop
 8009ebc:	e000ed08 	.word	0xe000ed08

08009ec0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b086      	sub	sp, #24
 8009ec4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ec6:	4b47      	ldr	r3, [pc, #284]	@ (8009fe4 <xPortStartScheduler+0x124>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4a47      	ldr	r2, [pc, #284]	@ (8009fe8 <xPortStartScheduler+0x128>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d10b      	bne.n	8009ee8 <xPortStartScheduler+0x28>
	__asm volatile
 8009ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ed4:	f383 8811 	msr	BASEPRI, r3
 8009ed8:	f3bf 8f6f 	isb	sy
 8009edc:	f3bf 8f4f 	dsb	sy
 8009ee0:	60fb      	str	r3, [r7, #12]
}
 8009ee2:	bf00      	nop
 8009ee4:	bf00      	nop
 8009ee6:	e7fd      	b.n	8009ee4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009ee8:	4b3e      	ldr	r3, [pc, #248]	@ (8009fe4 <xPortStartScheduler+0x124>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a3f      	ldr	r2, [pc, #252]	@ (8009fec <xPortStartScheduler+0x12c>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d10b      	bne.n	8009f0a <xPortStartScheduler+0x4a>
	__asm volatile
 8009ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef6:	f383 8811 	msr	BASEPRI, r3
 8009efa:	f3bf 8f6f 	isb	sy
 8009efe:	f3bf 8f4f 	dsb	sy
 8009f02:	613b      	str	r3, [r7, #16]
}
 8009f04:	bf00      	nop
 8009f06:	bf00      	nop
 8009f08:	e7fd      	b.n	8009f06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009f0a:	4b39      	ldr	r3, [pc, #228]	@ (8009ff0 <xPortStartScheduler+0x130>)
 8009f0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	b2db      	uxtb	r3, r3
 8009f14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	22ff      	movs	r2, #255	@ 0xff
 8009f1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009f24:	78fb      	ldrb	r3, [r7, #3]
 8009f26:	b2db      	uxtb	r3, r3
 8009f28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009f2c:	b2da      	uxtb	r2, r3
 8009f2e:	4b31      	ldr	r3, [pc, #196]	@ (8009ff4 <xPortStartScheduler+0x134>)
 8009f30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009f32:	4b31      	ldr	r3, [pc, #196]	@ (8009ff8 <xPortStartScheduler+0x138>)
 8009f34:	2207      	movs	r2, #7
 8009f36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f38:	e009      	b.n	8009f4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009f3a:	4b2f      	ldr	r3, [pc, #188]	@ (8009ff8 <xPortStartScheduler+0x138>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	3b01      	subs	r3, #1
 8009f40:	4a2d      	ldr	r2, [pc, #180]	@ (8009ff8 <xPortStartScheduler+0x138>)
 8009f42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009f44:	78fb      	ldrb	r3, [r7, #3]
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	005b      	lsls	r3, r3, #1
 8009f4a:	b2db      	uxtb	r3, r3
 8009f4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f4e:	78fb      	ldrb	r3, [r7, #3]
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f56:	2b80      	cmp	r3, #128	@ 0x80
 8009f58:	d0ef      	beq.n	8009f3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009f5a:	4b27      	ldr	r3, [pc, #156]	@ (8009ff8 <xPortStartScheduler+0x138>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f1c3 0307 	rsb	r3, r3, #7
 8009f62:	2b04      	cmp	r3, #4
 8009f64:	d00b      	beq.n	8009f7e <xPortStartScheduler+0xbe>
	__asm volatile
 8009f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f6a:	f383 8811 	msr	BASEPRI, r3
 8009f6e:	f3bf 8f6f 	isb	sy
 8009f72:	f3bf 8f4f 	dsb	sy
 8009f76:	60bb      	str	r3, [r7, #8]
}
 8009f78:	bf00      	nop
 8009f7a:	bf00      	nop
 8009f7c:	e7fd      	b.n	8009f7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8009ff8 <xPortStartScheduler+0x138>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	021b      	lsls	r3, r3, #8
 8009f84:	4a1c      	ldr	r2, [pc, #112]	@ (8009ff8 <xPortStartScheduler+0x138>)
 8009f86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009f88:	4b1b      	ldr	r3, [pc, #108]	@ (8009ff8 <xPortStartScheduler+0x138>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009f90:	4a19      	ldr	r2, [pc, #100]	@ (8009ff8 <xPortStartScheduler+0x138>)
 8009f92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	b2da      	uxtb	r2, r3
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009f9c:	4b17      	ldr	r3, [pc, #92]	@ (8009ffc <xPortStartScheduler+0x13c>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a16      	ldr	r2, [pc, #88]	@ (8009ffc <xPortStartScheduler+0x13c>)
 8009fa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009fa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009fa8:	4b14      	ldr	r3, [pc, #80]	@ (8009ffc <xPortStartScheduler+0x13c>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	4a13      	ldr	r2, [pc, #76]	@ (8009ffc <xPortStartScheduler+0x13c>)
 8009fae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009fb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009fb4:	f000 f8da 	bl	800a16c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009fb8:	4b11      	ldr	r3, [pc, #68]	@ (800a000 <xPortStartScheduler+0x140>)
 8009fba:	2200      	movs	r2, #0
 8009fbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009fbe:	f000 f8f9 	bl	800a1b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009fc2:	4b10      	ldr	r3, [pc, #64]	@ (800a004 <xPortStartScheduler+0x144>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	4a0f      	ldr	r2, [pc, #60]	@ (800a004 <xPortStartScheduler+0x144>)
 8009fc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009fcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009fce:	f7ff ff63 	bl	8009e98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009fd2:	f7ff f813 	bl	8008ffc <vTaskSwitchContext>
	prvTaskExitError();
 8009fd6:	f7ff ff19 	bl	8009e0c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009fda:	2300      	movs	r3, #0
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3718      	adds	r7, #24
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	e000ed00 	.word	0xe000ed00
 8009fe8:	410fc271 	.word	0x410fc271
 8009fec:	410fc270 	.word	0x410fc270
 8009ff0:	e000e400 	.word	0xe000e400
 8009ff4:	20009204 	.word	0x20009204
 8009ff8:	20009208 	.word	0x20009208
 8009ffc:	e000ed20 	.word	0xe000ed20
 800a000:	2000002c 	.word	0x2000002c
 800a004:	e000ef34 	.word	0xe000ef34

0800a008 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a008:	b480      	push	{r7}
 800a00a:	b083      	sub	sp, #12
 800a00c:	af00      	add	r7, sp, #0
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	607b      	str	r3, [r7, #4]
}
 800a020:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a022:	4b10      	ldr	r3, [pc, #64]	@ (800a064 <vPortEnterCritical+0x5c>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	3301      	adds	r3, #1
 800a028:	4a0e      	ldr	r2, [pc, #56]	@ (800a064 <vPortEnterCritical+0x5c>)
 800a02a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a02c:	4b0d      	ldr	r3, [pc, #52]	@ (800a064 <vPortEnterCritical+0x5c>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2b01      	cmp	r3, #1
 800a032:	d110      	bne.n	800a056 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a034:	4b0c      	ldr	r3, [pc, #48]	@ (800a068 <vPortEnterCritical+0x60>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d00b      	beq.n	800a056 <vPortEnterCritical+0x4e>
	__asm volatile
 800a03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a042:	f383 8811 	msr	BASEPRI, r3
 800a046:	f3bf 8f6f 	isb	sy
 800a04a:	f3bf 8f4f 	dsb	sy
 800a04e:	603b      	str	r3, [r7, #0]
}
 800a050:	bf00      	nop
 800a052:	bf00      	nop
 800a054:	e7fd      	b.n	800a052 <vPortEnterCritical+0x4a>
	}
}
 800a056:	bf00      	nop
 800a058:	370c      	adds	r7, #12
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr
 800a062:	bf00      	nop
 800a064:	2000002c 	.word	0x2000002c
 800a068:	e000ed04 	.word	0xe000ed04

0800a06c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a072:	4b12      	ldr	r3, [pc, #72]	@ (800a0bc <vPortExitCritical+0x50>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d10b      	bne.n	800a092 <vPortExitCritical+0x26>
	__asm volatile
 800a07a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a07e:	f383 8811 	msr	BASEPRI, r3
 800a082:	f3bf 8f6f 	isb	sy
 800a086:	f3bf 8f4f 	dsb	sy
 800a08a:	607b      	str	r3, [r7, #4]
}
 800a08c:	bf00      	nop
 800a08e:	bf00      	nop
 800a090:	e7fd      	b.n	800a08e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a092:	4b0a      	ldr	r3, [pc, #40]	@ (800a0bc <vPortExitCritical+0x50>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	3b01      	subs	r3, #1
 800a098:	4a08      	ldr	r2, [pc, #32]	@ (800a0bc <vPortExitCritical+0x50>)
 800a09a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a09c:	4b07      	ldr	r3, [pc, #28]	@ (800a0bc <vPortExitCritical+0x50>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d105      	bne.n	800a0b0 <vPortExitCritical+0x44>
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	f383 8811 	msr	BASEPRI, r3
}
 800a0ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a0b0:	bf00      	nop
 800a0b2:	370c      	adds	r7, #12
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr
 800a0bc:	2000002c 	.word	0x2000002c

0800a0c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a0c0:	f3ef 8009 	mrs	r0, PSP
 800a0c4:	f3bf 8f6f 	isb	sy
 800a0c8:	4b15      	ldr	r3, [pc, #84]	@ (800a120 <pxCurrentTCBConst>)
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	f01e 0f10 	tst.w	lr, #16
 800a0d0:	bf08      	it	eq
 800a0d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a0d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0da:	6010      	str	r0, [r2, #0]
 800a0dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a0e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a0e4:	f380 8811 	msr	BASEPRI, r0
 800a0e8:	f3bf 8f4f 	dsb	sy
 800a0ec:	f3bf 8f6f 	isb	sy
 800a0f0:	f7fe ff84 	bl	8008ffc <vTaskSwitchContext>
 800a0f4:	f04f 0000 	mov.w	r0, #0
 800a0f8:	f380 8811 	msr	BASEPRI, r0
 800a0fc:	bc09      	pop	{r0, r3}
 800a0fe:	6819      	ldr	r1, [r3, #0]
 800a100:	6808      	ldr	r0, [r1, #0]
 800a102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a106:	f01e 0f10 	tst.w	lr, #16
 800a10a:	bf08      	it	eq
 800a10c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a110:	f380 8809 	msr	PSP, r0
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	f3af 8000 	nop.w

0800a120 <pxCurrentTCBConst>:
 800a120:	20008bd8 	.word	0x20008bd8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a124:	bf00      	nop
 800a126:	bf00      	nop

0800a128 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
	__asm volatile
 800a12e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a132:	f383 8811 	msr	BASEPRI, r3
 800a136:	f3bf 8f6f 	isb	sy
 800a13a:	f3bf 8f4f 	dsb	sy
 800a13e:	607b      	str	r3, [r7, #4]
}
 800a140:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a142:	f7fe fea1 	bl	8008e88 <xTaskIncrementTick>
 800a146:	4603      	mov	r3, r0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d003      	beq.n	800a154 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a14c:	4b06      	ldr	r3, [pc, #24]	@ (800a168 <xPortSysTickHandler+0x40>)
 800a14e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a152:	601a      	str	r2, [r3, #0]
 800a154:	2300      	movs	r3, #0
 800a156:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	f383 8811 	msr	BASEPRI, r3
}
 800a15e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a160:	bf00      	nop
 800a162:	3708      	adds	r7, #8
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	e000ed04 	.word	0xe000ed04

0800a16c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a16c:	b480      	push	{r7}
 800a16e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a170:	4b0b      	ldr	r3, [pc, #44]	@ (800a1a0 <vPortSetupTimerInterrupt+0x34>)
 800a172:	2200      	movs	r2, #0
 800a174:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a176:	4b0b      	ldr	r3, [pc, #44]	@ (800a1a4 <vPortSetupTimerInterrupt+0x38>)
 800a178:	2200      	movs	r2, #0
 800a17a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a17c:	4b0a      	ldr	r3, [pc, #40]	@ (800a1a8 <vPortSetupTimerInterrupt+0x3c>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a0a      	ldr	r2, [pc, #40]	@ (800a1ac <vPortSetupTimerInterrupt+0x40>)
 800a182:	fba2 2303 	umull	r2, r3, r2, r3
 800a186:	099b      	lsrs	r3, r3, #6
 800a188:	4a09      	ldr	r2, [pc, #36]	@ (800a1b0 <vPortSetupTimerInterrupt+0x44>)
 800a18a:	3b01      	subs	r3, #1
 800a18c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a18e:	4b04      	ldr	r3, [pc, #16]	@ (800a1a0 <vPortSetupTimerInterrupt+0x34>)
 800a190:	2207      	movs	r2, #7
 800a192:	601a      	str	r2, [r3, #0]
}
 800a194:	bf00      	nop
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr
 800a19e:	bf00      	nop
 800a1a0:	e000e010 	.word	0xe000e010
 800a1a4:	e000e018 	.word	0xe000e018
 800a1a8:	20000020 	.word	0x20000020
 800a1ac:	10624dd3 	.word	0x10624dd3
 800a1b0:	e000e014 	.word	0xe000e014

0800a1b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a1b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a1c4 <vPortEnableVFP+0x10>
 800a1b8:	6801      	ldr	r1, [r0, #0]
 800a1ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a1be:	6001      	str	r1, [r0, #0]
 800a1c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a1c2:	bf00      	nop
 800a1c4:	e000ed88 	.word	0xe000ed88

0800a1c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b085      	sub	sp, #20
 800a1cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a1ce:	f3ef 8305 	mrs	r3, IPSR
 800a1d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	2b0f      	cmp	r3, #15
 800a1d8:	d915      	bls.n	800a206 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a1da:	4a18      	ldr	r2, [pc, #96]	@ (800a23c <vPortValidateInterruptPriority+0x74>)
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	4413      	add	r3, r2
 800a1e0:	781b      	ldrb	r3, [r3, #0]
 800a1e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a1e4:	4b16      	ldr	r3, [pc, #88]	@ (800a240 <vPortValidateInterruptPriority+0x78>)
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	7afa      	ldrb	r2, [r7, #11]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d20b      	bcs.n	800a206 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f2:	f383 8811 	msr	BASEPRI, r3
 800a1f6:	f3bf 8f6f 	isb	sy
 800a1fa:	f3bf 8f4f 	dsb	sy
 800a1fe:	607b      	str	r3, [r7, #4]
}
 800a200:	bf00      	nop
 800a202:	bf00      	nop
 800a204:	e7fd      	b.n	800a202 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a206:	4b0f      	ldr	r3, [pc, #60]	@ (800a244 <vPortValidateInterruptPriority+0x7c>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a20e:	4b0e      	ldr	r3, [pc, #56]	@ (800a248 <vPortValidateInterruptPriority+0x80>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	429a      	cmp	r2, r3
 800a214:	d90b      	bls.n	800a22e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a21a:	f383 8811 	msr	BASEPRI, r3
 800a21e:	f3bf 8f6f 	isb	sy
 800a222:	f3bf 8f4f 	dsb	sy
 800a226:	603b      	str	r3, [r7, #0]
}
 800a228:	bf00      	nop
 800a22a:	bf00      	nop
 800a22c:	e7fd      	b.n	800a22a <vPortValidateInterruptPriority+0x62>
	}
 800a22e:	bf00      	nop
 800a230:	3714      	adds	r7, #20
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr
 800a23a:	bf00      	nop
 800a23c:	e000e3f0 	.word	0xe000e3f0
 800a240:	20009204 	.word	0x20009204
 800a244:	e000ed0c 	.word	0xe000ed0c
 800a248:	20009208 	.word	0x20009208

0800a24c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b08a      	sub	sp, #40	@ 0x28
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a254:	2300      	movs	r3, #0
 800a256:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a258:	f7fe fd5a 	bl	8008d10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a25c:	4b5c      	ldr	r3, [pc, #368]	@ (800a3d0 <pvPortMalloc+0x184>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d101      	bne.n	800a268 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a264:	f000 f924 	bl	800a4b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a268:	4b5a      	ldr	r3, [pc, #360]	@ (800a3d4 <pvPortMalloc+0x188>)
 800a26a:	681a      	ldr	r2, [r3, #0]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	4013      	ands	r3, r2
 800a270:	2b00      	cmp	r3, #0
 800a272:	f040 8095 	bne.w	800a3a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d01e      	beq.n	800a2ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a27c:	2208      	movs	r2, #8
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	4413      	add	r3, r2
 800a282:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f003 0307 	and.w	r3, r3, #7
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d015      	beq.n	800a2ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f023 0307 	bic.w	r3, r3, #7
 800a294:	3308      	adds	r3, #8
 800a296:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f003 0307 	and.w	r3, r3, #7
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d00b      	beq.n	800a2ba <pvPortMalloc+0x6e>
	__asm volatile
 800a2a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a6:	f383 8811 	msr	BASEPRI, r3
 800a2aa:	f3bf 8f6f 	isb	sy
 800a2ae:	f3bf 8f4f 	dsb	sy
 800a2b2:	617b      	str	r3, [r7, #20]
}
 800a2b4:	bf00      	nop
 800a2b6:	bf00      	nop
 800a2b8:	e7fd      	b.n	800a2b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d06f      	beq.n	800a3a0 <pvPortMalloc+0x154>
 800a2c0:	4b45      	ldr	r3, [pc, #276]	@ (800a3d8 <pvPortMalloc+0x18c>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d86a      	bhi.n	800a3a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a2ca:	4b44      	ldr	r3, [pc, #272]	@ (800a3dc <pvPortMalloc+0x190>)
 800a2cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a2ce:	4b43      	ldr	r3, [pc, #268]	@ (800a3dc <pvPortMalloc+0x190>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a2d4:	e004      	b.n	800a2e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	d903      	bls.n	800a2f2 <pvPortMalloc+0xa6>
 800a2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1f1      	bne.n	800a2d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a2f2:	4b37      	ldr	r3, [pc, #220]	@ (800a3d0 <pvPortMalloc+0x184>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d051      	beq.n	800a3a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a2fc:	6a3b      	ldr	r3, [r7, #32]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2208      	movs	r2, #8
 800a302:	4413      	add	r3, r2
 800a304:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	6a3b      	ldr	r3, [r7, #32]
 800a30c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a310:	685a      	ldr	r2, [r3, #4]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	1ad2      	subs	r2, r2, r3
 800a316:	2308      	movs	r3, #8
 800a318:	005b      	lsls	r3, r3, #1
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d920      	bls.n	800a360 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a31e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	4413      	add	r3, r2
 800a324:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a326:	69bb      	ldr	r3, [r7, #24]
 800a328:	f003 0307 	and.w	r3, r3, #7
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d00b      	beq.n	800a348 <pvPortMalloc+0xfc>
	__asm volatile
 800a330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a334:	f383 8811 	msr	BASEPRI, r3
 800a338:	f3bf 8f6f 	isb	sy
 800a33c:	f3bf 8f4f 	dsb	sy
 800a340:	613b      	str	r3, [r7, #16]
}
 800a342:	bf00      	nop
 800a344:	bf00      	nop
 800a346:	e7fd      	b.n	800a344 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a34a:	685a      	ldr	r2, [r3, #4]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	1ad2      	subs	r2, r2, r3
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a35a:	69b8      	ldr	r0, [r7, #24]
 800a35c:	f000 f90a 	bl	800a574 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a360:	4b1d      	ldr	r3, [pc, #116]	@ (800a3d8 <pvPortMalloc+0x18c>)
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	1ad3      	subs	r3, r2, r3
 800a36a:	4a1b      	ldr	r2, [pc, #108]	@ (800a3d8 <pvPortMalloc+0x18c>)
 800a36c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a36e:	4b1a      	ldr	r3, [pc, #104]	@ (800a3d8 <pvPortMalloc+0x18c>)
 800a370:	681a      	ldr	r2, [r3, #0]
 800a372:	4b1b      	ldr	r3, [pc, #108]	@ (800a3e0 <pvPortMalloc+0x194>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	429a      	cmp	r2, r3
 800a378:	d203      	bcs.n	800a382 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a37a:	4b17      	ldr	r3, [pc, #92]	@ (800a3d8 <pvPortMalloc+0x18c>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a18      	ldr	r2, [pc, #96]	@ (800a3e0 <pvPortMalloc+0x194>)
 800a380:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a384:	685a      	ldr	r2, [r3, #4]
 800a386:	4b13      	ldr	r3, [pc, #76]	@ (800a3d4 <pvPortMalloc+0x188>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	431a      	orrs	r2, r3
 800a38c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a38e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a392:	2200      	movs	r2, #0
 800a394:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a396:	4b13      	ldr	r3, [pc, #76]	@ (800a3e4 <pvPortMalloc+0x198>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	3301      	adds	r3, #1
 800a39c:	4a11      	ldr	r2, [pc, #68]	@ (800a3e4 <pvPortMalloc+0x198>)
 800a39e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a3a0:	f7fe fcc4 	bl	8008d2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3a4:	69fb      	ldr	r3, [r7, #28]
 800a3a6:	f003 0307 	and.w	r3, r3, #7
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d00b      	beq.n	800a3c6 <pvPortMalloc+0x17a>
	__asm volatile
 800a3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b2:	f383 8811 	msr	BASEPRI, r3
 800a3b6:	f3bf 8f6f 	isb	sy
 800a3ba:	f3bf 8f4f 	dsb	sy
 800a3be:	60fb      	str	r3, [r7, #12]
}
 800a3c0:	bf00      	nop
 800a3c2:	bf00      	nop
 800a3c4:	e7fd      	b.n	800a3c2 <pvPortMalloc+0x176>
	return pvReturn;
 800a3c6:	69fb      	ldr	r3, [r7, #28]
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3728      	adds	r7, #40	@ 0x28
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}
 800a3d0:	2000ce14 	.word	0x2000ce14
 800a3d4:	2000ce28 	.word	0x2000ce28
 800a3d8:	2000ce18 	.word	0x2000ce18
 800a3dc:	2000ce0c 	.word	0x2000ce0c
 800a3e0:	2000ce1c 	.word	0x2000ce1c
 800a3e4:	2000ce20 	.word	0x2000ce20

0800a3e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b086      	sub	sp, #24
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d04f      	beq.n	800a49a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a3fa:	2308      	movs	r3, #8
 800a3fc:	425b      	negs	r3, r3
 800a3fe:	697a      	ldr	r2, [r7, #20]
 800a400:	4413      	add	r3, r2
 800a402:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	685a      	ldr	r2, [r3, #4]
 800a40c:	4b25      	ldr	r3, [pc, #148]	@ (800a4a4 <vPortFree+0xbc>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4013      	ands	r3, r2
 800a412:	2b00      	cmp	r3, #0
 800a414:	d10b      	bne.n	800a42e <vPortFree+0x46>
	__asm volatile
 800a416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a41a:	f383 8811 	msr	BASEPRI, r3
 800a41e:	f3bf 8f6f 	isb	sy
 800a422:	f3bf 8f4f 	dsb	sy
 800a426:	60fb      	str	r3, [r7, #12]
}
 800a428:	bf00      	nop
 800a42a:	bf00      	nop
 800a42c:	e7fd      	b.n	800a42a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d00b      	beq.n	800a44e <vPortFree+0x66>
	__asm volatile
 800a436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a43a:	f383 8811 	msr	BASEPRI, r3
 800a43e:	f3bf 8f6f 	isb	sy
 800a442:	f3bf 8f4f 	dsb	sy
 800a446:	60bb      	str	r3, [r7, #8]
}
 800a448:	bf00      	nop
 800a44a:	bf00      	nop
 800a44c:	e7fd      	b.n	800a44a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a44e:	693b      	ldr	r3, [r7, #16]
 800a450:	685a      	ldr	r2, [r3, #4]
 800a452:	4b14      	ldr	r3, [pc, #80]	@ (800a4a4 <vPortFree+0xbc>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4013      	ands	r3, r2
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d01e      	beq.n	800a49a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a45c:	693b      	ldr	r3, [r7, #16]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d11a      	bne.n	800a49a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	685a      	ldr	r2, [r3, #4]
 800a468:	4b0e      	ldr	r3, [pc, #56]	@ (800a4a4 <vPortFree+0xbc>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	43db      	mvns	r3, r3
 800a46e:	401a      	ands	r2, r3
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a474:	f7fe fc4c 	bl	8008d10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	685a      	ldr	r2, [r3, #4]
 800a47c:	4b0a      	ldr	r3, [pc, #40]	@ (800a4a8 <vPortFree+0xc0>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4413      	add	r3, r2
 800a482:	4a09      	ldr	r2, [pc, #36]	@ (800a4a8 <vPortFree+0xc0>)
 800a484:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a486:	6938      	ldr	r0, [r7, #16]
 800a488:	f000 f874 	bl	800a574 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a48c:	4b07      	ldr	r3, [pc, #28]	@ (800a4ac <vPortFree+0xc4>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	3301      	adds	r3, #1
 800a492:	4a06      	ldr	r2, [pc, #24]	@ (800a4ac <vPortFree+0xc4>)
 800a494:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a496:	f7fe fc49 	bl	8008d2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a49a:	bf00      	nop
 800a49c:	3718      	adds	r7, #24
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}
 800a4a2:	bf00      	nop
 800a4a4:	2000ce28 	.word	0x2000ce28
 800a4a8:	2000ce18 	.word	0x2000ce18
 800a4ac:	2000ce24 	.word	0x2000ce24

0800a4b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b085      	sub	sp, #20
 800a4b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a4b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a4ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a4bc:	4b27      	ldr	r3, [pc, #156]	@ (800a55c <prvHeapInit+0xac>)
 800a4be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f003 0307 	and.w	r3, r3, #7
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d00c      	beq.n	800a4e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	3307      	adds	r3, #7
 800a4ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f023 0307 	bic.w	r3, r3, #7
 800a4d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a4d8:	68ba      	ldr	r2, [r7, #8]
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	1ad3      	subs	r3, r2, r3
 800a4de:	4a1f      	ldr	r2, [pc, #124]	@ (800a55c <prvHeapInit+0xac>)
 800a4e0:	4413      	add	r3, r2
 800a4e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a4e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a560 <prvHeapInit+0xb0>)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a4ee:	4b1c      	ldr	r3, [pc, #112]	@ (800a560 <prvHeapInit+0xb0>)
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	68ba      	ldr	r2, [r7, #8]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a4fc:	2208      	movs	r2, #8
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	1a9b      	subs	r3, r3, r2
 800a502:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f023 0307 	bic.w	r3, r3, #7
 800a50a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	4a15      	ldr	r2, [pc, #84]	@ (800a564 <prvHeapInit+0xb4>)
 800a510:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a512:	4b14      	ldr	r3, [pc, #80]	@ (800a564 <prvHeapInit+0xb4>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	2200      	movs	r2, #0
 800a518:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a51a:	4b12      	ldr	r3, [pc, #72]	@ (800a564 <prvHeapInit+0xb4>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2200      	movs	r2, #0
 800a520:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	68fa      	ldr	r2, [r7, #12]
 800a52a:	1ad2      	subs	r2, r2, r3
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a530:	4b0c      	ldr	r3, [pc, #48]	@ (800a564 <prvHeapInit+0xb4>)
 800a532:	681a      	ldr	r2, [r3, #0]
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	4a0a      	ldr	r2, [pc, #40]	@ (800a568 <prvHeapInit+0xb8>)
 800a53e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	685b      	ldr	r3, [r3, #4]
 800a544:	4a09      	ldr	r2, [pc, #36]	@ (800a56c <prvHeapInit+0xbc>)
 800a546:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a548:	4b09      	ldr	r3, [pc, #36]	@ (800a570 <prvHeapInit+0xc0>)
 800a54a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a54e:	601a      	str	r2, [r3, #0]
}
 800a550:	bf00      	nop
 800a552:	3714      	adds	r7, #20
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr
 800a55c:	2000920c 	.word	0x2000920c
 800a560:	2000ce0c 	.word	0x2000ce0c
 800a564:	2000ce14 	.word	0x2000ce14
 800a568:	2000ce1c 	.word	0x2000ce1c
 800a56c:	2000ce18 	.word	0x2000ce18
 800a570:	2000ce28 	.word	0x2000ce28

0800a574 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a574:	b480      	push	{r7}
 800a576:	b085      	sub	sp, #20
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a57c:	4b28      	ldr	r3, [pc, #160]	@ (800a620 <prvInsertBlockIntoFreeList+0xac>)
 800a57e:	60fb      	str	r3, [r7, #12]
 800a580:	e002      	b.n	800a588 <prvInsertBlockIntoFreeList+0x14>
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	60fb      	str	r3, [r7, #12]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	429a      	cmp	r2, r3
 800a590:	d8f7      	bhi.n	800a582 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	685b      	ldr	r3, [r3, #4]
 800a59a:	68ba      	ldr	r2, [r7, #8]
 800a59c:	4413      	add	r3, r2
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d108      	bne.n	800a5b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	685a      	ldr	r2, [r3, #4]
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	441a      	add	r2, r3
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	685b      	ldr	r3, [r3, #4]
 800a5be:	68ba      	ldr	r2, [r7, #8]
 800a5c0:	441a      	add	r2, r3
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	429a      	cmp	r2, r3
 800a5c8:	d118      	bne.n	800a5fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	4b15      	ldr	r3, [pc, #84]	@ (800a624 <prvInsertBlockIntoFreeList+0xb0>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	d00d      	beq.n	800a5f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	685a      	ldr	r2, [r3, #4]
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	441a      	add	r2, r3
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	601a      	str	r2, [r3, #0]
 800a5f0:	e008      	b.n	800a604 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a5f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a624 <prvInsertBlockIntoFreeList+0xb0>)
 800a5f4:	681a      	ldr	r2, [r3, #0]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	601a      	str	r2, [r3, #0]
 800a5fa:	e003      	b.n	800a604 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a604:	68fa      	ldr	r2, [r7, #12]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d002      	beq.n	800a612 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a612:	bf00      	nop
 800a614:	3714      	adds	r7, #20
 800a616:	46bd      	mov	sp, r7
 800a618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61c:	4770      	bx	lr
 800a61e:	bf00      	nop
 800a620:	2000ce0c 	.word	0x2000ce0c
 800a624:	2000ce14 	.word	0x2000ce14

0800a628 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800a628:	4b04      	ldr	r3, [pc, #16]	@ (800a63c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	b10a      	cbz	r2, 800a632 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800a62e:	4803      	ldr	r0, [pc, #12]	@ (800a63c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800a630:	4770      	bx	lr
 800a632:	4a03      	ldr	r2, [pc, #12]	@ (800a640 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800a634:	4801      	ldr	r0, [pc, #4]	@ (800a63c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800a636:	6812      	ldr	r2, [r2, #0]
 800a638:	601a      	str	r2, [r3, #0]
 800a63a:	4770      	bx	lr
 800a63c:	20000038 	.word	0x20000038
 800a640:	20000324 	.word	0x20000324

0800a644 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800a644:	4a02      	ldr	r2, [pc, #8]	@ (800a650 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800a646:	4b03      	ldr	r3, [pc, #12]	@ (800a654 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800a648:	6812      	ldr	r2, [r2, #0]
 800a64a:	601a      	str	r2, [r3, #0]
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	20000324 	.word	0x20000324
 800a654:	20000038 	.word	0x20000038

0800a658 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800a658:	f005 bf3c 	b.w	80104d4 <geometry_msgs__msg__Twist__init>

0800a65c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800a65c:	f005 bf5e 	b.w	801051c <geometry_msgs__msg__Twist__fini>

0800a660 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800a660:	b510      	push	{r4, lr}
 800a662:	f000 f819 	bl	800a698 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800a666:	4c07      	ldr	r4, [pc, #28]	@ (800a684 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800a668:	60e0      	str	r0, [r4, #12]
 800a66a:	f000 f815 	bl	800a698 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800a66e:	4b06      	ldr	r3, [pc, #24]	@ (800a688 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800a670:	64a0      	str	r0, [r4, #72]	@ 0x48
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	b10a      	cbz	r2, 800a67a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800a676:	4804      	ldr	r0, [pc, #16]	@ (800a688 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800a678:	bd10      	pop	{r4, pc}
 800a67a:	4a04      	ldr	r2, [pc, #16]	@ (800a68c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800a67c:	4802      	ldr	r0, [pc, #8]	@ (800a688 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800a67e:	6812      	ldr	r2, [r2, #0]
 800a680:	601a      	str	r2, [r3, #0]
 800a682:	bd10      	pop	{r4, pc}
 800a684:	20000044 	.word	0x20000044
 800a688:	200000bc 	.word	0x200000bc
 800a68c:	20000328 	.word	0x20000328

0800a690 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800a690:	f005 bf50 	b.w	8010534 <geometry_msgs__msg__Vector3__init>

0800a694 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800a694:	f005 bf52 	b.w	801053c <geometry_msgs__msg__Vector3__fini>

0800a698 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800a698:	4b04      	ldr	r3, [pc, #16]	@ (800a6ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	b10a      	cbz	r2, 800a6a2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800a69e:	4803      	ldr	r0, [pc, #12]	@ (800a6ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800a6a0:	4770      	bx	lr
 800a6a2:	4a03      	ldr	r2, [pc, #12]	@ (800a6b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800a6a4:	4801      	ldr	r0, [pc, #4]	@ (800a6ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800a6a6:	6812      	ldr	r2, [r2, #0]
 800a6a8:	601a      	str	r2, [r3, #0]
 800a6aa:	4770      	bx	lr
 800a6ac:	2000017c 	.word	0x2000017c
 800a6b0:	20000328 	.word	0x20000328

0800a6b4 <get_serialized_size_geometry_msgs__msg__Twist>:
 800a6b4:	b570      	push	{r4, r5, r6, lr}
 800a6b6:	4604      	mov	r4, r0
 800a6b8:	b148      	cbz	r0, 800a6ce <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800a6ba:	460d      	mov	r5, r1
 800a6bc:	f000 f86e 	bl	800a79c <get_serialized_size_geometry_msgs__msg__Vector3>
 800a6c0:	4606      	mov	r6, r0
 800a6c2:	1829      	adds	r1, r5, r0
 800a6c4:	f104 0018 	add.w	r0, r4, #24
 800a6c8:	f000 f868 	bl	800a79c <get_serialized_size_geometry_msgs__msg__Vector3>
 800a6cc:	4430      	add	r0, r6
 800a6ce:	bd70      	pop	{r4, r5, r6, pc}

0800a6d0 <_Twist__cdr_deserialize>:
 800a6d0:	b570      	push	{r4, r5, r6, lr}
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	b189      	cbz	r1, 800a6fa <_Twist__cdr_deserialize+0x2a>
 800a6d6:	4605      	mov	r5, r0
 800a6d8:	f000 f8ec 	bl	800a8b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800a6dc:	6843      	ldr	r3, [r0, #4]
 800a6de:	4621      	mov	r1, r4
 800a6e0:	68db      	ldr	r3, [r3, #12]
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	4798      	blx	r3
 800a6e6:	f000 f8e5 	bl	800a8b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800a6ea:	6843      	ldr	r3, [r0, #4]
 800a6ec:	f104 0118 	add.w	r1, r4, #24
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	68db      	ldr	r3, [r3, #12]
 800a6f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a6f8:	4718      	bx	r3
 800a6fa:	4608      	mov	r0, r1
 800a6fc:	bd70      	pop	{r4, r5, r6, pc}
 800a6fe:	bf00      	nop

0800a700 <_Twist__cdr_serialize>:
 800a700:	b510      	push	{r4, lr}
 800a702:	b082      	sub	sp, #8
 800a704:	9101      	str	r1, [sp, #4]
 800a706:	b190      	cbz	r0, 800a72e <_Twist__cdr_serialize+0x2e>
 800a708:	4604      	mov	r4, r0
 800a70a:	f000 f8d3 	bl	800a8b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800a70e:	6843      	ldr	r3, [r0, #4]
 800a710:	9901      	ldr	r1, [sp, #4]
 800a712:	689b      	ldr	r3, [r3, #8]
 800a714:	4620      	mov	r0, r4
 800a716:	4798      	blx	r3
 800a718:	f000 f8cc 	bl	800a8b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800a71c:	6843      	ldr	r3, [r0, #4]
 800a71e:	9901      	ldr	r1, [sp, #4]
 800a720:	689b      	ldr	r3, [r3, #8]
 800a722:	f104 0018 	add.w	r0, r4, #24
 800a726:	b002      	add	sp, #8
 800a728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a72c:	4718      	bx	r3
 800a72e:	b002      	add	sp, #8
 800a730:	bd10      	pop	{r4, pc}
 800a732:	bf00      	nop

0800a734 <_Twist__get_serialized_size>:
 800a734:	b538      	push	{r3, r4, r5, lr}
 800a736:	4604      	mov	r4, r0
 800a738:	b148      	cbz	r0, 800a74e <_Twist__get_serialized_size+0x1a>
 800a73a:	2100      	movs	r1, #0
 800a73c:	f000 f82e 	bl	800a79c <get_serialized_size_geometry_msgs__msg__Vector3>
 800a740:	4605      	mov	r5, r0
 800a742:	4601      	mov	r1, r0
 800a744:	f104 0018 	add.w	r0, r4, #24
 800a748:	f000 f828 	bl	800a79c <get_serialized_size_geometry_msgs__msg__Vector3>
 800a74c:	4428      	add	r0, r5
 800a74e:	bd38      	pop	{r3, r4, r5, pc}

0800a750 <_Twist__max_serialized_size>:
 800a750:	b510      	push	{r4, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	2301      	movs	r3, #1
 800a756:	2100      	movs	r1, #0
 800a758:	f10d 0007 	add.w	r0, sp, #7
 800a75c:	f88d 3007 	strb.w	r3, [sp, #7]
 800a760:	f000 f88c 	bl	800a87c <max_serialized_size_geometry_msgs__msg__Vector3>
 800a764:	4604      	mov	r4, r0
 800a766:	4601      	mov	r1, r0
 800a768:	f10d 0007 	add.w	r0, sp, #7
 800a76c:	f000 f886 	bl	800a87c <max_serialized_size_geometry_msgs__msg__Vector3>
 800a770:	4420      	add	r0, r4
 800a772:	b002      	add	sp, #8
 800a774:	bd10      	pop	{r4, pc}
 800a776:	bf00      	nop

0800a778 <max_serialized_size_geometry_msgs__msg__Twist>:
 800a778:	2301      	movs	r3, #1
 800a77a:	b570      	push	{r4, r5, r6, lr}
 800a77c:	7003      	strb	r3, [r0, #0]
 800a77e:	4605      	mov	r5, r0
 800a780:	460e      	mov	r6, r1
 800a782:	f000 f87b 	bl	800a87c <max_serialized_size_geometry_msgs__msg__Vector3>
 800a786:	4604      	mov	r4, r0
 800a788:	1831      	adds	r1, r6, r0
 800a78a:	4628      	mov	r0, r5
 800a78c:	f000 f876 	bl	800a87c <max_serialized_size_geometry_msgs__msg__Vector3>
 800a790:	4420      	add	r0, r4
 800a792:	bd70      	pop	{r4, r5, r6, pc}

0800a794 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800a794:	4800      	ldr	r0, [pc, #0]	@ (800a798 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800a796:	4770      	bx	lr
 800a798:	20000188 	.word	0x20000188

0800a79c <get_serialized_size_geometry_msgs__msg__Vector3>:
 800a79c:	b1b8      	cbz	r0, 800a7ce <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800a79e:	b538      	push	{r3, r4, r5, lr}
 800a7a0:	460d      	mov	r5, r1
 800a7a2:	4628      	mov	r0, r5
 800a7a4:	2108      	movs	r1, #8
 800a7a6:	f001 fb9d 	bl	800bee4 <ucdr_alignment>
 800a7aa:	f105 0308 	add.w	r3, r5, #8
 800a7ae:	181c      	adds	r4, r3, r0
 800a7b0:	2108      	movs	r1, #8
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f001 fb96 	bl	800bee4 <ucdr_alignment>
 800a7b8:	3008      	adds	r0, #8
 800a7ba:	4404      	add	r4, r0
 800a7bc:	2108      	movs	r1, #8
 800a7be:	4620      	mov	r0, r4
 800a7c0:	f001 fb90 	bl	800bee4 <ucdr_alignment>
 800a7c4:	f1c5 0508 	rsb	r5, r5, #8
 800a7c8:	4428      	add	r0, r5
 800a7ca:	4420      	add	r0, r4
 800a7cc:	bd38      	pop	{r3, r4, r5, pc}
 800a7ce:	4770      	bx	lr

0800a7d0 <_Vector3__cdr_deserialize>:
 800a7d0:	b538      	push	{r3, r4, r5, lr}
 800a7d2:	460c      	mov	r4, r1
 800a7d4:	b171      	cbz	r1, 800a7f4 <_Vector3__cdr_deserialize+0x24>
 800a7d6:	4605      	mov	r5, r0
 800a7d8:	f001 f998 	bl	800bb0c <ucdr_deserialize_double>
 800a7dc:	f104 0108 	add.w	r1, r4, #8
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	f001 f993 	bl	800bb0c <ucdr_deserialize_double>
 800a7e6:	f104 0110 	add.w	r1, r4, #16
 800a7ea:	4628      	mov	r0, r5
 800a7ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7f0:	f001 b98c 	b.w	800bb0c <ucdr_deserialize_double>
 800a7f4:	4608      	mov	r0, r1
 800a7f6:	bd38      	pop	{r3, r4, r5, pc}

0800a7f8 <_Vector3__cdr_serialize>:
 800a7f8:	b198      	cbz	r0, 800a822 <_Vector3__cdr_serialize+0x2a>
 800a7fa:	b538      	push	{r3, r4, r5, lr}
 800a7fc:	ed90 0b00 	vldr	d0, [r0]
 800a800:	460d      	mov	r5, r1
 800a802:	4604      	mov	r4, r0
 800a804:	4608      	mov	r0, r1
 800a806:	f000 ffdf 	bl	800b7c8 <ucdr_serialize_double>
 800a80a:	ed94 0b02 	vldr	d0, [r4, #8]
 800a80e:	4628      	mov	r0, r5
 800a810:	f000 ffda 	bl	800b7c8 <ucdr_serialize_double>
 800a814:	ed94 0b04 	vldr	d0, [r4, #16]
 800a818:	4628      	mov	r0, r5
 800a81a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a81e:	f000 bfd3 	b.w	800b7c8 <ucdr_serialize_double>
 800a822:	4770      	bx	lr

0800a824 <_Vector3__get_serialized_size>:
 800a824:	b198      	cbz	r0, 800a84e <_Vector3__get_serialized_size+0x2a>
 800a826:	b510      	push	{r4, lr}
 800a828:	2108      	movs	r1, #8
 800a82a:	2000      	movs	r0, #0
 800a82c:	f001 fb5a 	bl	800bee4 <ucdr_alignment>
 800a830:	f100 0408 	add.w	r4, r0, #8
 800a834:	2108      	movs	r1, #8
 800a836:	4620      	mov	r0, r4
 800a838:	f001 fb54 	bl	800bee4 <ucdr_alignment>
 800a83c:	3008      	adds	r0, #8
 800a83e:	4404      	add	r4, r0
 800a840:	2108      	movs	r1, #8
 800a842:	4620      	mov	r0, r4
 800a844:	f001 fb4e 	bl	800bee4 <ucdr_alignment>
 800a848:	3008      	adds	r0, #8
 800a84a:	4420      	add	r0, r4
 800a84c:	bd10      	pop	{r4, pc}
 800a84e:	4770      	bx	lr

0800a850 <_Vector3__max_serialized_size>:
 800a850:	b538      	push	{r3, r4, r5, lr}
 800a852:	2108      	movs	r1, #8
 800a854:	2000      	movs	r0, #0
 800a856:	f001 fb45 	bl	800bee4 <ucdr_alignment>
 800a85a:	f100 0508 	add.w	r5, r0, #8
 800a85e:	2108      	movs	r1, #8
 800a860:	4628      	mov	r0, r5
 800a862:	f001 fb3f 	bl	800bee4 <ucdr_alignment>
 800a866:	f100 0408 	add.w	r4, r0, #8
 800a86a:	442c      	add	r4, r5
 800a86c:	2108      	movs	r1, #8
 800a86e:	4620      	mov	r0, r4
 800a870:	f001 fb38 	bl	800bee4 <ucdr_alignment>
 800a874:	3008      	adds	r0, #8
 800a876:	4420      	add	r0, r4
 800a878:	bd38      	pop	{r3, r4, r5, pc}
 800a87a:	bf00      	nop

0800a87c <max_serialized_size_geometry_msgs__msg__Vector3>:
 800a87c:	b570      	push	{r4, r5, r6, lr}
 800a87e:	2301      	movs	r3, #1
 800a880:	460c      	mov	r4, r1
 800a882:	7003      	strb	r3, [r0, #0]
 800a884:	2108      	movs	r1, #8
 800a886:	4620      	mov	r0, r4
 800a888:	f001 fb2c 	bl	800bee4 <ucdr_alignment>
 800a88c:	f104 0508 	add.w	r5, r4, #8
 800a890:	1946      	adds	r6, r0, r5
 800a892:	2108      	movs	r1, #8
 800a894:	4630      	mov	r0, r6
 800a896:	f001 fb25 	bl	800bee4 <ucdr_alignment>
 800a89a:	f100 0508 	add.w	r5, r0, #8
 800a89e:	4435      	add	r5, r6
 800a8a0:	2108      	movs	r1, #8
 800a8a2:	4628      	mov	r0, r5
 800a8a4:	f001 fb1e 	bl	800bee4 <ucdr_alignment>
 800a8a8:	f1c4 0408 	rsb	r4, r4, #8
 800a8ac:	4420      	add	r0, r4
 800a8ae:	4428      	add	r0, r5
 800a8b0:	bd70      	pop	{r4, r5, r6, pc}
 800a8b2:	bf00      	nop

0800a8b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800a8b4:	4800      	ldr	r0, [pc, #0]	@ (800a8b8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800a8b6:	4770      	bx	lr
 800a8b8:	200001b0 	.word	0x200001b0

0800a8bc <ucdr_serialize_bool>:
 800a8bc:	b538      	push	{r3, r4, r5, lr}
 800a8be:	460d      	mov	r5, r1
 800a8c0:	2101      	movs	r1, #1
 800a8c2:	4604      	mov	r4, r0
 800a8c4:	f001 fac2 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800a8c8:	b148      	cbz	r0, 800a8de <ucdr_serialize_bool+0x22>
 800a8ca:	68a3      	ldr	r3, [r4, #8]
 800a8cc:	701d      	strb	r5, [r3, #0]
 800a8ce:	68a2      	ldr	r2, [r4, #8]
 800a8d0:	6923      	ldr	r3, [r4, #16]
 800a8d2:	2101      	movs	r1, #1
 800a8d4:	440a      	add	r2, r1
 800a8d6:	440b      	add	r3, r1
 800a8d8:	60a2      	str	r2, [r4, #8]
 800a8da:	6123      	str	r3, [r4, #16]
 800a8dc:	7561      	strb	r1, [r4, #21]
 800a8de:	7da0      	ldrb	r0, [r4, #22]
 800a8e0:	f080 0001 	eor.w	r0, r0, #1
 800a8e4:	bd38      	pop	{r3, r4, r5, pc}
 800a8e6:	bf00      	nop

0800a8e8 <ucdr_deserialize_bool>:
 800a8e8:	b538      	push	{r3, r4, r5, lr}
 800a8ea:	460d      	mov	r5, r1
 800a8ec:	2101      	movs	r1, #1
 800a8ee:	4604      	mov	r4, r0
 800a8f0:	f001 faac 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800a8f4:	b160      	cbz	r0, 800a910 <ucdr_deserialize_bool+0x28>
 800a8f6:	68a2      	ldr	r2, [r4, #8]
 800a8f8:	6923      	ldr	r3, [r4, #16]
 800a8fa:	f812 1b01 	ldrb.w	r1, [r2], #1
 800a8fe:	3900      	subs	r1, #0
 800a900:	bf18      	it	ne
 800a902:	2101      	movne	r1, #1
 800a904:	7029      	strb	r1, [r5, #0]
 800a906:	3301      	adds	r3, #1
 800a908:	2101      	movs	r1, #1
 800a90a:	60a2      	str	r2, [r4, #8]
 800a90c:	6123      	str	r3, [r4, #16]
 800a90e:	7561      	strb	r1, [r4, #21]
 800a910:	7da0      	ldrb	r0, [r4, #22]
 800a912:	f080 0001 	eor.w	r0, r0, #1
 800a916:	bd38      	pop	{r3, r4, r5, pc}

0800a918 <ucdr_serialize_uint8_t>:
 800a918:	b538      	push	{r3, r4, r5, lr}
 800a91a:	460d      	mov	r5, r1
 800a91c:	2101      	movs	r1, #1
 800a91e:	4604      	mov	r4, r0
 800a920:	f001 fa94 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800a924:	b148      	cbz	r0, 800a93a <ucdr_serialize_uint8_t+0x22>
 800a926:	68a3      	ldr	r3, [r4, #8]
 800a928:	701d      	strb	r5, [r3, #0]
 800a92a:	68a2      	ldr	r2, [r4, #8]
 800a92c:	6923      	ldr	r3, [r4, #16]
 800a92e:	2101      	movs	r1, #1
 800a930:	440a      	add	r2, r1
 800a932:	440b      	add	r3, r1
 800a934:	60a2      	str	r2, [r4, #8]
 800a936:	6123      	str	r3, [r4, #16]
 800a938:	7561      	strb	r1, [r4, #21]
 800a93a:	7da0      	ldrb	r0, [r4, #22]
 800a93c:	f080 0001 	eor.w	r0, r0, #1
 800a940:	bd38      	pop	{r3, r4, r5, pc}
 800a942:	bf00      	nop

0800a944 <ucdr_deserialize_uint8_t>:
 800a944:	b538      	push	{r3, r4, r5, lr}
 800a946:	460d      	mov	r5, r1
 800a948:	2101      	movs	r1, #1
 800a94a:	4604      	mov	r4, r0
 800a94c:	f001 fa7e 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800a950:	b150      	cbz	r0, 800a968 <ucdr_deserialize_uint8_t+0x24>
 800a952:	68a3      	ldr	r3, [r4, #8]
 800a954:	781b      	ldrb	r3, [r3, #0]
 800a956:	702b      	strb	r3, [r5, #0]
 800a958:	68a2      	ldr	r2, [r4, #8]
 800a95a:	6923      	ldr	r3, [r4, #16]
 800a95c:	2101      	movs	r1, #1
 800a95e:	440a      	add	r2, r1
 800a960:	440b      	add	r3, r1
 800a962:	60a2      	str	r2, [r4, #8]
 800a964:	6123      	str	r3, [r4, #16]
 800a966:	7561      	strb	r1, [r4, #21]
 800a968:	7da0      	ldrb	r0, [r4, #22]
 800a96a:	f080 0001 	eor.w	r0, r0, #1
 800a96e:	bd38      	pop	{r3, r4, r5, pc}

0800a970 <ucdr_serialize_uint16_t>:
 800a970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a974:	b082      	sub	sp, #8
 800a976:	460b      	mov	r3, r1
 800a978:	2102      	movs	r1, #2
 800a97a:	4604      	mov	r4, r0
 800a97c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800a980:	f001 fab8 	bl	800bef4 <ucdr_buffer_alignment>
 800a984:	4601      	mov	r1, r0
 800a986:	4620      	mov	r0, r4
 800a988:	7d67      	ldrb	r7, [r4, #21]
 800a98a:	f001 faf7 	bl	800bf7c <ucdr_advance_buffer>
 800a98e:	2102      	movs	r1, #2
 800a990:	4620      	mov	r0, r4
 800a992:	f001 fa4f 	bl	800be34 <ucdr_check_buffer_available_for>
 800a996:	bb78      	cbnz	r0, 800a9f8 <ucdr_serialize_uint16_t+0x88>
 800a998:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a99c:	42ab      	cmp	r3, r5
 800a99e:	d926      	bls.n	800a9ee <ucdr_serialize_uint16_t+0x7e>
 800a9a0:	1b5e      	subs	r6, r3, r5
 800a9a2:	60a3      	str	r3, [r4, #8]
 800a9a4:	6923      	ldr	r3, [r4, #16]
 800a9a6:	f1c6 0802 	rsb	r8, r6, #2
 800a9aa:	4433      	add	r3, r6
 800a9ac:	6123      	str	r3, [r4, #16]
 800a9ae:	4641      	mov	r1, r8
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	f001 fa4b 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800a9b6:	2800      	cmp	r0, #0
 800a9b8:	d03b      	beq.n	800aa32 <ucdr_serialize_uint16_t+0xc2>
 800a9ba:	7d23      	ldrb	r3, [r4, #20]
 800a9bc:	2b01      	cmp	r3, #1
 800a9be:	d04a      	beq.n	800aa56 <ucdr_serialize_uint16_t+0xe6>
 800a9c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a9c4:	702b      	strb	r3, [r5, #0]
 800a9c6:	2e00      	cmp	r6, #0
 800a9c8:	d040      	beq.n	800aa4c <ucdr_serialize_uint16_t+0xdc>
 800a9ca:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a9ce:	706b      	strb	r3, [r5, #1]
 800a9d0:	6923      	ldr	r3, [r4, #16]
 800a9d2:	68a2      	ldr	r2, [r4, #8]
 800a9d4:	7da0      	ldrb	r0, [r4, #22]
 800a9d6:	3302      	adds	r3, #2
 800a9d8:	1b9e      	subs	r6, r3, r6
 800a9da:	4442      	add	r2, r8
 800a9dc:	2302      	movs	r3, #2
 800a9de:	f080 0001 	eor.w	r0, r0, #1
 800a9e2:	60a2      	str	r2, [r4, #8]
 800a9e4:	6126      	str	r6, [r4, #16]
 800a9e6:	7563      	strb	r3, [r4, #21]
 800a9e8:	b002      	add	sp, #8
 800a9ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9ee:	2102      	movs	r1, #2
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	f001 fa2b 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800a9f6:	b190      	cbz	r0, 800aa1e <ucdr_serialize_uint16_t+0xae>
 800a9f8:	7d23      	ldrb	r3, [r4, #20]
 800a9fa:	2b01      	cmp	r3, #1
 800a9fc:	68a3      	ldr	r3, [r4, #8]
 800a9fe:	d014      	beq.n	800aa2a <ucdr_serialize_uint16_t+0xba>
 800aa00:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800aa04:	701a      	strb	r2, [r3, #0]
 800aa06:	68a3      	ldr	r3, [r4, #8]
 800aa08:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800aa0c:	705a      	strb	r2, [r3, #1]
 800aa0e:	68a2      	ldr	r2, [r4, #8]
 800aa10:	6923      	ldr	r3, [r4, #16]
 800aa12:	3202      	adds	r2, #2
 800aa14:	3302      	adds	r3, #2
 800aa16:	2102      	movs	r1, #2
 800aa18:	60a2      	str	r2, [r4, #8]
 800aa1a:	6123      	str	r3, [r4, #16]
 800aa1c:	7561      	strb	r1, [r4, #21]
 800aa1e:	7da0      	ldrb	r0, [r4, #22]
 800aa20:	f080 0001 	eor.w	r0, r0, #1
 800aa24:	b002      	add	sp, #8
 800aa26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa2a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800aa2e:	801a      	strh	r2, [r3, #0]
 800aa30:	e7ed      	b.n	800aa0e <ucdr_serialize_uint16_t+0x9e>
 800aa32:	68a2      	ldr	r2, [r4, #8]
 800aa34:	6923      	ldr	r3, [r4, #16]
 800aa36:	7da0      	ldrb	r0, [r4, #22]
 800aa38:	7567      	strb	r7, [r4, #21]
 800aa3a:	1b92      	subs	r2, r2, r6
 800aa3c:	1b9b      	subs	r3, r3, r6
 800aa3e:	f080 0001 	eor.w	r0, r0, #1
 800aa42:	60a2      	str	r2, [r4, #8]
 800aa44:	6123      	str	r3, [r4, #16]
 800aa46:	b002      	add	sp, #8
 800aa48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa4c:	68a3      	ldr	r3, [r4, #8]
 800aa4e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800aa52:	701a      	strb	r2, [r3, #0]
 800aa54:	e7bc      	b.n	800a9d0 <ucdr_serialize_uint16_t+0x60>
 800aa56:	4628      	mov	r0, r5
 800aa58:	f10d 0506 	add.w	r5, sp, #6
 800aa5c:	4629      	mov	r1, r5
 800aa5e:	4632      	mov	r2, r6
 800aa60:	f00f f871 	bl	8019b46 <memcpy>
 800aa64:	68a0      	ldr	r0, [r4, #8]
 800aa66:	4642      	mov	r2, r8
 800aa68:	19a9      	adds	r1, r5, r6
 800aa6a:	f00f f86c 	bl	8019b46 <memcpy>
 800aa6e:	e7af      	b.n	800a9d0 <ucdr_serialize_uint16_t+0x60>

0800aa70 <ucdr_serialize_endian_uint16_t>:
 800aa70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa74:	b083      	sub	sp, #12
 800aa76:	460d      	mov	r5, r1
 800aa78:	2102      	movs	r1, #2
 800aa7a:	4604      	mov	r4, r0
 800aa7c:	f8ad 2006 	strh.w	r2, [sp, #6]
 800aa80:	f001 fa38 	bl	800bef4 <ucdr_buffer_alignment>
 800aa84:	4601      	mov	r1, r0
 800aa86:	4620      	mov	r0, r4
 800aa88:	f894 8015 	ldrb.w	r8, [r4, #21]
 800aa8c:	f001 fa76 	bl	800bf7c <ucdr_advance_buffer>
 800aa90:	2102      	movs	r1, #2
 800aa92:	4620      	mov	r0, r4
 800aa94:	f001 f9ce 	bl	800be34 <ucdr_check_buffer_available_for>
 800aa98:	bb70      	cbnz	r0, 800aaf8 <ucdr_serialize_endian_uint16_t+0x88>
 800aa9a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800aa9e:	42be      	cmp	r6, r7
 800aaa0:	d925      	bls.n	800aaee <ucdr_serialize_endian_uint16_t+0x7e>
 800aaa2:	6923      	ldr	r3, [r4, #16]
 800aaa4:	60a6      	str	r6, [r4, #8]
 800aaa6:	1bf6      	subs	r6, r6, r7
 800aaa8:	4433      	add	r3, r6
 800aaaa:	f1c6 0902 	rsb	r9, r6, #2
 800aaae:	6123      	str	r3, [r4, #16]
 800aab0:	4649      	mov	r1, r9
 800aab2:	4620      	mov	r0, r4
 800aab4:	f001 f9ca 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	d039      	beq.n	800ab30 <ucdr_serialize_endian_uint16_t+0xc0>
 800aabc:	2d01      	cmp	r5, #1
 800aabe:	d04a      	beq.n	800ab56 <ucdr_serialize_endian_uint16_t+0xe6>
 800aac0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800aac4:	703b      	strb	r3, [r7, #0]
 800aac6:	2e00      	cmp	r6, #0
 800aac8:	d040      	beq.n	800ab4c <ucdr_serialize_endian_uint16_t+0xdc>
 800aaca:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800aace:	707b      	strb	r3, [r7, #1]
 800aad0:	6923      	ldr	r3, [r4, #16]
 800aad2:	68a2      	ldr	r2, [r4, #8]
 800aad4:	7da0      	ldrb	r0, [r4, #22]
 800aad6:	3302      	adds	r3, #2
 800aad8:	444a      	add	r2, r9
 800aada:	1b9b      	subs	r3, r3, r6
 800aadc:	2102      	movs	r1, #2
 800aade:	f080 0001 	eor.w	r0, r0, #1
 800aae2:	60a2      	str	r2, [r4, #8]
 800aae4:	6123      	str	r3, [r4, #16]
 800aae6:	7561      	strb	r1, [r4, #21]
 800aae8:	b003      	add	sp, #12
 800aaea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aaee:	2102      	movs	r1, #2
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	f001 f9ab 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800aaf6:	b188      	cbz	r0, 800ab1c <ucdr_serialize_endian_uint16_t+0xac>
 800aaf8:	2d01      	cmp	r5, #1
 800aafa:	68a3      	ldr	r3, [r4, #8]
 800aafc:	d014      	beq.n	800ab28 <ucdr_serialize_endian_uint16_t+0xb8>
 800aafe:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ab02:	701a      	strb	r2, [r3, #0]
 800ab04:	68a3      	ldr	r3, [r4, #8]
 800ab06:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ab0a:	705a      	strb	r2, [r3, #1]
 800ab0c:	68a2      	ldr	r2, [r4, #8]
 800ab0e:	6923      	ldr	r3, [r4, #16]
 800ab10:	3202      	adds	r2, #2
 800ab12:	3302      	adds	r3, #2
 800ab14:	2102      	movs	r1, #2
 800ab16:	60a2      	str	r2, [r4, #8]
 800ab18:	6123      	str	r3, [r4, #16]
 800ab1a:	7561      	strb	r1, [r4, #21]
 800ab1c:	7da0      	ldrb	r0, [r4, #22]
 800ab1e:	f080 0001 	eor.w	r0, r0, #1
 800ab22:	b003      	add	sp, #12
 800ab24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab28:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ab2c:	801a      	strh	r2, [r3, #0]
 800ab2e:	e7ed      	b.n	800ab0c <ucdr_serialize_endian_uint16_t+0x9c>
 800ab30:	68a2      	ldr	r2, [r4, #8]
 800ab32:	6923      	ldr	r3, [r4, #16]
 800ab34:	7da0      	ldrb	r0, [r4, #22]
 800ab36:	f884 8015 	strb.w	r8, [r4, #21]
 800ab3a:	1b92      	subs	r2, r2, r6
 800ab3c:	1b9b      	subs	r3, r3, r6
 800ab3e:	f080 0001 	eor.w	r0, r0, #1
 800ab42:	60a2      	str	r2, [r4, #8]
 800ab44:	6123      	str	r3, [r4, #16]
 800ab46:	b003      	add	sp, #12
 800ab48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab4c:	68a3      	ldr	r3, [r4, #8]
 800ab4e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ab52:	701a      	strb	r2, [r3, #0]
 800ab54:	e7bc      	b.n	800aad0 <ucdr_serialize_endian_uint16_t+0x60>
 800ab56:	f10d 0506 	add.w	r5, sp, #6
 800ab5a:	4629      	mov	r1, r5
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	4638      	mov	r0, r7
 800ab60:	f00e fff1 	bl	8019b46 <memcpy>
 800ab64:	68a0      	ldr	r0, [r4, #8]
 800ab66:	464a      	mov	r2, r9
 800ab68:	19a9      	adds	r1, r5, r6
 800ab6a:	f00e ffec 	bl	8019b46 <memcpy>
 800ab6e:	e7af      	b.n	800aad0 <ucdr_serialize_endian_uint16_t+0x60>

0800ab70 <ucdr_deserialize_uint16_t>:
 800ab70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab74:	460d      	mov	r5, r1
 800ab76:	2102      	movs	r1, #2
 800ab78:	4604      	mov	r4, r0
 800ab7a:	f001 f9bb 	bl	800bef4 <ucdr_buffer_alignment>
 800ab7e:	4601      	mov	r1, r0
 800ab80:	4620      	mov	r0, r4
 800ab82:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ab86:	f001 f9f9 	bl	800bf7c <ucdr_advance_buffer>
 800ab8a:	2102      	movs	r1, #2
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	f001 f951 	bl	800be34 <ucdr_check_buffer_available_for>
 800ab92:	bb60      	cbnz	r0, 800abee <ucdr_deserialize_uint16_t+0x7e>
 800ab94:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ab98:	42be      	cmp	r6, r7
 800ab9a:	d923      	bls.n	800abe4 <ucdr_deserialize_uint16_t+0x74>
 800ab9c:	6923      	ldr	r3, [r4, #16]
 800ab9e:	60a6      	str	r6, [r4, #8]
 800aba0:	1bf6      	subs	r6, r6, r7
 800aba2:	4433      	add	r3, r6
 800aba4:	f1c6 0902 	rsb	r9, r6, #2
 800aba8:	6123      	str	r3, [r4, #16]
 800abaa:	4649      	mov	r1, r9
 800abac:	4620      	mov	r0, r4
 800abae:	f001 f94d 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d034      	beq.n	800ac20 <ucdr_deserialize_uint16_t+0xb0>
 800abb6:	7d23      	ldrb	r3, [r4, #20]
 800abb8:	2b01      	cmp	r3, #1
 800abba:	d042      	beq.n	800ac42 <ucdr_deserialize_uint16_t+0xd2>
 800abbc:	787b      	ldrb	r3, [r7, #1]
 800abbe:	702b      	strb	r3, [r5, #0]
 800abc0:	2e00      	cmp	r6, #0
 800abc2:	d03a      	beq.n	800ac3a <ucdr_deserialize_uint16_t+0xca>
 800abc4:	783b      	ldrb	r3, [r7, #0]
 800abc6:	706b      	strb	r3, [r5, #1]
 800abc8:	6923      	ldr	r3, [r4, #16]
 800abca:	68a2      	ldr	r2, [r4, #8]
 800abcc:	7da0      	ldrb	r0, [r4, #22]
 800abce:	2102      	movs	r1, #2
 800abd0:	3302      	adds	r3, #2
 800abd2:	444a      	add	r2, r9
 800abd4:	1b9b      	subs	r3, r3, r6
 800abd6:	7561      	strb	r1, [r4, #21]
 800abd8:	60a2      	str	r2, [r4, #8]
 800abda:	6123      	str	r3, [r4, #16]
 800abdc:	f080 0001 	eor.w	r0, r0, #1
 800abe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abe4:	2102      	movs	r1, #2
 800abe6:	4620      	mov	r0, r4
 800abe8:	f001 f930 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800abec:	b180      	cbz	r0, 800ac10 <ucdr_deserialize_uint16_t+0xa0>
 800abee:	7d23      	ldrb	r3, [r4, #20]
 800abf0:	2b01      	cmp	r3, #1
 800abf2:	68a3      	ldr	r3, [r4, #8]
 800abf4:	d011      	beq.n	800ac1a <ucdr_deserialize_uint16_t+0xaa>
 800abf6:	785b      	ldrb	r3, [r3, #1]
 800abf8:	702b      	strb	r3, [r5, #0]
 800abfa:	68a3      	ldr	r3, [r4, #8]
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	706b      	strb	r3, [r5, #1]
 800ac00:	68a2      	ldr	r2, [r4, #8]
 800ac02:	6923      	ldr	r3, [r4, #16]
 800ac04:	3202      	adds	r2, #2
 800ac06:	3302      	adds	r3, #2
 800ac08:	2102      	movs	r1, #2
 800ac0a:	60a2      	str	r2, [r4, #8]
 800ac0c:	6123      	str	r3, [r4, #16]
 800ac0e:	7561      	strb	r1, [r4, #21]
 800ac10:	7da0      	ldrb	r0, [r4, #22]
 800ac12:	f080 0001 	eor.w	r0, r0, #1
 800ac16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac1a:	881b      	ldrh	r3, [r3, #0]
 800ac1c:	802b      	strh	r3, [r5, #0]
 800ac1e:	e7ef      	b.n	800ac00 <ucdr_deserialize_uint16_t+0x90>
 800ac20:	68a2      	ldr	r2, [r4, #8]
 800ac22:	6923      	ldr	r3, [r4, #16]
 800ac24:	7da0      	ldrb	r0, [r4, #22]
 800ac26:	f884 8015 	strb.w	r8, [r4, #21]
 800ac2a:	1b92      	subs	r2, r2, r6
 800ac2c:	1b9b      	subs	r3, r3, r6
 800ac2e:	60a2      	str	r2, [r4, #8]
 800ac30:	6123      	str	r3, [r4, #16]
 800ac32:	f080 0001 	eor.w	r0, r0, #1
 800ac36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac3a:	68a3      	ldr	r3, [r4, #8]
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	706b      	strb	r3, [r5, #1]
 800ac40:	e7c2      	b.n	800abc8 <ucdr_deserialize_uint16_t+0x58>
 800ac42:	4639      	mov	r1, r7
 800ac44:	4632      	mov	r2, r6
 800ac46:	4628      	mov	r0, r5
 800ac48:	f00e ff7d 	bl	8019b46 <memcpy>
 800ac4c:	68a1      	ldr	r1, [r4, #8]
 800ac4e:	464a      	mov	r2, r9
 800ac50:	19a8      	adds	r0, r5, r6
 800ac52:	f00e ff78 	bl	8019b46 <memcpy>
 800ac56:	e7b7      	b.n	800abc8 <ucdr_deserialize_uint16_t+0x58>

0800ac58 <ucdr_deserialize_endian_uint16_t>:
 800ac58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac5c:	460e      	mov	r6, r1
 800ac5e:	2102      	movs	r1, #2
 800ac60:	4604      	mov	r4, r0
 800ac62:	4615      	mov	r5, r2
 800ac64:	f001 f946 	bl	800bef4 <ucdr_buffer_alignment>
 800ac68:	4601      	mov	r1, r0
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800ac70:	f001 f984 	bl	800bf7c <ucdr_advance_buffer>
 800ac74:	2102      	movs	r1, #2
 800ac76:	4620      	mov	r0, r4
 800ac78:	f001 f8dc 	bl	800be34 <ucdr_check_buffer_available_for>
 800ac7c:	bb70      	cbnz	r0, 800acdc <ucdr_deserialize_endian_uint16_t+0x84>
 800ac7e:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800ac82:	4547      	cmp	r7, r8
 800ac84:	d925      	bls.n	800acd2 <ucdr_deserialize_endian_uint16_t+0x7a>
 800ac86:	6923      	ldr	r3, [r4, #16]
 800ac88:	60a7      	str	r7, [r4, #8]
 800ac8a:	eba7 0708 	sub.w	r7, r7, r8
 800ac8e:	443b      	add	r3, r7
 800ac90:	f1c7 0a02 	rsb	sl, r7, #2
 800ac94:	6123      	str	r3, [r4, #16]
 800ac96:	4651      	mov	r1, sl
 800ac98:	4620      	mov	r0, r4
 800ac9a:	f001 f8d7 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800ac9e:	2800      	cmp	r0, #0
 800aca0:	d034      	beq.n	800ad0c <ucdr_deserialize_endian_uint16_t+0xb4>
 800aca2:	2e01      	cmp	r6, #1
 800aca4:	d043      	beq.n	800ad2e <ucdr_deserialize_endian_uint16_t+0xd6>
 800aca6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800acaa:	702b      	strb	r3, [r5, #0]
 800acac:	2f00      	cmp	r7, #0
 800acae:	d03a      	beq.n	800ad26 <ucdr_deserialize_endian_uint16_t+0xce>
 800acb0:	f898 3000 	ldrb.w	r3, [r8]
 800acb4:	706b      	strb	r3, [r5, #1]
 800acb6:	6923      	ldr	r3, [r4, #16]
 800acb8:	68a2      	ldr	r2, [r4, #8]
 800acba:	7da0      	ldrb	r0, [r4, #22]
 800acbc:	2102      	movs	r1, #2
 800acbe:	3302      	adds	r3, #2
 800acc0:	4452      	add	r2, sl
 800acc2:	1bdb      	subs	r3, r3, r7
 800acc4:	7561      	strb	r1, [r4, #21]
 800acc6:	60a2      	str	r2, [r4, #8]
 800acc8:	6123      	str	r3, [r4, #16]
 800acca:	f080 0001 	eor.w	r0, r0, #1
 800acce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acd2:	2102      	movs	r1, #2
 800acd4:	4620      	mov	r0, r4
 800acd6:	f001 f8b9 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800acda:	b178      	cbz	r0, 800acfc <ucdr_deserialize_endian_uint16_t+0xa4>
 800acdc:	2e01      	cmp	r6, #1
 800acde:	68a3      	ldr	r3, [r4, #8]
 800ace0:	d011      	beq.n	800ad06 <ucdr_deserialize_endian_uint16_t+0xae>
 800ace2:	785b      	ldrb	r3, [r3, #1]
 800ace4:	702b      	strb	r3, [r5, #0]
 800ace6:	68a3      	ldr	r3, [r4, #8]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	706b      	strb	r3, [r5, #1]
 800acec:	68a2      	ldr	r2, [r4, #8]
 800acee:	6923      	ldr	r3, [r4, #16]
 800acf0:	3202      	adds	r2, #2
 800acf2:	3302      	adds	r3, #2
 800acf4:	2102      	movs	r1, #2
 800acf6:	60a2      	str	r2, [r4, #8]
 800acf8:	6123      	str	r3, [r4, #16]
 800acfa:	7561      	strb	r1, [r4, #21]
 800acfc:	7da0      	ldrb	r0, [r4, #22]
 800acfe:	f080 0001 	eor.w	r0, r0, #1
 800ad02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad06:	881b      	ldrh	r3, [r3, #0]
 800ad08:	802b      	strh	r3, [r5, #0]
 800ad0a:	e7ef      	b.n	800acec <ucdr_deserialize_endian_uint16_t+0x94>
 800ad0c:	68a2      	ldr	r2, [r4, #8]
 800ad0e:	6923      	ldr	r3, [r4, #16]
 800ad10:	7da0      	ldrb	r0, [r4, #22]
 800ad12:	f884 9015 	strb.w	r9, [r4, #21]
 800ad16:	1bd2      	subs	r2, r2, r7
 800ad18:	1bdb      	subs	r3, r3, r7
 800ad1a:	60a2      	str	r2, [r4, #8]
 800ad1c:	6123      	str	r3, [r4, #16]
 800ad1e:	f080 0001 	eor.w	r0, r0, #1
 800ad22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad26:	68a3      	ldr	r3, [r4, #8]
 800ad28:	781b      	ldrb	r3, [r3, #0]
 800ad2a:	706b      	strb	r3, [r5, #1]
 800ad2c:	e7c3      	b.n	800acb6 <ucdr_deserialize_endian_uint16_t+0x5e>
 800ad2e:	4641      	mov	r1, r8
 800ad30:	463a      	mov	r2, r7
 800ad32:	4628      	mov	r0, r5
 800ad34:	f00e ff07 	bl	8019b46 <memcpy>
 800ad38:	68a1      	ldr	r1, [r4, #8]
 800ad3a:	4652      	mov	r2, sl
 800ad3c:	19e8      	adds	r0, r5, r7
 800ad3e:	f00e ff02 	bl	8019b46 <memcpy>
 800ad42:	e7b8      	b.n	800acb6 <ucdr_deserialize_endian_uint16_t+0x5e>

0800ad44 <ucdr_serialize_uint32_t>:
 800ad44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad48:	b082      	sub	sp, #8
 800ad4a:	4604      	mov	r4, r0
 800ad4c:	9101      	str	r1, [sp, #4]
 800ad4e:	2104      	movs	r1, #4
 800ad50:	f001 f8d0 	bl	800bef4 <ucdr_buffer_alignment>
 800ad54:	4601      	mov	r1, r0
 800ad56:	4620      	mov	r0, r4
 800ad58:	7d67      	ldrb	r7, [r4, #21]
 800ad5a:	f001 f90f 	bl	800bf7c <ucdr_advance_buffer>
 800ad5e:	2104      	movs	r1, #4
 800ad60:	4620      	mov	r0, r4
 800ad62:	f001 f867 	bl	800be34 <ucdr_check_buffer_available_for>
 800ad66:	2800      	cmp	r0, #0
 800ad68:	d139      	bne.n	800adde <ucdr_serialize_uint32_t+0x9a>
 800ad6a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800ad6e:	42ab      	cmp	r3, r5
 800ad70:	d930      	bls.n	800add4 <ucdr_serialize_uint32_t+0x90>
 800ad72:	1b5e      	subs	r6, r3, r5
 800ad74:	60a3      	str	r3, [r4, #8]
 800ad76:	6923      	ldr	r3, [r4, #16]
 800ad78:	f1c6 0804 	rsb	r8, r6, #4
 800ad7c:	4433      	add	r3, r6
 800ad7e:	6123      	str	r3, [r4, #16]
 800ad80:	4641      	mov	r1, r8
 800ad82:	4620      	mov	r0, r4
 800ad84:	f001 f862 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	d04c      	beq.n	800ae26 <ucdr_serialize_uint32_t+0xe2>
 800ad8c:	7d23      	ldrb	r3, [r4, #20]
 800ad8e:	2b01      	cmp	r3, #1
 800ad90:	d063      	beq.n	800ae5a <ucdr_serialize_uint32_t+0x116>
 800ad92:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ad96:	702b      	strb	r3, [r5, #0]
 800ad98:	2e00      	cmp	r6, #0
 800ad9a:	d051      	beq.n	800ae40 <ucdr_serialize_uint32_t+0xfc>
 800ad9c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ada0:	706b      	strb	r3, [r5, #1]
 800ada2:	2e01      	cmp	r6, #1
 800ada4:	d050      	beq.n	800ae48 <ucdr_serialize_uint32_t+0x104>
 800ada6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800adaa:	70ab      	strb	r3, [r5, #2]
 800adac:	2e02      	cmp	r6, #2
 800adae:	d04f      	beq.n	800ae50 <ucdr_serialize_uint32_t+0x10c>
 800adb0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800adb4:	70eb      	strb	r3, [r5, #3]
 800adb6:	6923      	ldr	r3, [r4, #16]
 800adb8:	68a2      	ldr	r2, [r4, #8]
 800adba:	7da0      	ldrb	r0, [r4, #22]
 800adbc:	3304      	adds	r3, #4
 800adbe:	1b9e      	subs	r6, r3, r6
 800adc0:	4442      	add	r2, r8
 800adc2:	2304      	movs	r3, #4
 800adc4:	f080 0001 	eor.w	r0, r0, #1
 800adc8:	60a2      	str	r2, [r4, #8]
 800adca:	6126      	str	r6, [r4, #16]
 800adcc:	7563      	strb	r3, [r4, #21]
 800adce:	b002      	add	sp, #8
 800add0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800add4:	2104      	movs	r1, #4
 800add6:	4620      	mov	r0, r4
 800add8:	f001 f838 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800addc:	b1d0      	cbz	r0, 800ae14 <ucdr_serialize_uint32_t+0xd0>
 800adde:	7d23      	ldrb	r3, [r4, #20]
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	68a3      	ldr	r3, [r4, #8]
 800ade4:	d01c      	beq.n	800ae20 <ucdr_serialize_uint32_t+0xdc>
 800ade6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800adea:	701a      	strb	r2, [r3, #0]
 800adec:	68a3      	ldr	r3, [r4, #8]
 800adee:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800adf2:	705a      	strb	r2, [r3, #1]
 800adf4:	68a3      	ldr	r3, [r4, #8]
 800adf6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800adfa:	709a      	strb	r2, [r3, #2]
 800adfc:	68a3      	ldr	r3, [r4, #8]
 800adfe:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ae02:	70da      	strb	r2, [r3, #3]
 800ae04:	68a2      	ldr	r2, [r4, #8]
 800ae06:	6923      	ldr	r3, [r4, #16]
 800ae08:	3204      	adds	r2, #4
 800ae0a:	3304      	adds	r3, #4
 800ae0c:	2104      	movs	r1, #4
 800ae0e:	60a2      	str	r2, [r4, #8]
 800ae10:	6123      	str	r3, [r4, #16]
 800ae12:	7561      	strb	r1, [r4, #21]
 800ae14:	7da0      	ldrb	r0, [r4, #22]
 800ae16:	f080 0001 	eor.w	r0, r0, #1
 800ae1a:	b002      	add	sp, #8
 800ae1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae20:	9a01      	ldr	r2, [sp, #4]
 800ae22:	601a      	str	r2, [r3, #0]
 800ae24:	e7ee      	b.n	800ae04 <ucdr_serialize_uint32_t+0xc0>
 800ae26:	68a2      	ldr	r2, [r4, #8]
 800ae28:	6923      	ldr	r3, [r4, #16]
 800ae2a:	7da0      	ldrb	r0, [r4, #22]
 800ae2c:	7567      	strb	r7, [r4, #21]
 800ae2e:	1b92      	subs	r2, r2, r6
 800ae30:	1b9b      	subs	r3, r3, r6
 800ae32:	f080 0001 	eor.w	r0, r0, #1
 800ae36:	60a2      	str	r2, [r4, #8]
 800ae38:	6123      	str	r3, [r4, #16]
 800ae3a:	b002      	add	sp, #8
 800ae3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae40:	68a3      	ldr	r3, [r4, #8]
 800ae42:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ae46:	701a      	strb	r2, [r3, #0]
 800ae48:	68a3      	ldr	r3, [r4, #8]
 800ae4a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ae4e:	701a      	strb	r2, [r3, #0]
 800ae50:	68a3      	ldr	r3, [r4, #8]
 800ae52:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ae56:	701a      	strb	r2, [r3, #0]
 800ae58:	e7ad      	b.n	800adb6 <ucdr_serialize_uint32_t+0x72>
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	ad01      	add	r5, sp, #4
 800ae5e:	4629      	mov	r1, r5
 800ae60:	4632      	mov	r2, r6
 800ae62:	f00e fe70 	bl	8019b46 <memcpy>
 800ae66:	68a0      	ldr	r0, [r4, #8]
 800ae68:	4642      	mov	r2, r8
 800ae6a:	19a9      	adds	r1, r5, r6
 800ae6c:	f00e fe6b 	bl	8019b46 <memcpy>
 800ae70:	e7a1      	b.n	800adb6 <ucdr_serialize_uint32_t+0x72>
 800ae72:	bf00      	nop

0800ae74 <ucdr_serialize_endian_uint32_t>:
 800ae74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ae78:	b083      	sub	sp, #12
 800ae7a:	460d      	mov	r5, r1
 800ae7c:	2104      	movs	r1, #4
 800ae7e:	4604      	mov	r4, r0
 800ae80:	9201      	str	r2, [sp, #4]
 800ae82:	f001 f837 	bl	800bef4 <ucdr_buffer_alignment>
 800ae86:	4601      	mov	r1, r0
 800ae88:	4620      	mov	r0, r4
 800ae8a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ae8e:	f001 f875 	bl	800bf7c <ucdr_advance_buffer>
 800ae92:	2104      	movs	r1, #4
 800ae94:	4620      	mov	r0, r4
 800ae96:	f000 ffcd 	bl	800be34 <ucdr_check_buffer_available_for>
 800ae9a:	2800      	cmp	r0, #0
 800ae9c:	d138      	bne.n	800af10 <ucdr_serialize_endian_uint32_t+0x9c>
 800ae9e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800aea2:	42b7      	cmp	r7, r6
 800aea4:	d92f      	bls.n	800af06 <ucdr_serialize_endian_uint32_t+0x92>
 800aea6:	6923      	ldr	r3, [r4, #16]
 800aea8:	60a7      	str	r7, [r4, #8]
 800aeaa:	1bbf      	subs	r7, r7, r6
 800aeac:	443b      	add	r3, r7
 800aeae:	f1c7 0904 	rsb	r9, r7, #4
 800aeb2:	6123      	str	r3, [r4, #16]
 800aeb4:	4649      	mov	r1, r9
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	f000 ffc8 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800aebc:	2800      	cmp	r0, #0
 800aebe:	d04a      	beq.n	800af56 <ucdr_serialize_endian_uint32_t+0xe2>
 800aec0:	2d01      	cmp	r5, #1
 800aec2:	d063      	beq.n	800af8c <ucdr_serialize_endian_uint32_t+0x118>
 800aec4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800aec8:	7033      	strb	r3, [r6, #0]
 800aeca:	2f00      	cmp	r7, #0
 800aecc:	d051      	beq.n	800af72 <ucdr_serialize_endian_uint32_t+0xfe>
 800aece:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800aed2:	7073      	strb	r3, [r6, #1]
 800aed4:	2f01      	cmp	r7, #1
 800aed6:	d050      	beq.n	800af7a <ucdr_serialize_endian_uint32_t+0x106>
 800aed8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800aedc:	70b3      	strb	r3, [r6, #2]
 800aede:	2f02      	cmp	r7, #2
 800aee0:	d04f      	beq.n	800af82 <ucdr_serialize_endian_uint32_t+0x10e>
 800aee2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800aee6:	70f3      	strb	r3, [r6, #3]
 800aee8:	6923      	ldr	r3, [r4, #16]
 800aeea:	68a2      	ldr	r2, [r4, #8]
 800aeec:	7da0      	ldrb	r0, [r4, #22]
 800aeee:	3304      	adds	r3, #4
 800aef0:	444a      	add	r2, r9
 800aef2:	1bdb      	subs	r3, r3, r7
 800aef4:	2104      	movs	r1, #4
 800aef6:	f080 0001 	eor.w	r0, r0, #1
 800aefa:	60a2      	str	r2, [r4, #8]
 800aefc:	6123      	str	r3, [r4, #16]
 800aefe:	7561      	strb	r1, [r4, #21]
 800af00:	b003      	add	sp, #12
 800af02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af06:	2104      	movs	r1, #4
 800af08:	4620      	mov	r0, r4
 800af0a:	f000 ff9f 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800af0e:	b1c8      	cbz	r0, 800af44 <ucdr_serialize_endian_uint32_t+0xd0>
 800af10:	2d01      	cmp	r5, #1
 800af12:	68a3      	ldr	r3, [r4, #8]
 800af14:	d01c      	beq.n	800af50 <ucdr_serialize_endian_uint32_t+0xdc>
 800af16:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800af1a:	701a      	strb	r2, [r3, #0]
 800af1c:	68a3      	ldr	r3, [r4, #8]
 800af1e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800af22:	705a      	strb	r2, [r3, #1]
 800af24:	68a3      	ldr	r3, [r4, #8]
 800af26:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800af2a:	709a      	strb	r2, [r3, #2]
 800af2c:	68a3      	ldr	r3, [r4, #8]
 800af2e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800af32:	70da      	strb	r2, [r3, #3]
 800af34:	68a2      	ldr	r2, [r4, #8]
 800af36:	6923      	ldr	r3, [r4, #16]
 800af38:	3204      	adds	r2, #4
 800af3a:	3304      	adds	r3, #4
 800af3c:	2104      	movs	r1, #4
 800af3e:	60a2      	str	r2, [r4, #8]
 800af40:	6123      	str	r3, [r4, #16]
 800af42:	7561      	strb	r1, [r4, #21]
 800af44:	7da0      	ldrb	r0, [r4, #22]
 800af46:	f080 0001 	eor.w	r0, r0, #1
 800af4a:	b003      	add	sp, #12
 800af4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af50:	9a01      	ldr	r2, [sp, #4]
 800af52:	601a      	str	r2, [r3, #0]
 800af54:	e7ee      	b.n	800af34 <ucdr_serialize_endian_uint32_t+0xc0>
 800af56:	68a2      	ldr	r2, [r4, #8]
 800af58:	6923      	ldr	r3, [r4, #16]
 800af5a:	7da0      	ldrb	r0, [r4, #22]
 800af5c:	f884 8015 	strb.w	r8, [r4, #21]
 800af60:	1bd2      	subs	r2, r2, r7
 800af62:	1bdb      	subs	r3, r3, r7
 800af64:	f080 0001 	eor.w	r0, r0, #1
 800af68:	60a2      	str	r2, [r4, #8]
 800af6a:	6123      	str	r3, [r4, #16]
 800af6c:	b003      	add	sp, #12
 800af6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af72:	68a3      	ldr	r3, [r4, #8]
 800af74:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800af78:	701a      	strb	r2, [r3, #0]
 800af7a:	68a3      	ldr	r3, [r4, #8]
 800af7c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800af80:	701a      	strb	r2, [r3, #0]
 800af82:	68a3      	ldr	r3, [r4, #8]
 800af84:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800af88:	701a      	strb	r2, [r3, #0]
 800af8a:	e7ad      	b.n	800aee8 <ucdr_serialize_endian_uint32_t+0x74>
 800af8c:	ad01      	add	r5, sp, #4
 800af8e:	4629      	mov	r1, r5
 800af90:	463a      	mov	r2, r7
 800af92:	4630      	mov	r0, r6
 800af94:	f00e fdd7 	bl	8019b46 <memcpy>
 800af98:	68a0      	ldr	r0, [r4, #8]
 800af9a:	464a      	mov	r2, r9
 800af9c:	19e9      	adds	r1, r5, r7
 800af9e:	f00e fdd2 	bl	8019b46 <memcpy>
 800afa2:	e7a1      	b.n	800aee8 <ucdr_serialize_endian_uint32_t+0x74>

0800afa4 <ucdr_deserialize_uint32_t>:
 800afa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afa8:	460d      	mov	r5, r1
 800afaa:	2104      	movs	r1, #4
 800afac:	4604      	mov	r4, r0
 800afae:	f000 ffa1 	bl	800bef4 <ucdr_buffer_alignment>
 800afb2:	4601      	mov	r1, r0
 800afb4:	4620      	mov	r0, r4
 800afb6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800afba:	f000 ffdf 	bl	800bf7c <ucdr_advance_buffer>
 800afbe:	2104      	movs	r1, #4
 800afc0:	4620      	mov	r0, r4
 800afc2:	f000 ff37 	bl	800be34 <ucdr_check_buffer_available_for>
 800afc6:	2800      	cmp	r0, #0
 800afc8:	d138      	bne.n	800b03c <ucdr_deserialize_uint32_t+0x98>
 800afca:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800afce:	42b7      	cmp	r7, r6
 800afd0:	d92f      	bls.n	800b032 <ucdr_deserialize_uint32_t+0x8e>
 800afd2:	6923      	ldr	r3, [r4, #16]
 800afd4:	60a7      	str	r7, [r4, #8]
 800afd6:	1bbf      	subs	r7, r7, r6
 800afd8:	443b      	add	r3, r7
 800afda:	f1c7 0904 	rsb	r9, r7, #4
 800afde:	6123      	str	r3, [r4, #16]
 800afe0:	4649      	mov	r1, r9
 800afe2:	4620      	mov	r0, r4
 800afe4:	f000 ff32 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800afe8:	2800      	cmp	r0, #0
 800afea:	d046      	beq.n	800b07a <ucdr_deserialize_uint32_t+0xd6>
 800afec:	7d23      	ldrb	r3, [r4, #20]
 800afee:	2b01      	cmp	r3, #1
 800aff0:	d05c      	beq.n	800b0ac <ucdr_deserialize_uint32_t+0x108>
 800aff2:	78f3      	ldrb	r3, [r6, #3]
 800aff4:	702b      	strb	r3, [r5, #0]
 800aff6:	2f00      	cmp	r7, #0
 800aff8:	d04c      	beq.n	800b094 <ucdr_deserialize_uint32_t+0xf0>
 800affa:	78b3      	ldrb	r3, [r6, #2]
 800affc:	706b      	strb	r3, [r5, #1]
 800affe:	2f01      	cmp	r7, #1
 800b000:	f105 0302 	add.w	r3, r5, #2
 800b004:	d04a      	beq.n	800b09c <ucdr_deserialize_uint32_t+0xf8>
 800b006:	7873      	ldrb	r3, [r6, #1]
 800b008:	70ab      	strb	r3, [r5, #2]
 800b00a:	2f02      	cmp	r7, #2
 800b00c:	f105 0303 	add.w	r3, r5, #3
 800b010:	d048      	beq.n	800b0a4 <ucdr_deserialize_uint32_t+0x100>
 800b012:	7833      	ldrb	r3, [r6, #0]
 800b014:	70eb      	strb	r3, [r5, #3]
 800b016:	6923      	ldr	r3, [r4, #16]
 800b018:	68a2      	ldr	r2, [r4, #8]
 800b01a:	7da0      	ldrb	r0, [r4, #22]
 800b01c:	2104      	movs	r1, #4
 800b01e:	3304      	adds	r3, #4
 800b020:	444a      	add	r2, r9
 800b022:	1bdb      	subs	r3, r3, r7
 800b024:	7561      	strb	r1, [r4, #21]
 800b026:	60a2      	str	r2, [r4, #8]
 800b028:	6123      	str	r3, [r4, #16]
 800b02a:	f080 0001 	eor.w	r0, r0, #1
 800b02e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b032:	2104      	movs	r1, #4
 800b034:	4620      	mov	r0, r4
 800b036:	f000 ff09 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b03a:	b1b0      	cbz	r0, 800b06a <ucdr_deserialize_uint32_t+0xc6>
 800b03c:	7d23      	ldrb	r3, [r4, #20]
 800b03e:	2b01      	cmp	r3, #1
 800b040:	68a3      	ldr	r3, [r4, #8]
 800b042:	d017      	beq.n	800b074 <ucdr_deserialize_uint32_t+0xd0>
 800b044:	78db      	ldrb	r3, [r3, #3]
 800b046:	702b      	strb	r3, [r5, #0]
 800b048:	68a3      	ldr	r3, [r4, #8]
 800b04a:	789b      	ldrb	r3, [r3, #2]
 800b04c:	706b      	strb	r3, [r5, #1]
 800b04e:	68a3      	ldr	r3, [r4, #8]
 800b050:	785b      	ldrb	r3, [r3, #1]
 800b052:	70ab      	strb	r3, [r5, #2]
 800b054:	68a3      	ldr	r3, [r4, #8]
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	70eb      	strb	r3, [r5, #3]
 800b05a:	68a2      	ldr	r2, [r4, #8]
 800b05c:	6923      	ldr	r3, [r4, #16]
 800b05e:	3204      	adds	r2, #4
 800b060:	3304      	adds	r3, #4
 800b062:	2104      	movs	r1, #4
 800b064:	60a2      	str	r2, [r4, #8]
 800b066:	6123      	str	r3, [r4, #16]
 800b068:	7561      	strb	r1, [r4, #21]
 800b06a:	7da0      	ldrb	r0, [r4, #22]
 800b06c:	f080 0001 	eor.w	r0, r0, #1
 800b070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	602b      	str	r3, [r5, #0]
 800b078:	e7ef      	b.n	800b05a <ucdr_deserialize_uint32_t+0xb6>
 800b07a:	68a2      	ldr	r2, [r4, #8]
 800b07c:	6923      	ldr	r3, [r4, #16]
 800b07e:	7da0      	ldrb	r0, [r4, #22]
 800b080:	f884 8015 	strb.w	r8, [r4, #21]
 800b084:	1bd2      	subs	r2, r2, r7
 800b086:	1bdb      	subs	r3, r3, r7
 800b088:	60a2      	str	r2, [r4, #8]
 800b08a:	6123      	str	r3, [r4, #16]
 800b08c:	f080 0001 	eor.w	r0, r0, #1
 800b090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b094:	68a3      	ldr	r3, [r4, #8]
 800b096:	789b      	ldrb	r3, [r3, #2]
 800b098:	706b      	strb	r3, [r5, #1]
 800b09a:	1cab      	adds	r3, r5, #2
 800b09c:	68a2      	ldr	r2, [r4, #8]
 800b09e:	7852      	ldrb	r2, [r2, #1]
 800b0a0:	f803 2b01 	strb.w	r2, [r3], #1
 800b0a4:	68a2      	ldr	r2, [r4, #8]
 800b0a6:	7812      	ldrb	r2, [r2, #0]
 800b0a8:	701a      	strb	r2, [r3, #0]
 800b0aa:	e7b4      	b.n	800b016 <ucdr_deserialize_uint32_t+0x72>
 800b0ac:	4631      	mov	r1, r6
 800b0ae:	463a      	mov	r2, r7
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	f00e fd48 	bl	8019b46 <memcpy>
 800b0b6:	68a1      	ldr	r1, [r4, #8]
 800b0b8:	464a      	mov	r2, r9
 800b0ba:	19e8      	adds	r0, r5, r7
 800b0bc:	f00e fd43 	bl	8019b46 <memcpy>
 800b0c0:	e7a9      	b.n	800b016 <ucdr_deserialize_uint32_t+0x72>
 800b0c2:	bf00      	nop

0800b0c4 <ucdr_deserialize_endian_uint32_t>:
 800b0c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0c8:	460e      	mov	r6, r1
 800b0ca:	2104      	movs	r1, #4
 800b0cc:	4604      	mov	r4, r0
 800b0ce:	4615      	mov	r5, r2
 800b0d0:	f000 ff10 	bl	800bef4 <ucdr_buffer_alignment>
 800b0d4:	4601      	mov	r1, r0
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f894 9015 	ldrb.w	r9, [r4, #21]
 800b0dc:	f000 ff4e 	bl	800bf7c <ucdr_advance_buffer>
 800b0e0:	2104      	movs	r1, #4
 800b0e2:	4620      	mov	r0, r4
 800b0e4:	f000 fea6 	bl	800be34 <ucdr_check_buffer_available_for>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	d13c      	bne.n	800b166 <ucdr_deserialize_endian_uint32_t+0xa2>
 800b0ec:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800b0f0:	42bb      	cmp	r3, r7
 800b0f2:	d933      	bls.n	800b15c <ucdr_deserialize_endian_uint32_t+0x98>
 800b0f4:	eba3 0807 	sub.w	r8, r3, r7
 800b0f8:	60a3      	str	r3, [r4, #8]
 800b0fa:	6923      	ldr	r3, [r4, #16]
 800b0fc:	f1c8 0a04 	rsb	sl, r8, #4
 800b100:	4443      	add	r3, r8
 800b102:	6123      	str	r3, [r4, #16]
 800b104:	4651      	mov	r1, sl
 800b106:	4620      	mov	r0, r4
 800b108:	f000 fea0 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b10c:	2800      	cmp	r0, #0
 800b10e:	d048      	beq.n	800b1a2 <ucdr_deserialize_endian_uint32_t+0xde>
 800b110:	2e01      	cmp	r6, #1
 800b112:	d061      	beq.n	800b1d8 <ucdr_deserialize_endian_uint32_t+0x114>
 800b114:	78fb      	ldrb	r3, [r7, #3]
 800b116:	702b      	strb	r3, [r5, #0]
 800b118:	f1b8 0f00 	cmp.w	r8, #0
 800b11c:	d050      	beq.n	800b1c0 <ucdr_deserialize_endian_uint32_t+0xfc>
 800b11e:	78bb      	ldrb	r3, [r7, #2]
 800b120:	706b      	strb	r3, [r5, #1]
 800b122:	f1b8 0f01 	cmp.w	r8, #1
 800b126:	f105 0302 	add.w	r3, r5, #2
 800b12a:	d04d      	beq.n	800b1c8 <ucdr_deserialize_endian_uint32_t+0x104>
 800b12c:	787b      	ldrb	r3, [r7, #1]
 800b12e:	70ab      	strb	r3, [r5, #2]
 800b130:	f1b8 0f02 	cmp.w	r8, #2
 800b134:	f105 0303 	add.w	r3, r5, #3
 800b138:	d04a      	beq.n	800b1d0 <ucdr_deserialize_endian_uint32_t+0x10c>
 800b13a:	783b      	ldrb	r3, [r7, #0]
 800b13c:	70eb      	strb	r3, [r5, #3]
 800b13e:	6923      	ldr	r3, [r4, #16]
 800b140:	68a2      	ldr	r2, [r4, #8]
 800b142:	7da0      	ldrb	r0, [r4, #22]
 800b144:	2104      	movs	r1, #4
 800b146:	3304      	adds	r3, #4
 800b148:	4452      	add	r2, sl
 800b14a:	eba3 0308 	sub.w	r3, r3, r8
 800b14e:	7561      	strb	r1, [r4, #21]
 800b150:	60a2      	str	r2, [r4, #8]
 800b152:	6123      	str	r3, [r4, #16]
 800b154:	f080 0001 	eor.w	r0, r0, #1
 800b158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b15c:	2104      	movs	r1, #4
 800b15e:	4620      	mov	r0, r4
 800b160:	f000 fe74 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b164:	b1a8      	cbz	r0, 800b192 <ucdr_deserialize_endian_uint32_t+0xce>
 800b166:	2e01      	cmp	r6, #1
 800b168:	68a3      	ldr	r3, [r4, #8]
 800b16a:	d017      	beq.n	800b19c <ucdr_deserialize_endian_uint32_t+0xd8>
 800b16c:	78db      	ldrb	r3, [r3, #3]
 800b16e:	702b      	strb	r3, [r5, #0]
 800b170:	68a3      	ldr	r3, [r4, #8]
 800b172:	789b      	ldrb	r3, [r3, #2]
 800b174:	706b      	strb	r3, [r5, #1]
 800b176:	68a3      	ldr	r3, [r4, #8]
 800b178:	785b      	ldrb	r3, [r3, #1]
 800b17a:	70ab      	strb	r3, [r5, #2]
 800b17c:	68a3      	ldr	r3, [r4, #8]
 800b17e:	781b      	ldrb	r3, [r3, #0]
 800b180:	70eb      	strb	r3, [r5, #3]
 800b182:	68a2      	ldr	r2, [r4, #8]
 800b184:	6923      	ldr	r3, [r4, #16]
 800b186:	3204      	adds	r2, #4
 800b188:	3304      	adds	r3, #4
 800b18a:	2104      	movs	r1, #4
 800b18c:	60a2      	str	r2, [r4, #8]
 800b18e:	6123      	str	r3, [r4, #16]
 800b190:	7561      	strb	r1, [r4, #21]
 800b192:	7da0      	ldrb	r0, [r4, #22]
 800b194:	f080 0001 	eor.w	r0, r0, #1
 800b198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	602b      	str	r3, [r5, #0]
 800b1a0:	e7ef      	b.n	800b182 <ucdr_deserialize_endian_uint32_t+0xbe>
 800b1a2:	68a2      	ldr	r2, [r4, #8]
 800b1a4:	6923      	ldr	r3, [r4, #16]
 800b1a6:	7da0      	ldrb	r0, [r4, #22]
 800b1a8:	f884 9015 	strb.w	r9, [r4, #21]
 800b1ac:	eba2 0208 	sub.w	r2, r2, r8
 800b1b0:	eba3 0308 	sub.w	r3, r3, r8
 800b1b4:	60a2      	str	r2, [r4, #8]
 800b1b6:	6123      	str	r3, [r4, #16]
 800b1b8:	f080 0001 	eor.w	r0, r0, #1
 800b1bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1c0:	68a3      	ldr	r3, [r4, #8]
 800b1c2:	789b      	ldrb	r3, [r3, #2]
 800b1c4:	706b      	strb	r3, [r5, #1]
 800b1c6:	1cab      	adds	r3, r5, #2
 800b1c8:	68a2      	ldr	r2, [r4, #8]
 800b1ca:	7852      	ldrb	r2, [r2, #1]
 800b1cc:	f803 2b01 	strb.w	r2, [r3], #1
 800b1d0:	68a2      	ldr	r2, [r4, #8]
 800b1d2:	7812      	ldrb	r2, [r2, #0]
 800b1d4:	701a      	strb	r2, [r3, #0]
 800b1d6:	e7b2      	b.n	800b13e <ucdr_deserialize_endian_uint32_t+0x7a>
 800b1d8:	4639      	mov	r1, r7
 800b1da:	4642      	mov	r2, r8
 800b1dc:	4628      	mov	r0, r5
 800b1de:	f00e fcb2 	bl	8019b46 <memcpy>
 800b1e2:	68a1      	ldr	r1, [r4, #8]
 800b1e4:	4652      	mov	r2, sl
 800b1e6:	eb05 0008 	add.w	r0, r5, r8
 800b1ea:	f00e fcac 	bl	8019b46 <memcpy>
 800b1ee:	e7a6      	b.n	800b13e <ucdr_deserialize_endian_uint32_t+0x7a>

0800b1f0 <ucdr_serialize_uint64_t>:
 800b1f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1f4:	2108      	movs	r1, #8
 800b1f6:	b082      	sub	sp, #8
 800b1f8:	4604      	mov	r4, r0
 800b1fa:	e9cd 2300 	strd	r2, r3, [sp]
 800b1fe:	f000 fe79 	bl	800bef4 <ucdr_buffer_alignment>
 800b202:	4601      	mov	r1, r0
 800b204:	4620      	mov	r0, r4
 800b206:	7d67      	ldrb	r7, [r4, #21]
 800b208:	f000 feb8 	bl	800bf7c <ucdr_advance_buffer>
 800b20c:	2108      	movs	r1, #8
 800b20e:	4620      	mov	r0, r4
 800b210:	f000 fe10 	bl	800be34 <ucdr_check_buffer_available_for>
 800b214:	2800      	cmp	r0, #0
 800b216:	d14e      	bne.n	800b2b6 <ucdr_serialize_uint64_t+0xc6>
 800b218:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800b21c:	42ab      	cmp	r3, r5
 800b21e:	d945      	bls.n	800b2ac <ucdr_serialize_uint64_t+0xbc>
 800b220:	1b5e      	subs	r6, r3, r5
 800b222:	60a3      	str	r3, [r4, #8]
 800b224:	6923      	ldr	r3, [r4, #16]
 800b226:	f1c6 0808 	rsb	r8, r6, #8
 800b22a:	4433      	add	r3, r6
 800b22c:	6123      	str	r3, [r4, #16]
 800b22e:	4641      	mov	r1, r8
 800b230:	4620      	mov	r0, r4
 800b232:	f000 fe0b 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b236:	2800      	cmp	r0, #0
 800b238:	d074      	beq.n	800b324 <ucdr_serialize_uint64_t+0x134>
 800b23a:	7d23      	ldrb	r3, [r4, #20]
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	f000 809b 	beq.w	800b378 <ucdr_serialize_uint64_t+0x188>
 800b242:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b246:	702b      	strb	r3, [r5, #0]
 800b248:	2e00      	cmp	r6, #0
 800b24a:	d078      	beq.n	800b33e <ucdr_serialize_uint64_t+0x14e>
 800b24c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b250:	706b      	strb	r3, [r5, #1]
 800b252:	2e01      	cmp	r6, #1
 800b254:	d077      	beq.n	800b346 <ucdr_serialize_uint64_t+0x156>
 800b256:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800b25a:	70ab      	strb	r3, [r5, #2]
 800b25c:	2e02      	cmp	r6, #2
 800b25e:	d076      	beq.n	800b34e <ucdr_serialize_uint64_t+0x15e>
 800b260:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b264:	70eb      	strb	r3, [r5, #3]
 800b266:	2e03      	cmp	r6, #3
 800b268:	d075      	beq.n	800b356 <ucdr_serialize_uint64_t+0x166>
 800b26a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800b26e:	712b      	strb	r3, [r5, #4]
 800b270:	2e04      	cmp	r6, #4
 800b272:	d074      	beq.n	800b35e <ucdr_serialize_uint64_t+0x16e>
 800b274:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800b278:	716b      	strb	r3, [r5, #5]
 800b27a:	2e05      	cmp	r6, #5
 800b27c:	d073      	beq.n	800b366 <ucdr_serialize_uint64_t+0x176>
 800b27e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800b282:	71ab      	strb	r3, [r5, #6]
 800b284:	2e06      	cmp	r6, #6
 800b286:	d072      	beq.n	800b36e <ucdr_serialize_uint64_t+0x17e>
 800b288:	f89d 3000 	ldrb.w	r3, [sp]
 800b28c:	71eb      	strb	r3, [r5, #7]
 800b28e:	6923      	ldr	r3, [r4, #16]
 800b290:	68a2      	ldr	r2, [r4, #8]
 800b292:	7da0      	ldrb	r0, [r4, #22]
 800b294:	3308      	adds	r3, #8
 800b296:	1b9e      	subs	r6, r3, r6
 800b298:	4442      	add	r2, r8
 800b29a:	2308      	movs	r3, #8
 800b29c:	f080 0001 	eor.w	r0, r0, #1
 800b2a0:	60a2      	str	r2, [r4, #8]
 800b2a2:	6126      	str	r6, [r4, #16]
 800b2a4:	7563      	strb	r3, [r4, #21]
 800b2a6:	b002      	add	sp, #8
 800b2a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2ac:	2108      	movs	r1, #8
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	f000 fdcc 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b2b4:	b350      	cbz	r0, 800b30c <ucdr_serialize_uint64_t+0x11c>
 800b2b6:	7d23      	ldrb	r3, [r4, #20]
 800b2b8:	2b01      	cmp	r3, #1
 800b2ba:	d02d      	beq.n	800b318 <ucdr_serialize_uint64_t+0x128>
 800b2bc:	68a3      	ldr	r3, [r4, #8]
 800b2be:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800b2c2:	701a      	strb	r2, [r3, #0]
 800b2c4:	68a3      	ldr	r3, [r4, #8]
 800b2c6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b2ca:	705a      	strb	r2, [r3, #1]
 800b2cc:	68a3      	ldr	r3, [r4, #8]
 800b2ce:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800b2d2:	709a      	strb	r2, [r3, #2]
 800b2d4:	68a3      	ldr	r3, [r4, #8]
 800b2d6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b2da:	70da      	strb	r2, [r3, #3]
 800b2dc:	68a3      	ldr	r3, [r4, #8]
 800b2de:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800b2e2:	711a      	strb	r2, [r3, #4]
 800b2e4:	68a3      	ldr	r3, [r4, #8]
 800b2e6:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800b2ea:	715a      	strb	r2, [r3, #5]
 800b2ec:	68a3      	ldr	r3, [r4, #8]
 800b2ee:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800b2f2:	719a      	strb	r2, [r3, #6]
 800b2f4:	68a3      	ldr	r3, [r4, #8]
 800b2f6:	f89d 2000 	ldrb.w	r2, [sp]
 800b2fa:	71da      	strb	r2, [r3, #7]
 800b2fc:	68a2      	ldr	r2, [r4, #8]
 800b2fe:	6923      	ldr	r3, [r4, #16]
 800b300:	3208      	adds	r2, #8
 800b302:	3308      	adds	r3, #8
 800b304:	2108      	movs	r1, #8
 800b306:	60a2      	str	r2, [r4, #8]
 800b308:	6123      	str	r3, [r4, #16]
 800b30a:	7561      	strb	r1, [r4, #21]
 800b30c:	7da0      	ldrb	r0, [r4, #22]
 800b30e:	f080 0001 	eor.w	r0, r0, #1
 800b312:	b002      	add	sp, #8
 800b314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b318:	466b      	mov	r3, sp
 800b31a:	cb03      	ldmia	r3!, {r0, r1}
 800b31c:	68a3      	ldr	r3, [r4, #8]
 800b31e:	6018      	str	r0, [r3, #0]
 800b320:	6059      	str	r1, [r3, #4]
 800b322:	e7eb      	b.n	800b2fc <ucdr_serialize_uint64_t+0x10c>
 800b324:	68a2      	ldr	r2, [r4, #8]
 800b326:	6923      	ldr	r3, [r4, #16]
 800b328:	7da0      	ldrb	r0, [r4, #22]
 800b32a:	7567      	strb	r7, [r4, #21]
 800b32c:	1b92      	subs	r2, r2, r6
 800b32e:	1b9b      	subs	r3, r3, r6
 800b330:	f080 0001 	eor.w	r0, r0, #1
 800b334:	60a2      	str	r2, [r4, #8]
 800b336:	6123      	str	r3, [r4, #16]
 800b338:	b002      	add	sp, #8
 800b33a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b33e:	68a3      	ldr	r3, [r4, #8]
 800b340:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b344:	701a      	strb	r2, [r3, #0]
 800b346:	68a3      	ldr	r3, [r4, #8]
 800b348:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800b34c:	701a      	strb	r2, [r3, #0]
 800b34e:	68a3      	ldr	r3, [r4, #8]
 800b350:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b354:	701a      	strb	r2, [r3, #0]
 800b356:	68a3      	ldr	r3, [r4, #8]
 800b358:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800b35c:	701a      	strb	r2, [r3, #0]
 800b35e:	68a3      	ldr	r3, [r4, #8]
 800b360:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800b364:	701a      	strb	r2, [r3, #0]
 800b366:	68a3      	ldr	r3, [r4, #8]
 800b368:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800b36c:	701a      	strb	r2, [r3, #0]
 800b36e:	68a3      	ldr	r3, [r4, #8]
 800b370:	f89d 2000 	ldrb.w	r2, [sp]
 800b374:	701a      	strb	r2, [r3, #0]
 800b376:	e78a      	b.n	800b28e <ucdr_serialize_uint64_t+0x9e>
 800b378:	4628      	mov	r0, r5
 800b37a:	466d      	mov	r5, sp
 800b37c:	4629      	mov	r1, r5
 800b37e:	4632      	mov	r2, r6
 800b380:	f00e fbe1 	bl	8019b46 <memcpy>
 800b384:	68a0      	ldr	r0, [r4, #8]
 800b386:	4642      	mov	r2, r8
 800b388:	19a9      	adds	r1, r5, r6
 800b38a:	f00e fbdc 	bl	8019b46 <memcpy>
 800b38e:	e77e      	b.n	800b28e <ucdr_serialize_uint64_t+0x9e>

0800b390 <ucdr_serialize_int16_t>:
 800b390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b394:	b082      	sub	sp, #8
 800b396:	460b      	mov	r3, r1
 800b398:	2102      	movs	r1, #2
 800b39a:	4604      	mov	r4, r0
 800b39c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800b3a0:	f000 fda8 	bl	800bef4 <ucdr_buffer_alignment>
 800b3a4:	4601      	mov	r1, r0
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	7d67      	ldrb	r7, [r4, #21]
 800b3aa:	f000 fde7 	bl	800bf7c <ucdr_advance_buffer>
 800b3ae:	2102      	movs	r1, #2
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f000 fd3f 	bl	800be34 <ucdr_check_buffer_available_for>
 800b3b6:	bb78      	cbnz	r0, 800b418 <ucdr_serialize_int16_t+0x88>
 800b3b8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800b3bc:	42ab      	cmp	r3, r5
 800b3be:	d926      	bls.n	800b40e <ucdr_serialize_int16_t+0x7e>
 800b3c0:	1b5e      	subs	r6, r3, r5
 800b3c2:	60a3      	str	r3, [r4, #8]
 800b3c4:	6923      	ldr	r3, [r4, #16]
 800b3c6:	f1c6 0802 	rsb	r8, r6, #2
 800b3ca:	4433      	add	r3, r6
 800b3cc:	6123      	str	r3, [r4, #16]
 800b3ce:	4641      	mov	r1, r8
 800b3d0:	4620      	mov	r0, r4
 800b3d2:	f000 fd3b 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	d03b      	beq.n	800b452 <ucdr_serialize_int16_t+0xc2>
 800b3da:	7d23      	ldrb	r3, [r4, #20]
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	d04a      	beq.n	800b476 <ucdr_serialize_int16_t+0xe6>
 800b3e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b3e4:	702b      	strb	r3, [r5, #0]
 800b3e6:	2e00      	cmp	r6, #0
 800b3e8:	d040      	beq.n	800b46c <ucdr_serialize_int16_t+0xdc>
 800b3ea:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b3ee:	706b      	strb	r3, [r5, #1]
 800b3f0:	6923      	ldr	r3, [r4, #16]
 800b3f2:	68a2      	ldr	r2, [r4, #8]
 800b3f4:	7da0      	ldrb	r0, [r4, #22]
 800b3f6:	3302      	adds	r3, #2
 800b3f8:	1b9e      	subs	r6, r3, r6
 800b3fa:	4442      	add	r2, r8
 800b3fc:	2302      	movs	r3, #2
 800b3fe:	f080 0001 	eor.w	r0, r0, #1
 800b402:	60a2      	str	r2, [r4, #8]
 800b404:	6126      	str	r6, [r4, #16]
 800b406:	7563      	strb	r3, [r4, #21]
 800b408:	b002      	add	sp, #8
 800b40a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b40e:	2102      	movs	r1, #2
 800b410:	4620      	mov	r0, r4
 800b412:	f000 fd1b 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b416:	b190      	cbz	r0, 800b43e <ucdr_serialize_int16_t+0xae>
 800b418:	7d23      	ldrb	r3, [r4, #20]
 800b41a:	2b01      	cmp	r3, #1
 800b41c:	68a3      	ldr	r3, [r4, #8]
 800b41e:	d014      	beq.n	800b44a <ucdr_serialize_int16_t+0xba>
 800b420:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800b424:	701a      	strb	r2, [r3, #0]
 800b426:	68a3      	ldr	r3, [r4, #8]
 800b428:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b42c:	705a      	strb	r2, [r3, #1]
 800b42e:	68a2      	ldr	r2, [r4, #8]
 800b430:	6923      	ldr	r3, [r4, #16]
 800b432:	3202      	adds	r2, #2
 800b434:	3302      	adds	r3, #2
 800b436:	2102      	movs	r1, #2
 800b438:	60a2      	str	r2, [r4, #8]
 800b43a:	6123      	str	r3, [r4, #16]
 800b43c:	7561      	strb	r1, [r4, #21]
 800b43e:	7da0      	ldrb	r0, [r4, #22]
 800b440:	f080 0001 	eor.w	r0, r0, #1
 800b444:	b002      	add	sp, #8
 800b446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b44a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800b44e:	801a      	strh	r2, [r3, #0]
 800b450:	e7ed      	b.n	800b42e <ucdr_serialize_int16_t+0x9e>
 800b452:	68a2      	ldr	r2, [r4, #8]
 800b454:	6923      	ldr	r3, [r4, #16]
 800b456:	7da0      	ldrb	r0, [r4, #22]
 800b458:	7567      	strb	r7, [r4, #21]
 800b45a:	1b92      	subs	r2, r2, r6
 800b45c:	1b9b      	subs	r3, r3, r6
 800b45e:	f080 0001 	eor.w	r0, r0, #1
 800b462:	60a2      	str	r2, [r4, #8]
 800b464:	6123      	str	r3, [r4, #16]
 800b466:	b002      	add	sp, #8
 800b468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b46c:	68a3      	ldr	r3, [r4, #8]
 800b46e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b472:	701a      	strb	r2, [r3, #0]
 800b474:	e7bc      	b.n	800b3f0 <ucdr_serialize_int16_t+0x60>
 800b476:	4628      	mov	r0, r5
 800b478:	f10d 0506 	add.w	r5, sp, #6
 800b47c:	4629      	mov	r1, r5
 800b47e:	4632      	mov	r2, r6
 800b480:	f00e fb61 	bl	8019b46 <memcpy>
 800b484:	68a0      	ldr	r0, [r4, #8]
 800b486:	4642      	mov	r2, r8
 800b488:	19a9      	adds	r1, r5, r6
 800b48a:	f00e fb5c 	bl	8019b46 <memcpy>
 800b48e:	e7af      	b.n	800b3f0 <ucdr_serialize_int16_t+0x60>

0800b490 <ucdr_deserialize_int16_t>:
 800b490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b494:	460d      	mov	r5, r1
 800b496:	2102      	movs	r1, #2
 800b498:	4604      	mov	r4, r0
 800b49a:	f000 fd2b 	bl	800bef4 <ucdr_buffer_alignment>
 800b49e:	4601      	mov	r1, r0
 800b4a0:	4620      	mov	r0, r4
 800b4a2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800b4a6:	f000 fd69 	bl	800bf7c <ucdr_advance_buffer>
 800b4aa:	2102      	movs	r1, #2
 800b4ac:	4620      	mov	r0, r4
 800b4ae:	f000 fcc1 	bl	800be34 <ucdr_check_buffer_available_for>
 800b4b2:	bb60      	cbnz	r0, 800b50e <ucdr_deserialize_int16_t+0x7e>
 800b4b4:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800b4b8:	42be      	cmp	r6, r7
 800b4ba:	d923      	bls.n	800b504 <ucdr_deserialize_int16_t+0x74>
 800b4bc:	6923      	ldr	r3, [r4, #16]
 800b4be:	60a6      	str	r6, [r4, #8]
 800b4c0:	1bf6      	subs	r6, r6, r7
 800b4c2:	4433      	add	r3, r6
 800b4c4:	f1c6 0902 	rsb	r9, r6, #2
 800b4c8:	6123      	str	r3, [r4, #16]
 800b4ca:	4649      	mov	r1, r9
 800b4cc:	4620      	mov	r0, r4
 800b4ce:	f000 fcbd 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	d034      	beq.n	800b540 <ucdr_deserialize_int16_t+0xb0>
 800b4d6:	7d23      	ldrb	r3, [r4, #20]
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	d042      	beq.n	800b562 <ucdr_deserialize_int16_t+0xd2>
 800b4dc:	787b      	ldrb	r3, [r7, #1]
 800b4de:	702b      	strb	r3, [r5, #0]
 800b4e0:	2e00      	cmp	r6, #0
 800b4e2:	d03a      	beq.n	800b55a <ucdr_deserialize_int16_t+0xca>
 800b4e4:	783b      	ldrb	r3, [r7, #0]
 800b4e6:	706b      	strb	r3, [r5, #1]
 800b4e8:	6923      	ldr	r3, [r4, #16]
 800b4ea:	68a2      	ldr	r2, [r4, #8]
 800b4ec:	7da0      	ldrb	r0, [r4, #22]
 800b4ee:	2102      	movs	r1, #2
 800b4f0:	3302      	adds	r3, #2
 800b4f2:	444a      	add	r2, r9
 800b4f4:	1b9b      	subs	r3, r3, r6
 800b4f6:	7561      	strb	r1, [r4, #21]
 800b4f8:	60a2      	str	r2, [r4, #8]
 800b4fa:	6123      	str	r3, [r4, #16]
 800b4fc:	f080 0001 	eor.w	r0, r0, #1
 800b500:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b504:	2102      	movs	r1, #2
 800b506:	4620      	mov	r0, r4
 800b508:	f000 fca0 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b50c:	b180      	cbz	r0, 800b530 <ucdr_deserialize_int16_t+0xa0>
 800b50e:	7d23      	ldrb	r3, [r4, #20]
 800b510:	2b01      	cmp	r3, #1
 800b512:	68a3      	ldr	r3, [r4, #8]
 800b514:	d011      	beq.n	800b53a <ucdr_deserialize_int16_t+0xaa>
 800b516:	785b      	ldrb	r3, [r3, #1]
 800b518:	702b      	strb	r3, [r5, #0]
 800b51a:	68a3      	ldr	r3, [r4, #8]
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	706b      	strb	r3, [r5, #1]
 800b520:	68a2      	ldr	r2, [r4, #8]
 800b522:	6923      	ldr	r3, [r4, #16]
 800b524:	3202      	adds	r2, #2
 800b526:	3302      	adds	r3, #2
 800b528:	2102      	movs	r1, #2
 800b52a:	60a2      	str	r2, [r4, #8]
 800b52c:	6123      	str	r3, [r4, #16]
 800b52e:	7561      	strb	r1, [r4, #21]
 800b530:	7da0      	ldrb	r0, [r4, #22]
 800b532:	f080 0001 	eor.w	r0, r0, #1
 800b536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b53a:	881b      	ldrh	r3, [r3, #0]
 800b53c:	802b      	strh	r3, [r5, #0]
 800b53e:	e7ef      	b.n	800b520 <ucdr_deserialize_int16_t+0x90>
 800b540:	68a2      	ldr	r2, [r4, #8]
 800b542:	6923      	ldr	r3, [r4, #16]
 800b544:	7da0      	ldrb	r0, [r4, #22]
 800b546:	f884 8015 	strb.w	r8, [r4, #21]
 800b54a:	1b92      	subs	r2, r2, r6
 800b54c:	1b9b      	subs	r3, r3, r6
 800b54e:	60a2      	str	r2, [r4, #8]
 800b550:	6123      	str	r3, [r4, #16]
 800b552:	f080 0001 	eor.w	r0, r0, #1
 800b556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b55a:	68a3      	ldr	r3, [r4, #8]
 800b55c:	781b      	ldrb	r3, [r3, #0]
 800b55e:	706b      	strb	r3, [r5, #1]
 800b560:	e7c2      	b.n	800b4e8 <ucdr_deserialize_int16_t+0x58>
 800b562:	4639      	mov	r1, r7
 800b564:	4632      	mov	r2, r6
 800b566:	4628      	mov	r0, r5
 800b568:	f00e faed 	bl	8019b46 <memcpy>
 800b56c:	68a1      	ldr	r1, [r4, #8]
 800b56e:	464a      	mov	r2, r9
 800b570:	19a8      	adds	r0, r5, r6
 800b572:	f00e fae8 	bl	8019b46 <memcpy>
 800b576:	e7b7      	b.n	800b4e8 <ucdr_deserialize_int16_t+0x58>

0800b578 <ucdr_serialize_int32_t>:
 800b578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b57c:	b082      	sub	sp, #8
 800b57e:	4604      	mov	r4, r0
 800b580:	9101      	str	r1, [sp, #4]
 800b582:	2104      	movs	r1, #4
 800b584:	f000 fcb6 	bl	800bef4 <ucdr_buffer_alignment>
 800b588:	4601      	mov	r1, r0
 800b58a:	4620      	mov	r0, r4
 800b58c:	7d67      	ldrb	r7, [r4, #21]
 800b58e:	f000 fcf5 	bl	800bf7c <ucdr_advance_buffer>
 800b592:	2104      	movs	r1, #4
 800b594:	4620      	mov	r0, r4
 800b596:	f000 fc4d 	bl	800be34 <ucdr_check_buffer_available_for>
 800b59a:	2800      	cmp	r0, #0
 800b59c:	d139      	bne.n	800b612 <ucdr_serialize_int32_t+0x9a>
 800b59e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800b5a2:	42ab      	cmp	r3, r5
 800b5a4:	d930      	bls.n	800b608 <ucdr_serialize_int32_t+0x90>
 800b5a6:	1b5e      	subs	r6, r3, r5
 800b5a8:	60a3      	str	r3, [r4, #8]
 800b5aa:	6923      	ldr	r3, [r4, #16]
 800b5ac:	f1c6 0804 	rsb	r8, r6, #4
 800b5b0:	4433      	add	r3, r6
 800b5b2:	6123      	str	r3, [r4, #16]
 800b5b4:	4641      	mov	r1, r8
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f000 fc48 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	d04c      	beq.n	800b65a <ucdr_serialize_int32_t+0xe2>
 800b5c0:	7d23      	ldrb	r3, [r4, #20]
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	d063      	beq.n	800b68e <ucdr_serialize_int32_t+0x116>
 800b5c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b5ca:	702b      	strb	r3, [r5, #0]
 800b5cc:	2e00      	cmp	r6, #0
 800b5ce:	d051      	beq.n	800b674 <ucdr_serialize_int32_t+0xfc>
 800b5d0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b5d4:	706b      	strb	r3, [r5, #1]
 800b5d6:	2e01      	cmp	r6, #1
 800b5d8:	d050      	beq.n	800b67c <ucdr_serialize_int32_t+0x104>
 800b5da:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800b5de:	70ab      	strb	r3, [r5, #2]
 800b5e0:	2e02      	cmp	r6, #2
 800b5e2:	d04f      	beq.n	800b684 <ucdr_serialize_int32_t+0x10c>
 800b5e4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b5e8:	70eb      	strb	r3, [r5, #3]
 800b5ea:	6923      	ldr	r3, [r4, #16]
 800b5ec:	68a2      	ldr	r2, [r4, #8]
 800b5ee:	7da0      	ldrb	r0, [r4, #22]
 800b5f0:	3304      	adds	r3, #4
 800b5f2:	1b9e      	subs	r6, r3, r6
 800b5f4:	4442      	add	r2, r8
 800b5f6:	2304      	movs	r3, #4
 800b5f8:	f080 0001 	eor.w	r0, r0, #1
 800b5fc:	60a2      	str	r2, [r4, #8]
 800b5fe:	6126      	str	r6, [r4, #16]
 800b600:	7563      	strb	r3, [r4, #21]
 800b602:	b002      	add	sp, #8
 800b604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b608:	2104      	movs	r1, #4
 800b60a:	4620      	mov	r0, r4
 800b60c:	f000 fc1e 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b610:	b1d0      	cbz	r0, 800b648 <ucdr_serialize_int32_t+0xd0>
 800b612:	7d23      	ldrb	r3, [r4, #20]
 800b614:	2b01      	cmp	r3, #1
 800b616:	68a3      	ldr	r3, [r4, #8]
 800b618:	d01c      	beq.n	800b654 <ucdr_serialize_int32_t+0xdc>
 800b61a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800b61e:	701a      	strb	r2, [r3, #0]
 800b620:	68a3      	ldr	r3, [r4, #8]
 800b622:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b626:	705a      	strb	r2, [r3, #1]
 800b628:	68a3      	ldr	r3, [r4, #8]
 800b62a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800b62e:	709a      	strb	r2, [r3, #2]
 800b630:	68a3      	ldr	r3, [r4, #8]
 800b632:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b636:	70da      	strb	r2, [r3, #3]
 800b638:	68a2      	ldr	r2, [r4, #8]
 800b63a:	6923      	ldr	r3, [r4, #16]
 800b63c:	3204      	adds	r2, #4
 800b63e:	3304      	adds	r3, #4
 800b640:	2104      	movs	r1, #4
 800b642:	60a2      	str	r2, [r4, #8]
 800b644:	6123      	str	r3, [r4, #16]
 800b646:	7561      	strb	r1, [r4, #21]
 800b648:	7da0      	ldrb	r0, [r4, #22]
 800b64a:	f080 0001 	eor.w	r0, r0, #1
 800b64e:	b002      	add	sp, #8
 800b650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b654:	9a01      	ldr	r2, [sp, #4]
 800b656:	601a      	str	r2, [r3, #0]
 800b658:	e7ee      	b.n	800b638 <ucdr_serialize_int32_t+0xc0>
 800b65a:	68a2      	ldr	r2, [r4, #8]
 800b65c:	6923      	ldr	r3, [r4, #16]
 800b65e:	7da0      	ldrb	r0, [r4, #22]
 800b660:	7567      	strb	r7, [r4, #21]
 800b662:	1b92      	subs	r2, r2, r6
 800b664:	1b9b      	subs	r3, r3, r6
 800b666:	f080 0001 	eor.w	r0, r0, #1
 800b66a:	60a2      	str	r2, [r4, #8]
 800b66c:	6123      	str	r3, [r4, #16]
 800b66e:	b002      	add	sp, #8
 800b670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b674:	68a3      	ldr	r3, [r4, #8]
 800b676:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b67a:	701a      	strb	r2, [r3, #0]
 800b67c:	68a3      	ldr	r3, [r4, #8]
 800b67e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800b682:	701a      	strb	r2, [r3, #0]
 800b684:	68a3      	ldr	r3, [r4, #8]
 800b686:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b68a:	701a      	strb	r2, [r3, #0]
 800b68c:	e7ad      	b.n	800b5ea <ucdr_serialize_int32_t+0x72>
 800b68e:	4628      	mov	r0, r5
 800b690:	ad01      	add	r5, sp, #4
 800b692:	4629      	mov	r1, r5
 800b694:	4632      	mov	r2, r6
 800b696:	f00e fa56 	bl	8019b46 <memcpy>
 800b69a:	68a0      	ldr	r0, [r4, #8]
 800b69c:	4642      	mov	r2, r8
 800b69e:	19a9      	adds	r1, r5, r6
 800b6a0:	f00e fa51 	bl	8019b46 <memcpy>
 800b6a4:	e7a1      	b.n	800b5ea <ucdr_serialize_int32_t+0x72>
 800b6a6:	bf00      	nop

0800b6a8 <ucdr_deserialize_int32_t>:
 800b6a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6ac:	460d      	mov	r5, r1
 800b6ae:	2104      	movs	r1, #4
 800b6b0:	4604      	mov	r4, r0
 800b6b2:	f000 fc1f 	bl	800bef4 <ucdr_buffer_alignment>
 800b6b6:	4601      	mov	r1, r0
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	f894 8015 	ldrb.w	r8, [r4, #21]
 800b6be:	f000 fc5d 	bl	800bf7c <ucdr_advance_buffer>
 800b6c2:	2104      	movs	r1, #4
 800b6c4:	4620      	mov	r0, r4
 800b6c6:	f000 fbb5 	bl	800be34 <ucdr_check_buffer_available_for>
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	d138      	bne.n	800b740 <ucdr_deserialize_int32_t+0x98>
 800b6ce:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800b6d2:	42b7      	cmp	r7, r6
 800b6d4:	d92f      	bls.n	800b736 <ucdr_deserialize_int32_t+0x8e>
 800b6d6:	6923      	ldr	r3, [r4, #16]
 800b6d8:	60a7      	str	r7, [r4, #8]
 800b6da:	1bbf      	subs	r7, r7, r6
 800b6dc:	443b      	add	r3, r7
 800b6de:	f1c7 0904 	rsb	r9, r7, #4
 800b6e2:	6123      	str	r3, [r4, #16]
 800b6e4:	4649      	mov	r1, r9
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	f000 fbb0 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b6ec:	2800      	cmp	r0, #0
 800b6ee:	d046      	beq.n	800b77e <ucdr_deserialize_int32_t+0xd6>
 800b6f0:	7d23      	ldrb	r3, [r4, #20]
 800b6f2:	2b01      	cmp	r3, #1
 800b6f4:	d05c      	beq.n	800b7b0 <ucdr_deserialize_int32_t+0x108>
 800b6f6:	78f3      	ldrb	r3, [r6, #3]
 800b6f8:	702b      	strb	r3, [r5, #0]
 800b6fa:	2f00      	cmp	r7, #0
 800b6fc:	d04c      	beq.n	800b798 <ucdr_deserialize_int32_t+0xf0>
 800b6fe:	78b3      	ldrb	r3, [r6, #2]
 800b700:	706b      	strb	r3, [r5, #1]
 800b702:	2f01      	cmp	r7, #1
 800b704:	f105 0302 	add.w	r3, r5, #2
 800b708:	d04a      	beq.n	800b7a0 <ucdr_deserialize_int32_t+0xf8>
 800b70a:	7873      	ldrb	r3, [r6, #1]
 800b70c:	70ab      	strb	r3, [r5, #2]
 800b70e:	2f02      	cmp	r7, #2
 800b710:	f105 0303 	add.w	r3, r5, #3
 800b714:	d048      	beq.n	800b7a8 <ucdr_deserialize_int32_t+0x100>
 800b716:	7833      	ldrb	r3, [r6, #0]
 800b718:	70eb      	strb	r3, [r5, #3]
 800b71a:	6923      	ldr	r3, [r4, #16]
 800b71c:	68a2      	ldr	r2, [r4, #8]
 800b71e:	7da0      	ldrb	r0, [r4, #22]
 800b720:	2104      	movs	r1, #4
 800b722:	3304      	adds	r3, #4
 800b724:	444a      	add	r2, r9
 800b726:	1bdb      	subs	r3, r3, r7
 800b728:	7561      	strb	r1, [r4, #21]
 800b72a:	60a2      	str	r2, [r4, #8]
 800b72c:	6123      	str	r3, [r4, #16]
 800b72e:	f080 0001 	eor.w	r0, r0, #1
 800b732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b736:	2104      	movs	r1, #4
 800b738:	4620      	mov	r0, r4
 800b73a:	f000 fb87 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b73e:	b1b0      	cbz	r0, 800b76e <ucdr_deserialize_int32_t+0xc6>
 800b740:	7d23      	ldrb	r3, [r4, #20]
 800b742:	2b01      	cmp	r3, #1
 800b744:	68a3      	ldr	r3, [r4, #8]
 800b746:	d017      	beq.n	800b778 <ucdr_deserialize_int32_t+0xd0>
 800b748:	78db      	ldrb	r3, [r3, #3]
 800b74a:	702b      	strb	r3, [r5, #0]
 800b74c:	68a3      	ldr	r3, [r4, #8]
 800b74e:	789b      	ldrb	r3, [r3, #2]
 800b750:	706b      	strb	r3, [r5, #1]
 800b752:	68a3      	ldr	r3, [r4, #8]
 800b754:	785b      	ldrb	r3, [r3, #1]
 800b756:	70ab      	strb	r3, [r5, #2]
 800b758:	68a3      	ldr	r3, [r4, #8]
 800b75a:	781b      	ldrb	r3, [r3, #0]
 800b75c:	70eb      	strb	r3, [r5, #3]
 800b75e:	68a2      	ldr	r2, [r4, #8]
 800b760:	6923      	ldr	r3, [r4, #16]
 800b762:	3204      	adds	r2, #4
 800b764:	3304      	adds	r3, #4
 800b766:	2104      	movs	r1, #4
 800b768:	60a2      	str	r2, [r4, #8]
 800b76a:	6123      	str	r3, [r4, #16]
 800b76c:	7561      	strb	r1, [r4, #21]
 800b76e:	7da0      	ldrb	r0, [r4, #22]
 800b770:	f080 0001 	eor.w	r0, r0, #1
 800b774:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	602b      	str	r3, [r5, #0]
 800b77c:	e7ef      	b.n	800b75e <ucdr_deserialize_int32_t+0xb6>
 800b77e:	68a2      	ldr	r2, [r4, #8]
 800b780:	6923      	ldr	r3, [r4, #16]
 800b782:	7da0      	ldrb	r0, [r4, #22]
 800b784:	f884 8015 	strb.w	r8, [r4, #21]
 800b788:	1bd2      	subs	r2, r2, r7
 800b78a:	1bdb      	subs	r3, r3, r7
 800b78c:	60a2      	str	r2, [r4, #8]
 800b78e:	6123      	str	r3, [r4, #16]
 800b790:	f080 0001 	eor.w	r0, r0, #1
 800b794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b798:	68a3      	ldr	r3, [r4, #8]
 800b79a:	789b      	ldrb	r3, [r3, #2]
 800b79c:	706b      	strb	r3, [r5, #1]
 800b79e:	1cab      	adds	r3, r5, #2
 800b7a0:	68a2      	ldr	r2, [r4, #8]
 800b7a2:	7852      	ldrb	r2, [r2, #1]
 800b7a4:	f803 2b01 	strb.w	r2, [r3], #1
 800b7a8:	68a2      	ldr	r2, [r4, #8]
 800b7aa:	7812      	ldrb	r2, [r2, #0]
 800b7ac:	701a      	strb	r2, [r3, #0]
 800b7ae:	e7b4      	b.n	800b71a <ucdr_deserialize_int32_t+0x72>
 800b7b0:	4631      	mov	r1, r6
 800b7b2:	463a      	mov	r2, r7
 800b7b4:	4628      	mov	r0, r5
 800b7b6:	f00e f9c6 	bl	8019b46 <memcpy>
 800b7ba:	68a1      	ldr	r1, [r4, #8]
 800b7bc:	464a      	mov	r2, r9
 800b7be:	19e8      	adds	r0, r5, r7
 800b7c0:	f00e f9c1 	bl	8019b46 <memcpy>
 800b7c4:	e7a9      	b.n	800b71a <ucdr_deserialize_int32_t+0x72>
 800b7c6:	bf00      	nop

0800b7c8 <ucdr_serialize_double>:
 800b7c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7cc:	2108      	movs	r1, #8
 800b7ce:	b082      	sub	sp, #8
 800b7d0:	4604      	mov	r4, r0
 800b7d2:	ed8d 0b00 	vstr	d0, [sp]
 800b7d6:	f000 fb8d 	bl	800bef4 <ucdr_buffer_alignment>
 800b7da:	4601      	mov	r1, r0
 800b7dc:	4620      	mov	r0, r4
 800b7de:	7d67      	ldrb	r7, [r4, #21]
 800b7e0:	f000 fbcc 	bl	800bf7c <ucdr_advance_buffer>
 800b7e4:	2108      	movs	r1, #8
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f000 fb24 	bl	800be34 <ucdr_check_buffer_available_for>
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	d14e      	bne.n	800b88e <ucdr_serialize_double+0xc6>
 800b7f0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800b7f4:	42ab      	cmp	r3, r5
 800b7f6:	d945      	bls.n	800b884 <ucdr_serialize_double+0xbc>
 800b7f8:	1b5e      	subs	r6, r3, r5
 800b7fa:	60a3      	str	r3, [r4, #8]
 800b7fc:	6923      	ldr	r3, [r4, #16]
 800b7fe:	f1c6 0808 	rsb	r8, r6, #8
 800b802:	4433      	add	r3, r6
 800b804:	6123      	str	r3, [r4, #16]
 800b806:	4641      	mov	r1, r8
 800b808:	4620      	mov	r0, r4
 800b80a:	f000 fb1f 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b80e:	2800      	cmp	r0, #0
 800b810:	d074      	beq.n	800b8fc <ucdr_serialize_double+0x134>
 800b812:	7d23      	ldrb	r3, [r4, #20]
 800b814:	2b01      	cmp	r3, #1
 800b816:	f000 809b 	beq.w	800b950 <ucdr_serialize_double+0x188>
 800b81a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b81e:	702b      	strb	r3, [r5, #0]
 800b820:	2e00      	cmp	r6, #0
 800b822:	d078      	beq.n	800b916 <ucdr_serialize_double+0x14e>
 800b824:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b828:	706b      	strb	r3, [r5, #1]
 800b82a:	2e01      	cmp	r6, #1
 800b82c:	d077      	beq.n	800b91e <ucdr_serialize_double+0x156>
 800b82e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800b832:	70ab      	strb	r3, [r5, #2]
 800b834:	2e02      	cmp	r6, #2
 800b836:	d076      	beq.n	800b926 <ucdr_serialize_double+0x15e>
 800b838:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b83c:	70eb      	strb	r3, [r5, #3]
 800b83e:	2e03      	cmp	r6, #3
 800b840:	d075      	beq.n	800b92e <ucdr_serialize_double+0x166>
 800b842:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800b846:	712b      	strb	r3, [r5, #4]
 800b848:	2e04      	cmp	r6, #4
 800b84a:	d074      	beq.n	800b936 <ucdr_serialize_double+0x16e>
 800b84c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800b850:	716b      	strb	r3, [r5, #5]
 800b852:	2e05      	cmp	r6, #5
 800b854:	d073      	beq.n	800b93e <ucdr_serialize_double+0x176>
 800b856:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800b85a:	71ab      	strb	r3, [r5, #6]
 800b85c:	2e06      	cmp	r6, #6
 800b85e:	d072      	beq.n	800b946 <ucdr_serialize_double+0x17e>
 800b860:	f89d 3000 	ldrb.w	r3, [sp]
 800b864:	71eb      	strb	r3, [r5, #7]
 800b866:	6923      	ldr	r3, [r4, #16]
 800b868:	68a2      	ldr	r2, [r4, #8]
 800b86a:	7da0      	ldrb	r0, [r4, #22]
 800b86c:	3308      	adds	r3, #8
 800b86e:	1b9e      	subs	r6, r3, r6
 800b870:	4442      	add	r2, r8
 800b872:	2308      	movs	r3, #8
 800b874:	f080 0001 	eor.w	r0, r0, #1
 800b878:	60a2      	str	r2, [r4, #8]
 800b87a:	6126      	str	r6, [r4, #16]
 800b87c:	7563      	strb	r3, [r4, #21]
 800b87e:	b002      	add	sp, #8
 800b880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b884:	2108      	movs	r1, #8
 800b886:	4620      	mov	r0, r4
 800b888:	f000 fae0 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b88c:	b350      	cbz	r0, 800b8e4 <ucdr_serialize_double+0x11c>
 800b88e:	7d23      	ldrb	r3, [r4, #20]
 800b890:	2b01      	cmp	r3, #1
 800b892:	d02d      	beq.n	800b8f0 <ucdr_serialize_double+0x128>
 800b894:	68a3      	ldr	r3, [r4, #8]
 800b896:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800b89a:	701a      	strb	r2, [r3, #0]
 800b89c:	68a3      	ldr	r3, [r4, #8]
 800b89e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b8a2:	705a      	strb	r2, [r3, #1]
 800b8a4:	68a3      	ldr	r3, [r4, #8]
 800b8a6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800b8aa:	709a      	strb	r2, [r3, #2]
 800b8ac:	68a3      	ldr	r3, [r4, #8]
 800b8ae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b8b2:	70da      	strb	r2, [r3, #3]
 800b8b4:	68a3      	ldr	r3, [r4, #8]
 800b8b6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800b8ba:	711a      	strb	r2, [r3, #4]
 800b8bc:	68a3      	ldr	r3, [r4, #8]
 800b8be:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800b8c2:	715a      	strb	r2, [r3, #5]
 800b8c4:	68a3      	ldr	r3, [r4, #8]
 800b8c6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800b8ca:	719a      	strb	r2, [r3, #6]
 800b8cc:	68a3      	ldr	r3, [r4, #8]
 800b8ce:	f89d 2000 	ldrb.w	r2, [sp]
 800b8d2:	71da      	strb	r2, [r3, #7]
 800b8d4:	68a2      	ldr	r2, [r4, #8]
 800b8d6:	6923      	ldr	r3, [r4, #16]
 800b8d8:	3208      	adds	r2, #8
 800b8da:	3308      	adds	r3, #8
 800b8dc:	2108      	movs	r1, #8
 800b8de:	60a2      	str	r2, [r4, #8]
 800b8e0:	6123      	str	r3, [r4, #16]
 800b8e2:	7561      	strb	r1, [r4, #21]
 800b8e4:	7da0      	ldrb	r0, [r4, #22]
 800b8e6:	f080 0001 	eor.w	r0, r0, #1
 800b8ea:	b002      	add	sp, #8
 800b8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8f0:	466b      	mov	r3, sp
 800b8f2:	cb03      	ldmia	r3!, {r0, r1}
 800b8f4:	68a3      	ldr	r3, [r4, #8]
 800b8f6:	6018      	str	r0, [r3, #0]
 800b8f8:	6059      	str	r1, [r3, #4]
 800b8fa:	e7eb      	b.n	800b8d4 <ucdr_serialize_double+0x10c>
 800b8fc:	68a2      	ldr	r2, [r4, #8]
 800b8fe:	6923      	ldr	r3, [r4, #16]
 800b900:	7da0      	ldrb	r0, [r4, #22]
 800b902:	7567      	strb	r7, [r4, #21]
 800b904:	1b92      	subs	r2, r2, r6
 800b906:	1b9b      	subs	r3, r3, r6
 800b908:	f080 0001 	eor.w	r0, r0, #1
 800b90c:	60a2      	str	r2, [r4, #8]
 800b90e:	6123      	str	r3, [r4, #16]
 800b910:	b002      	add	sp, #8
 800b912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b916:	68a3      	ldr	r3, [r4, #8]
 800b918:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b91c:	701a      	strb	r2, [r3, #0]
 800b91e:	68a3      	ldr	r3, [r4, #8]
 800b920:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800b924:	701a      	strb	r2, [r3, #0]
 800b926:	68a3      	ldr	r3, [r4, #8]
 800b928:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b92c:	701a      	strb	r2, [r3, #0]
 800b92e:	68a3      	ldr	r3, [r4, #8]
 800b930:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800b934:	701a      	strb	r2, [r3, #0]
 800b936:	68a3      	ldr	r3, [r4, #8]
 800b938:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800b93c:	701a      	strb	r2, [r3, #0]
 800b93e:	68a3      	ldr	r3, [r4, #8]
 800b940:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800b944:	701a      	strb	r2, [r3, #0]
 800b946:	68a3      	ldr	r3, [r4, #8]
 800b948:	f89d 2000 	ldrb.w	r2, [sp]
 800b94c:	701a      	strb	r2, [r3, #0]
 800b94e:	e78a      	b.n	800b866 <ucdr_serialize_double+0x9e>
 800b950:	4628      	mov	r0, r5
 800b952:	466d      	mov	r5, sp
 800b954:	4629      	mov	r1, r5
 800b956:	4632      	mov	r2, r6
 800b958:	f00e f8f5 	bl	8019b46 <memcpy>
 800b95c:	68a0      	ldr	r0, [r4, #8]
 800b95e:	4642      	mov	r2, r8
 800b960:	19a9      	adds	r1, r5, r6
 800b962:	f00e f8f0 	bl	8019b46 <memcpy>
 800b966:	e77e      	b.n	800b866 <ucdr_serialize_double+0x9e>

0800b968 <ucdr_serialize_endian_double>:
 800b968:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b96c:	460e      	mov	r6, r1
 800b96e:	b083      	sub	sp, #12
 800b970:	2108      	movs	r1, #8
 800b972:	4604      	mov	r4, r0
 800b974:	ed8d 0b00 	vstr	d0, [sp]
 800b978:	f000 fabc 	bl	800bef4 <ucdr_buffer_alignment>
 800b97c:	4601      	mov	r1, r0
 800b97e:	4620      	mov	r0, r4
 800b980:	f894 8015 	ldrb.w	r8, [r4, #21]
 800b984:	f000 fafa 	bl	800bf7c <ucdr_advance_buffer>
 800b988:	2108      	movs	r1, #8
 800b98a:	4620      	mov	r0, r4
 800b98c:	f000 fa52 	bl	800be34 <ucdr_check_buffer_available_for>
 800b990:	2800      	cmp	r0, #0
 800b992:	d14d      	bne.n	800ba30 <ucdr_serialize_endian_double+0xc8>
 800b994:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800b998:	42bd      	cmp	r5, r7
 800b99a:	d944      	bls.n	800ba26 <ucdr_serialize_endian_double+0xbe>
 800b99c:	6923      	ldr	r3, [r4, #16]
 800b99e:	60a5      	str	r5, [r4, #8]
 800b9a0:	1bed      	subs	r5, r5, r7
 800b9a2:	442b      	add	r3, r5
 800b9a4:	f1c5 0908 	rsb	r9, r5, #8
 800b9a8:	6123      	str	r3, [r4, #16]
 800b9aa:	4649      	mov	r1, r9
 800b9ac:	4620      	mov	r0, r4
 800b9ae:	f000 fa4d 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800b9b2:	2800      	cmp	r0, #0
 800b9b4:	d072      	beq.n	800ba9c <ucdr_serialize_endian_double+0x134>
 800b9b6:	2e01      	cmp	r6, #1
 800b9b8:	f000 809b 	beq.w	800baf2 <ucdr_serialize_endian_double+0x18a>
 800b9bc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b9c0:	703b      	strb	r3, [r7, #0]
 800b9c2:	2d00      	cmp	r5, #0
 800b9c4:	d078      	beq.n	800bab8 <ucdr_serialize_endian_double+0x150>
 800b9c6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b9ca:	707b      	strb	r3, [r7, #1]
 800b9cc:	2d01      	cmp	r5, #1
 800b9ce:	d077      	beq.n	800bac0 <ucdr_serialize_endian_double+0x158>
 800b9d0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800b9d4:	70bb      	strb	r3, [r7, #2]
 800b9d6:	2d02      	cmp	r5, #2
 800b9d8:	d076      	beq.n	800bac8 <ucdr_serialize_endian_double+0x160>
 800b9da:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b9de:	70fb      	strb	r3, [r7, #3]
 800b9e0:	2d03      	cmp	r5, #3
 800b9e2:	d075      	beq.n	800bad0 <ucdr_serialize_endian_double+0x168>
 800b9e4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800b9e8:	713b      	strb	r3, [r7, #4]
 800b9ea:	2d04      	cmp	r5, #4
 800b9ec:	d074      	beq.n	800bad8 <ucdr_serialize_endian_double+0x170>
 800b9ee:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800b9f2:	717b      	strb	r3, [r7, #5]
 800b9f4:	2d05      	cmp	r5, #5
 800b9f6:	d073      	beq.n	800bae0 <ucdr_serialize_endian_double+0x178>
 800b9f8:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800b9fc:	71bb      	strb	r3, [r7, #6]
 800b9fe:	2d06      	cmp	r5, #6
 800ba00:	d072      	beq.n	800bae8 <ucdr_serialize_endian_double+0x180>
 800ba02:	f89d 3000 	ldrb.w	r3, [sp]
 800ba06:	71fb      	strb	r3, [r7, #7]
 800ba08:	6923      	ldr	r3, [r4, #16]
 800ba0a:	68a2      	ldr	r2, [r4, #8]
 800ba0c:	7da0      	ldrb	r0, [r4, #22]
 800ba0e:	3308      	adds	r3, #8
 800ba10:	1b5d      	subs	r5, r3, r5
 800ba12:	444a      	add	r2, r9
 800ba14:	2308      	movs	r3, #8
 800ba16:	f080 0001 	eor.w	r0, r0, #1
 800ba1a:	60a2      	str	r2, [r4, #8]
 800ba1c:	6125      	str	r5, [r4, #16]
 800ba1e:	7563      	strb	r3, [r4, #21]
 800ba20:	b003      	add	sp, #12
 800ba22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba26:	2108      	movs	r1, #8
 800ba28:	4620      	mov	r0, r4
 800ba2a:	f000 fa0f 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800ba2e:	b348      	cbz	r0, 800ba84 <ucdr_serialize_endian_double+0x11c>
 800ba30:	2e01      	cmp	r6, #1
 800ba32:	d02d      	beq.n	800ba90 <ucdr_serialize_endian_double+0x128>
 800ba34:	68a3      	ldr	r3, [r4, #8]
 800ba36:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ba3a:	701a      	strb	r2, [r3, #0]
 800ba3c:	68a3      	ldr	r3, [r4, #8]
 800ba3e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ba42:	705a      	strb	r2, [r3, #1]
 800ba44:	68a3      	ldr	r3, [r4, #8]
 800ba46:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ba4a:	709a      	strb	r2, [r3, #2]
 800ba4c:	68a3      	ldr	r3, [r4, #8]
 800ba4e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ba52:	70da      	strb	r2, [r3, #3]
 800ba54:	68a3      	ldr	r3, [r4, #8]
 800ba56:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ba5a:	711a      	strb	r2, [r3, #4]
 800ba5c:	68a3      	ldr	r3, [r4, #8]
 800ba5e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ba62:	715a      	strb	r2, [r3, #5]
 800ba64:	68a3      	ldr	r3, [r4, #8]
 800ba66:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ba6a:	719a      	strb	r2, [r3, #6]
 800ba6c:	68a3      	ldr	r3, [r4, #8]
 800ba6e:	f89d 2000 	ldrb.w	r2, [sp]
 800ba72:	71da      	strb	r2, [r3, #7]
 800ba74:	68a2      	ldr	r2, [r4, #8]
 800ba76:	6923      	ldr	r3, [r4, #16]
 800ba78:	3208      	adds	r2, #8
 800ba7a:	3308      	adds	r3, #8
 800ba7c:	2108      	movs	r1, #8
 800ba7e:	60a2      	str	r2, [r4, #8]
 800ba80:	6123      	str	r3, [r4, #16]
 800ba82:	7561      	strb	r1, [r4, #21]
 800ba84:	7da0      	ldrb	r0, [r4, #22]
 800ba86:	f080 0001 	eor.w	r0, r0, #1
 800ba8a:	b003      	add	sp, #12
 800ba8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba90:	466b      	mov	r3, sp
 800ba92:	cb03      	ldmia	r3!, {r0, r1}
 800ba94:	68a3      	ldr	r3, [r4, #8]
 800ba96:	6018      	str	r0, [r3, #0]
 800ba98:	6059      	str	r1, [r3, #4]
 800ba9a:	e7eb      	b.n	800ba74 <ucdr_serialize_endian_double+0x10c>
 800ba9c:	68a2      	ldr	r2, [r4, #8]
 800ba9e:	6923      	ldr	r3, [r4, #16]
 800baa0:	7da0      	ldrb	r0, [r4, #22]
 800baa2:	f884 8015 	strb.w	r8, [r4, #21]
 800baa6:	1b52      	subs	r2, r2, r5
 800baa8:	1b5b      	subs	r3, r3, r5
 800baaa:	f080 0001 	eor.w	r0, r0, #1
 800baae:	60a2      	str	r2, [r4, #8]
 800bab0:	6123      	str	r3, [r4, #16]
 800bab2:	b003      	add	sp, #12
 800bab4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bab8:	68a3      	ldr	r3, [r4, #8]
 800baba:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800babe:	701a      	strb	r2, [r3, #0]
 800bac0:	68a3      	ldr	r3, [r4, #8]
 800bac2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800bac6:	701a      	strb	r2, [r3, #0]
 800bac8:	68a3      	ldr	r3, [r4, #8]
 800baca:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800bace:	701a      	strb	r2, [r3, #0]
 800bad0:	68a3      	ldr	r3, [r4, #8]
 800bad2:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800bad6:	701a      	strb	r2, [r3, #0]
 800bad8:	68a3      	ldr	r3, [r4, #8]
 800bada:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800bade:	701a      	strb	r2, [r3, #0]
 800bae0:	68a3      	ldr	r3, [r4, #8]
 800bae2:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800bae6:	701a      	strb	r2, [r3, #0]
 800bae8:	68a3      	ldr	r3, [r4, #8]
 800baea:	f89d 2000 	ldrb.w	r2, [sp]
 800baee:	701a      	strb	r2, [r3, #0]
 800baf0:	e78a      	b.n	800ba08 <ucdr_serialize_endian_double+0xa0>
 800baf2:	466e      	mov	r6, sp
 800baf4:	4631      	mov	r1, r6
 800baf6:	462a      	mov	r2, r5
 800baf8:	4638      	mov	r0, r7
 800bafa:	f00e f824 	bl	8019b46 <memcpy>
 800bafe:	68a0      	ldr	r0, [r4, #8]
 800bb00:	464a      	mov	r2, r9
 800bb02:	1971      	adds	r1, r6, r5
 800bb04:	f00e f81f 	bl	8019b46 <memcpy>
 800bb08:	e77e      	b.n	800ba08 <ucdr_serialize_endian_double+0xa0>
 800bb0a:	bf00      	nop

0800bb0c <ucdr_deserialize_double>:
 800bb0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb10:	460d      	mov	r5, r1
 800bb12:	2108      	movs	r1, #8
 800bb14:	4604      	mov	r4, r0
 800bb16:	f000 f9ed 	bl	800bef4 <ucdr_buffer_alignment>
 800bb1a:	4601      	mov	r1, r0
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	f894 9015 	ldrb.w	r9, [r4, #21]
 800bb22:	f000 fa2b 	bl	800bf7c <ucdr_advance_buffer>
 800bb26:	2108      	movs	r1, #8
 800bb28:	4620      	mov	r0, r4
 800bb2a:	f000 f983 	bl	800be34 <ucdr_check_buffer_available_for>
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d151      	bne.n	800bbd6 <ucdr_deserialize_double+0xca>
 800bb32:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800bb36:	42be      	cmp	r6, r7
 800bb38:	d948      	bls.n	800bbcc <ucdr_deserialize_double+0xc0>
 800bb3a:	6923      	ldr	r3, [r4, #16]
 800bb3c:	60a6      	str	r6, [r4, #8]
 800bb3e:	1bf6      	subs	r6, r6, r7
 800bb40:	4433      	add	r3, r6
 800bb42:	f1c6 0808 	rsb	r8, r6, #8
 800bb46:	6123      	str	r3, [r4, #16]
 800bb48:	4641      	mov	r1, r8
 800bb4a:	4620      	mov	r0, r4
 800bb4c:	f000 f97e 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800bb50:	2800      	cmp	r0, #0
 800bb52:	d06d      	beq.n	800bc30 <ucdr_deserialize_double+0x124>
 800bb54:	7d23      	ldrb	r3, [r4, #20]
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	f000 8093 	beq.w	800bc82 <ucdr_deserialize_double+0x176>
 800bb5c:	79fb      	ldrb	r3, [r7, #7]
 800bb5e:	702b      	strb	r3, [r5, #0]
 800bb60:	2e00      	cmp	r6, #0
 800bb62:	d072      	beq.n	800bc4a <ucdr_deserialize_double+0x13e>
 800bb64:	79bb      	ldrb	r3, [r7, #6]
 800bb66:	706b      	strb	r3, [r5, #1]
 800bb68:	2e01      	cmp	r6, #1
 800bb6a:	f105 0302 	add.w	r3, r5, #2
 800bb6e:	d070      	beq.n	800bc52 <ucdr_deserialize_double+0x146>
 800bb70:	797b      	ldrb	r3, [r7, #5]
 800bb72:	70ab      	strb	r3, [r5, #2]
 800bb74:	2e02      	cmp	r6, #2
 800bb76:	f105 0303 	add.w	r3, r5, #3
 800bb7a:	d06e      	beq.n	800bc5a <ucdr_deserialize_double+0x14e>
 800bb7c:	793b      	ldrb	r3, [r7, #4]
 800bb7e:	70eb      	strb	r3, [r5, #3]
 800bb80:	2e03      	cmp	r6, #3
 800bb82:	f105 0304 	add.w	r3, r5, #4
 800bb86:	d06c      	beq.n	800bc62 <ucdr_deserialize_double+0x156>
 800bb88:	78fb      	ldrb	r3, [r7, #3]
 800bb8a:	712b      	strb	r3, [r5, #4]
 800bb8c:	2e04      	cmp	r6, #4
 800bb8e:	f105 0305 	add.w	r3, r5, #5
 800bb92:	d06a      	beq.n	800bc6a <ucdr_deserialize_double+0x15e>
 800bb94:	78bb      	ldrb	r3, [r7, #2]
 800bb96:	716b      	strb	r3, [r5, #5]
 800bb98:	2e05      	cmp	r6, #5
 800bb9a:	f105 0306 	add.w	r3, r5, #6
 800bb9e:	d068      	beq.n	800bc72 <ucdr_deserialize_double+0x166>
 800bba0:	787b      	ldrb	r3, [r7, #1]
 800bba2:	71ab      	strb	r3, [r5, #6]
 800bba4:	2e06      	cmp	r6, #6
 800bba6:	f105 0307 	add.w	r3, r5, #7
 800bbaa:	d066      	beq.n	800bc7a <ucdr_deserialize_double+0x16e>
 800bbac:	783b      	ldrb	r3, [r7, #0]
 800bbae:	71eb      	strb	r3, [r5, #7]
 800bbb0:	6923      	ldr	r3, [r4, #16]
 800bbb2:	68a2      	ldr	r2, [r4, #8]
 800bbb4:	7da0      	ldrb	r0, [r4, #22]
 800bbb6:	3308      	adds	r3, #8
 800bbb8:	1b9e      	subs	r6, r3, r6
 800bbba:	2308      	movs	r3, #8
 800bbbc:	4442      	add	r2, r8
 800bbbe:	7563      	strb	r3, [r4, #21]
 800bbc0:	60a2      	str	r2, [r4, #8]
 800bbc2:	6126      	str	r6, [r4, #16]
 800bbc4:	f080 0001 	eor.w	r0, r0, #1
 800bbc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbcc:	2108      	movs	r1, #8
 800bbce:	4620      	mov	r0, r4
 800bbd0:	f000 f93c 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800bbd4:	b310      	cbz	r0, 800bc1c <ucdr_deserialize_double+0x110>
 800bbd6:	7d23      	ldrb	r3, [r4, #20]
 800bbd8:	2b01      	cmp	r3, #1
 800bbda:	68a3      	ldr	r3, [r4, #8]
 800bbdc:	d023      	beq.n	800bc26 <ucdr_deserialize_double+0x11a>
 800bbde:	79db      	ldrb	r3, [r3, #7]
 800bbe0:	702b      	strb	r3, [r5, #0]
 800bbe2:	68a3      	ldr	r3, [r4, #8]
 800bbe4:	799b      	ldrb	r3, [r3, #6]
 800bbe6:	706b      	strb	r3, [r5, #1]
 800bbe8:	68a3      	ldr	r3, [r4, #8]
 800bbea:	795b      	ldrb	r3, [r3, #5]
 800bbec:	70ab      	strb	r3, [r5, #2]
 800bbee:	68a3      	ldr	r3, [r4, #8]
 800bbf0:	791b      	ldrb	r3, [r3, #4]
 800bbf2:	70eb      	strb	r3, [r5, #3]
 800bbf4:	68a3      	ldr	r3, [r4, #8]
 800bbf6:	78db      	ldrb	r3, [r3, #3]
 800bbf8:	712b      	strb	r3, [r5, #4]
 800bbfa:	68a3      	ldr	r3, [r4, #8]
 800bbfc:	789b      	ldrb	r3, [r3, #2]
 800bbfe:	716b      	strb	r3, [r5, #5]
 800bc00:	68a3      	ldr	r3, [r4, #8]
 800bc02:	785b      	ldrb	r3, [r3, #1]
 800bc04:	71ab      	strb	r3, [r5, #6]
 800bc06:	68a3      	ldr	r3, [r4, #8]
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	71eb      	strb	r3, [r5, #7]
 800bc0c:	68a2      	ldr	r2, [r4, #8]
 800bc0e:	6923      	ldr	r3, [r4, #16]
 800bc10:	3208      	adds	r2, #8
 800bc12:	3308      	adds	r3, #8
 800bc14:	2108      	movs	r1, #8
 800bc16:	60a2      	str	r2, [r4, #8]
 800bc18:	6123      	str	r3, [r4, #16]
 800bc1a:	7561      	strb	r1, [r4, #21]
 800bc1c:	7da0      	ldrb	r0, [r4, #22]
 800bc1e:	f080 0001 	eor.w	r0, r0, #1
 800bc22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc26:	681a      	ldr	r2, [r3, #0]
 800bc28:	685b      	ldr	r3, [r3, #4]
 800bc2a:	606b      	str	r3, [r5, #4]
 800bc2c:	602a      	str	r2, [r5, #0]
 800bc2e:	e7ed      	b.n	800bc0c <ucdr_deserialize_double+0x100>
 800bc30:	68a2      	ldr	r2, [r4, #8]
 800bc32:	6923      	ldr	r3, [r4, #16]
 800bc34:	7da0      	ldrb	r0, [r4, #22]
 800bc36:	f884 9015 	strb.w	r9, [r4, #21]
 800bc3a:	1b92      	subs	r2, r2, r6
 800bc3c:	1b9b      	subs	r3, r3, r6
 800bc3e:	60a2      	str	r2, [r4, #8]
 800bc40:	6123      	str	r3, [r4, #16]
 800bc42:	f080 0001 	eor.w	r0, r0, #1
 800bc46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc4a:	68a3      	ldr	r3, [r4, #8]
 800bc4c:	799b      	ldrb	r3, [r3, #6]
 800bc4e:	706b      	strb	r3, [r5, #1]
 800bc50:	1cab      	adds	r3, r5, #2
 800bc52:	68a2      	ldr	r2, [r4, #8]
 800bc54:	7952      	ldrb	r2, [r2, #5]
 800bc56:	f803 2b01 	strb.w	r2, [r3], #1
 800bc5a:	68a2      	ldr	r2, [r4, #8]
 800bc5c:	7912      	ldrb	r2, [r2, #4]
 800bc5e:	f803 2b01 	strb.w	r2, [r3], #1
 800bc62:	68a2      	ldr	r2, [r4, #8]
 800bc64:	78d2      	ldrb	r2, [r2, #3]
 800bc66:	f803 2b01 	strb.w	r2, [r3], #1
 800bc6a:	68a2      	ldr	r2, [r4, #8]
 800bc6c:	7892      	ldrb	r2, [r2, #2]
 800bc6e:	f803 2b01 	strb.w	r2, [r3], #1
 800bc72:	68a2      	ldr	r2, [r4, #8]
 800bc74:	7852      	ldrb	r2, [r2, #1]
 800bc76:	f803 2b01 	strb.w	r2, [r3], #1
 800bc7a:	68a2      	ldr	r2, [r4, #8]
 800bc7c:	7812      	ldrb	r2, [r2, #0]
 800bc7e:	701a      	strb	r2, [r3, #0]
 800bc80:	e796      	b.n	800bbb0 <ucdr_deserialize_double+0xa4>
 800bc82:	4639      	mov	r1, r7
 800bc84:	4632      	mov	r2, r6
 800bc86:	4628      	mov	r0, r5
 800bc88:	f00d ff5d 	bl	8019b46 <memcpy>
 800bc8c:	68a1      	ldr	r1, [r4, #8]
 800bc8e:	4642      	mov	r2, r8
 800bc90:	19a8      	adds	r0, r5, r6
 800bc92:	f00d ff58 	bl	8019b46 <memcpy>
 800bc96:	e78b      	b.n	800bbb0 <ucdr_deserialize_double+0xa4>

0800bc98 <ucdr_deserialize_endian_double>:
 800bc98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc9c:	460f      	mov	r7, r1
 800bc9e:	2108      	movs	r1, #8
 800bca0:	4604      	mov	r4, r0
 800bca2:	4615      	mov	r5, r2
 800bca4:	f000 f926 	bl	800bef4 <ucdr_buffer_alignment>
 800bca8:	4601      	mov	r1, r0
 800bcaa:	4620      	mov	r0, r4
 800bcac:	f894 9015 	ldrb.w	r9, [r4, #21]
 800bcb0:	f000 f964 	bl	800bf7c <ucdr_advance_buffer>
 800bcb4:	2108      	movs	r1, #8
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	f000 f8bc 	bl	800be34 <ucdr_check_buffer_available_for>
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	d159      	bne.n	800bd74 <ucdr_deserialize_endian_double+0xdc>
 800bcc0:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800bcc4:	4546      	cmp	r6, r8
 800bcc6:	d950      	bls.n	800bd6a <ucdr_deserialize_endian_double+0xd2>
 800bcc8:	6923      	ldr	r3, [r4, #16]
 800bcca:	60a6      	str	r6, [r4, #8]
 800bccc:	eba6 0608 	sub.w	r6, r6, r8
 800bcd0:	4433      	add	r3, r6
 800bcd2:	f1c6 0a08 	rsb	sl, r6, #8
 800bcd6:	6123      	str	r3, [r4, #16]
 800bcd8:	4651      	mov	r1, sl
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f000 f8b6 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800bce0:	2800      	cmp	r0, #0
 800bce2:	d073      	beq.n	800bdcc <ucdr_deserialize_endian_double+0x134>
 800bce4:	2f01      	cmp	r7, #1
 800bce6:	f000 809a 	beq.w	800be1e <ucdr_deserialize_endian_double+0x186>
 800bcea:	f898 3007 	ldrb.w	r3, [r8, #7]
 800bcee:	702b      	strb	r3, [r5, #0]
 800bcf0:	2e00      	cmp	r6, #0
 800bcf2:	d078      	beq.n	800bde6 <ucdr_deserialize_endian_double+0x14e>
 800bcf4:	f898 3006 	ldrb.w	r3, [r8, #6]
 800bcf8:	706b      	strb	r3, [r5, #1]
 800bcfa:	2e01      	cmp	r6, #1
 800bcfc:	f105 0302 	add.w	r3, r5, #2
 800bd00:	d075      	beq.n	800bdee <ucdr_deserialize_endian_double+0x156>
 800bd02:	f898 3005 	ldrb.w	r3, [r8, #5]
 800bd06:	70ab      	strb	r3, [r5, #2]
 800bd08:	2e02      	cmp	r6, #2
 800bd0a:	f105 0303 	add.w	r3, r5, #3
 800bd0e:	d072      	beq.n	800bdf6 <ucdr_deserialize_endian_double+0x15e>
 800bd10:	f898 3004 	ldrb.w	r3, [r8, #4]
 800bd14:	70eb      	strb	r3, [r5, #3]
 800bd16:	2e03      	cmp	r6, #3
 800bd18:	f105 0304 	add.w	r3, r5, #4
 800bd1c:	d06f      	beq.n	800bdfe <ucdr_deserialize_endian_double+0x166>
 800bd1e:	f898 3003 	ldrb.w	r3, [r8, #3]
 800bd22:	712b      	strb	r3, [r5, #4]
 800bd24:	2e04      	cmp	r6, #4
 800bd26:	f105 0305 	add.w	r3, r5, #5
 800bd2a:	d06c      	beq.n	800be06 <ucdr_deserialize_endian_double+0x16e>
 800bd2c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800bd30:	716b      	strb	r3, [r5, #5]
 800bd32:	2e05      	cmp	r6, #5
 800bd34:	f105 0306 	add.w	r3, r5, #6
 800bd38:	d069      	beq.n	800be0e <ucdr_deserialize_endian_double+0x176>
 800bd3a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bd3e:	71ab      	strb	r3, [r5, #6]
 800bd40:	2e06      	cmp	r6, #6
 800bd42:	f105 0307 	add.w	r3, r5, #7
 800bd46:	d066      	beq.n	800be16 <ucdr_deserialize_endian_double+0x17e>
 800bd48:	f898 3000 	ldrb.w	r3, [r8]
 800bd4c:	71eb      	strb	r3, [r5, #7]
 800bd4e:	6923      	ldr	r3, [r4, #16]
 800bd50:	68a2      	ldr	r2, [r4, #8]
 800bd52:	7da0      	ldrb	r0, [r4, #22]
 800bd54:	3308      	adds	r3, #8
 800bd56:	1b9e      	subs	r6, r3, r6
 800bd58:	2308      	movs	r3, #8
 800bd5a:	4452      	add	r2, sl
 800bd5c:	7563      	strb	r3, [r4, #21]
 800bd5e:	60a2      	str	r2, [r4, #8]
 800bd60:	6126      	str	r6, [r4, #16]
 800bd62:	f080 0001 	eor.w	r0, r0, #1
 800bd66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd6a:	2108      	movs	r1, #8
 800bd6c:	4620      	mov	r0, r4
 800bd6e:	f000 f86d 	bl	800be4c <ucdr_check_final_buffer_behavior>
 800bd72:	b308      	cbz	r0, 800bdb8 <ucdr_deserialize_endian_double+0x120>
 800bd74:	2f01      	cmp	r7, #1
 800bd76:	68a3      	ldr	r3, [r4, #8]
 800bd78:	d023      	beq.n	800bdc2 <ucdr_deserialize_endian_double+0x12a>
 800bd7a:	79db      	ldrb	r3, [r3, #7]
 800bd7c:	702b      	strb	r3, [r5, #0]
 800bd7e:	68a3      	ldr	r3, [r4, #8]
 800bd80:	799b      	ldrb	r3, [r3, #6]
 800bd82:	706b      	strb	r3, [r5, #1]
 800bd84:	68a3      	ldr	r3, [r4, #8]
 800bd86:	795b      	ldrb	r3, [r3, #5]
 800bd88:	70ab      	strb	r3, [r5, #2]
 800bd8a:	68a3      	ldr	r3, [r4, #8]
 800bd8c:	791b      	ldrb	r3, [r3, #4]
 800bd8e:	70eb      	strb	r3, [r5, #3]
 800bd90:	68a3      	ldr	r3, [r4, #8]
 800bd92:	78db      	ldrb	r3, [r3, #3]
 800bd94:	712b      	strb	r3, [r5, #4]
 800bd96:	68a3      	ldr	r3, [r4, #8]
 800bd98:	789b      	ldrb	r3, [r3, #2]
 800bd9a:	716b      	strb	r3, [r5, #5]
 800bd9c:	68a3      	ldr	r3, [r4, #8]
 800bd9e:	785b      	ldrb	r3, [r3, #1]
 800bda0:	71ab      	strb	r3, [r5, #6]
 800bda2:	68a3      	ldr	r3, [r4, #8]
 800bda4:	781b      	ldrb	r3, [r3, #0]
 800bda6:	71eb      	strb	r3, [r5, #7]
 800bda8:	68a2      	ldr	r2, [r4, #8]
 800bdaa:	6923      	ldr	r3, [r4, #16]
 800bdac:	3208      	adds	r2, #8
 800bdae:	3308      	adds	r3, #8
 800bdb0:	2108      	movs	r1, #8
 800bdb2:	60a2      	str	r2, [r4, #8]
 800bdb4:	6123      	str	r3, [r4, #16]
 800bdb6:	7561      	strb	r1, [r4, #21]
 800bdb8:	7da0      	ldrb	r0, [r4, #22]
 800bdba:	f080 0001 	eor.w	r0, r0, #1
 800bdbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdc2:	681a      	ldr	r2, [r3, #0]
 800bdc4:	685b      	ldr	r3, [r3, #4]
 800bdc6:	606b      	str	r3, [r5, #4]
 800bdc8:	602a      	str	r2, [r5, #0]
 800bdca:	e7ed      	b.n	800bda8 <ucdr_deserialize_endian_double+0x110>
 800bdcc:	68a2      	ldr	r2, [r4, #8]
 800bdce:	6923      	ldr	r3, [r4, #16]
 800bdd0:	7da0      	ldrb	r0, [r4, #22]
 800bdd2:	f884 9015 	strb.w	r9, [r4, #21]
 800bdd6:	1b92      	subs	r2, r2, r6
 800bdd8:	1b9b      	subs	r3, r3, r6
 800bdda:	60a2      	str	r2, [r4, #8]
 800bddc:	6123      	str	r3, [r4, #16]
 800bdde:	f080 0001 	eor.w	r0, r0, #1
 800bde2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bde6:	68a3      	ldr	r3, [r4, #8]
 800bde8:	799b      	ldrb	r3, [r3, #6]
 800bdea:	706b      	strb	r3, [r5, #1]
 800bdec:	1cab      	adds	r3, r5, #2
 800bdee:	68a2      	ldr	r2, [r4, #8]
 800bdf0:	7952      	ldrb	r2, [r2, #5]
 800bdf2:	f803 2b01 	strb.w	r2, [r3], #1
 800bdf6:	68a2      	ldr	r2, [r4, #8]
 800bdf8:	7912      	ldrb	r2, [r2, #4]
 800bdfa:	f803 2b01 	strb.w	r2, [r3], #1
 800bdfe:	68a2      	ldr	r2, [r4, #8]
 800be00:	78d2      	ldrb	r2, [r2, #3]
 800be02:	f803 2b01 	strb.w	r2, [r3], #1
 800be06:	68a2      	ldr	r2, [r4, #8]
 800be08:	7892      	ldrb	r2, [r2, #2]
 800be0a:	f803 2b01 	strb.w	r2, [r3], #1
 800be0e:	68a2      	ldr	r2, [r4, #8]
 800be10:	7852      	ldrb	r2, [r2, #1]
 800be12:	f803 2b01 	strb.w	r2, [r3], #1
 800be16:	68a2      	ldr	r2, [r4, #8]
 800be18:	7812      	ldrb	r2, [r2, #0]
 800be1a:	701a      	strb	r2, [r3, #0]
 800be1c:	e797      	b.n	800bd4e <ucdr_deserialize_endian_double+0xb6>
 800be1e:	4641      	mov	r1, r8
 800be20:	4632      	mov	r2, r6
 800be22:	4628      	mov	r0, r5
 800be24:	f00d fe8f 	bl	8019b46 <memcpy>
 800be28:	68a1      	ldr	r1, [r4, #8]
 800be2a:	4652      	mov	r2, sl
 800be2c:	19a8      	adds	r0, r5, r6
 800be2e:	f00d fe8a 	bl	8019b46 <memcpy>
 800be32:	e78c      	b.n	800bd4e <ucdr_deserialize_endian_double+0xb6>

0800be34 <ucdr_check_buffer_available_for>:
 800be34:	7d83      	ldrb	r3, [r0, #22]
 800be36:	b93b      	cbnz	r3, 800be48 <ucdr_check_buffer_available_for+0x14>
 800be38:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800be3c:	4419      	add	r1, r3
 800be3e:	4288      	cmp	r0, r1
 800be40:	bf34      	ite	cc
 800be42:	2000      	movcc	r0, #0
 800be44:	2001      	movcs	r0, #1
 800be46:	4770      	bx	lr
 800be48:	2000      	movs	r0, #0
 800be4a:	4770      	bx	lr

0800be4c <ucdr_check_final_buffer_behavior>:
 800be4c:	7d83      	ldrb	r3, [r0, #22]
 800be4e:	b943      	cbnz	r3, 800be62 <ucdr_check_final_buffer_behavior+0x16>
 800be50:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800be54:	4291      	cmp	r1, r2
 800be56:	b510      	push	{r4, lr}
 800be58:	4604      	mov	r4, r0
 800be5a:	d205      	bcs.n	800be68 <ucdr_check_final_buffer_behavior+0x1c>
 800be5c:	2301      	movs	r3, #1
 800be5e:	4618      	mov	r0, r3
 800be60:	bd10      	pop	{r4, pc}
 800be62:	2300      	movs	r3, #0
 800be64:	4618      	mov	r0, r3
 800be66:	4770      	bx	lr
 800be68:	6982      	ldr	r2, [r0, #24]
 800be6a:	b13a      	cbz	r2, 800be7c <ucdr_check_final_buffer_behavior+0x30>
 800be6c:	69c1      	ldr	r1, [r0, #28]
 800be6e:	4790      	blx	r2
 800be70:	f080 0301 	eor.w	r3, r0, #1
 800be74:	b2db      	uxtb	r3, r3
 800be76:	75a0      	strb	r0, [r4, #22]
 800be78:	4618      	mov	r0, r3
 800be7a:	bd10      	pop	{r4, pc}
 800be7c:	2001      	movs	r0, #1
 800be7e:	75a0      	strb	r0, [r4, #22]
 800be80:	e7fa      	b.n	800be78 <ucdr_check_final_buffer_behavior+0x2c>
 800be82:	bf00      	nop

0800be84 <ucdr_set_on_full_buffer_callback>:
 800be84:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800be88:	4770      	bx	lr
 800be8a:	bf00      	nop

0800be8c <ucdr_init_buffer_origin_offset_endian>:
 800be8c:	b410      	push	{r4}
 800be8e:	9c01      	ldr	r4, [sp, #4]
 800be90:	6001      	str	r1, [r0, #0]
 800be92:	440a      	add	r2, r1
 800be94:	6042      	str	r2, [r0, #4]
 800be96:	190a      	adds	r2, r1, r4
 800be98:	441c      	add	r4, r3
 800be9a:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800be9e:	6082      	str	r2, [r0, #8]
 800bea0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800bea4:	7503      	strb	r3, [r0, #20]
 800bea6:	2200      	movs	r2, #0
 800bea8:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800beac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800beb0:	7542      	strb	r2, [r0, #21]
 800beb2:	7582      	strb	r2, [r0, #22]
 800beb4:	4770      	bx	lr
 800beb6:	bf00      	nop

0800beb8 <ucdr_init_buffer_origin_offset>:
 800beb8:	b510      	push	{r4, lr}
 800beba:	b082      	sub	sp, #8
 800bebc:	9c04      	ldr	r4, [sp, #16]
 800bebe:	9400      	str	r4, [sp, #0]
 800bec0:	2401      	movs	r4, #1
 800bec2:	9401      	str	r4, [sp, #4]
 800bec4:	f7ff ffe2 	bl	800be8c <ucdr_init_buffer_origin_offset_endian>
 800bec8:	b002      	add	sp, #8
 800beca:	bd10      	pop	{r4, pc}

0800becc <ucdr_init_buffer_origin>:
 800becc:	b510      	push	{r4, lr}
 800bece:	b082      	sub	sp, #8
 800bed0:	2400      	movs	r4, #0
 800bed2:	9400      	str	r4, [sp, #0]
 800bed4:	f7ff fff0 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 800bed8:	b002      	add	sp, #8
 800beda:	bd10      	pop	{r4, pc}

0800bedc <ucdr_init_buffer>:
 800bedc:	2300      	movs	r3, #0
 800bede:	f7ff bff5 	b.w	800becc <ucdr_init_buffer_origin>
 800bee2:	bf00      	nop

0800bee4 <ucdr_alignment>:
 800bee4:	fbb0 f3f1 	udiv	r3, r0, r1
 800bee8:	fb03 0011 	mls	r0, r3, r1, r0
 800beec:	1a08      	subs	r0, r1, r0
 800beee:	3901      	subs	r1, #1
 800bef0:	4008      	ands	r0, r1
 800bef2:	4770      	bx	lr

0800bef4 <ucdr_buffer_alignment>:
 800bef4:	7d43      	ldrb	r3, [r0, #21]
 800bef6:	428b      	cmp	r3, r1
 800bef8:	d208      	bcs.n	800bf0c <ucdr_buffer_alignment+0x18>
 800befa:	6900      	ldr	r0, [r0, #16]
 800befc:	fbb0 f3f1 	udiv	r3, r0, r1
 800bf00:	fb01 0013 	mls	r0, r1, r3, r0
 800bf04:	1a08      	subs	r0, r1, r0
 800bf06:	3901      	subs	r1, #1
 800bf08:	4008      	ands	r0, r1
 800bf0a:	4770      	bx	lr
 800bf0c:	2000      	movs	r0, #0
 800bf0e:	4770      	bx	lr

0800bf10 <ucdr_align_to>:
 800bf10:	b538      	push	{r3, r4, r5, lr}
 800bf12:	4604      	mov	r4, r0
 800bf14:	460d      	mov	r5, r1
 800bf16:	f7ff ffed 	bl	800bef4 <ucdr_buffer_alignment>
 800bf1a:	68a3      	ldr	r3, [r4, #8]
 800bf1c:	6921      	ldr	r1, [r4, #16]
 800bf1e:	7565      	strb	r5, [r4, #21]
 800bf20:	181a      	adds	r2, r3, r0
 800bf22:	6863      	ldr	r3, [r4, #4]
 800bf24:	4293      	cmp	r3, r2
 800bf26:	4408      	add	r0, r1
 800bf28:	bf28      	it	cs
 800bf2a:	4613      	movcs	r3, r2
 800bf2c:	6120      	str	r0, [r4, #16]
 800bf2e:	60a3      	str	r3, [r4, #8]
 800bf30:	bd38      	pop	{r3, r4, r5, pc}
 800bf32:	bf00      	nop

0800bf34 <ucdr_buffer_length>:
 800bf34:	6882      	ldr	r2, [r0, #8]
 800bf36:	6800      	ldr	r0, [r0, #0]
 800bf38:	1a10      	subs	r0, r2, r0
 800bf3a:	4770      	bx	lr

0800bf3c <ucdr_buffer_remaining>:
 800bf3c:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800bf40:	1a10      	subs	r0, r2, r0
 800bf42:	4770      	bx	lr

0800bf44 <ucdr_check_final_buffer_behavior_array>:
 800bf44:	b538      	push	{r3, r4, r5, lr}
 800bf46:	7d83      	ldrb	r3, [r0, #22]
 800bf48:	b963      	cbnz	r3, 800bf64 <ucdr_check_final_buffer_behavior_array+0x20>
 800bf4a:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	4604      	mov	r4, r0
 800bf52:	460d      	mov	r5, r1
 800bf54:	d308      	bcc.n	800bf68 <ucdr_check_final_buffer_behavior_array+0x24>
 800bf56:	b139      	cbz	r1, 800bf68 <ucdr_check_final_buffer_behavior_array+0x24>
 800bf58:	6983      	ldr	r3, [r0, #24]
 800bf5a:	b163      	cbz	r3, 800bf76 <ucdr_check_final_buffer_behavior_array+0x32>
 800bf5c:	69c1      	ldr	r1, [r0, #28]
 800bf5e:	4798      	blx	r3
 800bf60:	75a0      	strb	r0, [r4, #22]
 800bf62:	b108      	cbz	r0, 800bf68 <ucdr_check_final_buffer_behavior_array+0x24>
 800bf64:	2000      	movs	r0, #0
 800bf66:	bd38      	pop	{r3, r4, r5, pc}
 800bf68:	4620      	mov	r0, r4
 800bf6a:	f7ff ffe7 	bl	800bf3c <ucdr_buffer_remaining>
 800bf6e:	42a8      	cmp	r0, r5
 800bf70:	bf28      	it	cs
 800bf72:	4628      	movcs	r0, r5
 800bf74:	bd38      	pop	{r3, r4, r5, pc}
 800bf76:	2301      	movs	r3, #1
 800bf78:	7583      	strb	r3, [r0, #22]
 800bf7a:	e7f3      	b.n	800bf64 <ucdr_check_final_buffer_behavior_array+0x20>

0800bf7c <ucdr_advance_buffer>:
 800bf7c:	b538      	push	{r3, r4, r5, lr}
 800bf7e:	4604      	mov	r4, r0
 800bf80:	460d      	mov	r5, r1
 800bf82:	f7ff ff57 	bl	800be34 <ucdr_check_buffer_available_for>
 800bf86:	b178      	cbz	r0, 800bfa8 <ucdr_advance_buffer+0x2c>
 800bf88:	6923      	ldr	r3, [r4, #16]
 800bf8a:	68a2      	ldr	r2, [r4, #8]
 800bf8c:	442b      	add	r3, r5
 800bf8e:	6123      	str	r3, [r4, #16]
 800bf90:	2301      	movs	r3, #1
 800bf92:	442a      	add	r2, r5
 800bf94:	7563      	strb	r3, [r4, #21]
 800bf96:	60a2      	str	r2, [r4, #8]
 800bf98:	bd38      	pop	{r3, r4, r5, pc}
 800bf9a:	68a2      	ldr	r2, [r4, #8]
 800bf9c:	6923      	ldr	r3, [r4, #16]
 800bf9e:	4402      	add	r2, r0
 800bfa0:	4403      	add	r3, r0
 800bfa2:	1a2d      	subs	r5, r5, r0
 800bfa4:	60a2      	str	r2, [r4, #8]
 800bfa6:	6123      	str	r3, [r4, #16]
 800bfa8:	4629      	mov	r1, r5
 800bfaa:	2201      	movs	r2, #1
 800bfac:	4620      	mov	r0, r4
 800bfae:	f7ff ffc9 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 800bfb2:	2800      	cmp	r0, #0
 800bfb4:	d1f1      	bne.n	800bf9a <ucdr_advance_buffer+0x1e>
 800bfb6:	2301      	movs	r3, #1
 800bfb8:	7563      	strb	r3, [r4, #21]
 800bfba:	bd38      	pop	{r3, r4, r5, pc}

0800bfbc <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800bfbc:	4b04      	ldr	r3, [pc, #16]	@ (800bfd0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	b10a      	cbz	r2, 800bfc6 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800bfc2:	4803      	ldr	r0, [pc, #12]	@ (800bfd0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800bfc4:	4770      	bx	lr
 800bfc6:	4a03      	ldr	r2, [pc, #12]	@ (800bfd4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800bfc8:	4801      	ldr	r0, [pc, #4]	@ (800bfd0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800bfca:	6812      	ldr	r2, [r2, #0]
 800bfcc:	601a      	str	r2, [r3, #0]
 800bfce:	4770      	bx	lr
 800bfd0:	200001e0 	.word	0x200001e0
 800bfd4:	20000324 	.word	0x20000324

0800bfd8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800bfd8:	4a02      	ldr	r2, [pc, #8]	@ (800bfe4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800bfda:	4b03      	ldr	r3, [pc, #12]	@ (800bfe8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800bfdc:	6812      	ldr	r2, [r2, #0]
 800bfde:	601a      	str	r2, [r3, #0]
 800bfe0:	4770      	bx	lr
 800bfe2:	bf00      	nop
 800bfe4:	20000324 	.word	0x20000324
 800bfe8:	200001e0 	.word	0x200001e0

0800bfec <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800bfec:	f008 bc68 	b.w	80148c0 <nav_msgs__msg__Odometry__init>

0800bff0 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800bff0:	f008 bcbc 	b.w	801496c <nav_msgs__msg__Odometry__fini>

0800bff4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800bff4:	b510      	push	{r4, lr}
 800bff6:	f004 f909 	bl	801020c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800bffa:	4c0a      	ldr	r4, [pc, #40]	@ (800c024 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800bffc:	60e0      	str	r0, [r4, #12]
 800bffe:	f004 fabd 	bl	801057c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800c002:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800c006:	f004 faed 	bl	80105e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800c00a:	4b07      	ldr	r3, [pc, #28]	@ (800c028 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800c00c:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800c010:	681a      	ldr	r2, [r3, #0]
 800c012:	b10a      	cbz	r2, 800c018 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800c014:	4804      	ldr	r0, [pc, #16]	@ (800c028 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800c016:	bd10      	pop	{r4, pc}
 800c018:	4a04      	ldr	r2, [pc, #16]	@ (800c02c <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800c01a:	4803      	ldr	r0, [pc, #12]	@ (800c028 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800c01c:	6812      	ldr	r2, [r2, #0]
 800c01e:	601a      	str	r2, [r3, #0]
 800c020:	bd10      	pop	{r4, pc}
 800c022:	bf00      	nop
 800c024:	200001ec 	.word	0x200001ec
 800c028:	200002dc 	.word	0x200002dc
 800c02c:	20000328 	.word	0x20000328

0800c030 <get_serialized_size_nav_msgs__msg__Odometry>:
 800c030:	b5d0      	push	{r4, r6, r7, lr}
 800c032:	4604      	mov	r4, r0
 800c034:	b1c0      	cbz	r0, 800c068 <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800c036:	460f      	mov	r7, r1
 800c038:	f004 f91e 	bl	8010278 <get_serialized_size_std_msgs__msg__Header>
 800c03c:	183e      	adds	r6, r7, r0
 800c03e:	2104      	movs	r1, #4
 800c040:	4630      	mov	r0, r6
 800c042:	f7ff ff4f 	bl	800bee4 <ucdr_alignment>
 800c046:	69a3      	ldr	r3, [r4, #24]
 800c048:	3305      	adds	r3, #5
 800c04a:	4403      	add	r3, r0
 800c04c:	441e      	add	r6, r3
 800c04e:	4631      	mov	r1, r6
 800c050:	f104 0020 	add.w	r0, r4, #32
 800c054:	f004 fadc 	bl	8010610 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800c058:	4406      	add	r6, r0
 800c05a:	4631      	mov	r1, r6
 800c05c:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800c060:	f004 fb46 	bl	80106f0 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800c064:	1bc0      	subs	r0, r0, r7
 800c066:	4430      	add	r0, r6
 800c068:	bdd0      	pop	{r4, r6, r7, pc}
 800c06a:	bf00      	nop

0800c06c <_Odometry__cdr_deserialize>:
 800c06c:	b570      	push	{r4, r5, r6, lr}
 800c06e:	460c      	mov	r4, r1
 800c070:	b082      	sub	sp, #8
 800c072:	b351      	cbz	r1, 800c0ca <_Odometry__cdr_deserialize+0x5e>
 800c074:	4605      	mov	r5, r0
 800c076:	f004 f981 	bl	801037c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800c07a:	6843      	ldr	r3, [r0, #4]
 800c07c:	4621      	mov	r1, r4
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	4628      	mov	r0, r5
 800c082:	4798      	blx	r3
 800c084:	69e6      	ldr	r6, [r4, #28]
 800c086:	6961      	ldr	r1, [r4, #20]
 800c088:	ab01      	add	r3, sp, #4
 800c08a:	4632      	mov	r2, r6
 800c08c:	4628      	mov	r0, r5
 800c08e:	f004 fd87 	bl	8010ba0 <ucdr_deserialize_sequence_char>
 800c092:	b9a8      	cbnz	r0, 800c0c0 <_Odometry__cdr_deserialize+0x54>
 800c094:	9a01      	ldr	r2, [sp, #4]
 800c096:	4296      	cmp	r6, r2
 800c098:	d31a      	bcc.n	800c0d0 <_Odometry__cdr_deserialize+0x64>
 800c09a:	f004 fb25 	bl	80106e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800c09e:	6843      	ldr	r3, [r0, #4]
 800c0a0:	f104 0120 	add.w	r1, r4, #32
 800c0a4:	68db      	ldr	r3, [r3, #12]
 800c0a6:	4628      	mov	r0, r5
 800c0a8:	4798      	blx	r3
 800c0aa:	f004 fb8d 	bl	80107c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800c0ae:	6843      	ldr	r3, [r0, #4]
 800c0b0:	68db      	ldr	r3, [r3, #12]
 800c0b2:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800c0b6:	4628      	mov	r0, r5
 800c0b8:	b002      	add	sp, #8
 800c0ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c0be:	4718      	bx	r3
 800c0c0:	9b01      	ldr	r3, [sp, #4]
 800c0c2:	b103      	cbz	r3, 800c0c6 <_Odometry__cdr_deserialize+0x5a>
 800c0c4:	3b01      	subs	r3, #1
 800c0c6:	61a3      	str	r3, [r4, #24]
 800c0c8:	e7e7      	b.n	800c09a <_Odometry__cdr_deserialize+0x2e>
 800c0ca:	4608      	mov	r0, r1
 800c0cc:	b002      	add	sp, #8
 800c0ce:	bd70      	pop	{r4, r5, r6, pc}
 800c0d0:	2101      	movs	r1, #1
 800c0d2:	75a8      	strb	r0, [r5, #22]
 800c0d4:	7569      	strb	r1, [r5, #21]
 800c0d6:	61a0      	str	r0, [r4, #24]
 800c0d8:	4628      	mov	r0, r5
 800c0da:	f7ff ff19 	bl	800bf10 <ucdr_align_to>
 800c0de:	9901      	ldr	r1, [sp, #4]
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	f7ff ff4b 	bl	800bf7c <ucdr_advance_buffer>
 800c0e6:	e7d8      	b.n	800c09a <_Odometry__cdr_deserialize+0x2e>

0800c0e8 <_Odometry__cdr_serialize>:
 800c0e8:	b348      	cbz	r0, 800c13e <_Odometry__cdr_serialize+0x56>
 800c0ea:	b570      	push	{r4, r5, r6, lr}
 800c0ec:	4604      	mov	r4, r0
 800c0ee:	460e      	mov	r6, r1
 800c0f0:	f004 f944 	bl	801037c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800c0f4:	6843      	ldr	r3, [r0, #4]
 800c0f6:	4631      	mov	r1, r6
 800c0f8:	689b      	ldr	r3, [r3, #8]
 800c0fa:	4620      	mov	r0, r4
 800c0fc:	4798      	blx	r3
 800c0fe:	6965      	ldr	r5, [r4, #20]
 800c100:	b1d5      	cbz	r5, 800c138 <_Odometry__cdr_serialize+0x50>
 800c102:	4628      	mov	r0, r5
 800c104:	f7f4 f88e 	bl	8000224 <strlen>
 800c108:	1c42      	adds	r2, r0, #1
 800c10a:	4629      	mov	r1, r5
 800c10c:	61a0      	str	r0, [r4, #24]
 800c10e:	4630      	mov	r0, r6
 800c110:	f004 fd34 	bl	8010b7c <ucdr_serialize_sequence_char>
 800c114:	f004 fae8 	bl	80106e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800c118:	6843      	ldr	r3, [r0, #4]
 800c11a:	4631      	mov	r1, r6
 800c11c:	689b      	ldr	r3, [r3, #8]
 800c11e:	f104 0020 	add.w	r0, r4, #32
 800c122:	4798      	blx	r3
 800c124:	f004 fb50 	bl	80107c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800c128:	6843      	ldr	r3, [r0, #4]
 800c12a:	4631      	mov	r1, r6
 800c12c:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800c130:	689b      	ldr	r3, [r3, #8]
 800c132:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c136:	4718      	bx	r3
 800c138:	462a      	mov	r2, r5
 800c13a:	4628      	mov	r0, r5
 800c13c:	e7e5      	b.n	800c10a <_Odometry__cdr_serialize+0x22>
 800c13e:	4770      	bx	lr

0800c140 <_Odometry__max_serialized_size>:
 800c140:	b510      	push	{r4, lr}
 800c142:	b082      	sub	sp, #8
 800c144:	2301      	movs	r3, #1
 800c146:	2100      	movs	r1, #0
 800c148:	f10d 0007 	add.w	r0, sp, #7
 800c14c:	f88d 3007 	strb.w	r3, [sp, #7]
 800c150:	f004 f90a 	bl	8010368 <max_serialized_size_std_msgs__msg__Header>
 800c154:	2300      	movs	r3, #0
 800c156:	4601      	mov	r1, r0
 800c158:	4604      	mov	r4, r0
 800c15a:	f10d 0007 	add.w	r0, sp, #7
 800c15e:	f88d 3007 	strb.w	r3, [sp, #7]
 800c162:	f004 fab1 	bl	80106c8 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800c166:	4404      	add	r4, r0
 800c168:	4621      	mov	r1, r4
 800c16a:	f10d 0007 	add.w	r0, sp, #7
 800c16e:	f004 fb1b 	bl	80107a8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800c172:	4420      	add	r0, r4
 800c174:	b002      	add	sp, #8
 800c176:	bd10      	pop	{r4, pc}

0800c178 <_Odometry__get_serialized_size>:
 800c178:	b5d0      	push	{r4, r6, r7, lr}
 800c17a:	4604      	mov	r4, r0
 800c17c:	b1b8      	cbz	r0, 800c1ae <_Odometry__get_serialized_size+0x36>
 800c17e:	2100      	movs	r1, #0
 800c180:	f004 f87a 	bl	8010278 <get_serialized_size_std_msgs__msg__Header>
 800c184:	2104      	movs	r1, #4
 800c186:	4607      	mov	r7, r0
 800c188:	f7ff feac 	bl	800bee4 <ucdr_alignment>
 800c18c:	69a3      	ldr	r3, [r4, #24]
 800c18e:	1d5a      	adds	r2, r3, #5
 800c190:	19d3      	adds	r3, r2, r7
 800c192:	4606      	mov	r6, r0
 800c194:	441e      	add	r6, r3
 800c196:	4631      	mov	r1, r6
 800c198:	f104 0020 	add.w	r0, r4, #32
 800c19c:	f004 fa38 	bl	8010610 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800c1a0:	4406      	add	r6, r0
 800c1a2:	4631      	mov	r1, r6
 800c1a4:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800c1a8:	f004 faa2 	bl	80106f0 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800c1ac:	4430      	add	r0, r6
 800c1ae:	bdd0      	pop	{r4, r6, r7, pc}

0800c1b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800c1b0:	4800      	ldr	r0, [pc, #0]	@ (800c1b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800c1b2:	4770      	bx	lr
 800c1b4:	200002e8 	.word	0x200002e8

0800c1b8 <rcl_get_zero_initialized_context>:
 800c1b8:	4a03      	ldr	r2, [pc, #12]	@ (800c1c8 <rcl_get_zero_initialized_context+0x10>)
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c1c0:	e883 0003 	stmia.w	r3, {r0, r1}
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	4770      	bx	lr
 800c1c8:	0801b26c 	.word	0x0801b26c

0800c1cc <rcl_context_is_valid>:
 800c1cc:	b118      	cbz	r0, 800c1d6 <rcl_context_is_valid+0xa>
 800c1ce:	6840      	ldr	r0, [r0, #4]
 800c1d0:	3800      	subs	r0, #0
 800c1d2:	bf18      	it	ne
 800c1d4:	2001      	movne	r0, #1
 800c1d6:	4770      	bx	lr

0800c1d8 <rcl_context_get_rmw_context>:
 800c1d8:	b110      	cbz	r0, 800c1e0 <rcl_context_get_rmw_context+0x8>
 800c1da:	6800      	ldr	r0, [r0, #0]
 800c1dc:	b100      	cbz	r0, 800c1e0 <rcl_context_get_rmw_context+0x8>
 800c1de:	3028      	adds	r0, #40	@ 0x28
 800c1e0:	4770      	bx	lr
 800c1e2:	bf00      	nop

0800c1e4 <__cleanup_context>:
 800c1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1e8:	4606      	mov	r6, r0
 800c1ea:	6800      	ldr	r0, [r0, #0]
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	6073      	str	r3, [r6, #4]
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	d049      	beq.n	800c288 <__cleanup_context+0xa4>
 800c1f4:	6947      	ldr	r7, [r0, #20]
 800c1f6:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800c1fa:	f8d0 9010 	ldr.w	r9, [r0, #16]
 800c1fe:	b137      	cbz	r7, 800c20e <__cleanup_context+0x2a>
 800c200:	3014      	adds	r0, #20
 800c202:	f000 f8cb 	bl	800c39c <rcl_init_options_fini>
 800c206:	4607      	mov	r7, r0
 800c208:	2800      	cmp	r0, #0
 800c20a:	d144      	bne.n	800c296 <__cleanup_context+0xb2>
 800c20c:	6830      	ldr	r0, [r6, #0]
 800c20e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c210:	b143      	cbz	r3, 800c224 <__cleanup_context+0x40>
 800c212:	3028      	adds	r0, #40	@ 0x28
 800c214:	f002 ff3a 	bl	800f08c <rmw_context_fini>
 800c218:	b118      	cbz	r0, 800c222 <__cleanup_context+0x3e>
 800c21a:	2f00      	cmp	r7, #0
 800c21c:	d03e      	beq.n	800c29c <__cleanup_context+0xb8>
 800c21e:	f002 f94b 	bl	800e4b8 <rcutils_reset_error>
 800c222:	6830      	ldr	r0, [r6, #0]
 800c224:	6a03      	ldr	r3, [r0, #32]
 800c226:	b1db      	cbz	r3, 800c260 <__cleanup_context+0x7c>
 800c228:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 800c22c:	2a01      	cmp	r2, #1
 800c22e:	f17c 0100 	sbcs.w	r1, ip, #0
 800c232:	db11      	blt.n	800c258 <__cleanup_context+0x74>
 800c234:	2400      	movs	r4, #0
 800c236:	4625      	mov	r5, r4
 800c238:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c23c:	4649      	mov	r1, r9
 800c23e:	b1b8      	cbz	r0, 800c270 <__cleanup_context+0x8c>
 800c240:	47c0      	blx	r8
 800c242:	6833      	ldr	r3, [r6, #0]
 800c244:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800c248:	3401      	adds	r4, #1
 800c24a:	f145 0500 	adc.w	r5, r5, #0
 800c24e:	4294      	cmp	r4, r2
 800c250:	eb75 010c 	sbcs.w	r1, r5, ip
 800c254:	6a1b      	ldr	r3, [r3, #32]
 800c256:	dbef      	blt.n	800c238 <__cleanup_context+0x54>
 800c258:	4618      	mov	r0, r3
 800c25a:	4649      	mov	r1, r9
 800c25c:	47c0      	blx	r8
 800c25e:	6830      	ldr	r0, [r6, #0]
 800c260:	4649      	mov	r1, r9
 800c262:	47c0      	blx	r8
 800c264:	2300      	movs	r3, #0
 800c266:	e9c6 3300 	strd	r3, r3, [r6]
 800c26a:	4638      	mov	r0, r7
 800c26c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c270:	3401      	adds	r4, #1
 800c272:	f145 0500 	adc.w	r5, r5, #0
 800c276:	4294      	cmp	r4, r2
 800c278:	eb75 010c 	sbcs.w	r1, r5, ip
 800c27c:	dbdc      	blt.n	800c238 <__cleanup_context+0x54>
 800c27e:	4618      	mov	r0, r3
 800c280:	4649      	mov	r1, r9
 800c282:	47c0      	blx	r8
 800c284:	6830      	ldr	r0, [r6, #0]
 800c286:	e7eb      	b.n	800c260 <__cleanup_context+0x7c>
 800c288:	4607      	mov	r7, r0
 800c28a:	2300      	movs	r3, #0
 800c28c:	e9c6 3300 	strd	r3, r3, [r6]
 800c290:	4638      	mov	r0, r7
 800c292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c296:	f002 f90f 	bl	800e4b8 <rcutils_reset_error>
 800c29a:	e7b7      	b.n	800c20c <__cleanup_context+0x28>
 800c29c:	f008 fc0a 	bl	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 800c2a0:	4607      	mov	r7, r0
 800c2a2:	e7bc      	b.n	800c21e <__cleanup_context+0x3a>

0800c2a4 <rcl_context_fini>:
 800c2a4:	b178      	cbz	r0, 800c2c6 <rcl_context_fini+0x22>
 800c2a6:	b510      	push	{r4, lr}
 800c2a8:	4604      	mov	r4, r0
 800c2aa:	6800      	ldr	r0, [r0, #0]
 800c2ac:	b150      	cbz	r0, 800c2c4 <rcl_context_fini+0x20>
 800c2ae:	6863      	ldr	r3, [r4, #4]
 800c2b0:	b93b      	cbnz	r3, 800c2c2 <rcl_context_fini+0x1e>
 800c2b2:	f002 f821 	bl	800e2f8 <rcutils_allocator_is_valid>
 800c2b6:	b120      	cbz	r0, 800c2c2 <rcl_context_fini+0x1e>
 800c2b8:	4620      	mov	r0, r4
 800c2ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2be:	f7ff bf91 	b.w	800c1e4 <__cleanup_context>
 800c2c2:	200b      	movs	r0, #11
 800c2c4:	bd10      	pop	{r4, pc}
 800c2c6:	200b      	movs	r0, #11
 800c2c8:	4770      	bx	lr
 800c2ca:	bf00      	nop

0800c2cc <rcl_get_zero_initialized_init_options>:
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	4770      	bx	lr

0800c2d0 <rcl_init_options_init>:
 800c2d0:	b084      	sub	sp, #16
 800c2d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2d4:	b097      	sub	sp, #92	@ 0x5c
 800c2d6:	ae1d      	add	r6, sp, #116	@ 0x74
 800c2d8:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800c2dc:	2800      	cmp	r0, #0
 800c2de:	d058      	beq.n	800c392 <rcl_init_options_init+0xc2>
 800c2e0:	6803      	ldr	r3, [r0, #0]
 800c2e2:	4605      	mov	r5, r0
 800c2e4:	b133      	cbz	r3, 800c2f4 <rcl_init_options_init+0x24>
 800c2e6:	2464      	movs	r4, #100	@ 0x64
 800c2e8:	4620      	mov	r0, r4
 800c2ea:	b017      	add	sp, #92	@ 0x5c
 800c2ec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c2f0:	b004      	add	sp, #16
 800c2f2:	4770      	bx	lr
 800c2f4:	4630      	mov	r0, r6
 800c2f6:	f001 ffff 	bl	800e2f8 <rcutils_allocator_is_valid>
 800c2fa:	2800      	cmp	r0, #0
 800c2fc:	d049      	beq.n	800c392 <rcl_init_options_init+0xc2>
 800c2fe:	46b4      	mov	ip, r6
 800c300:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c304:	ac11      	add	r4, sp, #68	@ 0x44
 800c306:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c308:	f8dc 3000 	ldr.w	r3, [ip]
 800c30c:	6023      	str	r3, [r4, #0]
 800c30e:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800c310:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c312:	2050      	movs	r0, #80	@ 0x50
 800c314:	4798      	blx	r3
 800c316:	4604      	mov	r4, r0
 800c318:	6028      	str	r0, [r5, #0]
 800c31a:	2800      	cmp	r0, #0
 800c31c:	d03b      	beq.n	800c396 <rcl_init_options_init+0xc6>
 800c31e:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800c322:	4686      	mov	lr, r0
 800c324:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c328:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c32c:	f8dc 3000 	ldr.w	r3, [ip]
 800c330:	f8ce 3000 	str.w	r3, [lr]
 800c334:	a802      	add	r0, sp, #8
 800c336:	f002 fa83 	bl	800e840 <rmw_get_zero_initialized_init_options>
 800c33a:	f10d 0e08 	add.w	lr, sp, #8
 800c33e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c342:	f104 0c18 	add.w	ip, r4, #24
 800c346:	682f      	ldr	r7, [r5, #0]
 800c348:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c34c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c350:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c354:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c358:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c35c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800c360:	ac20      	add	r4, sp, #128	@ 0x80
 800c362:	e88c 0003 	stmia.w	ip, {r0, r1}
 800c366:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c36a:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c36e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800c372:	f107 0018 	add.w	r0, r7, #24
 800c376:	f002 fbcd 	bl	800eb14 <rmw_init_options_init>
 800c37a:	4604      	mov	r4, r0
 800c37c:	2800      	cmp	r0, #0
 800c37e:	d0b3      	beq.n	800c2e8 <rcl_init_options_init+0x18>
 800c380:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800c382:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800c384:	6828      	ldr	r0, [r5, #0]
 800c386:	4798      	blx	r3
 800c388:	4620      	mov	r0, r4
 800c38a:	f008 fb93 	bl	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 800c38e:	4604      	mov	r4, r0
 800c390:	e7aa      	b.n	800c2e8 <rcl_init_options_init+0x18>
 800c392:	240b      	movs	r4, #11
 800c394:	e7a8      	b.n	800c2e8 <rcl_init_options_init+0x18>
 800c396:	240a      	movs	r4, #10
 800c398:	e7a6      	b.n	800c2e8 <rcl_init_options_init+0x18>
 800c39a:	bf00      	nop

0800c39c <rcl_init_options_fini>:
 800c39c:	b530      	push	{r4, r5, lr}
 800c39e:	b087      	sub	sp, #28
 800c3a0:	b1f0      	cbz	r0, 800c3e0 <rcl_init_options_fini+0x44>
 800c3a2:	6803      	ldr	r3, [r0, #0]
 800c3a4:	4604      	mov	r4, r0
 800c3a6:	b1db      	cbz	r3, 800c3e0 <rcl_init_options_fini+0x44>
 800c3a8:	469c      	mov	ip, r3
 800c3aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c3ae:	f10d 0e04 	add.w	lr, sp, #4
 800c3b2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c3b6:	f8dc 3000 	ldr.w	r3, [ip]
 800c3ba:	f8ce 3000 	str.w	r3, [lr]
 800c3be:	a801      	add	r0, sp, #4
 800c3c0:	f001 ff9a 	bl	800e2f8 <rcutils_allocator_is_valid>
 800c3c4:	b160      	cbz	r0, 800c3e0 <rcl_init_options_fini+0x44>
 800c3c6:	6820      	ldr	r0, [r4, #0]
 800c3c8:	3018      	adds	r0, #24
 800c3ca:	f002 fc79 	bl	800ecc0 <rmw_init_options_fini>
 800c3ce:	4605      	mov	r5, r0
 800c3d0:	b950      	cbnz	r0, 800c3e8 <rcl_init_options_fini+0x4c>
 800c3d2:	6820      	ldr	r0, [r4, #0]
 800c3d4:	9b02      	ldr	r3, [sp, #8]
 800c3d6:	9905      	ldr	r1, [sp, #20]
 800c3d8:	4798      	blx	r3
 800c3da:	4628      	mov	r0, r5
 800c3dc:	b007      	add	sp, #28
 800c3de:	bd30      	pop	{r4, r5, pc}
 800c3e0:	250b      	movs	r5, #11
 800c3e2:	4628      	mov	r0, r5
 800c3e4:	b007      	add	sp, #28
 800c3e6:	bd30      	pop	{r4, r5, pc}
 800c3e8:	f008 fb64 	bl	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 800c3ec:	4605      	mov	r5, r0
 800c3ee:	e7f8      	b.n	800c3e2 <rcl_init_options_fini+0x46>

0800c3f0 <rcl_init_options_copy>:
 800c3f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3f4:	b094      	sub	sp, #80	@ 0x50
 800c3f6:	2800      	cmp	r0, #0
 800c3f8:	d058      	beq.n	800c4ac <rcl_init_options_copy+0xbc>
 800c3fa:	4604      	mov	r4, r0
 800c3fc:	6800      	ldr	r0, [r0, #0]
 800c3fe:	2800      	cmp	r0, #0
 800c400:	d054      	beq.n	800c4ac <rcl_init_options_copy+0xbc>
 800c402:	460e      	mov	r6, r1
 800c404:	f001 ff78 	bl	800e2f8 <rcutils_allocator_is_valid>
 800c408:	2800      	cmp	r0, #0
 800c40a:	d04f      	beq.n	800c4ac <rcl_init_options_copy+0xbc>
 800c40c:	2e00      	cmp	r6, #0
 800c40e:	d04d      	beq.n	800c4ac <rcl_init_options_copy+0xbc>
 800c410:	6833      	ldr	r3, [r6, #0]
 800c412:	b123      	cbz	r3, 800c41e <rcl_init_options_copy+0x2e>
 800c414:	2464      	movs	r4, #100	@ 0x64
 800c416:	4620      	mov	r0, r4
 800c418:	b014      	add	sp, #80	@ 0x50
 800c41a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c41e:	6827      	ldr	r7, [r4, #0]
 800c420:	46bc      	mov	ip, r7
 800c422:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c426:	ad0f      	add	r5, sp, #60	@ 0x3c
 800c428:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c42a:	f8dc 3000 	ldr.w	r3, [ip]
 800c42e:	f8d7 8000 	ldr.w	r8, [r7]
 800c432:	602b      	str	r3, [r5, #0]
 800c434:	4619      	mov	r1, r3
 800c436:	2050      	movs	r0, #80	@ 0x50
 800c438:	47c0      	blx	r8
 800c43a:	4605      	mov	r5, r0
 800c43c:	6030      	str	r0, [r6, #0]
 800c43e:	b3d0      	cbz	r0, 800c4b6 <rcl_init_options_copy+0xc6>
 800c440:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800c444:	4686      	mov	lr, r0
 800c446:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c44a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c44e:	f8dc 3000 	ldr.w	r3, [ip]
 800c452:	f8ce 3000 	str.w	r3, [lr]
 800c456:	4668      	mov	r0, sp
 800c458:	f002 f9f2 	bl	800e840 <rmw_get_zero_initialized_init_options>
 800c45c:	46ee      	mov	lr, sp
 800c45e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c462:	f105 0c18 	add.w	ip, r5, #24
 800c466:	6824      	ldr	r4, [r4, #0]
 800c468:	6835      	ldr	r5, [r6, #0]
 800c46a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c46e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c472:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c476:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800c47a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c47e:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800c482:	e88c 0003 	stmia.w	ip, {r0, r1}
 800c486:	f104 0018 	add.w	r0, r4, #24
 800c48a:	f105 0118 	add.w	r1, r5, #24
 800c48e:	f002 fba3 	bl	800ebd8 <rmw_init_options_copy>
 800c492:	4604      	mov	r4, r0
 800c494:	2800      	cmp	r0, #0
 800c496:	d0be      	beq.n	800c416 <rcl_init_options_copy+0x26>
 800c498:	f001 fff8 	bl	800e48c <rcutils_get_error_string>
 800c49c:	f002 f80c 	bl	800e4b8 <rcutils_reset_error>
 800c4a0:	4630      	mov	r0, r6
 800c4a2:	f7ff ff7b 	bl	800c39c <rcl_init_options_fini>
 800c4a6:	b140      	cbz	r0, 800c4ba <rcl_init_options_copy+0xca>
 800c4a8:	4604      	mov	r4, r0
 800c4aa:	e7b4      	b.n	800c416 <rcl_init_options_copy+0x26>
 800c4ac:	240b      	movs	r4, #11
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	b014      	add	sp, #80	@ 0x50
 800c4b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4b6:	240a      	movs	r4, #10
 800c4b8:	e7ad      	b.n	800c416 <rcl_init_options_copy+0x26>
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	b014      	add	sp, #80	@ 0x50
 800c4be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c4c2:	f008 baf7 	b.w	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 800c4c6:	bf00      	nop

0800c4c8 <rcl_init_options_set_domain_id>:
 800c4c8:	b120      	cbz	r0, 800c4d4 <rcl_init_options_set_domain_id+0xc>
 800c4ca:	6803      	ldr	r3, [r0, #0]
 800c4cc:	b113      	cbz	r3, 800c4d4 <rcl_init_options_set_domain_id+0xc>
 800c4ce:	6259      	str	r1, [r3, #36]	@ 0x24
 800c4d0:	2000      	movs	r0, #0
 800c4d2:	4770      	bx	lr
 800c4d4:	200b      	movs	r0, #11
 800c4d6:	4770      	bx	lr

0800c4d8 <rcl_get_zero_initialized_node>:
 800c4d8:	4a03      	ldr	r2, [pc, #12]	@ (800c4e8 <rcl_get_zero_initialized_node+0x10>)
 800c4da:	4603      	mov	r3, r0
 800c4dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c4e0:	e883 0003 	stmia.w	r3, {r0, r1}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	4770      	bx	lr
 800c4e8:	0801b274 	.word	0x0801b274

0800c4ec <rcl_node_init>:
 800c4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4f0:	b0a9      	sub	sp, #164	@ 0xa4
 800c4f2:	4604      	mov	r4, r0
 800c4f4:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 800c4f8:	a823      	add	r0, sp, #140	@ 0x8c
 800c4fa:	460e      	mov	r6, r1
 800c4fc:	4615      	mov	r5, r2
 800c4fe:	461f      	mov	r7, r3
 800c500:	f008 fbc8 	bl	8014c94 <rcl_guard_condition_get_default_options>
 800c504:	f1b8 0f00 	cmp.w	r8, #0
 800c508:	f000 80e6 	beq.w	800c6d8 <rcl_node_init+0x1ec>
 800c50c:	4640      	mov	r0, r8
 800c50e:	f001 fef3 	bl	800e2f8 <rcutils_allocator_is_valid>
 800c512:	2800      	cmp	r0, #0
 800c514:	f000 80e0 	beq.w	800c6d8 <rcl_node_init+0x1ec>
 800c518:	2e00      	cmp	r6, #0
 800c51a:	f000 80dd 	beq.w	800c6d8 <rcl_node_init+0x1ec>
 800c51e:	2d00      	cmp	r5, #0
 800c520:	f000 80da 	beq.w	800c6d8 <rcl_node_init+0x1ec>
 800c524:	2c00      	cmp	r4, #0
 800c526:	f000 80d7 	beq.w	800c6d8 <rcl_node_init+0x1ec>
 800c52a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800c52e:	f1b9 0f00 	cmp.w	r9, #0
 800c532:	f040 80fd 	bne.w	800c730 <rcl_node_init+0x244>
 800c536:	2f00      	cmp	r7, #0
 800c538:	f000 80ce 	beq.w	800c6d8 <rcl_node_init+0x1ec>
 800c53c:	4638      	mov	r0, r7
 800c53e:	f7ff fe45 	bl	800c1cc <rcl_context_is_valid>
 800c542:	4682      	mov	sl, r0
 800c544:	2800      	cmp	r0, #0
 800c546:	f000 80cd 	beq.w	800c6e4 <rcl_node_init+0x1f8>
 800c54a:	464a      	mov	r2, r9
 800c54c:	a922      	add	r1, sp, #136	@ 0x88
 800c54e:	4630      	mov	r0, r6
 800c550:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 800c554:	f002 fa20 	bl	800e998 <rmw_validate_node_name>
 800c558:	4681      	mov	r9, r0
 800c55a:	2800      	cmp	r0, #0
 800c55c:	f040 80be 	bne.w	800c6dc <rcl_node_init+0x1f0>
 800c560:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800c562:	2800      	cmp	r0, #0
 800c564:	f040 80f0 	bne.w	800c748 <rcl_node_init+0x25c>
 800c568:	4628      	mov	r0, r5
 800c56a:	f7f3 fe5b 	bl	8000224 <strlen>
 800c56e:	2800      	cmp	r0, #0
 800c570:	f040 80bb 	bne.w	800c6ea <rcl_node_init+0x1fe>
 800c574:	4d7c      	ldr	r5, [pc, #496]	@ (800c768 <rcl_node_init+0x27c>)
 800c576:	a922      	add	r1, sp, #136	@ 0x88
 800c578:	2200      	movs	r2, #0
 800c57a:	4628      	mov	r0, r5
 800c57c:	f002 f9ee 	bl	800e95c <rmw_validate_namespace>
 800c580:	4681      	mov	r9, r0
 800c582:	2800      	cmp	r0, #0
 800c584:	f040 80aa 	bne.w	800c6dc <rcl_node_init+0x1f0>
 800c588:	4682      	mov	sl, r0
 800c58a:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800c58c:	2800      	cmp	r0, #0
 800c58e:	f040 80e0 	bne.w	800c752 <rcl_node_init+0x266>
 800c592:	f8d8 3000 	ldr.w	r3, [r8]
 800c596:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c59a:	2078      	movs	r0, #120	@ 0x78
 800c59c:	4798      	blx	r3
 800c59e:	4681      	mov	r9, r0
 800c5a0:	6060      	str	r0, [r4, #4]
 800c5a2:	2800      	cmp	r0, #0
 800c5a4:	f000 80ca 	beq.w	800c73c <rcl_node_init+0x250>
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 800c5b0:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 800c5b4:	a808      	add	r0, sp, #32
 800c5b6:	f000 f939 	bl	800c82c <rcl_node_get_default_options>
 800c5ba:	a908      	add	r1, sp, #32
 800c5bc:	4648      	mov	r0, r9
 800c5be:	2268      	movs	r2, #104	@ 0x68
 800c5c0:	f00d fac1 	bl	8019b46 <memcpy>
 800c5c4:	6861      	ldr	r1, [r4, #4]
 800c5c6:	6027      	str	r7, [r4, #0]
 800c5c8:	4640      	mov	r0, r8
 800c5ca:	f000 f93d 	bl	800c848 <rcl_node_options_copy>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	d158      	bne.n	800c684 <rcl_node_init+0x198>
 800c5d2:	4628      	mov	r0, r5
 800c5d4:	f7f3 fe26 	bl	8000224 <strlen>
 800c5d8:	4428      	add	r0, r5
 800c5da:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800c5de:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800c5e2:	2b2f      	cmp	r3, #47	@ 0x2f
 800c5e4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c5e8:	9300      	str	r3, [sp, #0]
 800c5ea:	bf0c      	ite	eq
 800c5ec:	4b5f      	ldreq	r3, [pc, #380]	@ (800c76c <rcl_node_init+0x280>)
 800c5ee:	4b60      	ldrne	r3, [pc, #384]	@ (800c770 <rcl_node_init+0x284>)
 800c5f0:	9302      	str	r3, [sp, #8]
 800c5f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c5f6:	9301      	str	r3, [sp, #4]
 800c5f8:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800c5fc:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800c600:	f001 ff76 	bl	800e4f0 <rcutils_format_string_limit>
 800c604:	6823      	ldr	r3, [r4, #0]
 800c606:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800c60a:	6818      	ldr	r0, [r3, #0]
 800c60c:	4631      	mov	r1, r6
 800c60e:	3028      	adds	r0, #40	@ 0x28
 800c610:	462a      	mov	r2, r5
 800c612:	6866      	ldr	r6, [r4, #4]
 800c614:	f002 fde6 	bl	800f1e4 <rmw_create_node>
 800c618:	6863      	ldr	r3, [r4, #4]
 800c61a:	66b0      	str	r0, [r6, #104]	@ 0x68
 800c61c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800c61e:	2800      	cmp	r0, #0
 800c620:	d032      	beq.n	800c688 <rcl_node_init+0x19c>
 800c622:	f002 fe73 	bl	800f30c <rmw_node_get_graph_guard_condition>
 800c626:	4681      	mov	r9, r0
 800c628:	b360      	cbz	r0, 800c684 <rcl_node_init+0x198>
 800c62a:	f8d8 3000 	ldr.w	r3, [r8]
 800c62e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c632:	6866      	ldr	r6, [r4, #4]
 800c634:	2008      	movs	r0, #8
 800c636:	4798      	blx	r3
 800c638:	6863      	ldr	r3, [r4, #4]
 800c63a:	66f0      	str	r0, [r6, #108]	@ 0x6c
 800c63c:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 800c640:	f1bb 0f00 	cmp.w	fp, #0
 800c644:	d020      	beq.n	800c688 <rcl_node_init+0x19c>
 800c646:	a806      	add	r0, sp, #24
 800c648:	f008 fa48 	bl	8014adc <rcl_get_zero_initialized_guard_condition>
 800c64c:	a806      	add	r0, sp, #24
 800c64e:	c803      	ldmia	r0, {r0, r1}
 800c650:	6863      	ldr	r3, [r4, #4]
 800c652:	46c4      	mov	ip, r8
 800c654:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 800c658:	e88b 0003 	stmia.w	fp, {r0, r1}
 800c65c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c660:	ae23      	add	r6, sp, #140	@ 0x8c
 800c662:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c664:	f8dc 3000 	ldr.w	r3, [ip]
 800c668:	6033      	str	r3, [r6, #0]
 800c66a:	ab28      	add	r3, sp, #160	@ 0xa0
 800c66c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800c670:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c674:	4649      	mov	r1, r9
 800c676:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c678:	463a      	mov	r2, r7
 800c67a:	4670      	mov	r0, lr
 800c67c:	f008 fa84 	bl	8014b88 <rcl_guard_condition_init_from_rmw>
 800c680:	4681      	mov	r9, r0
 800c682:	b328      	cbz	r0, 800c6d0 <rcl_node_init+0x1e4>
 800c684:	6863      	ldr	r3, [r4, #4]
 800c686:	b1f3      	cbz	r3, 800c6c6 <rcl_node_init+0x1da>
 800c688:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800c68a:	b128      	cbz	r0, 800c698 <rcl_node_init+0x1ac>
 800c68c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c690:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c694:	4798      	blx	r3
 800c696:	6863      	ldr	r3, [r4, #4]
 800c698:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800c69a:	b110      	cbz	r0, 800c6a2 <rcl_node_init+0x1b6>
 800c69c:	f002 fdba 	bl	800f214 <rmw_destroy_node>
 800c6a0:	6863      	ldr	r3, [r4, #4]
 800c6a2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800c6a4:	b148      	cbz	r0, 800c6ba <rcl_node_init+0x1ce>
 800c6a6:	f008 facf 	bl	8014c48 <rcl_guard_condition_fini>
 800c6aa:	6863      	ldr	r3, [r4, #4]
 800c6ac:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c6b0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800c6b2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c6b6:	4798      	blx	r3
 800c6b8:	6863      	ldr	r3, [r4, #4]
 800c6ba:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c6c4:	4798      	blx	r3
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	e9c4 3300 	strd	r3, r3, [r4]
 800c6cc:	f04f 0901 	mov.w	r9, #1
 800c6d0:	f1ba 0f00 	cmp.w	sl, #0
 800c6d4:	d125      	bne.n	800c722 <rcl_node_init+0x236>
 800c6d6:	e001      	b.n	800c6dc <rcl_node_init+0x1f0>
 800c6d8:	f04f 090b 	mov.w	r9, #11
 800c6dc:	4648      	mov	r0, r9
 800c6de:	b029      	add	sp, #164	@ 0xa4
 800c6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6e4:	f04f 0965 	mov.w	r9, #101	@ 0x65
 800c6e8:	e7f8      	b.n	800c6dc <rcl_node_init+0x1f0>
 800c6ea:	782b      	ldrb	r3, [r5, #0]
 800c6ec:	2b2f      	cmp	r3, #47	@ 0x2f
 800c6ee:	f43f af42 	beq.w	800c576 <rcl_node_init+0x8a>
 800c6f2:	9503      	str	r5, [sp, #12]
 800c6f4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c6f8:	9300      	str	r3, [sp, #0]
 800c6fa:	4b1e      	ldr	r3, [pc, #120]	@ (800c774 <rcl_node_init+0x288>)
 800c6fc:	9302      	str	r3, [sp, #8]
 800c6fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c702:	9301      	str	r3, [sp, #4]
 800c704:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800c708:	f001 fef2 	bl	800e4f0 <rcutils_format_string_limit>
 800c70c:	4605      	mov	r5, r0
 800c70e:	b340      	cbz	r0, 800c762 <rcl_node_init+0x276>
 800c710:	2200      	movs	r2, #0
 800c712:	a922      	add	r1, sp, #136	@ 0x88
 800c714:	9222      	str	r2, [sp, #136]	@ 0x88
 800c716:	f002 f921 	bl	800e95c <rmw_validate_namespace>
 800c71a:	4681      	mov	r9, r0
 800c71c:	2800      	cmp	r0, #0
 800c71e:	f43f af34 	beq.w	800c58a <rcl_node_init+0x9e>
 800c722:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c726:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c72a:	4628      	mov	r0, r5
 800c72c:	4798      	blx	r3
 800c72e:	e7d5      	b.n	800c6dc <rcl_node_init+0x1f0>
 800c730:	f04f 0964 	mov.w	r9, #100	@ 0x64
 800c734:	4648      	mov	r0, r9
 800c736:	b029      	add	sp, #164	@ 0xa4
 800c738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c73c:	f04f 090a 	mov.w	r9, #10
 800c740:	f1ba 0f00 	cmp.w	sl, #0
 800c744:	d1ed      	bne.n	800c722 <rcl_node_init+0x236>
 800c746:	e7c9      	b.n	800c6dc <rcl_node_init+0x1f0>
 800c748:	f002 f978 	bl	800ea3c <rmw_node_name_validation_result_string>
 800c74c:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 800c750:	e7c4      	b.n	800c6dc <rcl_node_init+0x1f0>
 800c752:	f002 f915 	bl	800e980 <rmw_namespace_validation_result_string>
 800c756:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 800c75a:	f1ba 0f00 	cmp.w	sl, #0
 800c75e:	d1e0      	bne.n	800c722 <rcl_node_init+0x236>
 800c760:	e7bc      	b.n	800c6dc <rcl_node_init+0x1f0>
 800c762:	f04f 090a 	mov.w	r9, #10
 800c766:	e7b9      	b.n	800c6dc <rcl_node_init+0x1f0>
 800c768:	0801ab5c 	.word	0x0801ab5c
 800c76c:	0801ab64 	.word	0x0801ab64
 800c770:	0801ab6c 	.word	0x0801ab6c
 800c774:	0801ab60 	.word	0x0801ab60

0800c778 <rcl_node_fini>:
 800c778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c77a:	b320      	cbz	r0, 800c7c6 <rcl_node_fini+0x4e>
 800c77c:	6845      	ldr	r5, [r0, #4]
 800c77e:	4604      	mov	r4, r0
 800c780:	b1fd      	cbz	r5, 800c7c2 <rcl_node_fini+0x4a>
 800c782:	6ea8      	ldr	r0, [r5, #104]	@ 0x68
 800c784:	686f      	ldr	r7, [r5, #4]
 800c786:	692e      	ldr	r6, [r5, #16]
 800c788:	f002 fd44 	bl	800f214 <rmw_destroy_node>
 800c78c:	6863      	ldr	r3, [r4, #4]
 800c78e:	4605      	mov	r5, r0
 800c790:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800c792:	f008 fa59 	bl	8014c48 <rcl_guard_condition_fini>
 800c796:	ea55 0300 	orrs.w	r3, r5, r0
 800c79a:	6863      	ldr	r3, [r4, #4]
 800c79c:	4631      	mov	r1, r6
 800c79e:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800c7a0:	bf14      	ite	ne
 800c7a2:	2501      	movne	r5, #1
 800c7a4:	2500      	moveq	r5, #0
 800c7a6:	47b8      	blx	r7
 800c7a8:	6863      	ldr	r3, [r4, #4]
 800c7aa:	4631      	mov	r1, r6
 800c7ac:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800c7ae:	47b8      	blx	r7
 800c7b0:	6863      	ldr	r3, [r4, #4]
 800c7b2:	4631      	mov	r1, r6
 800c7b4:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800c7b6:	47b8      	blx	r7
 800c7b8:	6860      	ldr	r0, [r4, #4]
 800c7ba:	4631      	mov	r1, r6
 800c7bc:	47b8      	blx	r7
 800c7be:	2300      	movs	r3, #0
 800c7c0:	6063      	str	r3, [r4, #4]
 800c7c2:	4628      	mov	r0, r5
 800c7c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7c6:	25c8      	movs	r5, #200	@ 0xc8
 800c7c8:	4628      	mov	r0, r5
 800c7ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c7cc <rcl_node_is_valid_except_context>:
 800c7cc:	b128      	cbz	r0, 800c7da <rcl_node_is_valid_except_context+0xe>
 800c7ce:	6840      	ldr	r0, [r0, #4]
 800c7d0:	b118      	cbz	r0, 800c7da <rcl_node_is_valid_except_context+0xe>
 800c7d2:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800c7d4:	3800      	subs	r0, #0
 800c7d6:	bf18      	it	ne
 800c7d8:	2001      	movne	r0, #1
 800c7da:	4770      	bx	lr

0800c7dc <rcl_node_is_valid>:
 800c7dc:	b130      	cbz	r0, 800c7ec <rcl_node_is_valid+0x10>
 800c7de:	6843      	ldr	r3, [r0, #4]
 800c7e0:	b123      	cbz	r3, 800c7ec <rcl_node_is_valid+0x10>
 800c7e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c7e4:	b113      	cbz	r3, 800c7ec <rcl_node_is_valid+0x10>
 800c7e6:	6800      	ldr	r0, [r0, #0]
 800c7e8:	f7ff bcf0 	b.w	800c1cc <rcl_context_is_valid>
 800c7ec:	2000      	movs	r0, #0
 800c7ee:	4770      	bx	lr

0800c7f0 <rcl_node_get_name>:
 800c7f0:	b120      	cbz	r0, 800c7fc <rcl_node_get_name+0xc>
 800c7f2:	6840      	ldr	r0, [r0, #4]
 800c7f4:	b110      	cbz	r0, 800c7fc <rcl_node_get_name+0xc>
 800c7f6:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800c7f8:	b100      	cbz	r0, 800c7fc <rcl_node_get_name+0xc>
 800c7fa:	6880      	ldr	r0, [r0, #8]
 800c7fc:	4770      	bx	lr
 800c7fe:	bf00      	nop

0800c800 <rcl_node_get_namespace>:
 800c800:	b120      	cbz	r0, 800c80c <rcl_node_get_namespace+0xc>
 800c802:	6840      	ldr	r0, [r0, #4]
 800c804:	b110      	cbz	r0, 800c80c <rcl_node_get_namespace+0xc>
 800c806:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800c808:	b100      	cbz	r0, 800c80c <rcl_node_get_namespace+0xc>
 800c80a:	68c0      	ldr	r0, [r0, #12]
 800c80c:	4770      	bx	lr
 800c80e:	bf00      	nop

0800c810 <rcl_node_get_options>:
 800c810:	b128      	cbz	r0, 800c81e <rcl_node_get_options+0xe>
 800c812:	6840      	ldr	r0, [r0, #4]
 800c814:	b118      	cbz	r0, 800c81e <rcl_node_get_options+0xe>
 800c816:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800c818:	2b00      	cmp	r3, #0
 800c81a:	bf08      	it	eq
 800c81c:	2000      	moveq	r0, #0
 800c81e:	4770      	bx	lr

0800c820 <rcl_node_get_rmw_handle>:
 800c820:	b110      	cbz	r0, 800c828 <rcl_node_get_rmw_handle+0x8>
 800c822:	6840      	ldr	r0, [r0, #4]
 800c824:	b100      	cbz	r0, 800c828 <rcl_node_get_rmw_handle+0x8>
 800c826:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800c828:	4770      	bx	lr
 800c82a:	bf00      	nop

0800c82c <rcl_node_get_default_options>:
 800c82c:	b510      	push	{r4, lr}
 800c82e:	2268      	movs	r2, #104	@ 0x68
 800c830:	4604      	mov	r4, r0
 800c832:	2100      	movs	r1, #0
 800c834:	f00d f8be 	bl	80199b4 <memset>
 800c838:	4620      	mov	r0, r4
 800c83a:	f001 fd4f 	bl	800e2dc <rcutils_get_default_allocator>
 800c83e:	2301      	movs	r3, #1
 800c840:	7523      	strb	r3, [r4, #20]
 800c842:	4620      	mov	r0, r4
 800c844:	bd10      	pop	{r4, pc}
 800c846:	bf00      	nop

0800c848 <rcl_node_options_copy>:
 800c848:	b1d0      	cbz	r0, 800c880 <rcl_node_options_copy+0x38>
 800c84a:	b570      	push	{r4, r5, r6, lr}
 800c84c:	460c      	mov	r4, r1
 800c84e:	b1a9      	cbz	r1, 800c87c <rcl_node_options_copy+0x34>
 800c850:	4288      	cmp	r0, r1
 800c852:	4684      	mov	ip, r0
 800c854:	d012      	beq.n	800c87c <rcl_node_options_copy+0x34>
 800c856:	4605      	mov	r5, r0
 800c858:	8a86      	ldrh	r6, [r0, #20]
 800c85a:	468e      	mov	lr, r1
 800c85c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c85e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c862:	682b      	ldr	r3, [r5, #0]
 800c864:	f8ce 3000 	str.w	r3, [lr]
 800c868:	f10c 0118 	add.w	r1, ip, #24
 800c86c:	2250      	movs	r2, #80	@ 0x50
 800c86e:	82a6      	strh	r6, [r4, #20]
 800c870:	f104 0018 	add.w	r0, r4, #24
 800c874:	f00d f967 	bl	8019b46 <memcpy>
 800c878:	2000      	movs	r0, #0
 800c87a:	bd70      	pop	{r4, r5, r6, pc}
 800c87c:	200b      	movs	r0, #11
 800c87e:	bd70      	pop	{r4, r5, r6, pc}
 800c880:	200b      	movs	r0, #11
 800c882:	4770      	bx	lr

0800c884 <rcl_get_zero_initialized_publisher>:
 800c884:	4b01      	ldr	r3, [pc, #4]	@ (800c88c <rcl_get_zero_initialized_publisher+0x8>)
 800c886:	6818      	ldr	r0, [r3, #0]
 800c888:	4770      	bx	lr
 800c88a:	bf00      	nop
 800c88c:	0801b27c 	.word	0x0801b27c

0800c890 <rcl_publisher_init>:
 800c890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c894:	b088      	sub	sp, #32
 800c896:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800c898:	2d00      	cmp	r5, #0
 800c89a:	d069      	beq.n	800c970 <rcl_publisher_init+0xe0>
 800c89c:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800c8a0:	4604      	mov	r4, r0
 800c8a2:	4648      	mov	r0, r9
 800c8a4:	460e      	mov	r6, r1
 800c8a6:	4690      	mov	r8, r2
 800c8a8:	461f      	mov	r7, r3
 800c8aa:	f001 fd25 	bl	800e2f8 <rcutils_allocator_is_valid>
 800c8ae:	2800      	cmp	r0, #0
 800c8b0:	d05e      	beq.n	800c970 <rcl_publisher_init+0xe0>
 800c8b2:	2c00      	cmp	r4, #0
 800c8b4:	d05c      	beq.n	800c970 <rcl_publisher_init+0xe0>
 800c8b6:	f8d4 a000 	ldr.w	sl, [r4]
 800c8ba:	f1ba 0f00 	cmp.w	sl, #0
 800c8be:	d004      	beq.n	800c8ca <rcl_publisher_init+0x3a>
 800c8c0:	2764      	movs	r7, #100	@ 0x64
 800c8c2:	4638      	mov	r0, r7
 800c8c4:	b008      	add	sp, #32
 800c8c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8ca:	4630      	mov	r0, r6
 800c8cc:	f7ff ff86 	bl	800c7dc <rcl_node_is_valid>
 800c8d0:	2800      	cmp	r0, #0
 800c8d2:	d052      	beq.n	800c97a <rcl_publisher_init+0xea>
 800c8d4:	f1b8 0f00 	cmp.w	r8, #0
 800c8d8:	d04a      	beq.n	800c970 <rcl_publisher_init+0xe0>
 800c8da:	2f00      	cmp	r7, #0
 800c8dc:	d048      	beq.n	800c970 <rcl_publisher_init+0xe0>
 800c8de:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800c8e2:	aa07      	add	r2, sp, #28
 800c8e4:	9205      	str	r2, [sp, #20]
 800c8e6:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800c8ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c8ee:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800c8f2:	f8cd a01c 	str.w	sl, [sp, #28]
 800c8f6:	4639      	mov	r1, r7
 800c8f8:	e899 000c 	ldmia.w	r9, {r2, r3}
 800c8fc:	4630      	mov	r0, r6
 800c8fe:	f008 fb29 	bl	8014f54 <rcl_node_resolve_name>
 800c902:	4607      	mov	r7, r0
 800c904:	2800      	cmp	r0, #0
 800c906:	d14f      	bne.n	800c9a8 <rcl_publisher_init+0x118>
 800c908:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800c90a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800c90c:	20c8      	movs	r0, #200	@ 0xc8
 800c90e:	4798      	blx	r3
 800c910:	6020      	str	r0, [r4, #0]
 800c912:	2800      	cmp	r0, #0
 800c914:	d04e      	beq.n	800c9b4 <rcl_publisher_init+0x124>
 800c916:	4630      	mov	r0, r6
 800c918:	f7ff ff82 	bl	800c820 <rcl_node_get_rmw_handle>
 800c91c:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800c920:	9300      	str	r3, [sp, #0]
 800c922:	9a07      	ldr	r2, [sp, #28]
 800c924:	6827      	ldr	r7, [r4, #0]
 800c926:	462b      	mov	r3, r5
 800c928:	4641      	mov	r1, r8
 800c92a:	f002 fd59 	bl	800f3e0 <rmw_create_publisher>
 800c92e:	6823      	ldr	r3, [r4, #0]
 800c930:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800c934:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800c938:	b370      	cbz	r0, 800c998 <rcl_publisher_init+0x108>
 800c93a:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800c93e:	f002 fe2d 	bl	800f59c <rmw_publisher_get_actual_qos>
 800c942:	6823      	ldr	r3, [r4, #0]
 800c944:	4607      	mov	r7, r0
 800c946:	b9d0      	cbnz	r0, 800c97e <rcl_publisher_init+0xee>
 800c948:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800c94c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800c950:	4629      	mov	r1, r5
 800c952:	2270      	movs	r2, #112	@ 0x70
 800c954:	4618      	mov	r0, r3
 800c956:	f00d f8f6 	bl	8019b46 <memcpy>
 800c95a:	6832      	ldr	r2, [r6, #0]
 800c95c:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800c960:	9807      	ldr	r0, [sp, #28]
 800c962:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800c964:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800c966:	4798      	blx	r3
 800c968:	4638      	mov	r0, r7
 800c96a:	b008      	add	sp, #32
 800c96c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c970:	270b      	movs	r7, #11
 800c972:	4638      	mov	r0, r7
 800c974:	b008      	add	sp, #32
 800c976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c97a:	27c8      	movs	r7, #200	@ 0xc8
 800c97c:	e7a1      	b.n	800c8c2 <rcl_publisher_init+0x32>
 800c97e:	b18b      	cbz	r3, 800c9a4 <rcl_publisher_init+0x114>
 800c980:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800c984:	b142      	cbz	r2, 800c998 <rcl_publisher_init+0x108>
 800c986:	4630      	mov	r0, r6
 800c988:	f7ff ff4a 	bl	800c820 <rcl_node_get_rmw_handle>
 800c98c:	6823      	ldr	r3, [r4, #0]
 800c98e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800c992:	f002 fe13 	bl	800f5bc <rmw_destroy_publisher>
 800c996:	6823      	ldr	r3, [r4, #0]
 800c998:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800c99a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800c99c:	4618      	mov	r0, r3
 800c99e:	4790      	blx	r2
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	6023      	str	r3, [r4, #0]
 800c9a4:	2701      	movs	r7, #1
 800c9a6:	e7db      	b.n	800c960 <rcl_publisher_init+0xd0>
 800c9a8:	2867      	cmp	r0, #103	@ 0x67
 800c9aa:	d0d9      	beq.n	800c960 <rcl_publisher_init+0xd0>
 800c9ac:	2869      	cmp	r0, #105	@ 0x69
 800c9ae:	d003      	beq.n	800c9b8 <rcl_publisher_init+0x128>
 800c9b0:	280a      	cmp	r0, #10
 800c9b2:	d1f7      	bne.n	800c9a4 <rcl_publisher_init+0x114>
 800c9b4:	270a      	movs	r7, #10
 800c9b6:	e7d3      	b.n	800c960 <rcl_publisher_init+0xd0>
 800c9b8:	2767      	movs	r7, #103	@ 0x67
 800c9ba:	e7d1      	b.n	800c960 <rcl_publisher_init+0xd0>

0800c9bc <rcl_publisher_fini>:
 800c9bc:	b570      	push	{r4, r5, r6, lr}
 800c9be:	b300      	cbz	r0, 800ca02 <rcl_publisher_fini+0x46>
 800c9c0:	4604      	mov	r4, r0
 800c9c2:	4608      	mov	r0, r1
 800c9c4:	460d      	mov	r5, r1
 800c9c6:	f7ff ff01 	bl	800c7cc <rcl_node_is_valid_except_context>
 800c9ca:	b1f0      	cbz	r0, 800ca0a <rcl_publisher_fini+0x4e>
 800c9cc:	6823      	ldr	r3, [r4, #0]
 800c9ce:	b1ab      	cbz	r3, 800c9fc <rcl_publisher_fini+0x40>
 800c9d0:	4628      	mov	r0, r5
 800c9d2:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 800c9d4:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 800c9d6:	f7ff ff23 	bl	800c820 <rcl_node_get_rmw_handle>
 800c9da:	b1c8      	cbz	r0, 800ca10 <rcl_publisher_fini+0x54>
 800c9dc:	6823      	ldr	r3, [r4, #0]
 800c9de:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800c9e2:	f002 fdeb 	bl	800f5bc <rmw_destroy_publisher>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	4629      	mov	r1, r5
 800c9ea:	6820      	ldr	r0, [r4, #0]
 800c9ec:	1e1d      	subs	r5, r3, #0
 800c9ee:	bf18      	it	ne
 800c9f0:	2501      	movne	r5, #1
 800c9f2:	47b0      	blx	r6
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	6023      	str	r3, [r4, #0]
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	bd70      	pop	{r4, r5, r6, pc}
 800c9fc:	461d      	mov	r5, r3
 800c9fe:	4628      	mov	r0, r5
 800ca00:	bd70      	pop	{r4, r5, r6, pc}
 800ca02:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 800ca06:	4628      	mov	r0, r5
 800ca08:	bd70      	pop	{r4, r5, r6, pc}
 800ca0a:	25c8      	movs	r5, #200	@ 0xc8
 800ca0c:	4628      	mov	r0, r5
 800ca0e:	bd70      	pop	{r4, r5, r6, pc}
 800ca10:	250b      	movs	r5, #11
 800ca12:	e7f1      	b.n	800c9f8 <rcl_publisher_fini+0x3c>

0800ca14 <rcl_publisher_get_default_options>:
 800ca14:	b570      	push	{r4, r5, r6, lr}
 800ca16:	4d14      	ldr	r5, [pc, #80]	@ (800ca68 <rcl_publisher_get_default_options+0x54>)
 800ca18:	4914      	ldr	r1, [pc, #80]	@ (800ca6c <rcl_publisher_get_default_options+0x58>)
 800ca1a:	b088      	sub	sp, #32
 800ca1c:	4604      	mov	r4, r0
 800ca1e:	2250      	movs	r2, #80	@ 0x50
 800ca20:	4628      	mov	r0, r5
 800ca22:	f00d f890 	bl	8019b46 <memcpy>
 800ca26:	a802      	add	r0, sp, #8
 800ca28:	f001 fc58 	bl	800e2dc <rcutils_get_default_allocator>
 800ca2c:	f10d 0c08 	add.w	ip, sp, #8
 800ca30:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca34:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800ca38:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ca3c:	466e      	mov	r6, sp
 800ca3e:	f8dc 3000 	ldr.w	r3, [ip]
 800ca42:	f8ce 3000 	str.w	r3, [lr]
 800ca46:	4630      	mov	r0, r6
 800ca48:	f001 ff0a 	bl	800e860 <rmw_get_default_publisher_options>
 800ca4c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800ca50:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800ca54:	e883 0003 	stmia.w	r3, {r0, r1}
 800ca58:	2270      	movs	r2, #112	@ 0x70
 800ca5a:	4629      	mov	r1, r5
 800ca5c:	4620      	mov	r0, r4
 800ca5e:	f00d f872 	bl	8019b46 <memcpy>
 800ca62:	4620      	mov	r0, r4
 800ca64:	b008      	add	sp, #32
 800ca66:	bd70      	pop	{r4, r5, r6, pc}
 800ca68:	2000ce30 	.word	0x2000ce30
 800ca6c:	0801b280 	.word	0x0801b280

0800ca70 <rcl_publish>:
 800ca70:	b1f8      	cbz	r0, 800cab2 <rcl_publish+0x42>
 800ca72:	6803      	ldr	r3, [r0, #0]
 800ca74:	b570      	push	{r4, r5, r6, lr}
 800ca76:	4604      	mov	r4, r0
 800ca78:	b1b3      	cbz	r3, 800caa8 <rcl_publish+0x38>
 800ca7a:	4616      	mov	r6, r2
 800ca7c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800ca80:	b192      	cbz	r2, 800caa8 <rcl_publish+0x38>
 800ca82:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800ca86:	460d      	mov	r5, r1
 800ca88:	f7ff fba0 	bl	800c1cc <rcl_context_is_valid>
 800ca8c:	b160      	cbz	r0, 800caa8 <rcl_publish+0x38>
 800ca8e:	6823      	ldr	r3, [r4, #0]
 800ca90:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800ca94:	b140      	cbz	r0, 800caa8 <rcl_publish+0x38>
 800ca96:	b155      	cbz	r5, 800caae <rcl_publish+0x3e>
 800ca98:	4632      	mov	r2, r6
 800ca9a:	4629      	mov	r1, r5
 800ca9c:	f002 fc40 	bl	800f320 <rmw_publish>
 800caa0:	3800      	subs	r0, #0
 800caa2:	bf18      	it	ne
 800caa4:	2001      	movne	r0, #1
 800caa6:	bd70      	pop	{r4, r5, r6, pc}
 800caa8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800caac:	bd70      	pop	{r4, r5, r6, pc}
 800caae:	200b      	movs	r0, #11
 800cab0:	bd70      	pop	{r4, r5, r6, pc}
 800cab2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800cab6:	4770      	bx	lr

0800cab8 <rcl_publisher_get_rmw_handle>:
 800cab8:	b118      	cbz	r0, 800cac2 <rcl_publisher_get_rmw_handle+0xa>
 800caba:	6800      	ldr	r0, [r0, #0]
 800cabc:	b108      	cbz	r0, 800cac2 <rcl_publisher_get_rmw_handle+0xa>
 800cabe:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800cac2:	4770      	bx	lr

0800cac4 <rcl_publisher_is_valid>:
 800cac4:	b1a0      	cbz	r0, 800caf0 <rcl_publisher_is_valid+0x2c>
 800cac6:	6803      	ldr	r3, [r0, #0]
 800cac8:	b510      	push	{r4, lr}
 800caca:	4604      	mov	r4, r0
 800cacc:	b173      	cbz	r3, 800caec <rcl_publisher_is_valid+0x28>
 800cace:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800cad2:	b15a      	cbz	r2, 800caec <rcl_publisher_is_valid+0x28>
 800cad4:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800cad8:	f7ff fb78 	bl	800c1cc <rcl_context_is_valid>
 800cadc:	b130      	cbz	r0, 800caec <rcl_publisher_is_valid+0x28>
 800cade:	6823      	ldr	r3, [r4, #0]
 800cae0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800cae4:	3800      	subs	r0, #0
 800cae6:	bf18      	it	ne
 800cae8:	2001      	movne	r0, #1
 800caea:	bd10      	pop	{r4, pc}
 800caec:	2000      	movs	r0, #0
 800caee:	bd10      	pop	{r4, pc}
 800caf0:	2000      	movs	r0, #0
 800caf2:	4770      	bx	lr

0800caf4 <rcl_publisher_is_valid_except_context>:
 800caf4:	b130      	cbz	r0, 800cb04 <rcl_publisher_is_valid_except_context+0x10>
 800caf6:	6800      	ldr	r0, [r0, #0]
 800caf8:	b120      	cbz	r0, 800cb04 <rcl_publisher_is_valid_except_context+0x10>
 800cafa:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800cafe:	3800      	subs	r0, #0
 800cb00:	bf18      	it	ne
 800cb02:	2001      	movne	r0, #1
 800cb04:	4770      	bx	lr
 800cb06:	bf00      	nop

0800cb08 <rcl_get_zero_initialized_subscription>:
 800cb08:	4b01      	ldr	r3, [pc, #4]	@ (800cb10 <rcl_get_zero_initialized_subscription+0x8>)
 800cb0a:	6818      	ldr	r0, [r3, #0]
 800cb0c:	4770      	bx	lr
 800cb0e:	bf00      	nop
 800cb10:	0801b2d0 	.word	0x0801b2d0

0800cb14 <rcl_subscription_init>:
 800cb14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb18:	b089      	sub	sp, #36	@ 0x24
 800cb1a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800cb1c:	b1d6      	cbz	r6, 800cb54 <rcl_subscription_init+0x40>
 800cb1e:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800cb22:	4604      	mov	r4, r0
 800cb24:	4648      	mov	r0, r9
 800cb26:	460d      	mov	r5, r1
 800cb28:	4690      	mov	r8, r2
 800cb2a:	461f      	mov	r7, r3
 800cb2c:	f001 fbe4 	bl	800e2f8 <rcutils_allocator_is_valid>
 800cb30:	b180      	cbz	r0, 800cb54 <rcl_subscription_init+0x40>
 800cb32:	b17c      	cbz	r4, 800cb54 <rcl_subscription_init+0x40>
 800cb34:	4628      	mov	r0, r5
 800cb36:	f7ff fe51 	bl	800c7dc <rcl_node_is_valid>
 800cb3a:	2800      	cmp	r0, #0
 800cb3c:	d054      	beq.n	800cbe8 <rcl_subscription_init+0xd4>
 800cb3e:	f1b8 0f00 	cmp.w	r8, #0
 800cb42:	d007      	beq.n	800cb54 <rcl_subscription_init+0x40>
 800cb44:	b137      	cbz	r7, 800cb54 <rcl_subscription_init+0x40>
 800cb46:	6823      	ldr	r3, [r4, #0]
 800cb48:	b14b      	cbz	r3, 800cb5e <rcl_subscription_init+0x4a>
 800cb4a:	2764      	movs	r7, #100	@ 0x64
 800cb4c:	4638      	mov	r0, r7
 800cb4e:	b009      	add	sp, #36	@ 0x24
 800cb50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb54:	270b      	movs	r7, #11
 800cb56:	4638      	mov	r0, r7
 800cb58:	b009      	add	sp, #36	@ 0x24
 800cb5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb5e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800cb62:	aa07      	add	r2, sp, #28
 800cb64:	9205      	str	r2, [sp, #20]
 800cb66:	9307      	str	r3, [sp, #28]
 800cb68:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 800cb6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cb70:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800cb74:	4639      	mov	r1, r7
 800cb76:	e899 000c 	ldmia.w	r9, {r2, r3}
 800cb7a:	4628      	mov	r0, r5
 800cb7c:	f008 f9ea 	bl	8014f54 <rcl_node_resolve_name>
 800cb80:	4607      	mov	r7, r0
 800cb82:	2800      	cmp	r0, #0
 800cb84:	d15f      	bne.n	800cc46 <rcl_subscription_init+0x132>
 800cb86:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 800cb8a:	21c8      	movs	r1, #200	@ 0xc8
 800cb8c:	2001      	movs	r0, #1
 800cb8e:	4798      	blx	r3
 800cb90:	6020      	str	r0, [r4, #0]
 800cb92:	2800      	cmp	r0, #0
 800cb94:	d05d      	beq.n	800cc52 <rcl_subscription_init+0x13e>
 800cb96:	4628      	mov	r0, r5
 800cb98:	f7ff fe42 	bl	800c820 <rcl_node_get_rmw_handle>
 800cb9c:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 800cba0:	9300      	str	r3, [sp, #0]
 800cba2:	9a07      	ldr	r2, [sp, #28]
 800cba4:	6827      	ldr	r7, [r4, #0]
 800cba6:	4641      	mov	r1, r8
 800cba8:	4633      	mov	r3, r6
 800cbaa:	f002 fd9d 	bl	800f6e8 <rmw_create_subscription>
 800cbae:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800cbb2:	6827      	ldr	r7, [r4, #0]
 800cbb4:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 800cbb8:	b348      	cbz	r0, 800cc0e <rcl_subscription_init+0xfa>
 800cbba:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800cbbe:	f002 fe75 	bl	800f8ac <rmw_subscription_get_actual_qos>
 800cbc2:	4607      	mov	r7, r0
 800cbc4:	b9a8      	cbnz	r0, 800cbf2 <rcl_subscription_init+0xde>
 800cbc6:	6820      	ldr	r0, [r4, #0]
 800cbc8:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800cbcc:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 800cbd0:	2270      	movs	r2, #112	@ 0x70
 800cbd2:	4631      	mov	r1, r6
 800cbd4:	f00c ffb7 	bl	8019b46 <memcpy>
 800cbd8:	9807      	ldr	r0, [sp, #28]
 800cbda:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800cbdc:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800cbde:	4798      	blx	r3
 800cbe0:	4638      	mov	r0, r7
 800cbe2:	b009      	add	sp, #36	@ 0x24
 800cbe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbe8:	27c8      	movs	r7, #200	@ 0xc8
 800cbea:	4638      	mov	r0, r7
 800cbec:	b009      	add	sp, #36	@ 0x24
 800cbee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cbf2:	6827      	ldr	r7, [r4, #0]
 800cbf4:	b32f      	cbz	r7, 800cc42 <rcl_subscription_init+0x12e>
 800cbf6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cbfa:	b14b      	cbz	r3, 800cc10 <rcl_subscription_init+0xfc>
 800cbfc:	4628      	mov	r0, r5
 800cbfe:	f7ff fe0f 	bl	800c820 <rcl_node_get_rmw_handle>
 800cc02:	6823      	ldr	r3, [r4, #0]
 800cc04:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800cc08:	f002 fe60 	bl	800f8cc <rmw_destroy_subscription>
 800cc0c:	6827      	ldr	r7, [r4, #0]
 800cc0e:	b197      	cbz	r7, 800cc36 <rcl_subscription_init+0x122>
 800cc10:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 800cc14:	4628      	mov	r0, r5
 800cc16:	f001 fb6f 	bl	800e2f8 <rcutils_allocator_is_valid>
 800cc1a:	b158      	cbz	r0, 800cc34 <rcl_subscription_init+0x120>
 800cc1c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cc1e:	b148      	cbz	r0, 800cc34 <rcl_subscription_init+0x120>
 800cc20:	4629      	mov	r1, r5
 800cc22:	f001 fe25 	bl	800e870 <rmw_subscription_content_filter_options_fini>
 800cc26:	4605      	mov	r5, r0
 800cc28:	b9b8      	cbnz	r0, 800cc5a <rcl_subscription_init+0x146>
 800cc2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc2c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800cc2e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cc30:	4798      	blx	r3
 800cc32:	66fd      	str	r5, [r7, #108]	@ 0x6c
 800cc34:	6827      	ldr	r7, [r4, #0]
 800cc36:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800cc38:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800cc3a:	4638      	mov	r0, r7
 800cc3c:	4798      	blx	r3
 800cc3e:	2300      	movs	r3, #0
 800cc40:	6023      	str	r3, [r4, #0]
 800cc42:	2701      	movs	r7, #1
 800cc44:	e7c8      	b.n	800cbd8 <rcl_subscription_init+0xc4>
 800cc46:	2867      	cmp	r0, #103	@ 0x67
 800cc48:	d0c6      	beq.n	800cbd8 <rcl_subscription_init+0xc4>
 800cc4a:	2869      	cmp	r0, #105	@ 0x69
 800cc4c:	d003      	beq.n	800cc56 <rcl_subscription_init+0x142>
 800cc4e:	280a      	cmp	r0, #10
 800cc50:	d1f7      	bne.n	800cc42 <rcl_subscription_init+0x12e>
 800cc52:	270a      	movs	r7, #10
 800cc54:	e7c0      	b.n	800cbd8 <rcl_subscription_init+0xc4>
 800cc56:	2767      	movs	r7, #103	@ 0x67
 800cc58:	e7be      	b.n	800cbd8 <rcl_subscription_init+0xc4>
 800cc5a:	f007 ff2b 	bl	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 800cc5e:	6827      	ldr	r7, [r4, #0]
 800cc60:	e7e9      	b.n	800cc36 <rcl_subscription_init+0x122>
 800cc62:	bf00      	nop

0800cc64 <rcl_subscription_fini>:
 800cc64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	d039      	beq.n	800cce0 <rcl_subscription_fini+0x7c>
 800cc6c:	4604      	mov	r4, r0
 800cc6e:	4608      	mov	r0, r1
 800cc70:	460d      	mov	r5, r1
 800cc72:	f7ff fdab 	bl	800c7cc <rcl_node_is_valid_except_context>
 800cc76:	2800      	cmp	r0, #0
 800cc78:	d037      	beq.n	800ccea <rcl_subscription_fini+0x86>
 800cc7a:	6823      	ldr	r3, [r4, #0]
 800cc7c:	b363      	cbz	r3, 800ccd8 <rcl_subscription_fini+0x74>
 800cc7e:	4628      	mov	r0, r5
 800cc80:	6d5f      	ldr	r7, [r3, #84]	@ 0x54
 800cc82:	f8d3 8060 	ldr.w	r8, [r3, #96]	@ 0x60
 800cc86:	f7ff fdcb 	bl	800c820 <rcl_node_get_rmw_handle>
 800cc8a:	b390      	cbz	r0, 800ccf2 <rcl_subscription_fini+0x8e>
 800cc8c:	6823      	ldr	r3, [r4, #0]
 800cc8e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800cc92:	f002 fe1b 	bl	800f8cc <rmw_destroy_subscription>
 800cc96:	6826      	ldr	r6, [r4, #0]
 800cc98:	1e05      	subs	r5, r0, #0
 800cc9a:	bf18      	it	ne
 800cc9c:	2501      	movne	r5, #1
 800cc9e:	b37e      	cbz	r6, 800cd00 <rcl_subscription_fini+0x9c>
 800cca0:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800cca4:	4648      	mov	r0, r9
 800cca6:	f001 fb27 	bl	800e2f8 <rcutils_allocator_is_valid>
 800ccaa:	b358      	cbz	r0, 800cd04 <rcl_subscription_fini+0xa0>
 800ccac:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800ccae:	b150      	cbz	r0, 800ccc6 <rcl_subscription_fini+0x62>
 800ccb0:	4649      	mov	r1, r9
 800ccb2:	f001 fddd 	bl	800e870 <rmw_subscription_content_filter_options_fini>
 800ccb6:	4681      	mov	r9, r0
 800ccb8:	b9e8      	cbnz	r0, 800ccf6 <rcl_subscription_fini+0x92>
 800ccba:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800ccbc:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800ccbe:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800ccc0:	4798      	blx	r3
 800ccc2:	f8c6 906c 	str.w	r9, [r6, #108]	@ 0x6c
 800ccc6:	6826      	ldr	r6, [r4, #0]
 800ccc8:	4630      	mov	r0, r6
 800ccca:	4641      	mov	r1, r8
 800cccc:	47b8      	blx	r7
 800ccce:	2300      	movs	r3, #0
 800ccd0:	6023      	str	r3, [r4, #0]
 800ccd2:	4628      	mov	r0, r5
 800ccd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccd8:	461d      	mov	r5, r3
 800ccda:	4628      	mov	r0, r5
 800ccdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cce0:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 800cce4:	4628      	mov	r0, r5
 800cce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccea:	25c8      	movs	r5, #200	@ 0xc8
 800ccec:	4628      	mov	r0, r5
 800ccee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccf2:	250b      	movs	r5, #11
 800ccf4:	e7f1      	b.n	800ccda <rcl_subscription_fini+0x76>
 800ccf6:	f007 fedd 	bl	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 800ccfa:	6826      	ldr	r6, [r4, #0]
 800ccfc:	2800      	cmp	r0, #0
 800ccfe:	d0e3      	beq.n	800ccc8 <rcl_subscription_fini+0x64>
 800cd00:	2501      	movs	r5, #1
 800cd02:	e7e1      	b.n	800ccc8 <rcl_subscription_fini+0x64>
 800cd04:	6826      	ldr	r6, [r4, #0]
 800cd06:	2501      	movs	r5, #1
 800cd08:	e7de      	b.n	800ccc8 <rcl_subscription_fini+0x64>
 800cd0a:	bf00      	nop

0800cd0c <rcl_subscription_get_default_options>:
 800cd0c:	b570      	push	{r4, r5, r6, lr}
 800cd0e:	4d14      	ldr	r5, [pc, #80]	@ (800cd60 <rcl_subscription_get_default_options+0x54>)
 800cd10:	4914      	ldr	r1, [pc, #80]	@ (800cd64 <rcl_subscription_get_default_options+0x58>)
 800cd12:	b08a      	sub	sp, #40	@ 0x28
 800cd14:	4604      	mov	r4, r0
 800cd16:	2250      	movs	r2, #80	@ 0x50
 800cd18:	4628      	mov	r0, r5
 800cd1a:	f00c ff14 	bl	8019b46 <memcpy>
 800cd1e:	a804      	add	r0, sp, #16
 800cd20:	f001 fadc 	bl	800e2dc <rcutils_get_default_allocator>
 800cd24:	f10d 0c10 	add.w	ip, sp, #16
 800cd28:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cd2c:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800cd30:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cd34:	466e      	mov	r6, sp
 800cd36:	f8dc 3000 	ldr.w	r3, [ip]
 800cd3a:	f8ce 3000 	str.w	r3, [lr]
 800cd3e:	4630      	mov	r0, r6
 800cd40:	f001 fdb0 	bl	800e8a4 <rmw_get_default_subscription_options>
 800cd44:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800cd48:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800cd4c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cd50:	2270      	movs	r2, #112	@ 0x70
 800cd52:	4629      	mov	r1, r5
 800cd54:	4620      	mov	r0, r4
 800cd56:	f00c fef6 	bl	8019b46 <memcpy>
 800cd5a:	4620      	mov	r0, r4
 800cd5c:	b00a      	add	sp, #40	@ 0x28
 800cd5e:	bd70      	pop	{r4, r5, r6, pc}
 800cd60:	2000cea0 	.word	0x2000cea0
 800cd64:	0801b2d8 	.word	0x0801b2d8

0800cd68 <rcl_take>:
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	d04a      	beq.n	800ce02 <rcl_take+0x9a>
 800cd6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd70:	4604      	mov	r4, r0
 800cd72:	6800      	ldr	r0, [r0, #0]
 800cd74:	b0a4      	sub	sp, #144	@ 0x90
 800cd76:	2800      	cmp	r0, #0
 800cd78:	d03b      	beq.n	800cdf2 <rcl_take+0x8a>
 800cd7a:	461f      	mov	r7, r3
 800cd7c:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d036      	beq.n	800cdf2 <rcl_take+0x8a>
 800cd84:	460e      	mov	r6, r1
 800cd86:	2900      	cmp	r1, #0
 800cd88:	d039      	beq.n	800cdfe <rcl_take+0x96>
 800cd8a:	4615      	mov	r5, r2
 800cd8c:	2a00      	cmp	r2, #0
 800cd8e:	d03c      	beq.n	800ce0a <rcl_take+0xa2>
 800cd90:	a802      	add	r0, sp, #8
 800cd92:	f001 fd8d 	bl	800e8b0 <rmw_get_zero_initialized_message_info>
 800cd96:	f10d 0c08 	add.w	ip, sp, #8
 800cd9a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cd9e:	46ae      	mov	lr, r5
 800cda0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cda4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cda8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cdac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cdb0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cdb4:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800cdb8:	f04f 0800 	mov.w	r8, #0
 800cdbc:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800cdc0:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 800cdc4:	6822      	ldr	r2, [r4, #0]
 800cdc6:	462b      	mov	r3, r5
 800cdc8:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 800cdcc:	9700      	str	r7, [sp, #0]
 800cdce:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 800cdd2:	4631      	mov	r1, r6
 800cdd4:	f002 fdda 	bl	800f98c <rmw_take_with_info>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	b9c0      	cbnz	r0, 800ce0e <rcl_take+0xa6>
 800cddc:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 800cde0:	f240 1291 	movw	r2, #401	@ 0x191
 800cde4:	2900      	cmp	r1, #0
 800cde6:	bf08      	it	eq
 800cde8:	4613      	moveq	r3, r2
 800cdea:	4618      	mov	r0, r3
 800cdec:	b024      	add	sp, #144	@ 0x90
 800cdee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdf2:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	b024      	add	sp, #144	@ 0x90
 800cdfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdfe:	230b      	movs	r3, #11
 800ce00:	e7f3      	b.n	800cdea <rcl_take+0x82>
 800ce02:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800ce06:	4618      	mov	r0, r3
 800ce08:	4770      	bx	lr
 800ce0a:	ad14      	add	r5, sp, #80	@ 0x50
 800ce0c:	e7c0      	b.n	800cd90 <rcl_take+0x28>
 800ce0e:	f007 fe51 	bl	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 800ce12:	4603      	mov	r3, r0
 800ce14:	e7e9      	b.n	800cdea <rcl_take+0x82>
 800ce16:	bf00      	nop

0800ce18 <rcl_subscription_get_rmw_handle>:
 800ce18:	b118      	cbz	r0, 800ce22 <rcl_subscription_get_rmw_handle+0xa>
 800ce1a:	6800      	ldr	r0, [r0, #0]
 800ce1c:	b108      	cbz	r0, 800ce22 <rcl_subscription_get_rmw_handle+0xa>
 800ce1e:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800ce22:	4770      	bx	lr

0800ce24 <rcl_subscription_is_valid>:
 800ce24:	b130      	cbz	r0, 800ce34 <rcl_subscription_is_valid+0x10>
 800ce26:	6800      	ldr	r0, [r0, #0]
 800ce28:	b120      	cbz	r0, 800ce34 <rcl_subscription_is_valid+0x10>
 800ce2a:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800ce2e:	3800      	subs	r0, #0
 800ce30:	bf18      	it	ne
 800ce32:	2001      	movne	r0, #1
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop

0800ce38 <_rcl_timer_time_jump>:
 800ce38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce3c:	4605      	mov	r5, r0
 800ce3e:	b084      	sub	sp, #16
 800ce40:	4614      	mov	r4, r2
 800ce42:	b131      	cbz	r1, 800ce52 <_rcl_timer_time_jump+0x1a>
 800ce44:	7803      	ldrb	r3, [r0, #0]
 800ce46:	3b02      	subs	r3, #2
 800ce48:	2b01      	cmp	r3, #1
 800ce4a:	d93f      	bls.n	800cecc <_rcl_timer_time_jump+0x94>
 800ce4c:	b004      	add	sp, #16
 800ce4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce52:	6813      	ldr	r3, [r2, #0]
 800ce54:	a902      	add	r1, sp, #8
 800ce56:	6818      	ldr	r0, [r3, #0]
 800ce58:	f008 fa4e 	bl	80152f8 <rcl_clock_get_now>
 800ce5c:	2800      	cmp	r0, #0
 800ce5e:	d1f5      	bne.n	800ce4c <_rcl_timer_time_jump+0x14>
 800ce60:	6820      	ldr	r0, [r4, #0]
 800ce62:	2105      	movs	r1, #5
 800ce64:	3020      	adds	r0, #32
 800ce66:	f001 fa55 	bl	800e314 <__atomic_load_8>
 800ce6a:	6823      	ldr	r3, [r4, #0]
 800ce6c:	4681      	mov	r9, r0
 800ce6e:	4688      	mov	r8, r1
 800ce70:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800ce74:	2105      	movs	r1, #5
 800ce76:	f001 fa4d 	bl	800e314 <__atomic_load_8>
 800ce7a:	4607      	mov	r7, r0
 800ce7c:	6820      	ldr	r0, [r4, #0]
 800ce7e:	460e      	mov	r6, r1
 800ce80:	3018      	adds	r0, #24
 800ce82:	2105      	movs	r1, #5
 800ce84:	f001 fa46 	bl	800e314 <__atomic_load_8>
 800ce88:	782b      	ldrb	r3, [r5, #0]
 800ce8a:	9a02      	ldr	r2, [sp, #8]
 800ce8c:	3b02      	subs	r3, #2
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	460d      	mov	r5, r1
 800ce92:	9b03      	ldr	r3, [sp, #12]
 800ce94:	4682      	mov	sl, r0
 800ce96:	d937      	bls.n	800cf08 <_rcl_timer_time_jump+0xd0>
 800ce98:	42ba      	cmp	r2, r7
 800ce9a:	eb73 0106 	sbcs.w	r1, r3, r6
 800ce9e:	da5f      	bge.n	800cf60 <_rcl_timer_time_jump+0x128>
 800cea0:	454a      	cmp	r2, r9
 800cea2:	eb73 0108 	sbcs.w	r1, r3, r8
 800cea6:	dad1      	bge.n	800ce4c <_rcl_timer_time_jump+0x14>
 800cea8:	6820      	ldr	r0, [r4, #0]
 800ceaa:	eb1a 0202 	adds.w	r2, sl, r2
 800ceae:	eb43 0305 	adc.w	r3, r3, r5
 800ceb2:	2505      	movs	r5, #5
 800ceb4:	3028      	adds	r0, #40	@ 0x28
 800ceb6:	9500      	str	r5, [sp, #0]
 800ceb8:	f001 fa62 	bl	800e380 <__atomic_store_8>
 800cebc:	6820      	ldr	r0, [r4, #0]
 800cebe:	9500      	str	r5, [sp, #0]
 800cec0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cec4:	3020      	adds	r0, #32
 800cec6:	f001 fa5b 	bl	800e380 <__atomic_store_8>
 800ceca:	e7bf      	b.n	800ce4c <_rcl_timer_time_jump+0x14>
 800cecc:	6813      	ldr	r3, [r2, #0]
 800cece:	a902      	add	r1, sp, #8
 800ced0:	6818      	ldr	r0, [r3, #0]
 800ced2:	f008 fa11 	bl	80152f8 <rcl_clock_get_now>
 800ced6:	2800      	cmp	r0, #0
 800ced8:	d1b8      	bne.n	800ce4c <_rcl_timer_time_jump+0x14>
 800ceda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cede:	4313      	orrs	r3, r2
 800cee0:	d0b4      	beq.n	800ce4c <_rcl_timer_time_jump+0x14>
 800cee2:	6820      	ldr	r0, [r4, #0]
 800cee4:	2105      	movs	r1, #5
 800cee6:	3028      	adds	r0, #40	@ 0x28
 800cee8:	f001 fa14 	bl	800e314 <__atomic_load_8>
 800ceec:	9d02      	ldr	r5, [sp, #8]
 800ceee:	9b03      	ldr	r3, [sp, #12]
 800cef0:	4602      	mov	r2, r0
 800cef2:	6820      	ldr	r0, [r4, #0]
 800cef4:	1b52      	subs	r2, r2, r5
 800cef6:	f04f 0405 	mov.w	r4, #5
 800cefa:	9400      	str	r4, [sp, #0]
 800cefc:	eb61 0303 	sbc.w	r3, r1, r3
 800cf00:	3030      	adds	r0, #48	@ 0x30
 800cf02:	f001 fa3d 	bl	800e380 <__atomic_store_8>
 800cf06:	e7a1      	b.n	800ce4c <_rcl_timer_time_jump+0x14>
 800cf08:	4313      	orrs	r3, r2
 800cf0a:	d09f      	beq.n	800ce4c <_rcl_timer_time_jump+0x14>
 800cf0c:	6820      	ldr	r0, [r4, #0]
 800cf0e:	f04f 0805 	mov.w	r8, #5
 800cf12:	2300      	movs	r3, #0
 800cf14:	f8cd 8000 	str.w	r8, [sp]
 800cf18:	3030      	adds	r0, #48	@ 0x30
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	f001 fa66 	bl	800e3ec <__atomic_exchange_8>
 800cf20:	ea51 0300 	orrs.w	r3, r1, r0
 800cf24:	4606      	mov	r6, r0
 800cf26:	460f      	mov	r7, r1
 800cf28:	d090      	beq.n	800ce4c <_rcl_timer_time_jump+0x14>
 800cf2a:	9a02      	ldr	r2, [sp, #8]
 800cf2c:	9b03      	ldr	r3, [sp, #12]
 800cf2e:	f8cd 8000 	str.w	r8, [sp]
 800cf32:	1a12      	subs	r2, r2, r0
 800cf34:	6820      	ldr	r0, [r4, #0]
 800cf36:	eb63 0301 	sbc.w	r3, r3, r1
 800cf3a:	eb12 020a 	adds.w	r2, r2, sl
 800cf3e:	eb43 0305 	adc.w	r3, r3, r5
 800cf42:	3028      	adds	r0, #40	@ 0x28
 800cf44:	f001 fa1c 	bl	800e380 <__atomic_store_8>
 800cf48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf4c:	f8cd 8000 	str.w	r8, [sp]
 800cf50:	6820      	ldr	r0, [r4, #0]
 800cf52:	1b92      	subs	r2, r2, r6
 800cf54:	eb63 0307 	sbc.w	r3, r3, r7
 800cf58:	3020      	adds	r0, #32
 800cf5a:	f001 fa11 	bl	800e380 <__atomic_store_8>
 800cf5e:	e775      	b.n	800ce4c <_rcl_timer_time_jump+0x14>
 800cf60:	6820      	ldr	r0, [r4, #0]
 800cf62:	3008      	adds	r0, #8
 800cf64:	f007 feb2 	bl	8014ccc <rcl_trigger_guard_condition>
 800cf68:	e770      	b.n	800ce4c <_rcl_timer_time_jump+0x14>
 800cf6a:	bf00      	nop

0800cf6c <rcl_get_zero_initialized_timer>:
 800cf6c:	4b01      	ldr	r3, [pc, #4]	@ (800cf74 <rcl_get_zero_initialized_timer+0x8>)
 800cf6e:	6818      	ldr	r0, [r3, #0]
 800cf70:	4770      	bx	lr
 800cf72:	bf00      	nop
 800cf74:	0801b328 	.word	0x0801b328

0800cf78 <rcl_timer_init>:
 800cf78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf7c:	b0aa      	sub	sp, #168	@ 0xa8
 800cf7e:	4604      	mov	r4, r0
 800cf80:	a835      	add	r0, sp, #212	@ 0xd4
 800cf82:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 800cf86:	460d      	mov	r5, r1
 800cf88:	4692      	mov	sl, r2
 800cf8a:	f001 f9b5 	bl	800e2f8 <rcutils_allocator_is_valid>
 800cf8e:	2800      	cmp	r0, #0
 800cf90:	d064      	beq.n	800d05c <rcl_timer_init+0xe4>
 800cf92:	2c00      	cmp	r4, #0
 800cf94:	d062      	beq.n	800d05c <rcl_timer_init+0xe4>
 800cf96:	2d00      	cmp	r5, #0
 800cf98:	d060      	beq.n	800d05c <rcl_timer_init+0xe4>
 800cf9a:	2f00      	cmp	r7, #0
 800cf9c:	db5e      	blt.n	800d05c <rcl_timer_init+0xe4>
 800cf9e:	6823      	ldr	r3, [r4, #0]
 800cfa0:	b123      	cbz	r3, 800cfac <rcl_timer_init+0x34>
 800cfa2:	2664      	movs	r6, #100	@ 0x64
 800cfa4:	4630      	mov	r0, r6
 800cfa6:	b02a      	add	sp, #168	@ 0xa8
 800cfa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfac:	a908      	add	r1, sp, #32
 800cfae:	4628      	mov	r0, r5
 800cfb0:	f008 f9a2 	bl	80152f8 <rcl_clock_get_now>
 800cfb4:	4606      	mov	r6, r0
 800cfb6:	2800      	cmp	r0, #0
 800cfb8:	d1f4      	bne.n	800cfa4 <rcl_timer_init+0x2c>
 800cfba:	ae06      	add	r6, sp, #24
 800cfbc:	4630      	mov	r0, r6
 800cfbe:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 800cfc2:	f007 fd8b 	bl	8014adc <rcl_get_zero_initialized_guard_condition>
 800cfc6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800cfca:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 800cfce:	ae0b      	add	r6, sp, #44	@ 0x2c
 800cfd0:	e889 0003 	stmia.w	r9, {r0, r1}
 800cfd4:	4630      	mov	r0, r6
 800cfd6:	f007 fe5d 	bl	8014c94 <rcl_guard_condition_get_default_options>
 800cfda:	ab0d      	add	r3, sp, #52	@ 0x34
 800cfdc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cfe0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800cfe4:	4651      	mov	r1, sl
 800cfe6:	e896 000c 	ldmia.w	r6, {r2, r3}
 800cfea:	4648      	mov	r0, r9
 800cfec:	f007 fd80 	bl	8014af0 <rcl_guard_condition_init>
 800cff0:	4606      	mov	r6, r0
 800cff2:	2800      	cmp	r0, #0
 800cff4:	d1d6      	bne.n	800cfa4 <rcl_timer_init+0x2c>
 800cff6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cff8:	781b      	ldrb	r3, [r3, #0]
 800cffa:	2b01      	cmp	r3, #1
 800cffc:	d033      	beq.n	800d066 <rcl_timer_init+0xee>
 800cffe:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800d000:	911a      	str	r1, [sp, #104]	@ 0x68
 800d002:	4642      	mov	r2, r8
 800d004:	463b      	mov	r3, r7
 800d006:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 800d00a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d00e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800d0c0 <rcl_timer_init+0x148>
 800d012:	eb12 0008 	adds.w	r0, r2, r8
 800d016:	eb47 0103 	adc.w	r1, r7, r3
 800d01a:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 800d01e:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 800d022:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 800d026:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 800d02a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800d02e:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 800d032:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d036:	f8de 3000 	ldr.w	r3, [lr]
 800d03a:	f8cc 3000 	str.w	r3, [ip]
 800d03e:	f04f 0a00 	mov.w	sl, #0
 800d042:	4619      	mov	r1, r3
 800d044:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 800d048:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800d04a:	2050      	movs	r0, #80	@ 0x50
 800d04c:	4798      	blx	r3
 800d04e:	6020      	str	r0, [r4, #0]
 800d050:	b358      	cbz	r0, 800d0aa <rcl_timer_init+0x132>
 800d052:	2250      	movs	r2, #80	@ 0x50
 800d054:	a916      	add	r1, sp, #88	@ 0x58
 800d056:	f00c fd76 	bl	8019b46 <memcpy>
 800d05a:	e7a3      	b.n	800cfa4 <rcl_timer_init+0x2c>
 800d05c:	260b      	movs	r6, #11
 800d05e:	4630      	mov	r0, r6
 800d060:	b02a      	add	sp, #168	@ 0xa8
 800d062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d066:	2001      	movs	r0, #1
 800d068:	2100      	movs	r1, #0
 800d06a:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 800d06e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d072:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800d076:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 800d07a:	4a13      	ldr	r2, [pc, #76]	@ (800d0c8 <rcl_timer_init+0x150>)
 800d07c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 800d080:	9405      	str	r4, [sp, #20]
 800d082:	9204      	str	r2, [sp, #16]
 800d084:	ab12      	add	r3, sp, #72	@ 0x48
 800d086:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d088:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d08c:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 800d090:	e89c 000c 	ldmia.w	ip, {r2, r3}
 800d094:	4628      	mov	r0, r5
 800d096:	f008 f93b 	bl	8015310 <rcl_clock_add_jump_callback>
 800d09a:	4682      	mov	sl, r0
 800d09c:	2800      	cmp	r0, #0
 800d09e:	d0ae      	beq.n	800cffe <rcl_timer_init+0x86>
 800d0a0:	4648      	mov	r0, r9
 800d0a2:	f007 fdd1 	bl	8014c48 <rcl_guard_condition_fini>
 800d0a6:	4656      	mov	r6, sl
 800d0a8:	e77c      	b.n	800cfa4 <rcl_timer_init+0x2c>
 800d0aa:	4648      	mov	r0, r9
 800d0ac:	f007 fdcc 	bl	8014c48 <rcl_guard_condition_fini>
 800d0b0:	4905      	ldr	r1, [pc, #20]	@ (800d0c8 <rcl_timer_init+0x150>)
 800d0b2:	4622      	mov	r2, r4
 800d0b4:	4628      	mov	r0, r5
 800d0b6:	f008 f98d 	bl	80153d4 <rcl_clock_remove_jump_callback>
 800d0ba:	260a      	movs	r6, #10
 800d0bc:	e772      	b.n	800cfa4 <rcl_timer_init+0x2c>
 800d0be:	bf00      	nop
	...
 800d0c8:	0800ce39 	.word	0x0800ce39

0800d0cc <rcl_timer_fini>:
 800d0cc:	b310      	cbz	r0, 800d114 <rcl_timer_fini+0x48>
 800d0ce:	6803      	ldr	r3, [r0, #0]
 800d0d0:	b570      	push	{r4, r5, r6, lr}
 800d0d2:	4604      	mov	r4, r0
 800d0d4:	b1b3      	cbz	r3, 800d104 <rcl_timer_fini+0x38>
 800d0d6:	f3bf 8f5b 	dmb	ish
 800d0da:	2201      	movs	r2, #1
 800d0dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800d0e0:	f3bf 8f5b 	dmb	ish
 800d0e4:	6803      	ldr	r3, [r0, #0]
 800d0e6:	6818      	ldr	r0, [r3, #0]
 800d0e8:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
 800d0ea:	7802      	ldrb	r2, [r0, #0]
 800d0ec:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800d0ee:	2a01      	cmp	r2, #1
 800d0f0:	d00a      	beq.n	800d108 <rcl_timer_fini+0x3c>
 800d0f2:	f103 0008 	add.w	r0, r3, #8
 800d0f6:	f007 fda7 	bl	8014c48 <rcl_guard_condition_fini>
 800d0fa:	6820      	ldr	r0, [r4, #0]
 800d0fc:	4631      	mov	r1, r6
 800d0fe:	47a8      	blx	r5
 800d100:	2300      	movs	r3, #0
 800d102:	6023      	str	r3, [r4, #0]
 800d104:	2000      	movs	r0, #0
 800d106:	bd70      	pop	{r4, r5, r6, pc}
 800d108:	4903      	ldr	r1, [pc, #12]	@ (800d118 <rcl_timer_fini+0x4c>)
 800d10a:	4622      	mov	r2, r4
 800d10c:	f008 f962 	bl	80153d4 <rcl_clock_remove_jump_callback>
 800d110:	6823      	ldr	r3, [r4, #0]
 800d112:	e7ee      	b.n	800d0f2 <rcl_timer_fini+0x26>
 800d114:	2000      	movs	r0, #0
 800d116:	4770      	bx	lr
 800d118:	0800ce39 	.word	0x0800ce39

0800d11c <rcl_timer_call>:
 800d11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d120:	b087      	sub	sp, #28
 800d122:	2800      	cmp	r0, #0
 800d124:	d06d      	beq.n	800d202 <rcl_timer_call+0xe6>
 800d126:	6803      	ldr	r3, [r0, #0]
 800d128:	4604      	mov	r4, r0
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d063      	beq.n	800d1f6 <rcl_timer_call+0xda>
 800d12e:	f3bf 8f5b 	dmb	ish
 800d132:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d136:	f3bf 8f5b 	dmb	ish
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d150      	bne.n	800d1e0 <rcl_timer_call+0xc4>
 800d13e:	6803      	ldr	r3, [r0, #0]
 800d140:	a904      	add	r1, sp, #16
 800d142:	6818      	ldr	r0, [r3, #0]
 800d144:	f008 f8d8 	bl	80152f8 <rcl_clock_get_now>
 800d148:	4605      	mov	r5, r0
 800d14a:	2800      	cmp	r0, #0
 800d14c:	d14a      	bne.n	800d1e4 <rcl_timer_call+0xc8>
 800d14e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d152:	2b00      	cmp	r3, #0
 800d154:	db4a      	blt.n	800d1ec <rcl_timer_call+0xd0>
 800d156:	6820      	ldr	r0, [r4, #0]
 800d158:	f04f 0a05 	mov.w	sl, #5
 800d15c:	f8cd a000 	str.w	sl, [sp]
 800d160:	3020      	adds	r0, #32
 800d162:	f001 f943 	bl	800e3ec <__atomic_exchange_8>
 800d166:	6823      	ldr	r3, [r4, #0]
 800d168:	f3bf 8f5b 	dmb	ish
 800d16c:	4680      	mov	r8, r0
 800d16e:	f8d3 b010 	ldr.w	fp, [r3, #16]
 800d172:	f3bf 8f5b 	dmb	ish
 800d176:	6820      	ldr	r0, [r4, #0]
 800d178:	4689      	mov	r9, r1
 800d17a:	3028      	adds	r0, #40	@ 0x28
 800d17c:	4651      	mov	r1, sl
 800d17e:	f001 f8c9 	bl	800e314 <__atomic_load_8>
 800d182:	4606      	mov	r6, r0
 800d184:	6820      	ldr	r0, [r4, #0]
 800d186:	460f      	mov	r7, r1
 800d188:	3018      	adds	r0, #24
 800d18a:	4651      	mov	r1, sl
 800d18c:	f001 f8c2 	bl	800e314 <__atomic_load_8>
 800d190:	1836      	adds	r6, r6, r0
 800d192:	4602      	mov	r2, r0
 800d194:	4682      	mov	sl, r0
 800d196:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 800d19a:	eb47 0701 	adc.w	r7, r7, r1
 800d19e:	4286      	cmp	r6, r0
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	eb77 010c 	sbcs.w	r1, r7, ip
 800d1a6:	da04      	bge.n	800d1b2 <rcl_timer_call+0x96>
 800d1a8:	ea53 0102 	orrs.w	r1, r3, r2
 800d1ac:	d12e      	bne.n	800d20c <rcl_timer_call+0xf0>
 800d1ae:	4606      	mov	r6, r0
 800d1b0:	4667      	mov	r7, ip
 800d1b2:	6820      	ldr	r0, [r4, #0]
 800d1b4:	2105      	movs	r1, #5
 800d1b6:	4632      	mov	r2, r6
 800d1b8:	463b      	mov	r3, r7
 800d1ba:	3028      	adds	r0, #40	@ 0x28
 800d1bc:	9100      	str	r1, [sp, #0]
 800d1be:	f001 f8df 	bl	800e380 <__atomic_store_8>
 800d1c2:	f1bb 0f00 	cmp.w	fp, #0
 800d1c6:	d00d      	beq.n	800d1e4 <rcl_timer_call+0xc8>
 800d1c8:	9a04      	ldr	r2, [sp, #16]
 800d1ca:	9b05      	ldr	r3, [sp, #20]
 800d1cc:	ebb2 0208 	subs.w	r2, r2, r8
 800d1d0:	4620      	mov	r0, r4
 800d1d2:	eb63 0309 	sbc.w	r3, r3, r9
 800d1d6:	47d8      	blx	fp
 800d1d8:	4628      	mov	r0, r5
 800d1da:	b007      	add	sp, #28
 800d1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e0:	f240 3521 	movw	r5, #801	@ 0x321
 800d1e4:	4628      	mov	r0, r5
 800d1e6:	b007      	add	sp, #28
 800d1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ec:	2501      	movs	r5, #1
 800d1ee:	4628      	mov	r0, r5
 800d1f0:	b007      	add	sp, #28
 800d1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1f6:	f44f 7548 	mov.w	r5, #800	@ 0x320
 800d1fa:	4628      	mov	r0, r5
 800d1fc:	b007      	add	sp, #28
 800d1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d202:	250b      	movs	r5, #11
 800d204:	4628      	mov	r0, r5
 800d206:	b007      	add	sp, #28
 800d208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d20c:	1b80      	subs	r0, r0, r6
 800d20e:	eb6c 0107 	sbc.w	r1, ip, r7
 800d212:	3801      	subs	r0, #1
 800d214:	f161 0100 	sbc.w	r1, r1, #0
 800d218:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800d21c:	f7f3 fc7e 	bl	8000b1c <__aeabi_ldivmod>
 800d220:	9b02      	ldr	r3, [sp, #8]
 800d222:	3001      	adds	r0, #1
 800d224:	f141 0100 	adc.w	r1, r1, #0
 800d228:	fb00 f303 	mul.w	r3, r0, r3
 800d22c:	fb01 330a 	mla	r3, r1, sl, r3
 800d230:	fba0 0a0a 	umull	r0, sl, r0, sl
 800d234:	1986      	adds	r6, r0, r6
 800d236:	4453      	add	r3, sl
 800d238:	eb43 0707 	adc.w	r7, r3, r7
 800d23c:	e7b9      	b.n	800d1b2 <rcl_timer_call+0x96>
 800d23e:	bf00      	nop

0800d240 <rcl_timer_is_ready>:
 800d240:	b570      	push	{r4, r5, r6, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	b378      	cbz	r0, 800d2a6 <rcl_timer_is_ready+0x66>
 800d246:	6803      	ldr	r3, [r0, #0]
 800d248:	4604      	mov	r4, r0
 800d24a:	b383      	cbz	r3, 800d2ae <rcl_timer_is_ready+0x6e>
 800d24c:	460d      	mov	r5, r1
 800d24e:	b351      	cbz	r1, 800d2a6 <rcl_timer_is_ready+0x66>
 800d250:	f3bf 8f5b 	dmb	ish
 800d254:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d258:	f3bf 8f5b 	dmb	ish
 800d25c:	b953      	cbnz	r3, 800d274 <rcl_timer_is_ready+0x34>
 800d25e:	6803      	ldr	r3, [r0, #0]
 800d260:	4669      	mov	r1, sp
 800d262:	6818      	ldr	r0, [r3, #0]
 800d264:	f008 f848 	bl	80152f8 <rcl_clock_get_now>
 800d268:	4606      	mov	r6, r0
 800d26a:	b140      	cbz	r0, 800d27e <rcl_timer_is_ready+0x3e>
 800d26c:	f240 3321 	movw	r3, #801	@ 0x321
 800d270:	4298      	cmp	r0, r3
 800d272:	d101      	bne.n	800d278 <rcl_timer_is_ready+0x38>
 800d274:	2600      	movs	r6, #0
 800d276:	702e      	strb	r6, [r5, #0]
 800d278:	4630      	mov	r0, r6
 800d27a:	b002      	add	sp, #8
 800d27c:	bd70      	pop	{r4, r5, r6, pc}
 800d27e:	6820      	ldr	r0, [r4, #0]
 800d280:	2105      	movs	r1, #5
 800d282:	3028      	adds	r0, #40	@ 0x28
 800d284:	f001 f846 	bl	800e314 <__atomic_load_8>
 800d288:	9b00      	ldr	r3, [sp, #0]
 800d28a:	1ac0      	subs	r0, r0, r3
 800d28c:	9b01      	ldr	r3, [sp, #4]
 800d28e:	eb61 0103 	sbc.w	r1, r1, r3
 800d292:	2801      	cmp	r0, #1
 800d294:	f171 0300 	sbcs.w	r3, r1, #0
 800d298:	bfb4      	ite	lt
 800d29a:	2301      	movlt	r3, #1
 800d29c:	2300      	movge	r3, #0
 800d29e:	4630      	mov	r0, r6
 800d2a0:	702b      	strb	r3, [r5, #0]
 800d2a2:	b002      	add	sp, #8
 800d2a4:	bd70      	pop	{r4, r5, r6, pc}
 800d2a6:	260b      	movs	r6, #11
 800d2a8:	4630      	mov	r0, r6
 800d2aa:	b002      	add	sp, #8
 800d2ac:	bd70      	pop	{r4, r5, r6, pc}
 800d2ae:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800d2b2:	e7e1      	b.n	800d278 <rcl_timer_is_ready+0x38>

0800d2b4 <rcl_timer_get_time_until_next_call>:
 800d2b4:	b570      	push	{r4, r5, r6, lr}
 800d2b6:	b082      	sub	sp, #8
 800d2b8:	b330      	cbz	r0, 800d308 <rcl_timer_get_time_until_next_call+0x54>
 800d2ba:	6803      	ldr	r3, [r0, #0]
 800d2bc:	4604      	mov	r4, r0
 800d2be:	b33b      	cbz	r3, 800d310 <rcl_timer_get_time_until_next_call+0x5c>
 800d2c0:	460d      	mov	r5, r1
 800d2c2:	b309      	cbz	r1, 800d308 <rcl_timer_get_time_until_next_call+0x54>
 800d2c4:	f3bf 8f5b 	dmb	ish
 800d2c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d2cc:	f3bf 8f5b 	dmb	ish
 800d2d0:	b9ab      	cbnz	r3, 800d2fe <rcl_timer_get_time_until_next_call+0x4a>
 800d2d2:	6803      	ldr	r3, [r0, #0]
 800d2d4:	4669      	mov	r1, sp
 800d2d6:	6818      	ldr	r0, [r3, #0]
 800d2d8:	f008 f80e 	bl	80152f8 <rcl_clock_get_now>
 800d2dc:	4606      	mov	r6, r0
 800d2de:	b958      	cbnz	r0, 800d2f8 <rcl_timer_get_time_until_next_call+0x44>
 800d2e0:	6820      	ldr	r0, [r4, #0]
 800d2e2:	2105      	movs	r1, #5
 800d2e4:	3028      	adds	r0, #40	@ 0x28
 800d2e6:	f001 f815 	bl	800e314 <__atomic_load_8>
 800d2ea:	9b00      	ldr	r3, [sp, #0]
 800d2ec:	1ac0      	subs	r0, r0, r3
 800d2ee:	9b01      	ldr	r3, [sp, #4]
 800d2f0:	6028      	str	r0, [r5, #0]
 800d2f2:	eb61 0103 	sbc.w	r1, r1, r3
 800d2f6:	6069      	str	r1, [r5, #4]
 800d2f8:	4630      	mov	r0, r6
 800d2fa:	b002      	add	sp, #8
 800d2fc:	bd70      	pop	{r4, r5, r6, pc}
 800d2fe:	f240 3621 	movw	r6, #801	@ 0x321
 800d302:	4630      	mov	r0, r6
 800d304:	b002      	add	sp, #8
 800d306:	bd70      	pop	{r4, r5, r6, pc}
 800d308:	260b      	movs	r6, #11
 800d30a:	4630      	mov	r0, r6
 800d30c:	b002      	add	sp, #8
 800d30e:	bd70      	pop	{r4, r5, r6, pc}
 800d310:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800d314:	e7f0      	b.n	800d2f8 <rcl_timer_get_time_until_next_call+0x44>
 800d316:	bf00      	nop

0800d318 <rcl_timer_get_guard_condition>:
 800d318:	b130      	cbz	r0, 800d328 <rcl_timer_get_guard_condition+0x10>
 800d31a:	6800      	ldr	r0, [r0, #0]
 800d31c:	b120      	cbz	r0, 800d328 <rcl_timer_get_guard_condition+0x10>
 800d31e:	68c3      	ldr	r3, [r0, #12]
 800d320:	b10b      	cbz	r3, 800d326 <rcl_timer_get_guard_condition+0xe>
 800d322:	3008      	adds	r0, #8
 800d324:	4770      	bx	lr
 800d326:	4618      	mov	r0, r3
 800d328:	4770      	bx	lr
 800d32a:	bf00      	nop

0800d32c <_rclc_check_for_new_data>:
 800d32c:	2800      	cmp	r0, #0
 800d32e:	d046      	beq.n	800d3be <_rclc_check_for_new_data+0x92>
 800d330:	b510      	push	{r4, lr}
 800d332:	7802      	ldrb	r2, [r0, #0]
 800d334:	b084      	sub	sp, #16
 800d336:	4603      	mov	r3, r0
 800d338:	2a0a      	cmp	r2, #10
 800d33a:	d842      	bhi.n	800d3c2 <_rclc_check_for_new_data+0x96>
 800d33c:	e8df f002 	tbb	[pc, r2]
 800d340:	14181212 	.word	0x14181212
 800d344:	06060614 	.word	0x06060614
 800d348:	2e1a      	.short	0x2e1a
 800d34a:	16          	.byte	0x16
 800d34b:	00          	.byte	0x00
 800d34c:	6a0a      	ldr	r2, [r1, #32]
 800d34e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800d350:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800d354:	2000      	movs	r0, #0
 800d356:	1a12      	subs	r2, r2, r0
 800d358:	bf18      	it	ne
 800d35a:	2201      	movne	r2, #1
 800d35c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800d360:	b004      	add	sp, #16
 800d362:	bd10      	pop	{r4, pc}
 800d364:	680a      	ldr	r2, [r1, #0]
 800d366:	e7f2      	b.n	800d34e <_rclc_check_for_new_data+0x22>
 800d368:	698a      	ldr	r2, [r1, #24]
 800d36a:	e7f0      	b.n	800d34e <_rclc_check_for_new_data+0x22>
 800d36c:	688a      	ldr	r2, [r1, #8]
 800d36e:	e7ee      	b.n	800d34e <_rclc_check_for_new_data+0x22>
 800d370:	690a      	ldr	r2, [r1, #16]
 800d372:	e7ec      	b.n	800d34e <_rclc_check_for_new_data+0x22>
 800d374:	685c      	ldr	r4, [r3, #4]
 800d376:	4608      	mov	r0, r1
 800d378:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800d37c:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800d380:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800d384:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800d388:	9300      	str	r3, [sp, #0]
 800d38a:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800d38e:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800d392:	f104 0110 	add.w	r1, r4, #16
 800d396:	f008 ffeb 	bl	8016370 <rcl_action_client_wait_set_get_entities_ready>
 800d39a:	e7e1      	b.n	800d360 <_rclc_check_for_new_data+0x34>
 800d39c:	685c      	ldr	r4, [r3, #4]
 800d39e:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800d3a2:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800d3a6:	e9cd 3200 	strd	r3, r2, [sp]
 800d3aa:	4608      	mov	r0, r1
 800d3ac:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800d3b0:	f104 0220 	add.w	r2, r4, #32
 800d3b4:	f104 0110 	add.w	r1, r4, #16
 800d3b8:	f009 f9f2 	bl	80167a0 <rcl_action_server_wait_set_get_entities_ready>
 800d3bc:	e7d0      	b.n	800d360 <_rclc_check_for_new_data+0x34>
 800d3be:	200b      	movs	r0, #11
 800d3c0:	4770      	bx	lr
 800d3c2:	2001      	movs	r0, #1
 800d3c4:	e7cc      	b.n	800d360 <_rclc_check_for_new_data+0x34>
 800d3c6:	bf00      	nop

0800d3c8 <_rclc_take_new_data>:
 800d3c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3ca:	b09b      	sub	sp, #108	@ 0x6c
 800d3cc:	2800      	cmp	r0, #0
 800d3ce:	f000 8088 	beq.w	800d4e2 <_rclc_take_new_data+0x11a>
 800d3d2:	7803      	ldrb	r3, [r0, #0]
 800d3d4:	4604      	mov	r4, r0
 800d3d6:	2b0a      	cmp	r3, #10
 800d3d8:	f200 8167 	bhi.w	800d6aa <_rclc_take_new_data+0x2e2>
 800d3dc:	e8df f003 	tbb	[pc, r3]
 800d3e0:	44152d2d 	.word	0x44152d2d
 800d3e4:	19191944 	.word	0x19191944
 800d3e8:	065a      	.short	0x065a
 800d3ea:	15          	.byte	0x15
 800d3eb:	00          	.byte	0x00
 800d3ec:	6840      	ldr	r0, [r0, #4]
 800d3ee:	f890 3020 	ldrb.w	r3, [r0, #32]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	f040 80b2 	bne.w	800d55c <_rclc_take_new_data+0x194>
 800d3f8:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	f040 80e4 	bne.w	800d5ca <_rclc_take_new_data+0x202>
 800d402:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800d406:	2b00      	cmp	r3, #0
 800d408:	d16f      	bne.n	800d4ea <_rclc_take_new_data+0x122>
 800d40a:	2500      	movs	r5, #0
 800d40c:	4628      	mov	r0, r5
 800d40e:	b01b      	add	sp, #108	@ 0x6c
 800d410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d412:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d414:	6a0b      	ldr	r3, [r1, #32]
 800d416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d0f5      	beq.n	800d40a <_rclc_take_new_data+0x42>
 800d41e:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800d422:	f104 0110 	add.w	r1, r4, #16
 800d426:	f007 fe43 	bl	80150b0 <rcl_take_request>
 800d42a:	4605      	mov	r5, r0
 800d42c:	2800      	cmp	r0, #0
 800d42e:	d0ec      	beq.n	800d40a <_rclc_take_new_data+0x42>
 800d430:	f240 2359 	movw	r3, #601	@ 0x259
 800d434:	4298      	cmp	r0, r3
 800d436:	d013      	beq.n	800d460 <_rclc_take_new_data+0x98>
 800d438:	e029      	b.n	800d48e <_rclc_take_new_data+0xc6>
 800d43a:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d43c:	680b      	ldr	r3, [r1, #0]
 800d43e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d0e1      	beq.n	800d40a <_rclc_take_new_data+0x42>
 800d446:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800d44a:	2300      	movs	r3, #0
 800d44c:	aa0a      	add	r2, sp, #40	@ 0x28
 800d44e:	f7ff fc8b 	bl	800cd68 <rcl_take>
 800d452:	4605      	mov	r5, r0
 800d454:	2800      	cmp	r0, #0
 800d456:	d0d9      	beq.n	800d40c <_rclc_take_new_data+0x44>
 800d458:	f240 1391 	movw	r3, #401	@ 0x191
 800d45c:	4298      	cmp	r0, r3
 800d45e:	d116      	bne.n	800d48e <_rclc_take_new_data+0xc6>
 800d460:	2300      	movs	r3, #0
 800d462:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800d466:	e7d1      	b.n	800d40c <_rclc_take_new_data+0x44>
 800d468:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d46a:	698b      	ldr	r3, [r1, #24]
 800d46c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d0ca      	beq.n	800d40a <_rclc_take_new_data+0x42>
 800d474:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800d478:	f104 0110 	add.w	r1, r4, #16
 800d47c:	f007 fac8 	bl	8014a10 <rcl_take_response>
 800d480:	4605      	mov	r5, r0
 800d482:	2800      	cmp	r0, #0
 800d484:	d0c1      	beq.n	800d40a <_rclc_take_new_data+0x42>
 800d486:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800d48a:	4298      	cmp	r0, r3
 800d48c:	d0be      	beq.n	800d40c <_rclc_take_new_data+0x44>
 800d48e:	f001 f813 	bl	800e4b8 <rcutils_reset_error>
 800d492:	e7bb      	b.n	800d40c <_rclc_take_new_data+0x44>
 800d494:	6840      	ldr	r0, [r0, #4]
 800d496:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d17d      	bne.n	800d59a <_rclc_take_new_data+0x1d2>
 800d49e:	69c3      	ldr	r3, [r0, #28]
 800d4a0:	b11b      	cbz	r3, 800d4aa <_rclc_take_new_data+0xe2>
 800d4a2:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d144      	bne.n	800d534 <_rclc_take_new_data+0x16c>
 800d4aa:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	f040 80ac 	bne.w	800d60c <_rclc_take_new_data+0x244>
 800d4b4:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d0a6      	beq.n	800d40a <_rclc_take_new_data+0x42>
 800d4bc:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800d4be:	a90a      	add	r1, sp, #40	@ 0x28
 800d4c0:	3010      	adds	r0, #16
 800d4c2:	f008 fe2d 	bl	8016120 <rcl_action_take_result_response>
 800d4c6:	4605      	mov	r5, r0
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	d1e0      	bne.n	800d48e <_rclc_take_new_data+0xc6>
 800d4cc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d4d0:	6860      	ldr	r0, [r4, #4]
 800d4d2:	f009 fa89 	bl	80169e8 <rclc_action_find_handle_by_result_request_sequence_number>
 800d4d6:	2800      	cmp	r0, #0
 800d4d8:	d098      	beq.n	800d40c <_rclc_take_new_data+0x44>
 800d4da:	2301      	movs	r3, #1
 800d4dc:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800d4e0:	e794      	b.n	800d40c <_rclc_take_new_data+0x44>
 800d4e2:	250b      	movs	r5, #11
 800d4e4:	4628      	mov	r0, r5
 800d4e6:	b01b      	add	sp, #108	@ 0x6c
 800d4e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4ea:	ae04      	add	r6, sp, #16
 800d4ec:	aa0a      	add	r2, sp, #40	@ 0x28
 800d4ee:	3010      	adds	r0, #16
 800d4f0:	4631      	mov	r1, r6
 800d4f2:	f009 f889 	bl	8016608 <rcl_action_take_cancel_request>
 800d4f6:	4605      	mov	r5, r0
 800d4f8:	2800      	cmp	r0, #0
 800d4fa:	d1c8      	bne.n	800d48e <_rclc_take_new_data+0xc6>
 800d4fc:	6860      	ldr	r0, [r4, #4]
 800d4fe:	a90a      	add	r1, sp, #40	@ 0x28
 800d500:	f009 fa30 	bl	8016964 <rclc_action_find_goal_handle_by_uuid>
 800d504:	4607      	mov	r7, r0
 800d506:	2800      	cmp	r0, #0
 800d508:	f000 80bb 	beq.w	800d682 <_rclc_take_new_data+0x2ba>
 800d50c:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800d510:	2101      	movs	r1, #1
 800d512:	f009 f9b1 	bl	8016878 <rcl_action_transition_goal_state>
 800d516:	2803      	cmp	r0, #3
 800d518:	4684      	mov	ip, r0
 800d51a:	f040 80a7 	bne.w	800d66c <_rclc_take_new_data+0x2a4>
 800d51e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800d520:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800d524:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d526:	e896 0003 	ldmia.w	r6, {r0, r1}
 800d52a:	e884 0003 	stmia.w	r4, {r0, r1}
 800d52e:	f887 c008 	strb.w	ip, [r7, #8]
 800d532:	e76b      	b.n	800d40c <_rclc_take_new_data+0x44>
 800d534:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d536:	3010      	adds	r0, #16
 800d538:	f008 fe72 	bl	8016220 <rcl_action_take_feedback>
 800d53c:	4605      	mov	r5, r0
 800d53e:	2800      	cmp	r0, #0
 800d540:	d1a5      	bne.n	800d48e <_rclc_take_new_data+0xc6>
 800d542:	6860      	ldr	r0, [r4, #4]
 800d544:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d546:	f009 fa0d 	bl	8016964 <rclc_action_find_goal_handle_by_uuid>
 800d54a:	4603      	mov	r3, r0
 800d54c:	2800      	cmp	r0, #0
 800d54e:	f000 80a3 	beq.w	800d698 <_rclc_take_new_data+0x2d0>
 800d552:	2201      	movs	r2, #1
 800d554:	6860      	ldr	r0, [r4, #4]
 800d556:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800d55a:	e7a6      	b.n	800d4aa <_rclc_take_new_data+0xe2>
 800d55c:	f009 f9dc 	bl	8016918 <rclc_action_take_goal_handle>
 800d560:	4606      	mov	r6, r0
 800d562:	6860      	ldr	r0, [r4, #4]
 800d564:	2e00      	cmp	r6, #0
 800d566:	f43f af47 	beq.w	800d3f8 <_rclc_take_new_data+0x30>
 800d56a:	6070      	str	r0, [r6, #4]
 800d56c:	69f2      	ldr	r2, [r6, #28]
 800d56e:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800d572:	3010      	adds	r0, #16
 800d574:	f008 ff90 	bl	8016498 <rcl_action_take_goal_request>
 800d578:	4605      	mov	r5, r0
 800d57a:	2800      	cmp	r0, #0
 800d57c:	f040 808e 	bne.w	800d69c <_rclc_take_new_data+0x2d4>
 800d580:	69f7      	ldr	r7, [r6, #28]
 800d582:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800d584:	7235      	strb	r5, [r6, #8]
 800d586:	f8c6 0009 	str.w	r0, [r6, #9]
 800d58a:	f8c6 100d 	str.w	r1, [r6, #13]
 800d58e:	6860      	ldr	r0, [r4, #4]
 800d590:	f8c6 2011 	str.w	r2, [r6, #17]
 800d594:	f8c6 3015 	str.w	r3, [r6, #21]
 800d598:	e72e      	b.n	800d3f8 <_rclc_take_new_data+0x30>
 800d59a:	aa04      	add	r2, sp, #16
 800d59c:	a90a      	add	r1, sp, #40	@ 0x28
 800d59e:	3010      	adds	r0, #16
 800d5a0:	f008 fd46 	bl	8016030 <rcl_action_take_goal_response>
 800d5a4:	4605      	mov	r5, r0
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	f47f af71 	bne.w	800d48e <_rclc_take_new_data+0xc6>
 800d5ac:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d5b0:	6860      	ldr	r0, [r4, #4]
 800d5b2:	f009 fa07 	bl	80169c4 <rclc_action_find_handle_by_goal_request_sequence_number>
 800d5b6:	b130      	cbz	r0, 800d5c6 <_rclc_take_new_data+0x1fe>
 800d5b8:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800d5bc:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800d5c0:	2201      	movs	r2, #1
 800d5c2:	f880 2020 	strb.w	r2, [r0, #32]
 800d5c6:	6860      	ldr	r0, [r4, #4]
 800d5c8:	e769      	b.n	800d49e <_rclc_take_new_data+0xd6>
 800d5ca:	aa04      	add	r2, sp, #16
 800d5cc:	3010      	adds	r0, #16
 800d5ce:	a90a      	add	r1, sp, #40	@ 0x28
 800d5d0:	f008 ffda 	bl	8016588 <rcl_action_take_result_request>
 800d5d4:	4605      	mov	r5, r0
 800d5d6:	2800      	cmp	r0, #0
 800d5d8:	f47f af59 	bne.w	800d48e <_rclc_take_new_data+0xc6>
 800d5dc:	6860      	ldr	r0, [r4, #4]
 800d5de:	a904      	add	r1, sp, #16
 800d5e0:	f009 f9c0 	bl	8016964 <rclc_action_find_goal_handle_by_uuid>
 800d5e4:	4607      	mov	r7, r0
 800d5e6:	b160      	cbz	r0, 800d602 <_rclc_take_new_data+0x23a>
 800d5e8:	ad0a      	add	r5, sp, #40	@ 0x28
 800d5ea:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800d5ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d5f0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800d5f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 800d5f6:	f04f 0c02 	mov.w	ip, #2
 800d5fa:	e886 0003 	stmia.w	r6, {r0, r1}
 800d5fe:	f887 c008 	strb.w	ip, [r7, #8]
 800d602:	6860      	ldr	r0, [r4, #4]
 800d604:	2300      	movs	r3, #0
 800d606:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800d60a:	e6fa      	b.n	800d402 <_rclc_take_new_data+0x3a>
 800d60c:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800d610:	a90a      	add	r1, sp, #40	@ 0x28
 800d612:	3010      	adds	r0, #16
 800d614:	f008 fdc4 	bl	80161a0 <rcl_action_take_cancel_response>
 800d618:	4605      	mov	r5, r0
 800d61a:	2800      	cmp	r0, #0
 800d61c:	f47f af37 	bne.w	800d48e <_rclc_take_new_data+0xc6>
 800d620:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d624:	6860      	ldr	r0, [r4, #4]
 800d626:	f009 f9f1 	bl	8016a0c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800d62a:	4606      	mov	r6, r0
 800d62c:	6860      	ldr	r0, [r4, #4]
 800d62e:	2e00      	cmp	r6, #0
 800d630:	f43f af40 	beq.w	800d4b4 <_rclc_take_new_data+0xec>
 800d634:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d636:	2701      	movs	r7, #1
 800d638:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	f43f af3a 	beq.w	800d4b4 <_rclc_take_new_data+0xec>
 800d640:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d642:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800d646:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800d64a:	f009 f98b 	bl	8016964 <rclc_action_find_goal_handle_by_uuid>
 800d64e:	b138      	cbz	r0, 800d660 <_rclc_take_new_data+0x298>
 800d650:	6860      	ldr	r0, [r4, #4]
 800d652:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d654:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800d658:	3501      	adds	r5, #1
 800d65a:	42ab      	cmp	r3, r5
 800d65c:	d8f0      	bhi.n	800d640 <_rclc_take_new_data+0x278>
 800d65e:	e729      	b.n	800d4b4 <_rclc_take_new_data+0xec>
 800d660:	6860      	ldr	r0, [r4, #4]
 800d662:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d664:	3501      	adds	r5, #1
 800d666:	42ab      	cmp	r3, r5
 800d668:	d8ea      	bhi.n	800d640 <_rclc_take_new_data+0x278>
 800d66a:	e723      	b.n	800d4b4 <_rclc_take_new_data+0xec>
 800d66c:	ab06      	add	r3, sp, #24
 800d66e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d670:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d674:	2103      	movs	r1, #3
 800d676:	e896 000c 	ldmia.w	r6, {r2, r3}
 800d67a:	6860      	ldr	r0, [r4, #4]
 800d67c:	f009 fa3c 	bl	8016af8 <rclc_action_server_goal_cancel_reject>
 800d680:	e6c4      	b.n	800d40c <_rclc_take_new_data+0x44>
 800d682:	ab06      	add	r3, sp, #24
 800d684:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d686:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d68a:	2102      	movs	r1, #2
 800d68c:	e896 000c 	ldmia.w	r6, {r2, r3}
 800d690:	6860      	ldr	r0, [r4, #4]
 800d692:	f009 fa31 	bl	8016af8 <rclc_action_server_goal_cancel_reject>
 800d696:	e6b9      	b.n	800d40c <_rclc_take_new_data+0x44>
 800d698:	6860      	ldr	r0, [r4, #4]
 800d69a:	e706      	b.n	800d4aa <_rclc_take_new_data+0xe2>
 800d69c:	6860      	ldr	r0, [r4, #4]
 800d69e:	4631      	mov	r1, r6
 800d6a0:	f009 f94a 	bl	8016938 <rclc_action_remove_used_goal_handle>
 800d6a4:	f000 ff08 	bl	800e4b8 <rcutils_reset_error>
 800d6a8:	e6b0      	b.n	800d40c <_rclc_take_new_data+0x44>
 800d6aa:	2501      	movs	r5, #1
 800d6ac:	e6ae      	b.n	800d40c <_rclc_take_new_data+0x44>
 800d6ae:	bf00      	nop

0800d6b0 <_rclc_execute.part.0>:
 800d6b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6b2:	7803      	ldrb	r3, [r0, #0]
 800d6b4:	b087      	sub	sp, #28
 800d6b6:	4604      	mov	r4, r0
 800d6b8:	2b0a      	cmp	r3, #10
 800d6ba:	f200 8136 	bhi.w	800d92a <_rclc_execute.part.0+0x27a>
 800d6be:	e8df f003 	tbb	[pc, r3]
 800d6c2:	435e      	.short	0x435e
 800d6c4:	06a1664f 	.word	0x06a1664f
 800d6c8:	6c1e0606 	.word	0x6c1e0606
 800d6cc:	59          	.byte	0x59
 800d6cd:	00          	.byte	0x00
 800d6ce:	2b06      	cmp	r3, #6
 800d6d0:	f000 8122 	beq.w	800d918 <_rclc_execute.part.0+0x268>
 800d6d4:	2b07      	cmp	r3, #7
 800d6d6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d6d8:	f040 8118 	bne.w	800d90c <_rclc_execute.part.0+0x25c>
 800d6dc:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800d6e0:	6880      	ldr	r0, [r0, #8]
 800d6e2:	4798      	blx	r3
 800d6e4:	f104 0110 	add.w	r1, r4, #16
 800d6e8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800d6ea:	6860      	ldr	r0, [r4, #4]
 800d6ec:	f007 fd20 	bl	8015130 <rcl_send_response>
 800d6f0:	2800      	cmp	r0, #0
 800d6f2:	d033      	beq.n	800d75c <_rclc_execute.part.0+0xac>
 800d6f4:	9005      	str	r0, [sp, #20]
 800d6f6:	f000 fedf 	bl	800e4b8 <rcutils_reset_error>
 800d6fa:	9805      	ldr	r0, [sp, #20]
 800d6fc:	e02e      	b.n	800d75c <_rclc_execute.part.0+0xac>
 800d6fe:	6840      	ldr	r0, [r0, #4]
 800d700:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d704:	2b00      	cmp	r3, #0
 800d706:	f000 8086 	beq.w	800d816 <_rclc_execute.part.0+0x166>
 800d70a:	2600      	movs	r6, #0
 800d70c:	2701      	movs	r7, #1
 800d70e:	e004      	b.n	800d71a <_rclc_execute.part.0+0x6a>
 800d710:	f009 f8dc 	bl	80168cc <rclc_action_send_result_request>
 800d714:	b998      	cbnz	r0, 800d73e <_rclc_execute.part.0+0x8e>
 800d716:	722f      	strb	r7, [r5, #8]
 800d718:	6860      	ldr	r0, [r4, #4]
 800d71a:	f009 f989 	bl	8016a30 <rclc_action_find_first_handle_with_goal_response>
 800d71e:	4605      	mov	r5, r0
 800d720:	2800      	cmp	r0, #0
 800d722:	d077      	beq.n	800d814 <_rclc_execute.part.0+0x164>
 800d724:	6863      	ldr	r3, [r4, #4]
 800d726:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d728:	699b      	ldr	r3, [r3, #24]
 800d72a:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800d72e:	f885 6020 	strb.w	r6, [r5, #32]
 800d732:	4798      	blx	r3
 800d734:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800d738:	4628      	mov	r0, r5
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d1e8      	bne.n	800d710 <_rclc_execute.part.0+0x60>
 800d73e:	6860      	ldr	r0, [r4, #4]
 800d740:	4629      	mov	r1, r5
 800d742:	f009 f8f9 	bl	8016938 <rclc_action_remove_used_goal_handle>
 800d746:	e7e7      	b.n	800d718 <_rclc_execute.part.0+0x68>
 800d748:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800d74c:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800d750:	2d00      	cmp	r5, #0
 800d752:	f000 80c9 	beq.w	800d8e8 <_rclc_execute.part.0+0x238>
 800d756:	6880      	ldr	r0, [r0, #8]
 800d758:	4798      	blx	r3
 800d75a:	2000      	movs	r0, #0
 800d75c:	b007      	add	sp, #28
 800d75e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d760:	6840      	ldr	r0, [r0, #4]
 800d762:	f7ff fcdb 	bl	800d11c <rcl_timer_call>
 800d766:	f240 3321 	movw	r3, #801	@ 0x321
 800d76a:	4298      	cmp	r0, r3
 800d76c:	d004      	beq.n	800d778 <_rclc_execute.part.0+0xc8>
 800d76e:	2800      	cmp	r0, #0
 800d770:	d0f4      	beq.n	800d75c <_rclc_execute.part.0+0xac>
 800d772:	e7bf      	b.n	800d6f4 <_rclc_execute.part.0+0x44>
 800d774:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d776:	4798      	blx	r3
 800d778:	2000      	movs	r0, #0
 800d77a:	b007      	add	sp, #28
 800d77c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d77e:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800d782:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d784:	b925      	cbnz	r5, 800d790 <_rclc_execute.part.0+0xe0>
 800d786:	4628      	mov	r0, r5
 800d788:	4798      	blx	r3
 800d78a:	4628      	mov	r0, r5
 800d78c:	e7e6      	b.n	800d75c <_rclc_execute.part.0+0xac>
 800d78e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d790:	68a0      	ldr	r0, [r4, #8]
 800d792:	4798      	blx	r3
 800d794:	2000      	movs	r0, #0
 800d796:	b007      	add	sp, #28
 800d798:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d79a:	6840      	ldr	r0, [r0, #4]
 800d79c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800d7a0:	bb3b      	cbnz	r3, 800d7f2 <_rclc_execute.part.0+0x142>
 800d7a2:	f890 3020 	ldrb.w	r3, [r0, #32]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d07b      	beq.n	800d8a2 <_rclc_execute.part.0+0x1f2>
 800d7aa:	f640 0634 	movw	r6, #2100	@ 0x834
 800d7ae:	2701      	movs	r7, #1
 800d7b0:	e007      	b.n	800d7c2 <_rclc_execute.part.0+0x112>
 800d7b2:	4628      	mov	r0, r5
 800d7b4:	f009 f954 	bl	8016a60 <rclc_action_server_response_goal_request>
 800d7b8:	6860      	ldr	r0, [r4, #4]
 800d7ba:	4629      	mov	r1, r5
 800d7bc:	f009 f8bc 	bl	8016938 <rclc_action_remove_used_goal_handle>
 800d7c0:	6860      	ldr	r0, [r4, #4]
 800d7c2:	2100      	movs	r1, #0
 800d7c4:	f009 f8e6 	bl	8016994 <rclc_action_find_first_handle_by_status>
 800d7c8:	4605      	mov	r5, r0
 800d7ca:	2800      	cmp	r0, #0
 800d7cc:	d066      	beq.n	800d89c <_rclc_execute.part.0+0x1ec>
 800d7ce:	6863      	ldr	r3, [r4, #4]
 800d7d0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d7d2:	699b      	ldr	r3, [r3, #24]
 800d7d4:	4798      	blx	r3
 800d7d6:	42b0      	cmp	r0, r6
 800d7d8:	f04f 0100 	mov.w	r1, #0
 800d7dc:	d1e9      	bne.n	800d7b2 <_rclc_execute.part.0+0x102>
 800d7de:	2101      	movs	r1, #1
 800d7e0:	4628      	mov	r0, r5
 800d7e2:	f009 f93d 	bl	8016a60 <rclc_action_server_response_goal_request>
 800d7e6:	722f      	strb	r7, [r5, #8]
 800d7e8:	e7ea      	b.n	800d7c0 <_rclc_execute.part.0+0x110>
 800d7ea:	6848      	ldr	r0, [r1, #4]
 800d7ec:	f009 f8a4 	bl	8016938 <rclc_action_remove_used_goal_handle>
 800d7f0:	6860      	ldr	r0, [r4, #4]
 800d7f2:	f009 f8db 	bl	80169ac <rclc_action_find_first_terminated_handle>
 800d7f6:	4601      	mov	r1, r0
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	d1f6      	bne.n	800d7ea <_rclc_execute.part.0+0x13a>
 800d7fc:	6860      	ldr	r0, [r4, #4]
 800d7fe:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800d802:	e7ce      	b.n	800d7a2 <_rclc_execute.part.0+0xf2>
 800d804:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d806:	6880      	ldr	r0, [r0, #8]
 800d808:	f104 0110 	add.w	r1, r4, #16
 800d80c:	4798      	blx	r3
 800d80e:	2000      	movs	r0, #0
 800d810:	b007      	add	sp, #28
 800d812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d814:	6860      	ldr	r0, [r4, #4]
 800d816:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d81a:	b18b      	cbz	r3, 800d840 <_rclc_execute.part.0+0x190>
 800d81c:	68c5      	ldr	r5, [r0, #12]
 800d81e:	b32d      	cbz	r5, 800d86c <_rclc_execute.part.0+0x1bc>
 800d820:	2600      	movs	r6, #0
 800d822:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800d826:	b143      	cbz	r3, 800d83a <_rclc_execute.part.0+0x18a>
 800d828:	69c3      	ldr	r3, [r0, #28]
 800d82a:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800d82e:	b123      	cbz	r3, 800d83a <_rclc_execute.part.0+0x18a>
 800d830:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d832:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d834:	4628      	mov	r0, r5
 800d836:	4798      	blx	r3
 800d838:	6860      	ldr	r0, [r4, #4]
 800d83a:	682d      	ldr	r5, [r5, #0]
 800d83c:	2d00      	cmp	r5, #0
 800d83e:	d1f0      	bne.n	800d822 <_rclc_execute.part.0+0x172>
 800d840:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800d844:	b193      	cbz	r3, 800d86c <_rclc_execute.part.0+0x1bc>
 800d846:	68c5      	ldr	r5, [r0, #12]
 800d848:	b185      	cbz	r5, 800d86c <_rclc_execute.part.0+0x1bc>
 800d84a:	2600      	movs	r6, #0
 800d84c:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800d850:	b14b      	cbz	r3, 800d866 <_rclc_execute.part.0+0x1b6>
 800d852:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800d854:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800d858:	b12b      	cbz	r3, 800d866 <_rclc_execute.part.0+0x1b6>
 800d85a:	4628      	mov	r0, r5
 800d85c:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800d860:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d862:	4798      	blx	r3
 800d864:	6860      	ldr	r0, [r4, #4]
 800d866:	682d      	ldr	r5, [r5, #0]
 800d868:	2d00      	cmp	r5, #0
 800d86a:	d1ef      	bne.n	800d84c <_rclc_execute.part.0+0x19c>
 800d86c:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800d870:	2b00      	cmp	r3, #0
 800d872:	d081      	beq.n	800d778 <_rclc_execute.part.0+0xc8>
 800d874:	2700      	movs	r7, #0
 800d876:	e00b      	b.n	800d890 <_rclc_execute.part.0+0x1e0>
 800d878:	6863      	ldr	r3, [r4, #4]
 800d87a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d87c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800d87e:	6a1e      	ldr	r6, [r3, #32]
 800d880:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800d884:	47b0      	blx	r6
 800d886:	6860      	ldr	r0, [r4, #4]
 800d888:	4629      	mov	r1, r5
 800d88a:	f009 f855 	bl	8016938 <rclc_action_remove_used_goal_handle>
 800d88e:	6860      	ldr	r0, [r4, #4]
 800d890:	f009 f8da 	bl	8016a48 <rclc_action_find_first_handle_with_result_response>
 800d894:	4605      	mov	r5, r0
 800d896:	2800      	cmp	r0, #0
 800d898:	d1ee      	bne.n	800d878 <_rclc_execute.part.0+0x1c8>
 800d89a:	e76d      	b.n	800d778 <_rclc_execute.part.0+0xc8>
 800d89c:	6860      	ldr	r0, [r4, #4]
 800d89e:	f880 5020 	strb.w	r5, [r0, #32]
 800d8a2:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	f43f af66 	beq.w	800d778 <_rclc_execute.part.0+0xc8>
 800d8ac:	68c5      	ldr	r5, [r0, #12]
 800d8ae:	b1b5      	cbz	r5, 800d8de <_rclc_execute.part.0+0x22e>
 800d8b0:	2602      	movs	r6, #2
 800d8b2:	e001      	b.n	800d8b8 <_rclc_execute.part.0+0x208>
 800d8b4:	682d      	ldr	r5, [r5, #0]
 800d8b6:	b195      	cbz	r5, 800d8de <_rclc_execute.part.0+0x22e>
 800d8b8:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800d8bc:	2b03      	cmp	r3, #3
 800d8be:	d1f9      	bne.n	800d8b4 <_rclc_execute.part.0+0x204>
 800d8c0:	69c3      	ldr	r3, [r0, #28]
 800d8c2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d8c4:	4628      	mov	r0, r5
 800d8c6:	4798      	blx	r3
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800d8ce:	4628      	mov	r0, r5
 800d8d0:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800d8d4:	b163      	cbz	r3, 800d8f0 <_rclc_execute.part.0+0x240>
 800d8d6:	f009 f8e3 	bl	8016aa0 <rclc_action_server_goal_cancel_accept>
 800d8da:	6860      	ldr	r0, [r4, #4]
 800d8dc:	e7ea      	b.n	800d8b4 <_rclc_execute.part.0+0x204>
 800d8de:	2300      	movs	r3, #0
 800d8e0:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	e739      	b.n	800d75c <_rclc_execute.part.0+0xac>
 800d8e8:	4628      	mov	r0, r5
 800d8ea:	4798      	blx	r3
 800d8ec:	4628      	mov	r0, r5
 800d8ee:	e735      	b.n	800d75c <_rclc_execute.part.0+0xac>
 800d8f0:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800d8f2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d8f6:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800d8fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d8fe:	6860      	ldr	r0, [r4, #4]
 800d900:	2101      	movs	r1, #1
 800d902:	f009 f8f9 	bl	8016af8 <rclc_action_server_goal_cancel_reject>
 800d906:	722e      	strb	r6, [r5, #8]
 800d908:	6860      	ldr	r0, [r4, #4]
 800d90a:	e7d3      	b.n	800d8b4 <_rclc_execute.part.0+0x204>
 800d90c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d90e:	6880      	ldr	r0, [r0, #8]
 800d910:	4798      	blx	r3
 800d912:	f104 0110 	add.w	r1, r4, #16
 800d916:	e6e7      	b.n	800d6e8 <_rclc_execute.part.0+0x38>
 800d918:	f100 0110 	add.w	r1, r0, #16
 800d91c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d91e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800d920:	6880      	ldr	r0, [r0, #8]
 800d922:	9105      	str	r1, [sp, #20]
 800d924:	4798      	blx	r3
 800d926:	9905      	ldr	r1, [sp, #20]
 800d928:	e6de      	b.n	800d6e8 <_rclc_execute.part.0+0x38>
 800d92a:	2001      	movs	r0, #1
 800d92c:	e716      	b.n	800d75c <_rclc_execute.part.0+0xac>
 800d92e:	bf00      	nop

0800d930 <rclc_executor_trigger_any>:
 800d930:	2800      	cmp	r0, #0
 800d932:	d03f      	beq.n	800d9b4 <rclc_executor_trigger_any+0x84>
 800d934:	2900      	cmp	r1, #0
 800d936:	d03e      	beq.n	800d9b6 <rclc_executor_trigger_any+0x86>
 800d938:	4603      	mov	r3, r0
 800d93a:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800d93e:	2200      	movs	r2, #0
 800d940:	2800      	cmp	r0, #0
 800d942:	d037      	beq.n	800d9b4 <rclc_executor_trigger_any+0x84>
 800d944:	b430      	push	{r4, r5}
 800d946:	f893 c000 	ldrb.w	ip, [r3]
 800d94a:	f1bc 0f08 	cmp.w	ip, #8
 800d94e:	d11e      	bne.n	800d98e <rclc_executor_trigger_any+0x5e>
 800d950:	685c      	ldr	r4, [r3, #4]
 800d952:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800d954:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800d958:	d105      	bne.n	800d966 <rclc_executor_trigger_any+0x36>
 800d95a:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800d95e:	b910      	cbnz	r0, 800d966 <rclc_executor_trigger_any+0x36>
 800d960:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800d964:	b128      	cbz	r0, 800d972 <rclc_executor_trigger_any+0x42>
 800d966:	bc30      	pop	{r4, r5}
 800d968:	4770      	bx	lr
 800d96a:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800d96e:	2800      	cmp	r0, #0
 800d970:	d1f9      	bne.n	800d966 <rclc_executor_trigger_any+0x36>
 800d972:	3201      	adds	r2, #1
 800d974:	4291      	cmp	r1, r2
 800d976:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800d97a:	d018      	beq.n	800d9ae <rclc_executor_trigger_any+0x7e>
 800d97c:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800d980:	2800      	cmp	r0, #0
 800d982:	d0f0      	beq.n	800d966 <rclc_executor_trigger_any+0x36>
 800d984:	f893 c000 	ldrb.w	ip, [r3]
 800d988:	f1bc 0f08 	cmp.w	ip, #8
 800d98c:	d0e0      	beq.n	800d950 <rclc_executor_trigger_any+0x20>
 800d98e:	f1bc 0f09 	cmp.w	ip, #9
 800d992:	d1ea      	bne.n	800d96a <rclc_executor_trigger_any+0x3a>
 800d994:	685c      	ldr	r4, [r3, #4]
 800d996:	6a25      	ldr	r5, [r4, #32]
 800d998:	2d00      	cmp	r5, #0
 800d99a:	d1e4      	bne.n	800d966 <rclc_executor_trigger_any+0x36>
 800d99c:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800d9a0:	2800      	cmp	r0, #0
 800d9a2:	d1e0      	bne.n	800d966 <rclc_executor_trigger_any+0x36>
 800d9a4:	3201      	adds	r2, #1
 800d9a6:	4291      	cmp	r1, r2
 800d9a8:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800d9ac:	d1e6      	bne.n	800d97c <rclc_executor_trigger_any+0x4c>
 800d9ae:	2000      	movs	r0, #0
 800d9b0:	bc30      	pop	{r4, r5}
 800d9b2:	4770      	bx	lr
 800d9b4:	4770      	bx	lr
 800d9b6:	4608      	mov	r0, r1
 800d9b8:	4770      	bx	lr
 800d9ba:	bf00      	nop
 800d9bc:	0000      	movs	r0, r0
	...

0800d9c0 <rclc_executor_init>:
 800d9c0:	2800      	cmp	r0, #0
 800d9c2:	d05f      	beq.n	800da84 <rclc_executor_init+0xc4>
 800d9c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9c8:	460c      	mov	r4, r1
 800d9ca:	b0b0      	sub	sp, #192	@ 0xc0
 800d9cc:	2900      	cmp	r1, #0
 800d9ce:	d051      	beq.n	800da74 <rclc_executor_init+0xb4>
 800d9d0:	4605      	mov	r5, r0
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	4616      	mov	r6, r2
 800d9d6:	461f      	mov	r7, r3
 800d9d8:	f000 fc8e 	bl	800e2f8 <rcutils_allocator_is_valid>
 800d9dc:	2800      	cmp	r0, #0
 800d9de:	d049      	beq.n	800da74 <rclc_executor_init+0xb4>
 800d9e0:	2e00      	cmp	r6, #0
 800d9e2:	d047      	beq.n	800da74 <rclc_executor_init+0xb4>
 800d9e4:	492c      	ldr	r1, [pc, #176]	@ (800da98 <rclc_executor_init+0xd8>)
 800d9e6:	2288      	movs	r2, #136	@ 0x88
 800d9e8:	a80e      	add	r0, sp, #56	@ 0x38
 800d9ea:	f00c f8ac 	bl	8019b46 <memcpy>
 800d9ee:	a90e      	add	r1, sp, #56	@ 0x38
 800d9f0:	2288      	movs	r2, #136	@ 0x88
 800d9f2:	4628      	mov	r0, r5
 800d9f4:	f00c f8a7 	bl	8019b46 <memcpy>
 800d9f8:	602c      	str	r4, [r5, #0]
 800d9fa:	4668      	mov	r0, sp
 800d9fc:	60ae      	str	r6, [r5, #8]
 800d9fe:	466c      	mov	r4, sp
 800da00:	f007 fd46 	bl	8015490 <rcl_get_zero_initialized_wait_set>
 800da04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800da06:	f105 0c14 	add.w	ip, r5, #20
 800da0a:	f8d7 8000 	ldr.w	r8, [r7]
 800da0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800da12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800da14:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800da18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800da1a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800da1e:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800da90 <rclc_executor_init+0xd0>
 800da22:	6823      	ldr	r3, [r4, #0]
 800da24:	f8cc 3000 	str.w	r3, [ip]
 800da28:	6939      	ldr	r1, [r7, #16]
 800da2a:	612f      	str	r7, [r5, #16]
 800da2c:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800da30:	01b0      	lsls	r0, r6, #6
 800da32:	47c0      	blx	r8
 800da34:	6068      	str	r0, [r5, #4]
 800da36:	b338      	cbz	r0, 800da88 <rclc_executor_init+0xc8>
 800da38:	2400      	movs	r4, #0
 800da3a:	e000      	b.n	800da3e <rclc_executor_init+0x7e>
 800da3c:	6868      	ldr	r0, [r5, #4]
 800da3e:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800da42:	4631      	mov	r1, r6
 800da44:	3401      	adds	r4, #1
 800da46:	f000 facb 	bl	800dfe0 <rclc_executor_handle_init>
 800da4a:	42a6      	cmp	r6, r4
 800da4c:	d1f6      	bne.n	800da3c <rclc_executor_init+0x7c>
 800da4e:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800da52:	f000 fab9 	bl	800dfc8 <rclc_executor_handle_counters_zero_init>
 800da56:	4a11      	ldr	r2, [pc, #68]	@ (800da9c <rclc_executor_init+0xdc>)
 800da58:	686b      	ldr	r3, [r5, #4]
 800da5a:	2000      	movs	r0, #0
 800da5c:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800da60:	b163      	cbz	r3, 800da7c <rclc_executor_init+0xbc>
 800da62:	692b      	ldr	r3, [r5, #16]
 800da64:	b153      	cbz	r3, 800da7c <rclc_executor_init+0xbc>
 800da66:	68ab      	ldr	r3, [r5, #8]
 800da68:	b143      	cbz	r3, 800da7c <rclc_executor_init+0xbc>
 800da6a:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800da6e:	b030      	add	sp, #192	@ 0xc0
 800da70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da74:	200b      	movs	r0, #11
 800da76:	b030      	add	sp, #192	@ 0xc0
 800da78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da7c:	4618      	mov	r0, r3
 800da7e:	b030      	add	sp, #192	@ 0xc0
 800da80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da84:	200b      	movs	r0, #11
 800da86:	4770      	bx	lr
 800da88:	200a      	movs	r0, #10
 800da8a:	e7f4      	b.n	800da76 <rclc_executor_init+0xb6>
 800da8c:	f3af 8000 	nop.w
 800da90:	3b9aca00 	.word	0x3b9aca00
 800da94:	00000000 	.word	0x00000000
 800da98:	0801b330 	.word	0x0801b330
 800da9c:	0800d931 	.word	0x0800d931

0800daa0 <rclc_executor_fini>:
 800daa0:	b308      	cbz	r0, 800dae6 <rclc_executor_fini+0x46>
 800daa2:	b538      	push	{r3, r4, r5, lr}
 800daa4:	4604      	mov	r4, r0
 800daa6:	6840      	ldr	r0, [r0, #4]
 800daa8:	b1d8      	cbz	r0, 800dae2 <rclc_executor_fini+0x42>
 800daaa:	6923      	ldr	r3, [r4, #16]
 800daac:	b1cb      	cbz	r3, 800dae2 <rclc_executor_fini+0x42>
 800daae:	68a2      	ldr	r2, [r4, #8]
 800dab0:	b1ba      	cbz	r2, 800dae2 <rclc_executor_fini+0x42>
 800dab2:	6919      	ldr	r1, [r3, #16]
 800dab4:	685b      	ldr	r3, [r3, #4]
 800dab6:	4798      	blx	r3
 800dab8:	2300      	movs	r3, #0
 800daba:	2000      	movs	r0, #0
 800dabc:	2100      	movs	r1, #0
 800dabe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dac2:	6063      	str	r3, [r4, #4]
 800dac4:	f104 0048 	add.w	r0, r4, #72	@ 0x48
 800dac8:	f104 0514 	add.w	r5, r4, #20
 800dacc:	f000 fa7c 	bl	800dfc8 <rclc_executor_handle_counters_zero_init>
 800dad0:	4628      	mov	r0, r5
 800dad2:	f007 fcf1 	bl	80154b8 <rcl_wait_set_is_valid>
 800dad6:	b940      	cbnz	r0, 800daea <rclc_executor_fini+0x4a>
 800dad8:	a309      	add	r3, pc, #36	@ (adr r3, 800db00 <rclc_executor_fini+0x60>)
 800dada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dade:	e9c4 231a 	strd	r2, r3, [r4, #104]	@ 0x68
 800dae2:	2000      	movs	r0, #0
 800dae4:	bd38      	pop	{r3, r4, r5, pc}
 800dae6:	2000      	movs	r0, #0
 800dae8:	4770      	bx	lr
 800daea:	4628      	mov	r0, r5
 800daec:	f007 fcea 	bl	80154c4 <rcl_wait_set_fini>
 800daf0:	2800      	cmp	r0, #0
 800daf2:	d0f1      	beq.n	800dad8 <rclc_executor_fini+0x38>
 800daf4:	f000 fce0 	bl	800e4b8 <rcutils_reset_error>
 800daf8:	e7ee      	b.n	800dad8 <rclc_executor_fini+0x38>
 800dafa:	bf00      	nop
 800dafc:	f3af 8000 	nop.w
 800db00:	3b9aca00 	.word	0x3b9aca00
 800db04:	00000000 	.word	0x00000000

0800db08 <rclc_executor_add_subscription>:
 800db08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db0a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800db0e:	b338      	cbz	r0, 800db60 <rclc_executor_add_subscription+0x58>
 800db10:	b331      	cbz	r1, 800db60 <rclc_executor_add_subscription+0x58>
 800db12:	b32a      	cbz	r2, 800db60 <rclc_executor_add_subscription+0x58>
 800db14:	b323      	cbz	r3, 800db60 <rclc_executor_add_subscription+0x58>
 800db16:	4604      	mov	r4, r0
 800db18:	e9d0 5002 	ldrd	r5, r0, [r0, #8]
 800db1c:	42a8      	cmp	r0, r5
 800db1e:	d301      	bcc.n	800db24 <rclc_executor_add_subscription+0x1c>
 800db20:	2001      	movs	r0, #1
 800db22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db24:	6866      	ldr	r6, [r4, #4]
 800db26:	0187      	lsls	r7, r0, #6
 800db28:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800db2c:	2500      	movs	r5, #0
 800db2e:	55f5      	strb	r5, [r6, r7]
 800db30:	3001      	adds	r0, #1
 800db32:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800db36:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800db3a:	2301      	movs	r3, #1
 800db3c:	f104 0514 	add.w	r5, r4, #20
 800db40:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800db44:	f88c e001 	strb.w	lr, [ip, #1]
 800db48:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800db4c:	60e0      	str	r0, [r4, #12]
 800db4e:	4628      	mov	r0, r5
 800db50:	f007 fcb2 	bl	80154b8 <rcl_wait_set_is_valid>
 800db54:	b930      	cbnz	r0, 800db64 <rclc_executor_add_subscription+0x5c>
 800db56:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800db58:	3301      	adds	r3, #1
 800db5a:	2000      	movs	r0, #0
 800db5c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800db5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db60:	200b      	movs	r0, #11
 800db62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db64:	4628      	mov	r0, r5
 800db66:	f007 fcad 	bl	80154c4 <rcl_wait_set_fini>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	d0f3      	beq.n	800db56 <rclc_executor_add_subscription+0x4e>
 800db6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800db70 <rclc_executor_add_timer>:
 800db70:	b300      	cbz	r0, 800dbb4 <rclc_executor_add_timer+0x44>
 800db72:	b1f9      	cbz	r1, 800dbb4 <rclc_executor_add_timer+0x44>
 800db74:	b538      	push	{r3, r4, r5, lr}
 800db76:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800db7a:	4293      	cmp	r3, r2
 800db7c:	4604      	mov	r4, r0
 800db7e:	d301      	bcc.n	800db84 <rclc_executor_add_timer+0x14>
 800db80:	2001      	movs	r0, #1
 800db82:	bd38      	pop	{r3, r4, r5, pc}
 800db84:	6840      	ldr	r0, [r0, #4]
 800db86:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800db8a:	019d      	lsls	r5, r3, #6
 800db8c:	6051      	str	r1, [r2, #4]
 800db8e:	2102      	movs	r1, #2
 800db90:	5341      	strh	r1, [r0, r5]
 800db92:	3301      	adds	r3, #1
 800db94:	2000      	movs	r0, #0
 800db96:	2101      	movs	r1, #1
 800db98:	f104 0514 	add.w	r5, r4, #20
 800db9c:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800db9e:	8711      	strh	r1, [r2, #56]	@ 0x38
 800dba0:	4628      	mov	r0, r5
 800dba2:	60e3      	str	r3, [r4, #12]
 800dba4:	f007 fc88 	bl	80154b8 <rcl_wait_set_is_valid>
 800dba8:	b930      	cbnz	r0, 800dbb8 <rclc_executor_add_timer+0x48>
 800dbaa:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800dbac:	3301      	adds	r3, #1
 800dbae:	2000      	movs	r0, #0
 800dbb0:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800dbb2:	bd38      	pop	{r3, r4, r5, pc}
 800dbb4:	200b      	movs	r0, #11
 800dbb6:	4770      	bx	lr
 800dbb8:	4628      	mov	r0, r5
 800dbba:	f007 fc83 	bl	80154c4 <rcl_wait_set_fini>
 800dbbe:	2800      	cmp	r0, #0
 800dbc0:	d0f3      	beq.n	800dbaa <rclc_executor_add_timer+0x3a>
 800dbc2:	bd38      	pop	{r3, r4, r5, pc}

0800dbc4 <rclc_executor_prepare>:
 800dbc4:	2800      	cmp	r0, #0
 800dbc6:	d044      	beq.n	800dc52 <rclc_executor_prepare+0x8e>
 800dbc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dbca:	f100 0514 	add.w	r5, r0, #20
 800dbce:	b09b      	sub	sp, #108	@ 0x6c
 800dbd0:	4604      	mov	r4, r0
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	f007 fc70 	bl	80154b8 <rcl_wait_set_is_valid>
 800dbd8:	b110      	cbz	r0, 800dbe0 <rclc_executor_prepare+0x1c>
 800dbda:	2000      	movs	r0, #0
 800dbdc:	b01b      	add	sp, #108	@ 0x6c
 800dbde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbe0:	4628      	mov	r0, r5
 800dbe2:	f007 fc6f 	bl	80154c4 <rcl_wait_set_fini>
 800dbe6:	2800      	cmp	r0, #0
 800dbe8:	d130      	bne.n	800dc4c <rclc_executor_prepare+0x88>
 800dbea:	a80c      	add	r0, sp, #48	@ 0x30
 800dbec:	f007 fc50 	bl	8015490 <rcl_get_zero_initialized_wait_set>
 800dbf0:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800dbf4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dbf8:	46ae      	mov	lr, r5
 800dbfa:	6927      	ldr	r7, [r4, #16]
 800dbfc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800dc00:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dc04:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800dc08:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dc0c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800dc10:	f8dc 3000 	ldr.w	r3, [ip]
 800dc14:	f8ce 3000 	str.w	r3, [lr]
 800dc18:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800dc1a:	ae04      	add	r6, sp, #16
 800dc1c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	6822      	ldr	r2, [r4, #0]
 800dc22:	6033      	str	r3, [r6, #0]
 800dc24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc26:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800dc28:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800dc2c:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800dc30:	e9cd 2100 	strd	r2, r1, [sp]
 800dc34:	4628      	mov	r0, r5
 800dc36:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800dc38:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800dc3a:	f007 ff41 	bl	8015ac0 <rcl_wait_set_init>
 800dc3e:	2800      	cmp	r0, #0
 800dc40:	d0cc      	beq.n	800dbdc <rclc_executor_prepare+0x18>
 800dc42:	900b      	str	r0, [sp, #44]	@ 0x2c
 800dc44:	f000 fc38 	bl	800e4b8 <rcutils_reset_error>
 800dc48:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800dc4a:	e7c7      	b.n	800dbdc <rclc_executor_prepare+0x18>
 800dc4c:	f000 fc34 	bl	800e4b8 <rcutils_reset_error>
 800dc50:	e7cb      	b.n	800dbea <rclc_executor_prepare+0x26>
 800dc52:	200b      	movs	r0, #11
 800dc54:	4770      	bx	lr
 800dc56:	bf00      	nop

0800dc58 <rclc_executor_spin_some.part.0>:
 800dc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	f100 0614 	add.w	r6, r0, #20
 800dc60:	b083      	sub	sp, #12
 800dc62:	4691      	mov	r9, r2
 800dc64:	4698      	mov	r8, r3
 800dc66:	4605      	mov	r5, r0
 800dc68:	f7ff ffac 	bl	800dbc4 <rclc_executor_prepare>
 800dc6c:	4630      	mov	r0, r6
 800dc6e:	f007 fcf5 	bl	801565c <rcl_wait_set_clear>
 800dc72:	4607      	mov	r7, r0
 800dc74:	2800      	cmp	r0, #0
 800dc76:	f040 80ed 	bne.w	800de54 <rclc_executor_spin_some.part.0+0x1fc>
 800dc7a:	68ab      	ldr	r3, [r5, #8]
 800dc7c:	4604      	mov	r4, r0
 800dc7e:	b303      	cbz	r3, 800dcc2 <rclc_executor_spin_some.part.0+0x6a>
 800dc80:	6869      	ldr	r1, [r5, #4]
 800dc82:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800dc86:	01a2      	lsls	r2, r4, #6
 800dc88:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800dc8c:	b1cb      	cbz	r3, 800dcc2 <rclc_executor_spin_some.part.0+0x6a>
 800dc8e:	5c8b      	ldrb	r3, [r1, r2]
 800dc90:	2b0a      	cmp	r3, #10
 800dc92:	f200 80d8 	bhi.w	800de46 <rclc_executor_spin_some.part.0+0x1ee>
 800dc96:	e8df f003 	tbb	[pc, r3]
 800dc9a:	9c9c      	.short	0x9c9c
 800dc9c:	068c8ca7 	.word	0x068c8ca7
 800dca0:	bdc90606 	.word	0xbdc90606
 800dca4:	b2          	.byte	0xb2
 800dca5:	00          	.byte	0x00
 800dca6:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dcaa:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dcae:	4630      	mov	r0, r6
 800dcb0:	f008 f81c 	bl	8015cec <rcl_wait_set_add_service>
 800dcb4:	2800      	cmp	r0, #0
 800dcb6:	f040 8086 	bne.w	800ddc6 <rclc_executor_spin_some.part.0+0x16e>
 800dcba:	68ab      	ldr	r3, [r5, #8]
 800dcbc:	3401      	adds	r4, #1
 800dcbe:	429c      	cmp	r4, r3
 800dcc0:	d3de      	bcc.n	800dc80 <rclc_executor_spin_some.part.0+0x28>
 800dcc2:	4643      	mov	r3, r8
 800dcc4:	464a      	mov	r2, r9
 800dcc6:	4630      	mov	r0, r6
 800dcc8:	f008 f83e 	bl	8015d48 <rcl_wait>
 800dccc:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	f000 80c7 	beq.w	800de64 <rclc_executor_spin_some.part.0+0x20c>
 800dcd6:	2b01      	cmp	r3, #1
 800dcd8:	f040 80b5 	bne.w	800de46 <rclc_executor_spin_some.part.0+0x1ee>
 800dcdc:	68ab      	ldr	r3, [r5, #8]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	f000 8159 	beq.w	800df96 <rclc_executor_spin_some.part.0+0x33e>
 800dce4:	2400      	movs	r4, #0
 800dce6:	46a0      	mov	r8, r4
 800dce8:	f240 1991 	movw	r9, #401	@ 0x191
 800dcec:	e00a      	b.n	800dd04 <rclc_executor_spin_some.part.0+0xac>
 800dcee:	f7ff fb1d 	bl	800d32c <_rclc_check_for_new_data>
 800dcf2:	4604      	mov	r4, r0
 800dcf4:	b110      	cbz	r0, 800dcfc <rclc_executor_spin_some.part.0+0xa4>
 800dcf6:	4548      	cmp	r0, r9
 800dcf8:	f040 80b2 	bne.w	800de60 <rclc_executor_spin_some.part.0+0x208>
 800dcfc:	68ab      	ldr	r3, [r5, #8]
 800dcfe:	4598      	cmp	r8, r3
 800dd00:	f080 8126 	bcs.w	800df50 <rclc_executor_spin_some.part.0+0x2f8>
 800dd04:	686a      	ldr	r2, [r5, #4]
 800dd06:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800dd0a:	4631      	mov	r1, r6
 800dd0c:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800dd10:	f108 0801 	add.w	r8, r8, #1
 800dd14:	f1bc 0f00 	cmp.w	ip, #0
 800dd18:	d1e9      	bne.n	800dcee <rclc_executor_spin_some.part.0+0x96>
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	4610      	mov	r0, r2
 800dd1e:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800dd22:	4798      	blx	r3
 800dd24:	2800      	cmp	r0, #0
 800dd26:	f000 809b 	beq.w	800de60 <rclc_executor_spin_some.part.0+0x208>
 800dd2a:	68ab      	ldr	r3, [r5, #8]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	f000 8097 	beq.w	800de60 <rclc_executor_spin_some.part.0+0x208>
 800dd32:	f04f 0800 	mov.w	r8, #0
 800dd36:	f240 1991 	movw	r9, #401	@ 0x191
 800dd3a:	e009      	b.n	800dd50 <rclc_executor_spin_some.part.0+0xf8>
 800dd3c:	f7ff fb44 	bl	800d3c8 <_rclc_take_new_data>
 800dd40:	4604      	mov	r4, r0
 800dd42:	b110      	cbz	r0, 800dd4a <rclc_executor_spin_some.part.0+0xf2>
 800dd44:	4548      	cmp	r0, r9
 800dd46:	f040 808b 	bne.w	800de60 <rclc_executor_spin_some.part.0+0x208>
 800dd4a:	68ab      	ldr	r3, [r5, #8]
 800dd4c:	4598      	cmp	r8, r3
 800dd4e:	d209      	bcs.n	800dd64 <rclc_executor_spin_some.part.0+0x10c>
 800dd50:	6868      	ldr	r0, [r5, #4]
 800dd52:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800dd56:	4631      	mov	r1, r6
 800dd58:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800dd5c:	f108 0801 	add.w	r8, r8, #1
 800dd60:	2a00      	cmp	r2, #0
 800dd62:	d1eb      	bne.n	800dd3c <rclc_executor_spin_some.part.0+0xe4>
 800dd64:	2600      	movs	r6, #0
 800dd66:	b97b      	cbnz	r3, 800dd88 <rclc_executor_spin_some.part.0+0x130>
 800dd68:	e07a      	b.n	800de60 <rclc_executor_spin_some.part.0+0x208>
 800dd6a:	f812 200c 	ldrb.w	r2, [r2, ip]
 800dd6e:	2a08      	cmp	r2, #8
 800dd70:	f000 80fd 	beq.w	800df6e <rclc_executor_spin_some.part.0+0x316>
 800dd74:	2a09      	cmp	r2, #9
 800dd76:	f000 80ef 	beq.w	800df58 <rclc_executor_spin_some.part.0+0x300>
 800dd7a:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800dd7e:	b98a      	cbnz	r2, 800dda4 <rclc_executor_spin_some.part.0+0x14c>
 800dd80:	3601      	adds	r6, #1
 800dd82:	429e      	cmp	r6, r3
 800dd84:	d262      	bcs.n	800de4c <rclc_executor_spin_some.part.0+0x1f4>
 800dd86:	2400      	movs	r4, #0
 800dd88:	686a      	ldr	r2, [r5, #4]
 800dd8a:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800dd8e:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800dd92:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800dd96:	2900      	cmp	r1, #0
 800dd98:	d062      	beq.n	800de60 <rclc_executor_spin_some.part.0+0x208>
 800dd9a:	7841      	ldrb	r1, [r0, #1]
 800dd9c:	2900      	cmp	r1, #0
 800dd9e:	d0e4      	beq.n	800dd6a <rclc_executor_spin_some.part.0+0x112>
 800dda0:	2901      	cmp	r1, #1
 800dda2:	d1ed      	bne.n	800dd80 <rclc_executor_spin_some.part.0+0x128>
 800dda4:	f7ff fc84 	bl	800d6b0 <_rclc_execute.part.0>
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	f040 80b6 	bne.w	800df1a <rclc_executor_spin_some.part.0+0x2c2>
 800ddae:	68ab      	ldr	r3, [r5, #8]
 800ddb0:	e7e6      	b.n	800dd80 <rclc_executor_spin_some.part.0+0x128>
 800ddb2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ddb6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ddba:	4630      	mov	r0, r6
 800ddbc:	f007 ff6a 	bl	8015c94 <rcl_wait_set_add_client>
 800ddc0:	2800      	cmp	r0, #0
 800ddc2:	f43f af7a 	beq.w	800dcba <rclc_executor_spin_some.part.0+0x62>
 800ddc6:	9001      	str	r0, [sp, #4]
 800ddc8:	f000 fb76 	bl	800e4b8 <rcutils_reset_error>
 800ddcc:	9801      	ldr	r0, [sp, #4]
 800ddce:	4607      	mov	r7, r0
 800ddd0:	e03c      	b.n	800de4c <rclc_executor_spin_some.part.0+0x1f4>
 800ddd2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ddd6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ddda:	4630      	mov	r0, r6
 800dddc:	f007 fc12 	bl	8015604 <rcl_wait_set_add_subscription>
 800dde0:	2800      	cmp	r0, #0
 800dde2:	f43f af6a 	beq.w	800dcba <rclc_executor_spin_some.part.0+0x62>
 800dde6:	e7ee      	b.n	800ddc6 <rclc_executor_spin_some.part.0+0x16e>
 800dde8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ddec:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ddf0:	4630      	mov	r0, r6
 800ddf2:	f007 ff1f 	bl	8015c34 <rcl_wait_set_add_timer>
 800ddf6:	2800      	cmp	r0, #0
 800ddf8:	f43f af5f 	beq.w	800dcba <rclc_executor_spin_some.part.0+0x62>
 800ddfc:	e7e3      	b.n	800ddc6 <rclc_executor_spin_some.part.0+0x16e>
 800ddfe:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800de02:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800de06:	4630      	mov	r0, r6
 800de08:	f007 fee8 	bl	8015bdc <rcl_wait_set_add_guard_condition>
 800de0c:	2800      	cmp	r0, #0
 800de0e:	f43f af54 	beq.w	800dcba <rclc_executor_spin_some.part.0+0x62>
 800de12:	e7d8      	b.n	800ddc6 <rclc_executor_spin_some.part.0+0x16e>
 800de14:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800de18:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800de1c:	3110      	adds	r1, #16
 800de1e:	4630      	mov	r0, r6
 800de20:	f008 fc6a 	bl	80166f8 <rcl_action_wait_set_add_action_server>
 800de24:	2800      	cmp	r0, #0
 800de26:	f43f af48 	beq.w	800dcba <rclc_executor_spin_some.part.0+0x62>
 800de2a:	e7cc      	b.n	800ddc6 <rclc_executor_spin_some.part.0+0x16e>
 800de2c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800de30:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800de34:	3110      	adds	r1, #16
 800de36:	2300      	movs	r3, #0
 800de38:	4630      	mov	r0, r6
 800de3a:	f008 fa35 	bl	80162a8 <rcl_action_wait_set_add_action_client>
 800de3e:	2800      	cmp	r0, #0
 800de40:	f43f af3b 	beq.w	800dcba <rclc_executor_spin_some.part.0+0x62>
 800de44:	e7bf      	b.n	800ddc6 <rclc_executor_spin_some.part.0+0x16e>
 800de46:	f000 fb37 	bl	800e4b8 <rcutils_reset_error>
 800de4a:	2701      	movs	r7, #1
 800de4c:	4638      	mov	r0, r7
 800de4e:	b003      	add	sp, #12
 800de50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de54:	f000 fb30 	bl	800e4b8 <rcutils_reset_error>
 800de58:	4638      	mov	r0, r7
 800de5a:	b003      	add	sp, #12
 800de5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de60:	4627      	mov	r7, r4
 800de62:	e7f3      	b.n	800de4c <rclc_executor_spin_some.part.0+0x1f4>
 800de64:	68ab      	ldr	r3, [r5, #8]
 800de66:	2b00      	cmp	r3, #0
 800de68:	f000 8092 	beq.w	800df90 <rclc_executor_spin_some.part.0+0x338>
 800de6c:	2400      	movs	r4, #0
 800de6e:	46a0      	mov	r8, r4
 800de70:	f240 1991 	movw	r9, #401	@ 0x191
 800de74:	e008      	b.n	800de88 <rclc_executor_spin_some.part.0+0x230>
 800de76:	f7ff fa59 	bl	800d32c <_rclc_check_for_new_data>
 800de7a:	4604      	mov	r4, r0
 800de7c:	b108      	cbz	r0, 800de82 <rclc_executor_spin_some.part.0+0x22a>
 800de7e:	4548      	cmp	r0, r9
 800de80:	d1ee      	bne.n	800de60 <rclc_executor_spin_some.part.0+0x208>
 800de82:	68ab      	ldr	r3, [r5, #8]
 800de84:	4598      	cmp	r8, r3
 800de86:	d265      	bcs.n	800df54 <rclc_executor_spin_some.part.0+0x2fc>
 800de88:	686a      	ldr	r2, [r5, #4]
 800de8a:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800de8e:	4631      	mov	r1, r6
 800de90:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800de94:	f108 0801 	add.w	r8, r8, #1
 800de98:	f1bc 0f00 	cmp.w	ip, #0
 800de9c:	d1eb      	bne.n	800de76 <rclc_executor_spin_some.part.0+0x21e>
 800de9e:	4619      	mov	r1, r3
 800dea0:	4610      	mov	r0, r2
 800dea2:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800dea6:	4798      	blx	r3
 800dea8:	2800      	cmp	r0, #0
 800deaa:	d0d9      	beq.n	800de60 <rclc_executor_spin_some.part.0+0x208>
 800deac:	68ab      	ldr	r3, [r5, #8]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d0d6      	beq.n	800de60 <rclc_executor_spin_some.part.0+0x208>
 800deb2:	f04f 0800 	mov.w	r8, #0
 800deb6:	f240 1991 	movw	r9, #401	@ 0x191
 800deba:	f240 2a59 	movw	sl, #601	@ 0x259
 800debe:	e00e      	b.n	800dede <rclc_executor_spin_some.part.0+0x286>
 800dec0:	f813 300b 	ldrb.w	r3, [r3, fp]
 800dec4:	2b08      	cmp	r3, #8
 800dec6:	d033      	beq.n	800df30 <rclc_executor_spin_some.part.0+0x2d8>
 800dec8:	2b09      	cmp	r3, #9
 800deca:	d028      	beq.n	800df1e <rclc_executor_spin_some.part.0+0x2c6>
 800decc:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800ded0:	b9fb      	cbnz	r3, 800df12 <rclc_executor_spin_some.part.0+0x2ba>
 800ded2:	68ab      	ldr	r3, [r5, #8]
 800ded4:	f108 0801 	add.w	r8, r8, #1
 800ded8:	4598      	cmp	r8, r3
 800deda:	d2b7      	bcs.n	800de4c <rclc_executor_spin_some.part.0+0x1f4>
 800dedc:	2400      	movs	r4, #0
 800dede:	6868      	ldr	r0, [r5, #4]
 800dee0:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800dee4:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800dee8:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800deec:	2b00      	cmp	r3, #0
 800deee:	d0b7      	beq.n	800de60 <rclc_executor_spin_some.part.0+0x208>
 800def0:	4631      	mov	r1, r6
 800def2:	f7ff fa69 	bl	800d3c8 <_rclc_take_new_data>
 800def6:	b118      	cbz	r0, 800df00 <rclc_executor_spin_some.part.0+0x2a8>
 800def8:	4548      	cmp	r0, r9
 800defa:	d001      	beq.n	800df00 <rclc_executor_spin_some.part.0+0x2a8>
 800defc:	4550      	cmp	r0, sl
 800defe:	d10c      	bne.n	800df1a <rclc_executor_spin_some.part.0+0x2c2>
 800df00:	686b      	ldr	r3, [r5, #4]
 800df02:	eb13 000b 	adds.w	r0, r3, fp
 800df06:	d021      	beq.n	800df4c <rclc_executor_spin_some.part.0+0x2f4>
 800df08:	7842      	ldrb	r2, [r0, #1]
 800df0a:	2a00      	cmp	r2, #0
 800df0c:	d0d8      	beq.n	800dec0 <rclc_executor_spin_some.part.0+0x268>
 800df0e:	2a01      	cmp	r2, #1
 800df10:	d1df      	bne.n	800ded2 <rclc_executor_spin_some.part.0+0x27a>
 800df12:	f7ff fbcd 	bl	800d6b0 <_rclc_execute.part.0>
 800df16:	2800      	cmp	r0, #0
 800df18:	d0db      	beq.n	800ded2 <rclc_executor_spin_some.part.0+0x27a>
 800df1a:	4607      	mov	r7, r0
 800df1c:	e796      	b.n	800de4c <rclc_executor_spin_some.part.0+0x1f4>
 800df1e:	6843      	ldr	r3, [r0, #4]
 800df20:	6a1a      	ldr	r2, [r3, #32]
 800df22:	2a00      	cmp	r2, #0
 800df24:	d1f5      	bne.n	800df12 <rclc_executor_spin_some.part.0+0x2ba>
 800df26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d0d1      	beq.n	800ded2 <rclc_executor_spin_some.part.0+0x27a>
 800df2e:	e7f0      	b.n	800df12 <rclc_executor_spin_some.part.0+0x2ba>
 800df30:	6843      	ldr	r3, [r0, #4]
 800df32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800df34:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800df38:	d1eb      	bne.n	800df12 <rclc_executor_spin_some.part.0+0x2ba>
 800df3a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800df3e:	2a00      	cmp	r2, #0
 800df40:	d1e7      	bne.n	800df12 <rclc_executor_spin_some.part.0+0x2ba>
 800df42:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800df46:	2b00      	cmp	r3, #0
 800df48:	d0c3      	beq.n	800ded2 <rclc_executor_spin_some.part.0+0x27a>
 800df4a:	e7e2      	b.n	800df12 <rclc_executor_spin_some.part.0+0x2ba>
 800df4c:	270b      	movs	r7, #11
 800df4e:	e77d      	b.n	800de4c <rclc_executor_spin_some.part.0+0x1f4>
 800df50:	686a      	ldr	r2, [r5, #4]
 800df52:	e6e2      	b.n	800dd1a <rclc_executor_spin_some.part.0+0xc2>
 800df54:	686a      	ldr	r2, [r5, #4]
 800df56:	e7a2      	b.n	800de9e <rclc_executor_spin_some.part.0+0x246>
 800df58:	6842      	ldr	r2, [r0, #4]
 800df5a:	6a11      	ldr	r1, [r2, #32]
 800df5c:	2900      	cmp	r1, #0
 800df5e:	f47f af21 	bne.w	800dda4 <rclc_executor_spin_some.part.0+0x14c>
 800df62:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800df66:	2a00      	cmp	r2, #0
 800df68:	f43f af0a 	beq.w	800dd80 <rclc_executor_spin_some.part.0+0x128>
 800df6c:	e71a      	b.n	800dda4 <rclc_executor_spin_some.part.0+0x14c>
 800df6e:	6842      	ldr	r2, [r0, #4]
 800df70:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800df72:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800df76:	f47f af15 	bne.w	800dda4 <rclc_executor_spin_some.part.0+0x14c>
 800df7a:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800df7e:	2900      	cmp	r1, #0
 800df80:	f47f af10 	bne.w	800dda4 <rclc_executor_spin_some.part.0+0x14c>
 800df84:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800df88:	2a00      	cmp	r2, #0
 800df8a:	f43f aef9 	beq.w	800dd80 <rclc_executor_spin_some.part.0+0x128>
 800df8e:	e709      	b.n	800dda4 <rclc_executor_spin_some.part.0+0x14c>
 800df90:	686a      	ldr	r2, [r5, #4]
 800df92:	461c      	mov	r4, r3
 800df94:	e783      	b.n	800de9e <rclc_executor_spin_some.part.0+0x246>
 800df96:	686a      	ldr	r2, [r5, #4]
 800df98:	461c      	mov	r4, r3
 800df9a:	e6be      	b.n	800dd1a <rclc_executor_spin_some.part.0+0xc2>

0800df9c <rclc_executor_spin_some>:
 800df9c:	b190      	cbz	r0, 800dfc4 <rclc_executor_spin_some+0x28>
 800df9e:	b570      	push	{r4, r5, r6, lr}
 800dfa0:	4604      	mov	r4, r0
 800dfa2:	6800      	ldr	r0, [r0, #0]
 800dfa4:	4616      	mov	r6, r2
 800dfa6:	461d      	mov	r5, r3
 800dfa8:	f7fe f910 	bl	800c1cc <rcl_context_is_valid>
 800dfac:	b130      	cbz	r0, 800dfbc <rclc_executor_spin_some+0x20>
 800dfae:	4632      	mov	r2, r6
 800dfb0:	462b      	mov	r3, r5
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dfb8:	f7ff be4e 	b.w	800dc58 <rclc_executor_spin_some.part.0>
 800dfbc:	f000 fa7c 	bl	800e4b8 <rcutils_reset_error>
 800dfc0:	2001      	movs	r0, #1
 800dfc2:	bd70      	pop	{r4, r5, r6, pc}
 800dfc4:	200b      	movs	r0, #11
 800dfc6:	4770      	bx	lr

0800dfc8 <rclc_executor_handle_counters_zero_init>:
 800dfc8:	b130      	cbz	r0, 800dfd8 <rclc_executor_handle_counters_zero_init+0x10>
 800dfca:	b508      	push	{r3, lr}
 800dfcc:	2220      	movs	r2, #32
 800dfce:	2100      	movs	r1, #0
 800dfd0:	f00b fcf0 	bl	80199b4 <memset>
 800dfd4:	2000      	movs	r0, #0
 800dfd6:	bd08      	pop	{r3, pc}
 800dfd8:	200b      	movs	r0, #11
 800dfda:	4770      	bx	lr
 800dfdc:	0000      	movs	r0, r0
	...

0800dfe0 <rclc_executor_handle_init>:
 800dfe0:	b168      	cbz	r0, 800dffe <rclc_executor_handle_init+0x1e>
 800dfe2:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800e008 <rclc_executor_handle_init+0x28>
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	220b      	movs	r2, #11
 800dfea:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800dfee:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800dff2:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800dff6:	8002      	strh	r2, [r0, #0]
 800dff8:	8703      	strh	r3, [r0, #56]	@ 0x38
 800dffa:	4618      	mov	r0, r3
 800dffc:	4770      	bx	lr
 800dffe:	200b      	movs	r0, #11
 800e000:	4770      	bx	lr
 800e002:	bf00      	nop
 800e004:	f3af 8000 	nop.w
	...

0800e010 <rclc_support_init_with_options>:
 800e010:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e014:	b083      	sub	sp, #12
 800e016:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e018:	b340      	cbz	r0, 800e06c <rclc_support_init_with_options+0x5c>
 800e01a:	461d      	mov	r5, r3
 800e01c:	b333      	cbz	r3, 800e06c <rclc_support_init_with_options+0x5c>
 800e01e:	b32e      	cbz	r6, 800e06c <rclc_support_init_with_options+0x5c>
 800e020:	46e9      	mov	r9, sp
 800e022:	4604      	mov	r4, r0
 800e024:	4648      	mov	r0, r9
 800e026:	460f      	mov	r7, r1
 800e028:	4690      	mov	r8, r2
 800e02a:	f7fe f8c5 	bl	800c1b8 <rcl_get_zero_initialized_context>
 800e02e:	e899 0003 	ldmia.w	r9, {r0, r1}
 800e032:	462a      	mov	r2, r5
 800e034:	e884 0003 	stmia.w	r4, {r0, r1}
 800e038:	4623      	mov	r3, r4
 800e03a:	4641      	mov	r1, r8
 800e03c:	4638      	mov	r0, r7
 800e03e:	f006 fe5b 	bl	8014cf8 <rcl_init>
 800e042:	4605      	mov	r5, r0
 800e044:	b960      	cbnz	r0, 800e060 <rclc_support_init_with_options+0x50>
 800e046:	60a6      	str	r6, [r4, #8]
 800e048:	4632      	mov	r2, r6
 800e04a:	f104 010c 	add.w	r1, r4, #12
 800e04e:	2003      	movs	r0, #3
 800e050:	f007 f8a8 	bl	80151a4 <rcl_clock_init>
 800e054:	4605      	mov	r5, r0
 800e056:	b918      	cbnz	r0, 800e060 <rclc_support_init_with_options+0x50>
 800e058:	4628      	mov	r0, r5
 800e05a:	b003      	add	sp, #12
 800e05c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e060:	f000 fa2a 	bl	800e4b8 <rcutils_reset_error>
 800e064:	4628      	mov	r0, r5
 800e066:	b003      	add	sp, #12
 800e068:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e06c:	250b      	movs	r5, #11
 800e06e:	4628      	mov	r0, r5
 800e070:	b003      	add	sp, #12
 800e072:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e076:	bf00      	nop

0800e078 <rclc_support_fini>:
 800e078:	b538      	push	{r3, r4, r5, lr}
 800e07a:	b320      	cbz	r0, 800e0c6 <rclc_support_fini+0x4e>
 800e07c:	4604      	mov	r4, r0
 800e07e:	300c      	adds	r0, #12
 800e080:	f007 f908 	bl	8015294 <rcl_clock_fini>
 800e084:	4605      	mov	r5, r0
 800e086:	b948      	cbnz	r0, 800e09c <rclc_support_fini+0x24>
 800e088:	4620      	mov	r0, r4
 800e08a:	f006 ff23 	bl	8014ed4 <rcl_shutdown>
 800e08e:	b968      	cbnz	r0, 800e0ac <rclc_support_fini+0x34>
 800e090:	4620      	mov	r0, r4
 800e092:	f7fe f907 	bl	800c2a4 <rcl_context_fini>
 800e096:	b988      	cbnz	r0, 800e0bc <rclc_support_fini+0x44>
 800e098:	4628      	mov	r0, r5
 800e09a:	bd38      	pop	{r3, r4, r5, pc}
 800e09c:	f000 fa0c 	bl	800e4b8 <rcutils_reset_error>
 800e0a0:	4620      	mov	r0, r4
 800e0a2:	2501      	movs	r5, #1
 800e0a4:	f006 ff16 	bl	8014ed4 <rcl_shutdown>
 800e0a8:	2800      	cmp	r0, #0
 800e0aa:	d0f1      	beq.n	800e090 <rclc_support_fini+0x18>
 800e0ac:	f000 fa04 	bl	800e4b8 <rcutils_reset_error>
 800e0b0:	4620      	mov	r0, r4
 800e0b2:	2501      	movs	r5, #1
 800e0b4:	f7fe f8f6 	bl	800c2a4 <rcl_context_fini>
 800e0b8:	2800      	cmp	r0, #0
 800e0ba:	d0ed      	beq.n	800e098 <rclc_support_fini+0x20>
 800e0bc:	2501      	movs	r5, #1
 800e0be:	f000 f9fb 	bl	800e4b8 <rcutils_reset_error>
 800e0c2:	4628      	mov	r0, r5
 800e0c4:	bd38      	pop	{r3, r4, r5, pc}
 800e0c6:	250b      	movs	r5, #11
 800e0c8:	4628      	mov	r0, r5
 800e0ca:	bd38      	pop	{r3, r4, r5, pc}

0800e0cc <rclc_node_init_default>:
 800e0cc:	b3b8      	cbz	r0, 800e13e <rclc_node_init_default+0x72>
 800e0ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e0d2:	460d      	mov	r5, r1
 800e0d4:	b0a1      	sub	sp, #132	@ 0x84
 800e0d6:	b329      	cbz	r1, 800e124 <rclc_node_init_default+0x58>
 800e0d8:	4616      	mov	r6, r2
 800e0da:	b31a      	cbz	r2, 800e124 <rclc_node_init_default+0x58>
 800e0dc:	461f      	mov	r7, r3
 800e0de:	b30b      	cbz	r3, 800e124 <rclc_node_init_default+0x58>
 800e0e0:	f10d 0810 	add.w	r8, sp, #16
 800e0e4:	4604      	mov	r4, r0
 800e0e6:	4640      	mov	r0, r8
 800e0e8:	f7fe f9f6 	bl	800c4d8 <rcl_get_zero_initialized_node>
 800e0ec:	e898 0003 	ldmia.w	r8, {r0, r1}
 800e0f0:	f10d 0918 	add.w	r9, sp, #24
 800e0f4:	e884 0003 	stmia.w	r4, {r0, r1}
 800e0f8:	4648      	mov	r0, r9
 800e0fa:	f7fe fb97 	bl	800c82c <rcl_node_get_default_options>
 800e0fe:	4640      	mov	r0, r8
 800e100:	f7fe f9ea 	bl	800c4d8 <rcl_get_zero_initialized_node>
 800e104:	f8cd 9000 	str.w	r9, [sp]
 800e108:	e898 0003 	ldmia.w	r8, {r0, r1}
 800e10c:	463b      	mov	r3, r7
 800e10e:	e884 0003 	stmia.w	r4, {r0, r1}
 800e112:	4632      	mov	r2, r6
 800e114:	4629      	mov	r1, r5
 800e116:	4620      	mov	r0, r4
 800e118:	f7fe f9e8 	bl	800c4ec <rcl_node_init>
 800e11c:	b930      	cbnz	r0, 800e12c <rclc_node_init_default+0x60>
 800e11e:	b021      	add	sp, #132	@ 0x84
 800e120:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e124:	200b      	movs	r0, #11
 800e126:	b021      	add	sp, #132	@ 0x84
 800e128:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e12c:	9003      	str	r0, [sp, #12]
 800e12e:	f000 f9c3 	bl	800e4b8 <rcutils_reset_error>
 800e132:	f000 f9c1 	bl	800e4b8 <rcutils_reset_error>
 800e136:	9803      	ldr	r0, [sp, #12]
 800e138:	b021      	add	sp, #132	@ 0x84
 800e13a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e13e:	200b      	movs	r0, #11
 800e140:	4770      	bx	lr
 800e142:	bf00      	nop

0800e144 <rclc_publisher_init_default>:
 800e144:	b368      	cbz	r0, 800e1a2 <rclc_publisher_init_default+0x5e>
 800e146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e14a:	460d      	mov	r5, r1
 800e14c:	b0a0      	sub	sp, #128	@ 0x80
 800e14e:	b321      	cbz	r1, 800e19a <rclc_publisher_init_default+0x56>
 800e150:	4616      	mov	r6, r2
 800e152:	b312      	cbz	r2, 800e19a <rclc_publisher_init_default+0x56>
 800e154:	461f      	mov	r7, r3
 800e156:	b303      	cbz	r3, 800e19a <rclc_publisher_init_default+0x56>
 800e158:	4604      	mov	r4, r0
 800e15a:	f7fe fb93 	bl	800c884 <rcl_get_zero_initialized_publisher>
 800e15e:	f10d 0810 	add.w	r8, sp, #16
 800e162:	6020      	str	r0, [r4, #0]
 800e164:	4640      	mov	r0, r8
 800e166:	f7fe fc55 	bl	800ca14 <rcl_publisher_get_default_options>
 800e16a:	490f      	ldr	r1, [pc, #60]	@ (800e1a8 <rclc_publisher_init_default+0x64>)
 800e16c:	2250      	movs	r2, #80	@ 0x50
 800e16e:	4640      	mov	r0, r8
 800e170:	f00b fce9 	bl	8019b46 <memcpy>
 800e174:	f8cd 8000 	str.w	r8, [sp]
 800e178:	463b      	mov	r3, r7
 800e17a:	4632      	mov	r2, r6
 800e17c:	4629      	mov	r1, r5
 800e17e:	4620      	mov	r0, r4
 800e180:	f7fe fb86 	bl	800c890 <rcl_publisher_init>
 800e184:	b910      	cbnz	r0, 800e18c <rclc_publisher_init_default+0x48>
 800e186:	b020      	add	sp, #128	@ 0x80
 800e188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e18c:	9003      	str	r0, [sp, #12]
 800e18e:	f000 f993 	bl	800e4b8 <rcutils_reset_error>
 800e192:	9803      	ldr	r0, [sp, #12]
 800e194:	b020      	add	sp, #128	@ 0x80
 800e196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e19a:	200b      	movs	r0, #11
 800e19c:	b020      	add	sp, #128	@ 0x80
 800e19e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1a2:	200b      	movs	r0, #11
 800e1a4:	4770      	bx	lr
 800e1a6:	bf00      	nop
 800e1a8:	0801b3b8 	.word	0x0801b3b8

0800e1ac <rclc_subscription_init_default>:
 800e1ac:	b368      	cbz	r0, 800e20a <rclc_subscription_init_default+0x5e>
 800e1ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1b2:	460d      	mov	r5, r1
 800e1b4:	b0a0      	sub	sp, #128	@ 0x80
 800e1b6:	b321      	cbz	r1, 800e202 <rclc_subscription_init_default+0x56>
 800e1b8:	4616      	mov	r6, r2
 800e1ba:	b312      	cbz	r2, 800e202 <rclc_subscription_init_default+0x56>
 800e1bc:	461f      	mov	r7, r3
 800e1be:	b303      	cbz	r3, 800e202 <rclc_subscription_init_default+0x56>
 800e1c0:	4604      	mov	r4, r0
 800e1c2:	f7fe fca1 	bl	800cb08 <rcl_get_zero_initialized_subscription>
 800e1c6:	f10d 0810 	add.w	r8, sp, #16
 800e1ca:	6020      	str	r0, [r4, #0]
 800e1cc:	4640      	mov	r0, r8
 800e1ce:	f7fe fd9d 	bl	800cd0c <rcl_subscription_get_default_options>
 800e1d2:	490f      	ldr	r1, [pc, #60]	@ (800e210 <rclc_subscription_init_default+0x64>)
 800e1d4:	2250      	movs	r2, #80	@ 0x50
 800e1d6:	4640      	mov	r0, r8
 800e1d8:	f00b fcb5 	bl	8019b46 <memcpy>
 800e1dc:	f8cd 8000 	str.w	r8, [sp]
 800e1e0:	463b      	mov	r3, r7
 800e1e2:	4632      	mov	r2, r6
 800e1e4:	4629      	mov	r1, r5
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	f7fe fc94 	bl	800cb14 <rcl_subscription_init>
 800e1ec:	b910      	cbnz	r0, 800e1f4 <rclc_subscription_init_default+0x48>
 800e1ee:	b020      	add	sp, #128	@ 0x80
 800e1f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1f4:	9003      	str	r0, [sp, #12]
 800e1f6:	f000 f95f 	bl	800e4b8 <rcutils_reset_error>
 800e1fa:	9803      	ldr	r0, [sp, #12]
 800e1fc:	b020      	add	sp, #128	@ 0x80
 800e1fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e202:	200b      	movs	r0, #11
 800e204:	b020      	add	sp, #128	@ 0x80
 800e206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e20a:	200b      	movs	r0, #11
 800e20c:	4770      	bx	lr
 800e20e:	bf00      	nop
 800e210:	0801b408 	.word	0x0801b408

0800e214 <rclc_timer_init_default>:
 800e214:	b360      	cbz	r0, 800e270 <rclc_timer_init_default+0x5c>
 800e216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e21a:	460e      	mov	r6, r1
 800e21c:	b08a      	sub	sp, #40	@ 0x28
 800e21e:	b319      	cbz	r1, 800e268 <rclc_timer_init_default+0x54>
 800e220:	4690      	mov	r8, r2
 800e222:	461f      	mov	r7, r3
 800e224:	4605      	mov	r5, r0
 800e226:	f7fe fea1 	bl	800cf6c <rcl_get_zero_initialized_timer>
 800e22a:	68b4      	ldr	r4, [r6, #8]
 800e22c:	6028      	str	r0, [r5, #0]
 800e22e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e230:	f10d 0c0c 	add.w	ip, sp, #12
 800e234:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e238:	6823      	ldr	r3, [r4, #0]
 800e23a:	f8cc 3000 	str.w	r3, [ip]
 800e23e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e240:	9302      	str	r3, [sp, #8]
 800e242:	e9cd 8700 	strd	r8, r7, [sp]
 800e246:	4628      	mov	r0, r5
 800e248:	4632      	mov	r2, r6
 800e24a:	f106 010c 	add.w	r1, r6, #12
 800e24e:	f7fe fe93 	bl	800cf78 <rcl_timer_init>
 800e252:	b910      	cbnz	r0, 800e25a <rclc_timer_init_default+0x46>
 800e254:	b00a      	add	sp, #40	@ 0x28
 800e256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e25a:	9009      	str	r0, [sp, #36]	@ 0x24
 800e25c:	f000 f92c 	bl	800e4b8 <rcutils_reset_error>
 800e260:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e262:	b00a      	add	sp, #40	@ 0x28
 800e264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e268:	200b      	movs	r0, #11
 800e26a:	b00a      	add	sp, #40	@ 0x28
 800e26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e270:	200b      	movs	r0, #11
 800e272:	4770      	bx	lr

0800e274 <__default_zero_allocate>:
 800e274:	f00a beae 	b.w	8018fd4 <calloc>

0800e278 <__default_reallocate>:
 800e278:	f00b b84c 	b.w	8019314 <realloc>

0800e27c <__default_deallocate>:
 800e27c:	f00a bf28 	b.w	80190d0 <free>

0800e280 <__default_allocate>:
 800e280:	f00a bf1e 	b.w	80190c0 <malloc>

0800e284 <rcutils_get_zero_initialized_allocator>:
 800e284:	b510      	push	{r4, lr}
 800e286:	4c05      	ldr	r4, [pc, #20]	@ (800e29c <rcutils_get_zero_initialized_allocator+0x18>)
 800e288:	4686      	mov	lr, r0
 800e28a:	4684      	mov	ip, r0
 800e28c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e28e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e292:	6823      	ldr	r3, [r4, #0]
 800e294:	f8cc 3000 	str.w	r3, [ip]
 800e298:	4670      	mov	r0, lr
 800e29a:	bd10      	pop	{r4, pc}
 800e29c:	0801b458 	.word	0x0801b458

0800e2a0 <rcutils_set_default_allocator>:
 800e2a0:	b1a8      	cbz	r0, 800e2ce <rcutils_set_default_allocator+0x2e>
 800e2a2:	6802      	ldr	r2, [r0, #0]
 800e2a4:	b1a2      	cbz	r2, 800e2d0 <rcutils_set_default_allocator+0x30>
 800e2a6:	6841      	ldr	r1, [r0, #4]
 800e2a8:	b1a1      	cbz	r1, 800e2d4 <rcutils_set_default_allocator+0x34>
 800e2aa:	b410      	push	{r4}
 800e2ac:	68c4      	ldr	r4, [r0, #12]
 800e2ae:	b164      	cbz	r4, 800e2ca <rcutils_set_default_allocator+0x2a>
 800e2b0:	6880      	ldr	r0, [r0, #8]
 800e2b2:	b138      	cbz	r0, 800e2c4 <rcutils_set_default_allocator+0x24>
 800e2b4:	4b08      	ldr	r3, [pc, #32]	@ (800e2d8 <rcutils_set_default_allocator+0x38>)
 800e2b6:	601a      	str	r2, [r3, #0]
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800e2be:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800e2c2:	2001      	movs	r0, #1
 800e2c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e2c8:	4770      	bx	lr
 800e2ca:	4620      	mov	r0, r4
 800e2cc:	e7fa      	b.n	800e2c4 <rcutils_set_default_allocator+0x24>
 800e2ce:	4770      	bx	lr
 800e2d0:	4610      	mov	r0, r2
 800e2d2:	4770      	bx	lr
 800e2d4:	4608      	mov	r0, r1
 800e2d6:	4770      	bx	lr
 800e2d8:	20000310 	.word	0x20000310

0800e2dc <rcutils_get_default_allocator>:
 800e2dc:	b510      	push	{r4, lr}
 800e2de:	4c05      	ldr	r4, [pc, #20]	@ (800e2f4 <rcutils_get_default_allocator+0x18>)
 800e2e0:	4686      	mov	lr, r0
 800e2e2:	4684      	mov	ip, r0
 800e2e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e2e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e2ea:	6823      	ldr	r3, [r4, #0]
 800e2ec:	f8cc 3000 	str.w	r3, [ip]
 800e2f0:	4670      	mov	r0, lr
 800e2f2:	bd10      	pop	{r4, pc}
 800e2f4:	20000310 	.word	0x20000310

0800e2f8 <rcutils_allocator_is_valid>:
 800e2f8:	b158      	cbz	r0, 800e312 <rcutils_allocator_is_valid+0x1a>
 800e2fa:	6803      	ldr	r3, [r0, #0]
 800e2fc:	b143      	cbz	r3, 800e310 <rcutils_allocator_is_valid+0x18>
 800e2fe:	6843      	ldr	r3, [r0, #4]
 800e300:	b133      	cbz	r3, 800e310 <rcutils_allocator_is_valid+0x18>
 800e302:	68c3      	ldr	r3, [r0, #12]
 800e304:	b123      	cbz	r3, 800e310 <rcutils_allocator_is_valid+0x18>
 800e306:	6880      	ldr	r0, [r0, #8]
 800e308:	3800      	subs	r0, #0
 800e30a:	bf18      	it	ne
 800e30c:	2001      	movne	r0, #1
 800e30e:	4770      	bx	lr
 800e310:	4618      	mov	r0, r3
 800e312:	4770      	bx	lr

0800e314 <__atomic_load_8>:
 800e314:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800e318:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800e31c:	4a15      	ldr	r2, [pc, #84]	@ (800e374 <__atomic_load_8+0x60>)
 800e31e:	4b16      	ldr	r3, [pc, #88]	@ (800e378 <__atomic_load_8+0x64>)
 800e320:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800e324:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800e328:	fb02 f101 	mul.w	r1, r2, r1
 800e32c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800e330:	fba3 2301 	umull	r2, r3, r3, r1
 800e334:	091b      	lsrs	r3, r3, #4
 800e336:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800e33a:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800e33e:	b4d0      	push	{r4, r6, r7}
 800e340:	4c0e      	ldr	r4, [pc, #56]	@ (800e37c <__atomic_load_8+0x68>)
 800e342:	1ac9      	subs	r1, r1, r3
 800e344:	1862      	adds	r2, r4, r1
 800e346:	f04f 0c01 	mov.w	ip, #1
 800e34a:	e8d2 3f4f 	ldrexb	r3, [r2]
 800e34e:	e8c2 cf46 	strexb	r6, ip, [r2]
 800e352:	2e00      	cmp	r6, #0
 800e354:	d1f9      	bne.n	800e34a <__atomic_load_8+0x36>
 800e356:	f3bf 8f5b 	dmb	ish
 800e35a:	b2db      	uxtb	r3, r3
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d1f4      	bne.n	800e34a <__atomic_load_8+0x36>
 800e360:	e9d0 6700 	ldrd	r6, r7, [r0]
 800e364:	f3bf 8f5b 	dmb	ish
 800e368:	5463      	strb	r3, [r4, r1]
 800e36a:	4630      	mov	r0, r6
 800e36c:	4639      	mov	r1, r7
 800e36e:	bcd0      	pop	{r4, r6, r7}
 800e370:	4770      	bx	lr
 800e372:	bf00      	nop
 800e374:	27d4eb2d 	.word	0x27d4eb2d
 800e378:	b21642c9 	.word	0xb21642c9
 800e37c:	2000cf10 	.word	0x2000cf10

0800e380 <__atomic_store_8>:
 800e380:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800e384:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800e388:	b570      	push	{r4, r5, r6, lr}
 800e38a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800e38e:	4c14      	ldr	r4, [pc, #80]	@ (800e3e0 <__atomic_store_8+0x60>)
 800e390:	4d14      	ldr	r5, [pc, #80]	@ (800e3e4 <__atomic_store_8+0x64>)
 800e392:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800e396:	fb04 f101 	mul.w	r1, r4, r1
 800e39a:	4c13      	ldr	r4, [pc, #76]	@ (800e3e8 <__atomic_store_8+0x68>)
 800e39c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800e3a0:	fba4 4e01 	umull	r4, lr, r4, r1
 800e3a4:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800e3a8:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 800e3ac:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 800e3b0:	eba1 0e0e 	sub.w	lr, r1, lr
 800e3b4:	eb05 0c0e 	add.w	ip, r5, lr
 800e3b8:	f04f 0401 	mov.w	r4, #1
 800e3bc:	e8dc 1f4f 	ldrexb	r1, [ip]
 800e3c0:	e8cc 4f46 	strexb	r6, r4, [ip]
 800e3c4:	2e00      	cmp	r6, #0
 800e3c6:	d1f9      	bne.n	800e3bc <__atomic_store_8+0x3c>
 800e3c8:	f3bf 8f5b 	dmb	ish
 800e3cc:	b2c9      	uxtb	r1, r1
 800e3ce:	2900      	cmp	r1, #0
 800e3d0:	d1f4      	bne.n	800e3bc <__atomic_store_8+0x3c>
 800e3d2:	e9c0 2300 	strd	r2, r3, [r0]
 800e3d6:	f3bf 8f5b 	dmb	ish
 800e3da:	f805 100e 	strb.w	r1, [r5, lr]
 800e3de:	bd70      	pop	{r4, r5, r6, pc}
 800e3e0:	27d4eb2d 	.word	0x27d4eb2d
 800e3e4:	2000cf10 	.word	0x2000cf10
 800e3e8:	b21642c9 	.word	0xb21642c9

0800e3ec <__atomic_exchange_8>:
 800e3ec:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 800e3f0:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 800e3f4:	4916      	ldr	r1, [pc, #88]	@ (800e450 <__atomic_exchange_8+0x64>)
 800e3f6:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 800e3fa:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 800e3fe:	fb01 fc0c 	mul.w	ip, r1, ip
 800e402:	4914      	ldr	r1, [pc, #80]	@ (800e454 <__atomic_exchange_8+0x68>)
 800e404:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 800e408:	b570      	push	{r4, r5, r6, lr}
 800e40a:	4605      	mov	r5, r0
 800e40c:	fba1 010c 	umull	r0, r1, r1, ip
 800e410:	0909      	lsrs	r1, r1, #4
 800e412:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800e416:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 800e41a:	4e0f      	ldr	r6, [pc, #60]	@ (800e458 <__atomic_exchange_8+0x6c>)
 800e41c:	ebac 0c01 	sub.w	ip, ip, r1
 800e420:	eb06 010c 	add.w	r1, r6, ip
 800e424:	f04f 0e01 	mov.w	lr, #1
 800e428:	e8d1 4f4f 	ldrexb	r4, [r1]
 800e42c:	e8c1 ef40 	strexb	r0, lr, [r1]
 800e430:	2800      	cmp	r0, #0
 800e432:	d1f9      	bne.n	800e428 <__atomic_exchange_8+0x3c>
 800e434:	f3bf 8f5b 	dmb	ish
 800e438:	b2e4      	uxtb	r4, r4
 800e43a:	2c00      	cmp	r4, #0
 800e43c:	d1f4      	bne.n	800e428 <__atomic_exchange_8+0x3c>
 800e43e:	e9d5 0100 	ldrd	r0, r1, [r5]
 800e442:	e9c5 2300 	strd	r2, r3, [r5]
 800e446:	f3bf 8f5b 	dmb	ish
 800e44a:	f806 400c 	strb.w	r4, [r6, ip]
 800e44e:	bd70      	pop	{r4, r5, r6, pc}
 800e450:	27d4eb2d 	.word	0x27d4eb2d
 800e454:	b21642c9 	.word	0xb21642c9
 800e458:	2000cf10 	.word	0x2000cf10

0800e45c <rcutils_get_env>:
 800e45c:	b168      	cbz	r0, 800e47a <rcutils_get_env+0x1e>
 800e45e:	b510      	push	{r4, lr}
 800e460:	460c      	mov	r4, r1
 800e462:	b129      	cbz	r1, 800e470 <rcutils_get_env+0x14>
 800e464:	f00a fde4 	bl	8019030 <getenv>
 800e468:	b120      	cbz	r0, 800e474 <rcutils_get_env+0x18>
 800e46a:	6020      	str	r0, [r4, #0]
 800e46c:	2000      	movs	r0, #0
 800e46e:	bd10      	pop	{r4, pc}
 800e470:	4803      	ldr	r0, [pc, #12]	@ (800e480 <rcutils_get_env+0x24>)
 800e472:	bd10      	pop	{r4, pc}
 800e474:	4b03      	ldr	r3, [pc, #12]	@ (800e484 <rcutils_get_env+0x28>)
 800e476:	6023      	str	r3, [r4, #0]
 800e478:	bd10      	pop	{r4, pc}
 800e47a:	4803      	ldr	r0, [pc, #12]	@ (800e488 <rcutils_get_env+0x2c>)
 800e47c:	4770      	bx	lr
 800e47e:	bf00      	nop
 800e480:	0801ab90 	.word	0x0801ab90
 800e484:	0801b0bc 	.word	0x0801b0bc
 800e488:	0801ab74 	.word	0x0801ab74

0800e48c <rcutils_get_error_string>:
 800e48c:	4b06      	ldr	r3, [pc, #24]	@ (800e4a8 <rcutils_get_error_string+0x1c>)
 800e48e:	781b      	ldrb	r3, [r3, #0]
 800e490:	b13b      	cbz	r3, 800e4a2 <rcutils_get_error_string+0x16>
 800e492:	4b06      	ldr	r3, [pc, #24]	@ (800e4ac <rcutils_get_error_string+0x20>)
 800e494:	781a      	ldrb	r2, [r3, #0]
 800e496:	b90a      	cbnz	r2, 800e49c <rcutils_get_error_string+0x10>
 800e498:	2201      	movs	r2, #1
 800e49a:	701a      	strb	r2, [r3, #0]
 800e49c:	4b04      	ldr	r3, [pc, #16]	@ (800e4b0 <rcutils_get_error_string+0x24>)
 800e49e:	7818      	ldrb	r0, [r3, #0]
 800e4a0:	4770      	bx	lr
 800e4a2:	4b04      	ldr	r3, [pc, #16]	@ (800e4b4 <rcutils_get_error_string+0x28>)
 800e4a4:	7818      	ldrb	r0, [r3, #0]
 800e4a6:	4770      	bx	lr
 800e4a8:	2000cf27 	.word	0x2000cf27
 800e4ac:	2000cf39 	.word	0x2000cf39
 800e4b0:	2000cf38 	.word	0x2000cf38
 800e4b4:	0801abac 	.word	0x0801abac

0800e4b8 <rcutils_reset_error>:
 800e4b8:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800e4d8 <rcutils_reset_error+0x20>
 800e4bc:	4a08      	ldr	r2, [pc, #32]	@ (800e4e0 <rcutils_reset_error+0x28>)
 800e4be:	4809      	ldr	r0, [pc, #36]	@ (800e4e4 <rcutils_reset_error+0x2c>)
 800e4c0:	4909      	ldr	r1, [pc, #36]	@ (800e4e8 <rcutils_reset_error+0x30>)
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	8013      	strh	r3, [r2, #0]
 800e4c6:	ed82 7b02 	vstr	d7, [r2, #8]
 800e4ca:	4a08      	ldr	r2, [pc, #32]	@ (800e4ec <rcutils_reset_error+0x34>)
 800e4cc:	7003      	strb	r3, [r0, #0]
 800e4ce:	700b      	strb	r3, [r1, #0]
 800e4d0:	7013      	strb	r3, [r2, #0]
 800e4d2:	4770      	bx	lr
 800e4d4:	f3af 8000 	nop.w
	...
 800e4e0:	2000cf28 	.word	0x2000cf28
 800e4e4:	2000cf39 	.word	0x2000cf39
 800e4e8:	2000cf38 	.word	0x2000cf38
 800e4ec:	2000cf27 	.word	0x2000cf27

0800e4f0 <rcutils_format_string_limit>:
 800e4f0:	b40f      	push	{r0, r1, r2, r3}
 800e4f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e4f4:	b083      	sub	sp, #12
 800e4f6:	ac08      	add	r4, sp, #32
 800e4f8:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800e4fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800e4fe:	b34e      	cbz	r6, 800e554 <rcutils_format_string_limit+0x64>
 800e500:	a808      	add	r0, sp, #32
 800e502:	f7ff fef9 	bl	800e2f8 <rcutils_allocator_is_valid>
 800e506:	b328      	cbz	r0, 800e554 <rcutils_format_string_limit+0x64>
 800e508:	2100      	movs	r1, #0
 800e50a:	ab0f      	add	r3, sp, #60	@ 0x3c
 800e50c:	4632      	mov	r2, r6
 800e50e:	4608      	mov	r0, r1
 800e510:	e9cd 3300 	strd	r3, r3, [sp]
 800e514:	f000 f8f4 	bl	800e700 <rcutils_vsnprintf>
 800e518:	1c43      	adds	r3, r0, #1
 800e51a:	4605      	mov	r5, r0
 800e51c:	d01a      	beq.n	800e554 <rcutils_format_string_limit+0x64>
 800e51e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e520:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e522:	1c47      	adds	r7, r0, #1
 800e524:	429f      	cmp	r7, r3
 800e526:	bf84      	itt	hi
 800e528:	461f      	movhi	r7, r3
 800e52a:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 800e52e:	4638      	mov	r0, r7
 800e530:	9b08      	ldr	r3, [sp, #32]
 800e532:	4798      	blx	r3
 800e534:	4604      	mov	r4, r0
 800e536:	b168      	cbz	r0, 800e554 <rcutils_format_string_limit+0x64>
 800e538:	9b01      	ldr	r3, [sp, #4]
 800e53a:	4632      	mov	r2, r6
 800e53c:	4639      	mov	r1, r7
 800e53e:	f000 f8df 	bl	800e700 <rcutils_vsnprintf>
 800e542:	2800      	cmp	r0, #0
 800e544:	db02      	blt.n	800e54c <rcutils_format_string_limit+0x5c>
 800e546:	2300      	movs	r3, #0
 800e548:	5563      	strb	r3, [r4, r5]
 800e54a:	e004      	b.n	800e556 <rcutils_format_string_limit+0x66>
 800e54c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e54e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e550:	4620      	mov	r0, r4
 800e552:	4798      	blx	r3
 800e554:	2400      	movs	r4, #0
 800e556:	4620      	mov	r0, r4
 800e558:	b003      	add	sp, #12
 800e55a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800e55e:	b004      	add	sp, #16
 800e560:	4770      	bx	lr
 800e562:	bf00      	nop

0800e564 <rcutils_repl_str>:
 800e564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e568:	ed2d 8b02 	vpush	{d8}
 800e56c:	b087      	sub	sp, #28
 800e56e:	4680      	mov	r8, r0
 800e570:	4608      	mov	r0, r1
 800e572:	f8cd 8004 	str.w	r8, [sp, #4]
 800e576:	ee08 2a10 	vmov	s16, r2
 800e57a:	468a      	mov	sl, r1
 800e57c:	4699      	mov	r9, r3
 800e57e:	f7f1 fe51 	bl	8000224 <strlen>
 800e582:	2600      	movs	r6, #0
 800e584:	4647      	mov	r7, r8
 800e586:	9002      	str	r0, [sp, #8]
 800e588:	46b3      	mov	fp, r6
 800e58a:	2510      	movs	r5, #16
 800e58c:	46b0      	mov	r8, r6
 800e58e:	e01d      	b.n	800e5cc <rcutils_repl_str+0x68>
 800e590:	f10b 0b01 	add.w	fp, fp, #1
 800e594:	455e      	cmp	r6, fp
 800e596:	d211      	bcs.n	800e5bc <rcutils_repl_str+0x58>
 800e598:	442e      	add	r6, r5
 800e59a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800e59e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800e5a2:	00b1      	lsls	r1, r6, #2
 800e5a4:	4798      	blx	r3
 800e5a6:	2800      	cmp	r0, #0
 800e5a8:	f000 8088 	beq.w	800e6bc <rcutils_repl_str+0x158>
 800e5ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e5b0:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800e5b4:	4680      	mov	r8, r0
 800e5b6:	bf28      	it	cs
 800e5b8:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 800e5bc:	9a01      	ldr	r2, [sp, #4]
 800e5be:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 800e5c2:	1aa2      	subs	r2, r4, r2
 800e5c4:	f843 2c04 	str.w	r2, [r3, #-4]
 800e5c8:	9b02      	ldr	r3, [sp, #8]
 800e5ca:	18e7      	adds	r7, r4, r3
 800e5cc:	4651      	mov	r1, sl
 800e5ce:	4638      	mov	r0, r7
 800e5d0:	f00b fa17 	bl	8019a02 <strstr>
 800e5d4:	4604      	mov	r4, r0
 800e5d6:	4640      	mov	r0, r8
 800e5d8:	2c00      	cmp	r4, #0
 800e5da:	d1d9      	bne.n	800e590 <rcutils_repl_str+0x2c>
 800e5dc:	46b8      	mov	r8, r7
 800e5de:	4607      	mov	r7, r0
 800e5e0:	4640      	mov	r0, r8
 800e5e2:	f7f1 fe1f 	bl	8000224 <strlen>
 800e5e6:	9b01      	ldr	r3, [sp, #4]
 800e5e8:	eba8 0303 	sub.w	r3, r8, r3
 800e5ec:	181c      	adds	r4, r3, r0
 800e5ee:	9404      	str	r4, [sp, #16]
 800e5f0:	f1bb 0f00 	cmp.w	fp, #0
 800e5f4:	d04a      	beq.n	800e68c <rcutils_repl_str+0x128>
 800e5f6:	ee18 0a10 	vmov	r0, s16
 800e5fa:	f7f1 fe13 	bl	8000224 <strlen>
 800e5fe:	9b02      	ldr	r3, [sp, #8]
 800e600:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800e604:	1ac3      	subs	r3, r0, r3
 800e606:	fb0b 4303 	mla	r3, fp, r3, r4
 800e60a:	461a      	mov	r2, r3
 800e60c:	9305      	str	r3, [sp, #20]
 800e60e:	4606      	mov	r6, r0
 800e610:	f8d9 3000 	ldr.w	r3, [r9]
 800e614:	1c50      	adds	r0, r2, #1
 800e616:	4798      	blx	r3
 800e618:	9003      	str	r0, [sp, #12]
 800e61a:	2800      	cmp	r0, #0
 800e61c:	d04f      	beq.n	800e6be <rcutils_repl_str+0x15a>
 800e61e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e622:	683a      	ldr	r2, [r7, #0]
 800e624:	4641      	mov	r1, r8
 800e626:	f00b fa8e 	bl	8019b46 <memcpy>
 800e62a:	683d      	ldr	r5, [r7, #0]
 800e62c:	9b03      	ldr	r3, [sp, #12]
 800e62e:	9701      	str	r7, [sp, #4]
 800e630:	46ba      	mov	sl, r7
 800e632:	441d      	add	r5, r3
 800e634:	9f02      	ldr	r7, [sp, #8]
 800e636:	f8cd 9008 	str.w	r9, [sp, #8]
 800e63a:	2401      	movs	r4, #1
 800e63c:	46d1      	mov	r9, sl
 800e63e:	ee18 aa10 	vmov	sl, s16
 800e642:	e00a      	b.n	800e65a <rcutils_repl_str+0xf6>
 800e644:	f8d9 5000 	ldr.w	r5, [r9]
 800e648:	1aaa      	subs	r2, r5, r2
 800e64a:	1885      	adds	r5, r0, r2
 800e64c:	f00b fa7b 	bl	8019b46 <memcpy>
 800e650:	45a3      	cmp	fp, r4
 800e652:	f104 0201 	add.w	r2, r4, #1
 800e656:	d935      	bls.n	800e6c4 <rcutils_repl_str+0x160>
 800e658:	4614      	mov	r4, r2
 800e65a:	4632      	mov	r2, r6
 800e65c:	4651      	mov	r1, sl
 800e65e:	4628      	mov	r0, r5
 800e660:	f00b fa71 	bl	8019b46 <memcpy>
 800e664:	f859 2b04 	ldr.w	r2, [r9], #4
 800e668:	45a3      	cmp	fp, r4
 800e66a:	443a      	add	r2, r7
 800e66c:	eb05 0006 	add.w	r0, r5, r6
 800e670:	eb08 0102 	add.w	r1, r8, r2
 800e674:	d1e6      	bne.n	800e644 <rcutils_repl_str+0xe0>
 800e676:	9b04      	ldr	r3, [sp, #16]
 800e678:	1a9a      	subs	r2, r3, r2
 800e67a:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800e67e:	f00b fa62 	bl	8019b46 <memcpy>
 800e682:	9a03      	ldr	r2, [sp, #12]
 800e684:	9905      	ldr	r1, [sp, #20]
 800e686:	2300      	movs	r3, #0
 800e688:	5453      	strb	r3, [r2, r1]
 800e68a:	e00b      	b.n	800e6a4 <rcutils_repl_str+0x140>
 800e68c:	4620      	mov	r0, r4
 800e68e:	f8d9 3000 	ldr.w	r3, [r9]
 800e692:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800e696:	3001      	adds	r0, #1
 800e698:	4798      	blx	r3
 800e69a:	9003      	str	r0, [sp, #12]
 800e69c:	b110      	cbz	r0, 800e6a4 <rcutils_repl_str+0x140>
 800e69e:	9901      	ldr	r1, [sp, #4]
 800e6a0:	f00b fa49 	bl	8019b36 <strcpy>
 800e6a4:	4638      	mov	r0, r7
 800e6a6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e6aa:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800e6ae:	4798      	blx	r3
 800e6b0:	9803      	ldr	r0, [sp, #12]
 800e6b2:	b007      	add	sp, #28
 800e6b4:	ecbd 8b02 	vpop	{d8}
 800e6b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6bc:	4647      	mov	r7, r8
 800e6be:	2300      	movs	r3, #0
 800e6c0:	9303      	str	r3, [sp, #12]
 800e6c2:	e7ef      	b.n	800e6a4 <rcutils_repl_str+0x140>
 800e6c4:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800e6c8:	e7db      	b.n	800e682 <rcutils_repl_str+0x11e>
 800e6ca:	bf00      	nop

0800e6cc <rcutils_snprintf>:
 800e6cc:	b40c      	push	{r2, r3}
 800e6ce:	b530      	push	{r4, r5, lr}
 800e6d0:	b083      	sub	sp, #12
 800e6d2:	ab06      	add	r3, sp, #24
 800e6d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6d8:	9301      	str	r3, [sp, #4]
 800e6da:	b152      	cbz	r2, 800e6f2 <rcutils_snprintf+0x26>
 800e6dc:	b138      	cbz	r0, 800e6ee <rcutils_snprintf+0x22>
 800e6de:	b141      	cbz	r1, 800e6f2 <rcutils_snprintf+0x26>
 800e6e0:	f00b f89c 	bl	801981c <vsniprintf>
 800e6e4:	b003      	add	sp, #12
 800e6e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e6ea:	b002      	add	sp, #8
 800e6ec:	4770      	bx	lr
 800e6ee:	2900      	cmp	r1, #0
 800e6f0:	d0f6      	beq.n	800e6e0 <rcutils_snprintf+0x14>
 800e6f2:	f00b f9f3 	bl	8019adc <__errno>
 800e6f6:	2316      	movs	r3, #22
 800e6f8:	6003      	str	r3, [r0, #0]
 800e6fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e6fe:	e7f1      	b.n	800e6e4 <rcutils_snprintf+0x18>

0800e700 <rcutils_vsnprintf>:
 800e700:	b570      	push	{r4, r5, r6, lr}
 800e702:	b13a      	cbz	r2, 800e714 <rcutils_vsnprintf+0x14>
 800e704:	b120      	cbz	r0, 800e710 <rcutils_vsnprintf+0x10>
 800e706:	b129      	cbz	r1, 800e714 <rcutils_vsnprintf+0x14>
 800e708:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e70c:	f00b b886 	b.w	801981c <vsniprintf>
 800e710:	2900      	cmp	r1, #0
 800e712:	d0f9      	beq.n	800e708 <rcutils_vsnprintf+0x8>
 800e714:	f00b f9e2 	bl	8019adc <__errno>
 800e718:	2316      	movs	r3, #22
 800e71a:	6003      	str	r3, [r0, #0]
 800e71c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e720:	bd70      	pop	{r4, r5, r6, pc}
 800e722:	bf00      	nop

0800e724 <rcutils_strdup>:
 800e724:	b084      	sub	sp, #16
 800e726:	b570      	push	{r4, r5, r6, lr}
 800e728:	b082      	sub	sp, #8
 800e72a:	ac07      	add	r4, sp, #28
 800e72c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800e730:	4605      	mov	r5, r0
 800e732:	b1b0      	cbz	r0, 800e762 <rcutils_strdup+0x3e>
 800e734:	f7f1 fd76 	bl	8000224 <strlen>
 800e738:	1c42      	adds	r2, r0, #1
 800e73a:	9b07      	ldr	r3, [sp, #28]
 800e73c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e73e:	9201      	str	r2, [sp, #4]
 800e740:	4606      	mov	r6, r0
 800e742:	4610      	mov	r0, r2
 800e744:	4798      	blx	r3
 800e746:	4604      	mov	r4, r0
 800e748:	b128      	cbz	r0, 800e756 <rcutils_strdup+0x32>
 800e74a:	9a01      	ldr	r2, [sp, #4]
 800e74c:	4629      	mov	r1, r5
 800e74e:	f00b f9fa 	bl	8019b46 <memcpy>
 800e752:	2300      	movs	r3, #0
 800e754:	55a3      	strb	r3, [r4, r6]
 800e756:	4620      	mov	r0, r4
 800e758:	b002      	add	sp, #8
 800e75a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e75e:	b004      	add	sp, #16
 800e760:	4770      	bx	lr
 800e762:	4604      	mov	r4, r0
 800e764:	e7f7      	b.n	800e756 <rcutils_strdup+0x32>
 800e766:	bf00      	nop

0800e768 <rcutils_strndup>:
 800e768:	b082      	sub	sp, #8
 800e76a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e76c:	ac06      	add	r4, sp, #24
 800e76e:	e884 000c 	stmia.w	r4, {r2, r3}
 800e772:	4605      	mov	r5, r0
 800e774:	b188      	cbz	r0, 800e79a <rcutils_strndup+0x32>
 800e776:	1c4f      	adds	r7, r1, #1
 800e778:	460e      	mov	r6, r1
 800e77a:	4638      	mov	r0, r7
 800e77c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e77e:	4790      	blx	r2
 800e780:	4604      	mov	r4, r0
 800e782:	b128      	cbz	r0, 800e790 <rcutils_strndup+0x28>
 800e784:	463a      	mov	r2, r7
 800e786:	4629      	mov	r1, r5
 800e788:	f00b f9dd 	bl	8019b46 <memcpy>
 800e78c:	2300      	movs	r3, #0
 800e78e:	55a3      	strb	r3, [r4, r6]
 800e790:	4620      	mov	r0, r4
 800e792:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e796:	b002      	add	sp, #8
 800e798:	4770      	bx	lr
 800e79a:	4604      	mov	r4, r0
 800e79c:	e7f8      	b.n	800e790 <rcutils_strndup+0x28>
 800e79e:	bf00      	nop

0800e7a0 <rcutils_system_time_now>:
 800e7a0:	b308      	cbz	r0, 800e7e6 <rcutils_system_time_now+0x46>
 800e7a2:	b570      	push	{r4, r5, r6, lr}
 800e7a4:	b084      	sub	sp, #16
 800e7a6:	4604      	mov	r4, r0
 800e7a8:	4669      	mov	r1, sp
 800e7aa:	2001      	movs	r0, #1
 800e7ac:	f7f4 f9d4 	bl	8002b58 <clock_gettime>
 800e7b0:	e9dd 3500 	ldrd	r3, r5, [sp]
 800e7b4:	2d00      	cmp	r5, #0
 800e7b6:	db13      	blt.n	800e7e0 <rcutils_system_time_now+0x40>
 800e7b8:	9902      	ldr	r1, [sp, #8]
 800e7ba:	2900      	cmp	r1, #0
 800e7bc:	db0d      	blt.n	800e7da <rcutils_system_time_now+0x3a>
 800e7be:	4e0b      	ldr	r6, [pc, #44]	@ (800e7ec <rcutils_system_time_now+0x4c>)
 800e7c0:	fba3 3206 	umull	r3, r2, r3, r6
 800e7c4:	185b      	adds	r3, r3, r1
 800e7c6:	fb06 2205 	mla	r2, r6, r5, r2
 800e7ca:	f04f 0000 	mov.w	r0, #0
 800e7ce:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800e7d2:	e9c4 3200 	strd	r3, r2, [r4]
 800e7d6:	b004      	add	sp, #16
 800e7d8:	bd70      	pop	{r4, r5, r6, pc}
 800e7da:	ea53 0205 	orrs.w	r2, r3, r5
 800e7de:	d1ee      	bne.n	800e7be <rcutils_system_time_now+0x1e>
 800e7e0:	2002      	movs	r0, #2
 800e7e2:	b004      	add	sp, #16
 800e7e4:	bd70      	pop	{r4, r5, r6, pc}
 800e7e6:	200b      	movs	r0, #11
 800e7e8:	4770      	bx	lr
 800e7ea:	bf00      	nop
 800e7ec:	3b9aca00 	.word	0x3b9aca00

0800e7f0 <rcutils_steady_time_now>:
 800e7f0:	b308      	cbz	r0, 800e836 <rcutils_steady_time_now+0x46>
 800e7f2:	b570      	push	{r4, r5, r6, lr}
 800e7f4:	b084      	sub	sp, #16
 800e7f6:	4604      	mov	r4, r0
 800e7f8:	4669      	mov	r1, sp
 800e7fa:	2000      	movs	r0, #0
 800e7fc:	f7f4 f9ac 	bl	8002b58 <clock_gettime>
 800e800:	e9dd 3500 	ldrd	r3, r5, [sp]
 800e804:	2d00      	cmp	r5, #0
 800e806:	db13      	blt.n	800e830 <rcutils_steady_time_now+0x40>
 800e808:	9902      	ldr	r1, [sp, #8]
 800e80a:	2900      	cmp	r1, #0
 800e80c:	db0d      	blt.n	800e82a <rcutils_steady_time_now+0x3a>
 800e80e:	4e0b      	ldr	r6, [pc, #44]	@ (800e83c <rcutils_steady_time_now+0x4c>)
 800e810:	fba3 3206 	umull	r3, r2, r3, r6
 800e814:	185b      	adds	r3, r3, r1
 800e816:	fb06 2205 	mla	r2, r6, r5, r2
 800e81a:	f04f 0000 	mov.w	r0, #0
 800e81e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800e822:	e9c4 3200 	strd	r3, r2, [r4]
 800e826:	b004      	add	sp, #16
 800e828:	bd70      	pop	{r4, r5, r6, pc}
 800e82a:	ea53 0205 	orrs.w	r2, r3, r5
 800e82e:	d1ee      	bne.n	800e80e <rcutils_steady_time_now+0x1e>
 800e830:	2002      	movs	r0, #2
 800e832:	b004      	add	sp, #16
 800e834:	bd70      	pop	{r4, r5, r6, pc}
 800e836:	200b      	movs	r0, #11
 800e838:	4770      	bx	lr
 800e83a:	bf00      	nop
 800e83c:	3b9aca00 	.word	0x3b9aca00

0800e840 <rmw_get_zero_initialized_init_options>:
 800e840:	b510      	push	{r4, lr}
 800e842:	2238      	movs	r2, #56	@ 0x38
 800e844:	4604      	mov	r4, r0
 800e846:	2100      	movs	r1, #0
 800e848:	f00b f8b4 	bl	80199b4 <memset>
 800e84c:	f104 0010 	add.w	r0, r4, #16
 800e850:	f000 f80a 	bl	800e868 <rmw_get_default_security_options>
 800e854:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e858:	60e3      	str	r3, [r4, #12]
 800e85a:	4620      	mov	r0, r4
 800e85c:	bd10      	pop	{r4, pc}
 800e85e:	bf00      	nop

0800e860 <rmw_get_default_publisher_options>:
 800e860:	2200      	movs	r2, #0
 800e862:	6002      	str	r2, [r0, #0]
 800e864:	7102      	strb	r2, [r0, #4]
 800e866:	4770      	bx	lr

0800e868 <rmw_get_default_security_options>:
 800e868:	2200      	movs	r2, #0
 800e86a:	7002      	strb	r2, [r0, #0]
 800e86c:	6042      	str	r2, [r0, #4]
 800e86e:	4770      	bx	lr

0800e870 <rmw_subscription_content_filter_options_fini>:
 800e870:	b1b0      	cbz	r0, 800e8a0 <rmw_subscription_content_filter_options_fini+0x30>
 800e872:	b538      	push	{r3, r4, r5, lr}
 800e874:	4604      	mov	r4, r0
 800e876:	4608      	mov	r0, r1
 800e878:	460d      	mov	r5, r1
 800e87a:	f7ff fd3d 	bl	800e2f8 <rcutils_allocator_is_valid>
 800e87e:	b168      	cbz	r0, 800e89c <rmw_subscription_content_filter_options_fini+0x2c>
 800e880:	6820      	ldr	r0, [r4, #0]
 800e882:	b120      	cbz	r0, 800e88e <rmw_subscription_content_filter_options_fini+0x1e>
 800e884:	686b      	ldr	r3, [r5, #4]
 800e886:	6929      	ldr	r1, [r5, #16]
 800e888:	4798      	blx	r3
 800e88a:	2300      	movs	r3, #0
 800e88c:	6023      	str	r3, [r4, #0]
 800e88e:	1d20      	adds	r0, r4, #4
 800e890:	f008 f952 	bl	8016b38 <rcutils_string_array_fini>
 800e894:	3800      	subs	r0, #0
 800e896:	bf18      	it	ne
 800e898:	2001      	movne	r0, #1
 800e89a:	bd38      	pop	{r3, r4, r5, pc}
 800e89c:	200b      	movs	r0, #11
 800e89e:	bd38      	pop	{r3, r4, r5, pc}
 800e8a0:	200b      	movs	r0, #11
 800e8a2:	4770      	bx	lr

0800e8a4 <rmw_get_default_subscription_options>:
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	e9c0 2200 	strd	r2, r2, [r0]
 800e8aa:	6082      	str	r2, [r0, #8]
 800e8ac:	4770      	bx	lr
 800e8ae:	bf00      	nop

0800e8b0 <rmw_get_zero_initialized_message_info>:
 800e8b0:	b510      	push	{r4, lr}
 800e8b2:	2240      	movs	r2, #64	@ 0x40
 800e8b4:	4604      	mov	r4, r0
 800e8b6:	2100      	movs	r1, #0
 800e8b8:	f00b f87c 	bl	80199b4 <memset>
 800e8bc:	4620      	mov	r0, r4
 800e8be:	bd10      	pop	{r4, pc}

0800e8c0 <rmw_validate_namespace_with_size>:
 800e8c0:	b340      	cbz	r0, 800e914 <rmw_validate_namespace_with_size+0x54>
 800e8c2:	b570      	push	{r4, r5, r6, lr}
 800e8c4:	4614      	mov	r4, r2
 800e8c6:	b0c2      	sub	sp, #264	@ 0x108
 800e8c8:	b332      	cbz	r2, 800e918 <rmw_validate_namespace_with_size+0x58>
 800e8ca:	2901      	cmp	r1, #1
 800e8cc:	460d      	mov	r5, r1
 800e8ce:	461e      	mov	r6, r3
 800e8d0:	d102      	bne.n	800e8d8 <rmw_validate_namespace_with_size+0x18>
 800e8d2:	7803      	ldrb	r3, [r0, #0]
 800e8d4:	2b2f      	cmp	r3, #47	@ 0x2f
 800e8d6:	d012      	beq.n	800e8fe <rmw_validate_namespace_with_size+0x3e>
 800e8d8:	aa01      	add	r2, sp, #4
 800e8da:	4669      	mov	r1, sp
 800e8dc:	f008 fb14 	bl	8016f08 <rmw_validate_full_topic_name>
 800e8e0:	b978      	cbnz	r0, 800e902 <rmw_validate_namespace_with_size+0x42>
 800e8e2:	9b00      	ldr	r3, [sp, #0]
 800e8e4:	b14b      	cbz	r3, 800e8fa <rmw_validate_namespace_with_size+0x3a>
 800e8e6:	2b07      	cmp	r3, #7
 800e8e8:	d007      	beq.n	800e8fa <rmw_validate_namespace_with_size+0x3a>
 800e8ea:	1e5a      	subs	r2, r3, #1
 800e8ec:	2a05      	cmp	r2, #5
 800e8ee:	d82b      	bhi.n	800e948 <rmw_validate_namespace_with_size+0x88>
 800e8f0:	e8df f002 	tbb	[pc, r2]
 800e8f4:	1e212427 	.word	0x1e212427
 800e8f8:	141b      	.short	0x141b
 800e8fa:	2df5      	cmp	r5, #245	@ 0xf5
 800e8fc:	d803      	bhi.n	800e906 <rmw_validate_namespace_with_size+0x46>
 800e8fe:	2000      	movs	r0, #0
 800e900:	6020      	str	r0, [r4, #0]
 800e902:	b042      	add	sp, #264	@ 0x108
 800e904:	bd70      	pop	{r4, r5, r6, pc}
 800e906:	2307      	movs	r3, #7
 800e908:	6023      	str	r3, [r4, #0]
 800e90a:	2e00      	cmp	r6, #0
 800e90c:	d0f9      	beq.n	800e902 <rmw_validate_namespace_with_size+0x42>
 800e90e:	23f4      	movs	r3, #244	@ 0xf4
 800e910:	6033      	str	r3, [r6, #0]
 800e912:	e7f6      	b.n	800e902 <rmw_validate_namespace_with_size+0x42>
 800e914:	200b      	movs	r0, #11
 800e916:	4770      	bx	lr
 800e918:	200b      	movs	r0, #11
 800e91a:	e7f2      	b.n	800e902 <rmw_validate_namespace_with_size+0x42>
 800e91c:	2306      	movs	r3, #6
 800e91e:	6023      	str	r3, [r4, #0]
 800e920:	2e00      	cmp	r6, #0
 800e922:	d0ee      	beq.n	800e902 <rmw_validate_namespace_with_size+0x42>
 800e924:	9b01      	ldr	r3, [sp, #4]
 800e926:	6033      	str	r3, [r6, #0]
 800e928:	e7eb      	b.n	800e902 <rmw_validate_namespace_with_size+0x42>
 800e92a:	2305      	movs	r3, #5
 800e92c:	6023      	str	r3, [r4, #0]
 800e92e:	e7f7      	b.n	800e920 <rmw_validate_namespace_with_size+0x60>
 800e930:	2304      	movs	r3, #4
 800e932:	6023      	str	r3, [r4, #0]
 800e934:	e7f4      	b.n	800e920 <rmw_validate_namespace_with_size+0x60>
 800e936:	2303      	movs	r3, #3
 800e938:	6023      	str	r3, [r4, #0]
 800e93a:	e7f1      	b.n	800e920 <rmw_validate_namespace_with_size+0x60>
 800e93c:	2302      	movs	r3, #2
 800e93e:	6023      	str	r3, [r4, #0]
 800e940:	e7ee      	b.n	800e920 <rmw_validate_namespace_with_size+0x60>
 800e942:	2301      	movs	r3, #1
 800e944:	6023      	str	r3, [r4, #0]
 800e946:	e7eb      	b.n	800e920 <rmw_validate_namespace_with_size+0x60>
 800e948:	4a03      	ldr	r2, [pc, #12]	@ (800e958 <rmw_validate_namespace_with_size+0x98>)
 800e94a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800e94e:	a802      	add	r0, sp, #8
 800e950:	f7ff febc 	bl	800e6cc <rcutils_snprintf>
 800e954:	2001      	movs	r0, #1
 800e956:	e7d4      	b.n	800e902 <rmw_validate_namespace_with_size+0x42>
 800e958:	0801abb0 	.word	0x0801abb0

0800e95c <rmw_validate_namespace>:
 800e95c:	b168      	cbz	r0, 800e97a <rmw_validate_namespace+0x1e>
 800e95e:	b570      	push	{r4, r5, r6, lr}
 800e960:	460d      	mov	r5, r1
 800e962:	4616      	mov	r6, r2
 800e964:	4604      	mov	r4, r0
 800e966:	f7f1 fc5d 	bl	8000224 <strlen>
 800e96a:	4633      	mov	r3, r6
 800e96c:	4601      	mov	r1, r0
 800e96e:	462a      	mov	r2, r5
 800e970:	4620      	mov	r0, r4
 800e972:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e976:	f7ff bfa3 	b.w	800e8c0 <rmw_validate_namespace_with_size>
 800e97a:	200b      	movs	r0, #11
 800e97c:	4770      	bx	lr
 800e97e:	bf00      	nop

0800e980 <rmw_namespace_validation_result_string>:
 800e980:	2807      	cmp	r0, #7
 800e982:	bf9a      	itte	ls
 800e984:	4b02      	ldrls	r3, [pc, #8]	@ (800e990 <rmw_namespace_validation_result_string+0x10>)
 800e986:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800e98a:	4802      	ldrhi	r0, [pc, #8]	@ (800e994 <rmw_namespace_validation_result_string+0x14>)
 800e98c:	4770      	bx	lr
 800e98e:	bf00      	nop
 800e990:	0801b46c 	.word	0x0801b46c
 800e994:	0801ac00 	.word	0x0801ac00

0800e998 <rmw_validate_node_name>:
 800e998:	2800      	cmp	r0, #0
 800e99a:	d03b      	beq.n	800ea14 <rmw_validate_node_name+0x7c>
 800e99c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9a0:	460d      	mov	r5, r1
 800e9a2:	2900      	cmp	r1, #0
 800e9a4:	d038      	beq.n	800ea18 <rmw_validate_node_name+0x80>
 800e9a6:	4616      	mov	r6, r2
 800e9a8:	4604      	mov	r4, r0
 800e9aa:	f7f1 fc3b 	bl	8000224 <strlen>
 800e9ae:	b1e0      	cbz	r0, 800e9ea <rmw_validate_node_name+0x52>
 800e9b0:	1e63      	subs	r3, r4, #1
 800e9b2:	eb03 0800 	add.w	r8, r3, r0
 800e9b6:	f1c4 0101 	rsb	r1, r4, #1
 800e9ba:	18cf      	adds	r7, r1, r3
 800e9bc:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 800e9c0:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 800e9c4:	f02e 0c20 	bic.w	ip, lr, #32
 800e9c8:	2a09      	cmp	r2, #9
 800e9ca:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 800e9ce:	d914      	bls.n	800e9fa <rmw_validate_node_name+0x62>
 800e9d0:	f1bc 0f19 	cmp.w	ip, #25
 800e9d4:	d911      	bls.n	800e9fa <rmw_validate_node_name+0x62>
 800e9d6:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 800e9da:	d00e      	beq.n	800e9fa <rmw_validate_node_name+0x62>
 800e9dc:	2302      	movs	r3, #2
 800e9de:	602b      	str	r3, [r5, #0]
 800e9e0:	b106      	cbz	r6, 800e9e4 <rmw_validate_node_name+0x4c>
 800e9e2:	6037      	str	r7, [r6, #0]
 800e9e4:	2000      	movs	r0, #0
 800e9e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9ea:	2301      	movs	r3, #1
 800e9ec:	602b      	str	r3, [r5, #0]
 800e9ee:	2e00      	cmp	r6, #0
 800e9f0:	d0f8      	beq.n	800e9e4 <rmw_validate_node_name+0x4c>
 800e9f2:	2000      	movs	r0, #0
 800e9f4:	6030      	str	r0, [r6, #0]
 800e9f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9fa:	4543      	cmp	r3, r8
 800e9fc:	d1dd      	bne.n	800e9ba <rmw_validate_node_name+0x22>
 800e9fe:	7822      	ldrb	r2, [r4, #0]
 800ea00:	4b0d      	ldr	r3, [pc, #52]	@ (800ea38 <rmw_validate_node_name+0xa0>)
 800ea02:	5cd3      	ldrb	r3, [r2, r3]
 800ea04:	f013 0304 	ands.w	r3, r3, #4
 800ea08:	d110      	bne.n	800ea2c <rmw_validate_node_name+0x94>
 800ea0a:	28ff      	cmp	r0, #255	@ 0xff
 800ea0c:	d806      	bhi.n	800ea1c <rmw_validate_node_name+0x84>
 800ea0e:	602b      	str	r3, [r5, #0]
 800ea10:	4618      	mov	r0, r3
 800ea12:	e7e8      	b.n	800e9e6 <rmw_validate_node_name+0x4e>
 800ea14:	200b      	movs	r0, #11
 800ea16:	4770      	bx	lr
 800ea18:	200b      	movs	r0, #11
 800ea1a:	e7e4      	b.n	800e9e6 <rmw_validate_node_name+0x4e>
 800ea1c:	2204      	movs	r2, #4
 800ea1e:	602a      	str	r2, [r5, #0]
 800ea20:	2e00      	cmp	r6, #0
 800ea22:	d0df      	beq.n	800e9e4 <rmw_validate_node_name+0x4c>
 800ea24:	22fe      	movs	r2, #254	@ 0xfe
 800ea26:	6032      	str	r2, [r6, #0]
 800ea28:	4618      	mov	r0, r3
 800ea2a:	e7dc      	b.n	800e9e6 <rmw_validate_node_name+0x4e>
 800ea2c:	2303      	movs	r3, #3
 800ea2e:	602b      	str	r3, [r5, #0]
 800ea30:	2e00      	cmp	r6, #0
 800ea32:	d1de      	bne.n	800e9f2 <rmw_validate_node_name+0x5a>
 800ea34:	e7d6      	b.n	800e9e4 <rmw_validate_node_name+0x4c>
 800ea36:	bf00      	nop
 800ea38:	0801b977 	.word	0x0801b977

0800ea3c <rmw_node_name_validation_result_string>:
 800ea3c:	2804      	cmp	r0, #4
 800ea3e:	bf9a      	itte	ls
 800ea40:	4b02      	ldrls	r3, [pc, #8]	@ (800ea4c <rmw_node_name_validation_result_string+0x10>)
 800ea42:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800ea46:	4802      	ldrhi	r0, [pc, #8]	@ (800ea50 <rmw_node_name_validation_result_string+0x14>)
 800ea48:	4770      	bx	lr
 800ea4a:	bf00      	nop
 800ea4c:	0801b48c 	.word	0x0801b48c
 800ea50:	0801ada8 	.word	0x0801ada8

0800ea54 <rmw_uros_set_custom_transport>:
 800ea54:	b470      	push	{r4, r5, r6}
 800ea56:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800ea5a:	b162      	cbz	r2, 800ea76 <rmw_uros_set_custom_transport+0x22>
 800ea5c:	b15b      	cbz	r3, 800ea76 <rmw_uros_set_custom_transport+0x22>
 800ea5e:	b155      	cbz	r5, 800ea76 <rmw_uros_set_custom_transport+0x22>
 800ea60:	b14e      	cbz	r6, 800ea76 <rmw_uros_set_custom_transport+0x22>
 800ea62:	4c06      	ldr	r4, [pc, #24]	@ (800ea7c <rmw_uros_set_custom_transport+0x28>)
 800ea64:	7020      	strb	r0, [r4, #0]
 800ea66:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800ea6a:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800ea6e:	6166      	str	r6, [r4, #20]
 800ea70:	2000      	movs	r0, #0
 800ea72:	bc70      	pop	{r4, r5, r6}
 800ea74:	4770      	bx	lr
 800ea76:	200b      	movs	r0, #11
 800ea78:	bc70      	pop	{r4, r5, r6}
 800ea7a:	4770      	bx	lr
 800ea7c:	2000cf3c 	.word	0x2000cf3c

0800ea80 <rmw_uros_ping_agent>:
 800ea80:	b570      	push	{r4, r5, r6, lr}
 800ea82:	4b22      	ldr	r3, [pc, #136]	@ (800eb0c <rmw_uros_ping_agent+0x8c>)
 800ea84:	7b1a      	ldrb	r2, [r3, #12]
 800ea86:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800ea8a:	4605      	mov	r5, r0
 800ea8c:	460e      	mov	r6, r1
 800ea8e:	b10a      	cbz	r2, 800ea94 <rmw_uros_ping_agent+0x14>
 800ea90:	681c      	ldr	r4, [r3, #0]
 800ea92:	b9bc      	cbnz	r4, 800eac4 <rmw_uros_ping_agent+0x44>
 800ea94:	4b1e      	ldr	r3, [pc, #120]	@ (800eb10 <rmw_uros_ping_agent+0x90>)
 800ea96:	781a      	ldrb	r2, [r3, #0]
 800ea98:	6918      	ldr	r0, [r3, #16]
 800ea9a:	f88d 2200 	strb.w	r2, [sp, #512]	@ 0x200
 800ea9e:	685a      	ldr	r2, [r3, #4]
 800eaa0:	92a3      	str	r2, [sp, #652]	@ 0x28c
 800eaa2:	2100      	movs	r1, #0
 800eaa4:	68da      	ldr	r2, [r3, #12]
 800eaa6:	909c      	str	r0, [sp, #624]	@ 0x270
 800eaa8:	6958      	ldr	r0, [r3, #20]
 800eaaa:	929b      	str	r2, [sp, #620]	@ 0x26c
 800eaac:	689b      	ldr	r3, [r3, #8]
 800eaae:	909d      	str	r0, [sp, #628]	@ 0x274
 800eab0:	466a      	mov	r2, sp
 800eab2:	4608      	mov	r0, r1
 800eab4:	939a      	str	r3, [sp, #616]	@ 0x268
 800eab6:	f000 ffbd 	bl	800fa34 <rmw_uxrce_transport_init>
 800eaba:	b198      	cbz	r0, 800eae4 <rmw_uros_ping_agent+0x64>
 800eabc:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800eac0:	bd70      	pop	{r4, r5, r6, pc}
 800eac2:	b9f0      	cbnz	r0, 800eb02 <rmw_uros_ping_agent+0x82>
 800eac4:	68a0      	ldr	r0, [r4, #8]
 800eac6:	4632      	mov	r2, r6
 800eac8:	4629      	mov	r1, r5
 800eaca:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800eace:	f002 fba1 	bl	8011214 <uxr_ping_agent_session>
 800ead2:	6864      	ldr	r4, [r4, #4]
 800ead4:	2c00      	cmp	r4, #0
 800ead6:	d1f4      	bne.n	800eac2 <rmw_uros_ping_agent+0x42>
 800ead8:	f080 0001 	eor.w	r0, r0, #1
 800eadc:	b2c0      	uxtb	r0, r0
 800eade:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800eae2:	bd70      	pop	{r4, r5, r6, pc}
 800eae4:	4632      	mov	r2, r6
 800eae6:	4629      	mov	r1, r5
 800eae8:	a89e      	add	r0, sp, #632	@ 0x278
 800eaea:	f002 fbdf 	bl	80112ac <uxr_ping_agent_attempts>
 800eaee:	4604      	mov	r4, r0
 800eaf0:	4668      	mov	r0, sp
 800eaf2:	f002 fb5b 	bl	80111ac <uxr_close_custom_transport>
 800eaf6:	f084 0001 	eor.w	r0, r4, #1
 800eafa:	b2c0      	uxtb	r0, r0
 800eafc:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800eb00:	bd70      	pop	{r4, r5, r6, pc}
 800eb02:	2000      	movs	r0, #0
 800eb04:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800eb08:	bd70      	pop	{r4, r5, r6, pc}
 800eb0a:	bf00      	nop
 800eb0c:	20011894 	.word	0x20011894
 800eb10:	2000cf3c 	.word	0x2000cf3c

0800eb14 <rmw_init_options_init>:
 800eb14:	b084      	sub	sp, #16
 800eb16:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb18:	b083      	sub	sp, #12
 800eb1a:	ad09      	add	r5, sp, #36	@ 0x24
 800eb1c:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800eb20:	b130      	cbz	r0, 800eb30 <rmw_init_options_init+0x1c>
 800eb22:	4604      	mov	r4, r0
 800eb24:	4628      	mov	r0, r5
 800eb26:	f7ff fbe7 	bl	800e2f8 <rcutils_allocator_is_valid>
 800eb2a:	b108      	cbz	r0, 800eb30 <rmw_init_options_init+0x1c>
 800eb2c:	68a6      	ldr	r6, [r4, #8]
 800eb2e:	b12e      	cbz	r6, 800eb3c <rmw_init_options_init+0x28>
 800eb30:	200b      	movs	r0, #11
 800eb32:	b003      	add	sp, #12
 800eb34:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800eb38:	b004      	add	sp, #16
 800eb3a:	4770      	bx	lr
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	2300      	movs	r3, #0
 800eb40:	e9c4 2300 	strd	r2, r3, [r4]
 800eb44:	4b20      	ldr	r3, [pc, #128]	@ (800ebc8 <rmw_init_options_init+0xb4>)
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	60a3      	str	r3, [r4, #8]
 800eb4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800eb4c:	f104 0c20 	add.w	ip, r4, #32
 800eb50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800eb54:	466f      	mov	r7, sp
 800eb56:	682b      	ldr	r3, [r5, #0]
 800eb58:	f8cc 3000 	str.w	r3, [ip]
 800eb5c:	4638      	mov	r0, r7
 800eb5e:	61e6      	str	r6, [r4, #28]
 800eb60:	60e6      	str	r6, [r4, #12]
 800eb62:	f7ff fe81 	bl	800e868 <rmw_get_default_security_options>
 800eb66:	e897 0003 	ldmia.w	r7, {r0, r1}
 800eb6a:	f104 0310 	add.w	r3, r4, #16
 800eb6e:	e883 0003 	stmia.w	r3, {r0, r1}
 800eb72:	2203      	movs	r2, #3
 800eb74:	4815      	ldr	r0, [pc, #84]	@ (800ebcc <rmw_init_options_init+0xb8>)
 800eb76:	4916      	ldr	r1, [pc, #88]	@ (800ebd0 <rmw_init_options_init+0xbc>)
 800eb78:	7626      	strb	r6, [r4, #24]
 800eb7a:	f001 f88b 	bl	800fc94 <rmw_uxrce_init_init_options_impl_memory>
 800eb7e:	4813      	ldr	r0, [pc, #76]	@ (800ebcc <rmw_init_options_init+0xb8>)
 800eb80:	f008 fb20 	bl	80171c4 <get_memory>
 800eb84:	b1f0      	cbz	r0, 800ebc4 <rmw_init_options_init+0xb0>
 800eb86:	4a13      	ldr	r2, [pc, #76]	@ (800ebd4 <rmw_init_options_init+0xc0>)
 800eb88:	6883      	ldr	r3, [r0, #8]
 800eb8a:	6851      	ldr	r1, [r2, #4]
 800eb8c:	7810      	ldrb	r0, [r2, #0]
 800eb8e:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb90:	7418      	strb	r0, [r3, #16]
 800eb92:	6159      	str	r1, [r3, #20]
 800eb94:	68d1      	ldr	r1, [r2, #12]
 800eb96:	61d9      	str	r1, [r3, #28]
 800eb98:	6911      	ldr	r1, [r2, #16]
 800eb9a:	6219      	str	r1, [r3, #32]
 800eb9c:	6951      	ldr	r1, [r2, #20]
 800eb9e:	6892      	ldr	r2, [r2, #8]
 800eba0:	619a      	str	r2, [r3, #24]
 800eba2:	6259      	str	r1, [r3, #36]	@ 0x24
 800eba4:	f004 fc50 	bl	8013448 <uxr_nanos>
 800eba8:	f00a fb48 	bl	801923c <srand>
 800ebac:	f00a fb74 	bl	8019298 <rand>
 800ebb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ebb2:	6298      	str	r0, [r3, #40]	@ 0x28
 800ebb4:	2800      	cmp	r0, #0
 800ebb6:	d0f9      	beq.n	800ebac <rmw_init_options_init+0x98>
 800ebb8:	2000      	movs	r0, #0
 800ebba:	b003      	add	sp, #12
 800ebbc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ebc0:	b004      	add	sp, #16
 800ebc2:	4770      	bx	lr
 800ebc4:	2001      	movs	r0, #1
 800ebc6:	e7b4      	b.n	800eb32 <rmw_init_options_init+0x1e>
 800ebc8:	0801b840 	.word	0x0801b840
 800ebcc:	20011854 	.word	0x20011854
 800ebd0:	2000d0f0 	.word	0x2000d0f0
 800ebd4:	2000cf3c 	.word	0x2000cf3c

0800ebd8 <rmw_init_options_copy>:
 800ebd8:	b570      	push	{r4, r5, r6, lr}
 800ebda:	b088      	sub	sp, #32
 800ebdc:	b160      	cbz	r0, 800ebf8 <rmw_init_options_copy+0x20>
 800ebde:	460d      	mov	r5, r1
 800ebe0:	b151      	cbz	r1, 800ebf8 <rmw_init_options_copy+0x20>
 800ebe2:	4604      	mov	r4, r0
 800ebe4:	6880      	ldr	r0, [r0, #8]
 800ebe6:	b128      	cbz	r0, 800ebf4 <rmw_init_options_copy+0x1c>
 800ebe8:	4b33      	ldr	r3, [pc, #204]	@ (800ecb8 <rmw_init_options_copy+0xe0>)
 800ebea:	6819      	ldr	r1, [r3, #0]
 800ebec:	f7f1 fb10 	bl	8000210 <strcmp>
 800ebf0:	2800      	cmp	r0, #0
 800ebf2:	d154      	bne.n	800ec9e <rmw_init_options_copy+0xc6>
 800ebf4:	68ab      	ldr	r3, [r5, #8]
 800ebf6:	b11b      	cbz	r3, 800ec00 <rmw_init_options_copy+0x28>
 800ebf8:	240b      	movs	r4, #11
 800ebfa:	4620      	mov	r0, r4
 800ebfc:	b008      	add	sp, #32
 800ebfe:	bd70      	pop	{r4, r5, r6, pc}
 800ec00:	4623      	mov	r3, r4
 800ec02:	462a      	mov	r2, r5
 800ec04:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800ec08:	f8d3 c000 	ldr.w	ip, [r3]
 800ec0c:	6858      	ldr	r0, [r3, #4]
 800ec0e:	6899      	ldr	r1, [r3, #8]
 800ec10:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800ec14:	f8c2 e00c 	str.w	lr, [r2, #12]
 800ec18:	3310      	adds	r3, #16
 800ec1a:	42b3      	cmp	r3, r6
 800ec1c:	f8c2 c000 	str.w	ip, [r2]
 800ec20:	6050      	str	r0, [r2, #4]
 800ec22:	6091      	str	r1, [r2, #8]
 800ec24:	f102 0210 	add.w	r2, r2, #16
 800ec28:	d1ee      	bne.n	800ec08 <rmw_init_options_copy+0x30>
 800ec2a:	6819      	ldr	r1, [r3, #0]
 800ec2c:	685b      	ldr	r3, [r3, #4]
 800ec2e:	6053      	str	r3, [r2, #4]
 800ec30:	6011      	str	r1, [r2, #0]
 800ec32:	f104 0e20 	add.w	lr, r4, #32
 800ec36:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ec3a:	f10d 0c0c 	add.w	ip, sp, #12
 800ec3e:	4666      	mov	r6, ip
 800ec40:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ec44:	f8de 3000 	ldr.w	r3, [lr]
 800ec48:	f8cc 3000 	str.w	r3, [ip]
 800ec4c:	4630      	mov	r0, r6
 800ec4e:	f7ff fb53 	bl	800e2f8 <rcutils_allocator_is_valid>
 800ec52:	2800      	cmp	r0, #0
 800ec54:	d0d0      	beq.n	800ebf8 <rmw_init_options_copy+0x20>
 800ec56:	ab08      	add	r3, sp, #32
 800ec58:	e913 0003 	ldmdb	r3, {r0, r1}
 800ec5c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ec60:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800ec64:	69e0      	ldr	r0, [r4, #28]
 800ec66:	f7ff fd5d 	bl	800e724 <rcutils_strdup>
 800ec6a:	61e8      	str	r0, [r5, #28]
 800ec6c:	69e3      	ldr	r3, [r4, #28]
 800ec6e:	b103      	cbz	r3, 800ec72 <rmw_init_options_copy+0x9a>
 800ec70:	b1f8      	cbz	r0, 800ecb2 <rmw_init_options_copy+0xda>
 800ec72:	4812      	ldr	r0, [pc, #72]	@ (800ecbc <rmw_init_options_copy+0xe4>)
 800ec74:	f008 faa6 	bl	80171c4 <get_memory>
 800ec78:	b1a8      	cbz	r0, 800eca6 <rmw_init_options_copy+0xce>
 800ec7a:	6883      	ldr	r3, [r0, #8]
 800ec7c:	636b      	str	r3, [r5, #52]	@ 0x34
 800ec7e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800ec80:	f102 0c10 	add.w	ip, r2, #16
 800ec84:	f103 0510 	add.w	r5, r3, #16
 800ec88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ec8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ec8e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800ec92:	2400      	movs	r4, #0
 800ec94:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800ec98:	4620      	mov	r0, r4
 800ec9a:	b008      	add	sp, #32
 800ec9c:	bd70      	pop	{r4, r5, r6, pc}
 800ec9e:	240c      	movs	r4, #12
 800eca0:	4620      	mov	r0, r4
 800eca2:	b008      	add	sp, #32
 800eca4:	bd70      	pop	{r4, r5, r6, pc}
 800eca6:	9b04      	ldr	r3, [sp, #16]
 800eca8:	9907      	ldr	r1, [sp, #28]
 800ecaa:	69e8      	ldr	r0, [r5, #28]
 800ecac:	4798      	blx	r3
 800ecae:	2401      	movs	r4, #1
 800ecb0:	e7a3      	b.n	800ebfa <rmw_init_options_copy+0x22>
 800ecb2:	240a      	movs	r4, #10
 800ecb4:	e7a1      	b.n	800ebfa <rmw_init_options_copy+0x22>
 800ecb6:	bf00      	nop
 800ecb8:	0801b840 	.word	0x0801b840
 800ecbc:	20011854 	.word	0x20011854

0800ecc0 <rmw_init_options_fini>:
 800ecc0:	2800      	cmp	r0, #0
 800ecc2:	d041      	beq.n	800ed48 <rmw_init_options_fini+0x88>
 800ecc4:	b510      	push	{r4, lr}
 800ecc6:	4604      	mov	r4, r0
 800ecc8:	b08e      	sub	sp, #56	@ 0x38
 800ecca:	3020      	adds	r0, #32
 800eccc:	f7ff fb14 	bl	800e2f8 <rcutils_allocator_is_valid>
 800ecd0:	b380      	cbz	r0, 800ed34 <rmw_init_options_fini+0x74>
 800ecd2:	68a0      	ldr	r0, [r4, #8]
 800ecd4:	b120      	cbz	r0, 800ece0 <rmw_init_options_fini+0x20>
 800ecd6:	4b1e      	ldr	r3, [pc, #120]	@ (800ed50 <rmw_init_options_fini+0x90>)
 800ecd8:	6819      	ldr	r1, [r3, #0]
 800ecda:	f7f1 fa99 	bl	8000210 <strcmp>
 800ecde:	bb88      	cbnz	r0, 800ed44 <rmw_init_options_fini+0x84>
 800ece0:	4b1c      	ldr	r3, [pc, #112]	@ (800ed54 <rmw_init_options_fini+0x94>)
 800ece2:	6819      	ldr	r1, [r3, #0]
 800ece4:	b351      	cbz	r1, 800ed3c <rmw_init_options_fini+0x7c>
 800ece6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800ece8:	e001      	b.n	800ecee <rmw_init_options_fini+0x2e>
 800ecea:	6849      	ldr	r1, [r1, #4]
 800ecec:	b331      	cbz	r1, 800ed3c <rmw_init_options_fini+0x7c>
 800ecee:	688b      	ldr	r3, [r1, #8]
 800ecf0:	429a      	cmp	r2, r3
 800ecf2:	d1fa      	bne.n	800ecea <rmw_init_options_fini+0x2a>
 800ecf4:	4817      	ldr	r0, [pc, #92]	@ (800ed54 <rmw_init_options_fini+0x94>)
 800ecf6:	f008 fa75 	bl	80171e4 <put_memory>
 800ecfa:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ecfc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ecfe:	69e0      	ldr	r0, [r4, #28]
 800ed00:	4798      	blx	r3
 800ed02:	4668      	mov	r0, sp
 800ed04:	f7ff fd9c 	bl	800e840 <rmw_get_zero_initialized_init_options>
 800ed08:	46ee      	mov	lr, sp
 800ed0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ed0e:	46a4      	mov	ip, r4
 800ed10:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ed14:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ed18:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ed1c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ed20:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ed24:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ed28:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	4618      	mov	r0, r3
 800ed30:	b00e      	add	sp, #56	@ 0x38
 800ed32:	bd10      	pop	{r4, pc}
 800ed34:	230b      	movs	r3, #11
 800ed36:	4618      	mov	r0, r3
 800ed38:	b00e      	add	sp, #56	@ 0x38
 800ed3a:	bd10      	pop	{r4, pc}
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	4618      	mov	r0, r3
 800ed40:	b00e      	add	sp, #56	@ 0x38
 800ed42:	bd10      	pop	{r4, pc}
 800ed44:	230c      	movs	r3, #12
 800ed46:	e7f2      	b.n	800ed2e <rmw_init_options_fini+0x6e>
 800ed48:	230b      	movs	r3, #11
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	4770      	bx	lr
 800ed4e:	bf00      	nop
 800ed50:	0801b840 	.word	0x0801b840
 800ed54:	20011854 	.word	0x20011854

0800ed58 <rmw_init>:
 800ed58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ed5c:	b083      	sub	sp, #12
 800ed5e:	2800      	cmp	r0, #0
 800ed60:	f000 80d3 	beq.w	800ef0a <rmw_init+0x1b2>
 800ed64:	460e      	mov	r6, r1
 800ed66:	2900      	cmp	r1, #0
 800ed68:	f000 80cf 	beq.w	800ef0a <rmw_init+0x1b2>
 800ed6c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ed6e:	4605      	mov	r5, r0
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	f000 80ca 	beq.w	800ef0a <rmw_init+0x1b2>
 800ed76:	4b78      	ldr	r3, [pc, #480]	@ (800ef58 <rmw_init+0x200>)
 800ed78:	6880      	ldr	r0, [r0, #8]
 800ed7a:	681f      	ldr	r7, [r3, #0]
 800ed7c:	b128      	cbz	r0, 800ed8a <rmw_init+0x32>
 800ed7e:	4639      	mov	r1, r7
 800ed80:	f7f1 fa46 	bl	8000210 <strcmp>
 800ed84:	2800      	cmp	r0, #0
 800ed86:	f040 80ca 	bne.w	800ef1e <rmw_init+0x1c6>
 800ed8a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed8e:	4c73      	ldr	r4, [pc, #460]	@ (800ef5c <rmw_init+0x204>)
 800ed90:	4973      	ldr	r1, [pc, #460]	@ (800ef60 <rmw_init+0x208>)
 800ed92:	4874      	ldr	r0, [pc, #464]	@ (800ef64 <rmw_init+0x20c>)
 800ed94:	60b7      	str	r7, [r6, #8]
 800ed96:	e9c6 2300 	strd	r2, r3, [r6]
 800ed9a:	68eb      	ldr	r3, [r5, #12]
 800ed9c:	64b3      	str	r3, [r6, #72]	@ 0x48
 800ed9e:	2201      	movs	r2, #1
 800eda0:	f000 ff18 	bl	800fbd4 <rmw_uxrce_init_session_memory>
 800eda4:	4620      	mov	r0, r4
 800eda6:	4970      	ldr	r1, [pc, #448]	@ (800ef68 <rmw_init+0x210>)
 800eda8:	2204      	movs	r2, #4
 800edaa:	f000 ff53 	bl	800fc54 <rmw_uxrce_init_static_input_buffer_memory>
 800edae:	f04f 0800 	mov.w	r8, #0
 800edb2:	486c      	ldr	r0, [pc, #432]	@ (800ef64 <rmw_init+0x20c>)
 800edb4:	f884 800d 	strb.w	r8, [r4, #13]
 800edb8:	f008 fa04 	bl	80171c4 <get_memory>
 800edbc:	2800      	cmp	r0, #0
 800edbe:	f000 80a9 	beq.w	800ef14 <rmw_init+0x1bc>
 800edc2:	6884      	ldr	r4, [r0, #8]
 800edc4:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800edc6:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800edc8:	f890 c010 	ldrb.w	ip, [r0, #16]
 800edcc:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800edd0:	9101      	str	r1, [sp, #4]
 800edd2:	6a00      	ldr	r0, [r0, #32]
 800edd4:	9000      	str	r0, [sp, #0]
 800edd6:	f104 0910 	add.w	r9, r4, #16
 800edda:	4661      	mov	r1, ip
 800eddc:	4648      	mov	r0, r9
 800edde:	f002 f9a3 	bl	8011128 <uxr_set_custom_transport_callbacks>
 800ede2:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800ede6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800edea:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800edee:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800edf2:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800edf6:	495d      	ldr	r1, [pc, #372]	@ (800ef6c <rmw_init+0x214>)
 800edf8:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800edfc:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800ee00:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800ee04:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800ee08:	4859      	ldr	r0, [pc, #356]	@ (800ef70 <rmw_init+0x218>)
 800ee0a:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800ee0e:	2201      	movs	r2, #1
 800ee10:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800ee12:	f000 febf 	bl	800fb94 <rmw_uxrce_init_node_memory>
 800ee16:	4957      	ldr	r1, [pc, #348]	@ (800ef74 <rmw_init+0x21c>)
 800ee18:	4857      	ldr	r0, [pc, #348]	@ (800ef78 <rmw_init+0x220>)
 800ee1a:	2205      	movs	r2, #5
 800ee1c:	f000 fe9a 	bl	800fb54 <rmw_uxrce_init_subscription_memory>
 800ee20:	4956      	ldr	r1, [pc, #344]	@ (800ef7c <rmw_init+0x224>)
 800ee22:	4857      	ldr	r0, [pc, #348]	@ (800ef80 <rmw_init+0x228>)
 800ee24:	220a      	movs	r2, #10
 800ee26:	f000 fe75 	bl	800fb14 <rmw_uxrce_init_publisher_memory>
 800ee2a:	4956      	ldr	r1, [pc, #344]	@ (800ef84 <rmw_init+0x22c>)
 800ee2c:	4856      	ldr	r0, [pc, #344]	@ (800ef88 <rmw_init+0x230>)
 800ee2e:	2201      	movs	r2, #1
 800ee30:	f000 fe30 	bl	800fa94 <rmw_uxrce_init_service_memory>
 800ee34:	4955      	ldr	r1, [pc, #340]	@ (800ef8c <rmw_init+0x234>)
 800ee36:	4856      	ldr	r0, [pc, #344]	@ (800ef90 <rmw_init+0x238>)
 800ee38:	2201      	movs	r2, #1
 800ee3a:	f000 fe4b 	bl	800fad4 <rmw_uxrce_init_client_memory>
 800ee3e:	4955      	ldr	r1, [pc, #340]	@ (800ef94 <rmw_init+0x23c>)
 800ee40:	4855      	ldr	r0, [pc, #340]	@ (800ef98 <rmw_init+0x240>)
 800ee42:	220f      	movs	r2, #15
 800ee44:	f000 fee6 	bl	800fc14 <rmw_uxrce_init_topic_memory>
 800ee48:	4954      	ldr	r1, [pc, #336]	@ (800ef9c <rmw_init+0x244>)
 800ee4a:	4855      	ldr	r0, [pc, #340]	@ (800efa0 <rmw_init+0x248>)
 800ee4c:	2203      	movs	r2, #3
 800ee4e:	f000 ff21 	bl	800fc94 <rmw_uxrce_init_init_options_impl_memory>
 800ee52:	4954      	ldr	r1, [pc, #336]	@ (800efa4 <rmw_init+0x24c>)
 800ee54:	4854      	ldr	r0, [pc, #336]	@ (800efa8 <rmw_init+0x250>)
 800ee56:	2204      	movs	r2, #4
 800ee58:	f000 ff3c 	bl	800fcd4 <rmw_uxrce_init_wait_set_memory>
 800ee5c:	4953      	ldr	r1, [pc, #332]	@ (800efac <rmw_init+0x254>)
 800ee5e:	4854      	ldr	r0, [pc, #336]	@ (800efb0 <rmw_init+0x258>)
 800ee60:	2204      	movs	r2, #4
 800ee62:	f000 ff57 	bl	800fd14 <rmw_uxrce_init_guard_condition_memory>
 800ee66:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800ee68:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800ee6a:	4642      	mov	r2, r8
 800ee6c:	f000 fde2 	bl	800fa34 <rmw_uxrce_transport_init>
 800ee70:	4607      	mov	r7, r0
 800ee72:	2800      	cmp	r0, #0
 800ee74:	d158      	bne.n	800ef28 <rmw_init+0x1d0>
 800ee76:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800ee78:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800ee7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ee7e:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800ee82:	4628      	mov	r0, r5
 800ee84:	f002 fc88 	bl	8011798 <uxr_init_session>
 800ee88:	494a      	ldr	r1, [pc, #296]	@ (800efb4 <rmw_init+0x25c>)
 800ee8a:	4622      	mov	r2, r4
 800ee8c:	4628      	mov	r0, r5
 800ee8e:	f002 fca7 	bl	80117e0 <uxr_set_topic_callback>
 800ee92:	4949      	ldr	r1, [pc, #292]	@ (800efb8 <rmw_init+0x260>)
 800ee94:	463a      	mov	r2, r7
 800ee96:	4628      	mov	r0, r5
 800ee98:	f002 fc9e 	bl	80117d8 <uxr_set_status_callback>
 800ee9c:	4947      	ldr	r1, [pc, #284]	@ (800efbc <rmw_init+0x264>)
 800ee9e:	463a      	mov	r2, r7
 800eea0:	4628      	mov	r0, r5
 800eea2:	f002 fca1 	bl	80117e8 <uxr_set_request_callback>
 800eea6:	4946      	ldr	r1, [pc, #280]	@ (800efc0 <rmw_init+0x268>)
 800eea8:	463a      	mov	r2, r7
 800eeaa:	4628      	mov	r0, r5
 800eeac:	f002 fca0 	bl	80117f0 <uxr_set_reply_callback>
 800eeb0:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800eeb4:	2304      	movs	r3, #4
 800eeb6:	0092      	lsls	r2, r2, #2
 800eeb8:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800eebc:	4628      	mov	r0, r5
 800eebe:	f002 fcd5 	bl	801186c <uxr_create_input_reliable_stream>
 800eec2:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800eec6:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800eeca:	0092      	lsls	r2, r2, #2
 800eecc:	2304      	movs	r3, #4
 800eece:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800eed2:	4628      	mov	r0, r5
 800eed4:	f002 fca2 	bl	801181c <uxr_create_output_reliable_stream>
 800eed8:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800eedc:	4628      	mov	r0, r5
 800eede:	f002 fcbf 	bl	8011860 <uxr_create_input_best_effort_stream>
 800eee2:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800eee6:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800eeea:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800eeee:	3114      	adds	r1, #20
 800eef0:	4628      	mov	r0, r5
 800eef2:	f002 fc81 	bl	80117f8 <uxr_create_output_best_effort_stream>
 800eef6:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800eefa:	4628      	mov	r0, r5
 800eefc:	f003 fa36 	bl	801236c <uxr_create_session>
 800ef00:	b1f8      	cbz	r0, 800ef42 <rmw_init+0x1ea>
 800ef02:	4638      	mov	r0, r7
 800ef04:	b003      	add	sp, #12
 800ef06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef0a:	270b      	movs	r7, #11
 800ef0c:	4638      	mov	r0, r7
 800ef0e:	b003      	add	sp, #12
 800ef10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef14:	2701      	movs	r7, #1
 800ef16:	4638      	mov	r0, r7
 800ef18:	b003      	add	sp, #12
 800ef1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef1e:	270c      	movs	r7, #12
 800ef20:	4638      	mov	r0, r7
 800ef22:	b003      	add	sp, #12
 800ef24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef28:	4648      	mov	r0, r9
 800ef2a:	f002 f93f 	bl	80111ac <uxr_close_custom_transport>
 800ef2e:	480d      	ldr	r0, [pc, #52]	@ (800ef64 <rmw_init+0x20c>)
 800ef30:	4621      	mov	r1, r4
 800ef32:	f008 f957 	bl	80171e4 <put_memory>
 800ef36:	4638      	mov	r0, r7
 800ef38:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800ef3c:	b003      	add	sp, #12
 800ef3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef42:	4648      	mov	r0, r9
 800ef44:	f002 f932 	bl	80111ac <uxr_close_custom_transport>
 800ef48:	4806      	ldr	r0, [pc, #24]	@ (800ef64 <rmw_init+0x20c>)
 800ef4a:	4621      	mov	r1, r4
 800ef4c:	f008 f94a 	bl	80171e4 <put_memory>
 800ef50:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800ef52:	2701      	movs	r7, #1
 800ef54:	e7d5      	b.n	800ef02 <rmw_init+0x1aa>
 800ef56:	bf00      	nop
 800ef58:	0801b840 	.word	0x0801b840
 800ef5c:	200118a4 	.word	0x200118a4
 800ef60:	2000db50 	.word	0x2000db50
 800ef64:	20011894 	.word	0x20011894
 800ef68:	2000f0f8 	.word	0x2000f0f8
 800ef6c:	2000d174 	.word	0x2000d174
 800ef70:	20011864 	.word	0x20011864
 800ef74:	200111f8 	.word	0x200111f8
 800ef78:	200118b4 	.word	0x200118b4
 800ef7c:	2000d218 	.word	0x2000d218
 800ef80:	20011874 	.word	0x20011874
 800ef84:	2000da88 	.word	0x2000da88
 800ef88:	20011884 	.word	0x20011884
 800ef8c:	2000cfa8 	.word	0x2000cfa8
 800ef90:	2000cf94 	.word	0x2000cf94
 800ef94:	20011630 	.word	0x20011630
 800ef98:	200118c4 	.word	0x200118c4
 800ef9c:	2000d0f0 	.word	0x2000d0f0
 800efa0:	20011854 	.word	0x20011854
 800efa4:	200117d4 	.word	0x200117d4
 800efa8:	200118d4 	.word	0x200118d4
 800efac:	2000d070 	.word	0x2000d070
 800efb0:	20011844 	.word	0x20011844
 800efb4:	08016ffd 	.word	0x08016ffd
 800efb8:	08016ff5 	.word	0x08016ff5
 800efbc:	08017095 	.word	0x08017095
 800efc0:	08017131 	.word	0x08017131

0800efc4 <rmw_shutdown>:
 800efc4:	b570      	push	{r4, r5, r6, lr}
 800efc6:	b094      	sub	sp, #80	@ 0x50
 800efc8:	2800      	cmp	r0, #0
 800efca:	d050      	beq.n	800f06e <rmw_shutdown+0xaa>
 800efcc:	4605      	mov	r5, r0
 800efce:	6880      	ldr	r0, [r0, #8]
 800efd0:	b128      	cbz	r0, 800efde <rmw_shutdown+0x1a>
 800efd2:	4b2b      	ldr	r3, [pc, #172]	@ (800f080 <rmw_shutdown+0xbc>)
 800efd4:	6819      	ldr	r1, [r3, #0]
 800efd6:	f7f1 f91b 	bl	8000210 <strcmp>
 800efda:	2800      	cmp	r0, #0
 800efdc:	d143      	bne.n	800f066 <rmw_shutdown+0xa2>
 800efde:	4b29      	ldr	r3, [pc, #164]	@ (800f084 <rmw_shutdown+0xc0>)
 800efe0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800efe2:	681c      	ldr	r4, [r3, #0]
 800efe4:	2c00      	cmp	r4, #0
 800efe6:	d046      	beq.n	800f076 <rmw_shutdown+0xb2>
 800efe8:	2600      	movs	r6, #0
 800efea:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800efee:	6902      	ldr	r2, [r0, #16]
 800eff0:	428a      	cmp	r2, r1
 800eff2:	d024      	beq.n	800f03e <rmw_shutdown+0x7a>
 800eff4:	2c00      	cmp	r4, #0
 800eff6:	d1f8      	bne.n	800efea <rmw_shutdown+0x26>
 800eff8:	b189      	cbz	r1, 800f01e <rmw_shutdown+0x5a>
 800effa:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800effe:	789b      	ldrb	r3, [r3, #2]
 800f000:	2b01      	cmp	r3, #1
 800f002:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800f006:	bf14      	ite	ne
 800f008:	210a      	movne	r1, #10
 800f00a:	2100      	moveq	r1, #0
 800f00c:	f003 f986 	bl	801231c <uxr_delete_session_retries>
 800f010:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800f012:	f000 fe9f 	bl	800fd54 <rmw_uxrce_fini_session_memory>
 800f016:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800f018:	3010      	adds	r0, #16
 800f01a:	f002 f8c7 	bl	80111ac <uxr_close_custom_transport>
 800f01e:	2300      	movs	r3, #0
 800f020:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800f022:	b1b6      	cbz	r6, 800f052 <rmw_shutdown+0x8e>
 800f024:	4d18      	ldr	r5, [pc, #96]	@ (800f088 <rmw_shutdown+0xc4>)
 800f026:	682c      	ldr	r4, [r5, #0]
 800f028:	b134      	cbz	r4, 800f038 <rmw_shutdown+0x74>
 800f02a:	4621      	mov	r1, r4
 800f02c:	6864      	ldr	r4, [r4, #4]
 800f02e:	4628      	mov	r0, r5
 800f030:	f008 f8d8 	bl	80171e4 <put_memory>
 800f034:	2c00      	cmp	r4, #0
 800f036:	d1f8      	bne.n	800f02a <rmw_shutdown+0x66>
 800f038:	4630      	mov	r0, r6
 800f03a:	b014      	add	sp, #80	@ 0x50
 800f03c:	bd70      	pop	{r4, r5, r6, pc}
 800f03e:	3018      	adds	r0, #24
 800f040:	f000 f8e8 	bl	800f214 <rmw_destroy_node>
 800f044:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800f046:	4606      	mov	r6, r0
 800f048:	2c00      	cmp	r4, #0
 800f04a:	d1ce      	bne.n	800efea <rmw_shutdown+0x26>
 800f04c:	2900      	cmp	r1, #0
 800f04e:	d1d4      	bne.n	800effa <rmw_shutdown+0x36>
 800f050:	e7e5      	b.n	800f01e <rmw_shutdown+0x5a>
 800f052:	4668      	mov	r0, sp
 800f054:	f007 fec4 	bl	8016de0 <rmw_get_zero_initialized_context>
 800f058:	2250      	movs	r2, #80	@ 0x50
 800f05a:	4669      	mov	r1, sp
 800f05c:	4628      	mov	r0, r5
 800f05e:	f00a fd72 	bl	8019b46 <memcpy>
 800f062:	2600      	movs	r6, #0
 800f064:	e7de      	b.n	800f024 <rmw_shutdown+0x60>
 800f066:	260c      	movs	r6, #12
 800f068:	4630      	mov	r0, r6
 800f06a:	b014      	add	sp, #80	@ 0x50
 800f06c:	bd70      	pop	{r4, r5, r6, pc}
 800f06e:	260b      	movs	r6, #11
 800f070:	4630      	mov	r0, r6
 800f072:	b014      	add	sp, #80	@ 0x50
 800f074:	bd70      	pop	{r4, r5, r6, pc}
 800f076:	2900      	cmp	r1, #0
 800f078:	d0eb      	beq.n	800f052 <rmw_shutdown+0x8e>
 800f07a:	4626      	mov	r6, r4
 800f07c:	e7bd      	b.n	800effa <rmw_shutdown+0x36>
 800f07e:	bf00      	nop
 800f080:	0801b840 	.word	0x0801b840
 800f084:	20011864 	.word	0x20011864
 800f088:	200118a4 	.word	0x200118a4

0800f08c <rmw_context_fini>:
 800f08c:	4b17      	ldr	r3, [pc, #92]	@ (800f0ec <rmw_context_fini+0x60>)
 800f08e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800f090:	b570      	push	{r4, r5, r6, lr}
 800f092:	681c      	ldr	r4, [r3, #0]
 800f094:	4605      	mov	r5, r0
 800f096:	b334      	cbz	r4, 800f0e6 <rmw_context_fini+0x5a>
 800f098:	2600      	movs	r6, #0
 800f09a:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800f09e:	6902      	ldr	r2, [r0, #16]
 800f0a0:	428a      	cmp	r2, r1
 800f0a2:	d018      	beq.n	800f0d6 <rmw_context_fini+0x4a>
 800f0a4:	2c00      	cmp	r4, #0
 800f0a6:	d1f8      	bne.n	800f09a <rmw_context_fini+0xe>
 800f0a8:	b189      	cbz	r1, 800f0ce <rmw_context_fini+0x42>
 800f0aa:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800f0ae:	789b      	ldrb	r3, [r3, #2]
 800f0b0:	2b01      	cmp	r3, #1
 800f0b2:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800f0b6:	bf14      	ite	ne
 800f0b8:	210a      	movne	r1, #10
 800f0ba:	2100      	moveq	r1, #0
 800f0bc:	f003 f92e 	bl	801231c <uxr_delete_session_retries>
 800f0c0:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800f0c2:	f000 fe47 	bl	800fd54 <rmw_uxrce_fini_session_memory>
 800f0c6:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800f0c8:	3010      	adds	r0, #16
 800f0ca:	f002 f86f 	bl	80111ac <uxr_close_custom_transport>
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800f0d2:	4630      	mov	r0, r6
 800f0d4:	bd70      	pop	{r4, r5, r6, pc}
 800f0d6:	3018      	adds	r0, #24
 800f0d8:	f000 f89c 	bl	800f214 <rmw_destroy_node>
 800f0dc:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800f0de:	4606      	mov	r6, r0
 800f0e0:	2c00      	cmp	r4, #0
 800f0e2:	d1da      	bne.n	800f09a <rmw_context_fini+0xe>
 800f0e4:	e7e0      	b.n	800f0a8 <rmw_context_fini+0x1c>
 800f0e6:	4626      	mov	r6, r4
 800f0e8:	e7de      	b.n	800f0a8 <rmw_context_fini+0x1c>
 800f0ea:	bf00      	nop
 800f0ec:	20011864 	.word	0x20011864

0800f0f0 <create_node>:
 800f0f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f0f4:	b083      	sub	sp, #12
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d05f      	beq.n	800f1ba <create_node+0xca>
 800f0fa:	4606      	mov	r6, r0
 800f0fc:	4835      	ldr	r0, [pc, #212]	@ (800f1d4 <create_node+0xe4>)
 800f0fe:	460f      	mov	r7, r1
 800f100:	4690      	mov	r8, r2
 800f102:	461d      	mov	r5, r3
 800f104:	f008 f85e 	bl	80171c4 <get_memory>
 800f108:	2800      	cmp	r0, #0
 800f10a:	d056      	beq.n	800f1ba <create_node+0xca>
 800f10c:	6884      	ldr	r4, [r0, #8]
 800f10e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800f110:	6123      	str	r3, [r4, #16]
 800f112:	f008 f8bf 	bl	8017294 <rmw_get_implementation_identifier>
 800f116:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800f11a:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800f11e:	f8c4 9020 	str.w	r9, [r4, #32]
 800f122:	4630      	mov	r0, r6
 800f124:	f7f1 f87e 	bl	8000224 <strlen>
 800f128:	1c42      	adds	r2, r0, #1
 800f12a:	2a3c      	cmp	r2, #60	@ 0x3c
 800f12c:	f104 0518 	add.w	r5, r4, #24
 800f130:	d840      	bhi.n	800f1b4 <create_node+0xc4>
 800f132:	4648      	mov	r0, r9
 800f134:	4631      	mov	r1, r6
 800f136:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800f13a:	f00a fd04 	bl	8019b46 <memcpy>
 800f13e:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800f142:	4638      	mov	r0, r7
 800f144:	f7f1 f86e 	bl	8000224 <strlen>
 800f148:	1c42      	adds	r2, r0, #1
 800f14a:	2a3c      	cmp	r2, #60	@ 0x3c
 800f14c:	d832      	bhi.n	800f1b4 <create_node+0xc4>
 800f14e:	4639      	mov	r1, r7
 800f150:	4648      	mov	r0, r9
 800f152:	f00a fcf8 	bl	8019b46 <memcpy>
 800f156:	6923      	ldr	r3, [r4, #16]
 800f158:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f15c:	2101      	movs	r1, #1
 800f15e:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800f162:	1842      	adds	r2, r0, r1
 800f164:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800f168:	f002 f824 	bl	80111b4 <uxr_object_id>
 800f16c:	6160      	str	r0, [r4, #20]
 800f16e:	783b      	ldrb	r3, [r7, #0]
 800f170:	2b2f      	cmp	r3, #47	@ 0x2f
 800f172:	d127      	bne.n	800f1c4 <create_node+0xd4>
 800f174:	787b      	ldrb	r3, [r7, #1]
 800f176:	bb2b      	cbnz	r3, 800f1c4 <create_node+0xd4>
 800f178:	4a17      	ldr	r2, [pc, #92]	@ (800f1d8 <create_node+0xe8>)
 800f17a:	4818      	ldr	r0, [pc, #96]	@ (800f1dc <create_node+0xec>)
 800f17c:	4633      	mov	r3, r6
 800f17e:	213c      	movs	r1, #60	@ 0x3c
 800f180:	f00a faa4 	bl	80196cc <sniprintf>
 800f184:	6920      	ldr	r0, [r4, #16]
 800f186:	4915      	ldr	r1, [pc, #84]	@ (800f1dc <create_node+0xec>)
 800f188:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800f18c:	9100      	str	r1, [sp, #0]
 800f18e:	2106      	movs	r1, #6
 800f190:	9101      	str	r1, [sp, #4]
 800f192:	6811      	ldr	r1, [r2, #0]
 800f194:	6962      	ldr	r2, [r4, #20]
 800f196:	fa1f f388 	uxth.w	r3, r8
 800f19a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f19e:	f001 fd91 	bl	8010cc4 <uxr_buffer_create_participant_bin>
 800f1a2:	4602      	mov	r2, r0
 800f1a4:	6920      	ldr	r0, [r4, #16]
 800f1a6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f1aa:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f1ae:	f000 ff49 	bl	8010044 <run_xrce_session>
 800f1b2:	b918      	cbnz	r0, 800f1bc <create_node+0xcc>
 800f1b4:	4628      	mov	r0, r5
 800f1b6:	f000 fdd3 	bl	800fd60 <rmw_uxrce_fini_node_memory>
 800f1ba:	2500      	movs	r5, #0
 800f1bc:	4628      	mov	r0, r5
 800f1be:	b003      	add	sp, #12
 800f1c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f1c4:	4a06      	ldr	r2, [pc, #24]	@ (800f1e0 <create_node+0xf0>)
 800f1c6:	9600      	str	r6, [sp, #0]
 800f1c8:	463b      	mov	r3, r7
 800f1ca:	213c      	movs	r1, #60	@ 0x3c
 800f1cc:	4803      	ldr	r0, [pc, #12]	@ (800f1dc <create_node+0xec>)
 800f1ce:	f00a fa7d 	bl	80196cc <sniprintf>
 800f1d2:	e7d7      	b.n	800f184 <create_node+0x94>
 800f1d4:	20011864 	.word	0x20011864
 800f1d8:	0801aea4 	.word	0x0801aea4
 800f1dc:	2000cf58 	.word	0x2000cf58
 800f1e0:	0801ab6c 	.word	0x0801ab6c

0800f1e4 <rmw_create_node>:
 800f1e4:	b199      	cbz	r1, 800f20e <rmw_create_node+0x2a>
 800f1e6:	780b      	ldrb	r3, [r1, #0]
 800f1e8:	468c      	mov	ip, r1
 800f1ea:	b183      	cbz	r3, 800f20e <rmw_create_node+0x2a>
 800f1ec:	b410      	push	{r4}
 800f1ee:	4614      	mov	r4, r2
 800f1f0:	b14a      	cbz	r2, 800f206 <rmw_create_node+0x22>
 800f1f2:	7813      	ldrb	r3, [r2, #0]
 800f1f4:	b13b      	cbz	r3, 800f206 <rmw_create_node+0x22>
 800f1f6:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800f1f8:	4603      	mov	r3, r0
 800f1fa:	4621      	mov	r1, r4
 800f1fc:	4660      	mov	r0, ip
 800f1fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f202:	f7ff bf75 	b.w	800f0f0 <create_node>
 800f206:	2000      	movs	r0, #0
 800f208:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f20c:	4770      	bx	lr
 800f20e:	2000      	movs	r0, #0
 800f210:	4770      	bx	lr
 800f212:	bf00      	nop

0800f214 <rmw_destroy_node>:
 800f214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f216:	b328      	cbz	r0, 800f264 <rmw_destroy_node+0x50>
 800f218:	4607      	mov	r7, r0
 800f21a:	6800      	ldr	r0, [r0, #0]
 800f21c:	b120      	cbz	r0, 800f228 <rmw_destroy_node+0x14>
 800f21e:	4b36      	ldr	r3, [pc, #216]	@ (800f2f8 <rmw_destroy_node+0xe4>)
 800f220:	6819      	ldr	r1, [r3, #0]
 800f222:	f7f0 fff5 	bl	8000210 <strcmp>
 800f226:	b9e8      	cbnz	r0, 800f264 <rmw_destroy_node+0x50>
 800f228:	687d      	ldr	r5, [r7, #4]
 800f22a:	b1dd      	cbz	r5, 800f264 <rmw_destroy_node+0x50>
 800f22c:	4b33      	ldr	r3, [pc, #204]	@ (800f2fc <rmw_destroy_node+0xe8>)
 800f22e:	681c      	ldr	r4, [r3, #0]
 800f230:	2c00      	cmp	r4, #0
 800f232:	d05f      	beq.n	800f2f4 <rmw_destroy_node+0xe0>
 800f234:	2600      	movs	r6, #0
 800f236:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800f23a:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800f23e:	429d      	cmp	r5, r3
 800f240:	d013      	beq.n	800f26a <rmw_destroy_node+0x56>
 800f242:	2c00      	cmp	r4, #0
 800f244:	d1f7      	bne.n	800f236 <rmw_destroy_node+0x22>
 800f246:	4b2e      	ldr	r3, [pc, #184]	@ (800f300 <rmw_destroy_node+0xec>)
 800f248:	681c      	ldr	r4, [r3, #0]
 800f24a:	b1c4      	cbz	r4, 800f27e <rmw_destroy_node+0x6a>
 800f24c:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800f250:	6a0b      	ldr	r3, [r1, #32]
 800f252:	429d      	cmp	r5, r3
 800f254:	d1f9      	bne.n	800f24a <rmw_destroy_node+0x36>
 800f256:	317c      	adds	r1, #124	@ 0x7c
 800f258:	4638      	mov	r0, r7
 800f25a:	f000 fb37 	bl	800f8cc <rmw_destroy_subscription>
 800f25e:	2801      	cmp	r0, #1
 800f260:	4606      	mov	r6, r0
 800f262:	d1f2      	bne.n	800f24a <rmw_destroy_node+0x36>
 800f264:	2601      	movs	r6, #1
 800f266:	4630      	mov	r0, r6
 800f268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f26a:	3184      	adds	r1, #132	@ 0x84
 800f26c:	4638      	mov	r0, r7
 800f26e:	f000 f9a5 	bl	800f5bc <rmw_destroy_publisher>
 800f272:	2801      	cmp	r0, #1
 800f274:	4606      	mov	r6, r0
 800f276:	d0f5      	beq.n	800f264 <rmw_destroy_node+0x50>
 800f278:	2c00      	cmp	r4, #0
 800f27a:	d1dc      	bne.n	800f236 <rmw_destroy_node+0x22>
 800f27c:	e7e3      	b.n	800f246 <rmw_destroy_node+0x32>
 800f27e:	4b21      	ldr	r3, [pc, #132]	@ (800f304 <rmw_destroy_node+0xf0>)
 800f280:	681c      	ldr	r4, [r3, #0]
 800f282:	b16c      	cbz	r4, 800f2a0 <rmw_destroy_node+0x8c>
 800f284:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800f288:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800f28a:	429d      	cmp	r5, r3
 800f28c:	d1f9      	bne.n	800f282 <rmw_destroy_node+0x6e>
 800f28e:	317c      	adds	r1, #124	@ 0x7c
 800f290:	4638      	mov	r0, r7
 800f292:	f000 f9e5 	bl	800f660 <rmw_destroy_service>
 800f296:	2801      	cmp	r0, #1
 800f298:	4606      	mov	r6, r0
 800f29a:	d0e3      	beq.n	800f264 <rmw_destroy_node+0x50>
 800f29c:	2c00      	cmp	r4, #0
 800f29e:	d1f1      	bne.n	800f284 <rmw_destroy_node+0x70>
 800f2a0:	4b19      	ldr	r3, [pc, #100]	@ (800f308 <rmw_destroy_node+0xf4>)
 800f2a2:	681c      	ldr	r4, [r3, #0]
 800f2a4:	b16c      	cbz	r4, 800f2c2 <rmw_destroy_node+0xae>
 800f2a6:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800f2aa:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800f2ac:	429d      	cmp	r5, r3
 800f2ae:	d1f9      	bne.n	800f2a4 <rmw_destroy_node+0x90>
 800f2b0:	317c      	adds	r1, #124	@ 0x7c
 800f2b2:	4638      	mov	r0, r7
 800f2b4:	f007 ffaa 	bl	801720c <rmw_destroy_client>
 800f2b8:	2801      	cmp	r0, #1
 800f2ba:	4606      	mov	r6, r0
 800f2bc:	d0d2      	beq.n	800f264 <rmw_destroy_node+0x50>
 800f2be:	2c00      	cmp	r4, #0
 800f2c0:	d1f1      	bne.n	800f2a6 <rmw_destroy_node+0x92>
 800f2c2:	6928      	ldr	r0, [r5, #16]
 800f2c4:	696a      	ldr	r2, [r5, #20]
 800f2c6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f2ca:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f2ce:	6819      	ldr	r1, [r3, #0]
 800f2d0:	f001 fcac 	bl	8010c2c <uxr_buffer_delete_entity>
 800f2d4:	4602      	mov	r2, r0
 800f2d6:	6928      	ldr	r0, [r5, #16]
 800f2d8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f2dc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f2e0:	f000 feb0 	bl	8010044 <run_xrce_session>
 800f2e4:	2800      	cmp	r0, #0
 800f2e6:	bf08      	it	eq
 800f2e8:	2602      	moveq	r6, #2
 800f2ea:	4638      	mov	r0, r7
 800f2ec:	f000 fd38 	bl	800fd60 <rmw_uxrce_fini_node_memory>
 800f2f0:	4630      	mov	r0, r6
 800f2f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2f4:	4626      	mov	r6, r4
 800f2f6:	e7a6      	b.n	800f246 <rmw_destroy_node+0x32>
 800f2f8:	0801b840 	.word	0x0801b840
 800f2fc:	20011874 	.word	0x20011874
 800f300:	200118b4 	.word	0x200118b4
 800f304:	20011884 	.word	0x20011884
 800f308:	2000cf94 	.word	0x2000cf94

0800f30c <rmw_node_get_graph_guard_condition>:
 800f30c:	6843      	ldr	r3, [r0, #4]
 800f30e:	6918      	ldr	r0, [r3, #16]
 800f310:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800f314:	4770      	bx	lr
 800f316:	bf00      	nop

0800f318 <flush_session>:
 800f318:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800f31a:	f002 be8d 	b.w	8012038 <uxr_run_session_until_confirm_delivery>
 800f31e:	bf00      	nop

0800f320 <rmw_publish>:
 800f320:	2800      	cmp	r0, #0
 800f322:	d053      	beq.n	800f3cc <rmw_publish+0xac>
 800f324:	b570      	push	{r4, r5, r6, lr}
 800f326:	460d      	mov	r5, r1
 800f328:	b08e      	sub	sp, #56	@ 0x38
 800f32a:	2900      	cmp	r1, #0
 800f32c:	d04b      	beq.n	800f3c6 <rmw_publish+0xa6>
 800f32e:	4604      	mov	r4, r0
 800f330:	6800      	ldr	r0, [r0, #0]
 800f332:	f000 ff07 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f336:	2800      	cmp	r0, #0
 800f338:	d045      	beq.n	800f3c6 <rmw_publish+0xa6>
 800f33a:	6866      	ldr	r6, [r4, #4]
 800f33c:	2e00      	cmp	r6, #0
 800f33e:	d042      	beq.n	800f3c6 <rmw_publish+0xa6>
 800f340:	69b4      	ldr	r4, [r6, #24]
 800f342:	4628      	mov	r0, r5
 800f344:	6923      	ldr	r3, [r4, #16]
 800f346:	4798      	blx	r3
 800f348:	69f3      	ldr	r3, [r6, #28]
 800f34a:	9005      	str	r0, [sp, #20]
 800f34c:	b113      	cbz	r3, 800f354 <rmw_publish+0x34>
 800f34e:	a805      	add	r0, sp, #20
 800f350:	4798      	blx	r3
 800f352:	9805      	ldr	r0, [sp, #20]
 800f354:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f358:	691b      	ldr	r3, [r3, #16]
 800f35a:	9000      	str	r0, [sp, #0]
 800f35c:	6972      	ldr	r2, [r6, #20]
 800f35e:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f360:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f364:	ab06      	add	r3, sp, #24
 800f366:	f004 f90f 	bl	8013588 <uxr_prepare_output_stream>
 800f36a:	b1d8      	cbz	r0, 800f3a4 <rmw_publish+0x84>
 800f36c:	68a3      	ldr	r3, [r4, #8]
 800f36e:	a906      	add	r1, sp, #24
 800f370:	4628      	mov	r0, r5
 800f372:	4798      	blx	r3
 800f374:	6a33      	ldr	r3, [r6, #32]
 800f376:	4604      	mov	r4, r0
 800f378:	b10b      	cbz	r3, 800f37e <rmw_publish+0x5e>
 800f37a:	a806      	add	r0, sp, #24
 800f37c:	4798      	blx	r3
 800f37e:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800f382:	2b01      	cmp	r3, #1
 800f384:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f388:	d022      	beq.n	800f3d0 <rmw_publish+0xb0>
 800f38a:	6918      	ldr	r0, [r3, #16]
 800f38c:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800f38e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f392:	f002 fe51 	bl	8012038 <uxr_run_session_until_confirm_delivery>
 800f396:	4020      	ands	r0, r4
 800f398:	b2c4      	uxtb	r4, r0
 800f39a:	f084 0001 	eor.w	r0, r4, #1
 800f39e:	b2c0      	uxtb	r0, r0
 800f3a0:	b00e      	add	sp, #56	@ 0x38
 800f3a2:	bd70      	pop	{r4, r5, r6, pc}
 800f3a4:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f3a8:	6918      	ldr	r0, [r3, #16]
 800f3aa:	9b05      	ldr	r3, [sp, #20]
 800f3ac:	9300      	str	r3, [sp, #0]
 800f3ae:	4b0b      	ldr	r3, [pc, #44]	@ (800f3dc <rmw_publish+0xbc>)
 800f3b0:	9301      	str	r3, [sp, #4]
 800f3b2:	9602      	str	r6, [sp, #8]
 800f3b4:	6972      	ldr	r2, [r6, #20]
 800f3b6:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f3b8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f3bc:	ab06      	add	r3, sp, #24
 800f3be:	f004 f913 	bl	80135e8 <uxr_prepare_output_stream_fragmented>
 800f3c2:	2800      	cmp	r0, #0
 800f3c4:	d1d2      	bne.n	800f36c <rmw_publish+0x4c>
 800f3c6:	2001      	movs	r0, #1
 800f3c8:	b00e      	add	sp, #56	@ 0x38
 800f3ca:	bd70      	pop	{r4, r5, r6, pc}
 800f3cc:	2001      	movs	r0, #1
 800f3ce:	4770      	bx	lr
 800f3d0:	6918      	ldr	r0, [r3, #16]
 800f3d2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f3d6:	f002 fa6f 	bl	80118b8 <uxr_flash_output_streams>
 800f3da:	e7de      	b.n	800f39a <rmw_publish+0x7a>
 800f3dc:	0800f319 	.word	0x0800f319

0800f3e0 <rmw_create_publisher>:
 800f3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3e4:	b087      	sub	sp, #28
 800f3e6:	2800      	cmp	r0, #0
 800f3e8:	f000 80cc 	beq.w	800f584 <rmw_create_publisher+0x1a4>
 800f3ec:	460e      	mov	r6, r1
 800f3ee:	2900      	cmp	r1, #0
 800f3f0:	f000 80c8 	beq.w	800f584 <rmw_create_publisher+0x1a4>
 800f3f4:	4604      	mov	r4, r0
 800f3f6:	6800      	ldr	r0, [r0, #0]
 800f3f8:	4615      	mov	r5, r2
 800f3fa:	4698      	mov	r8, r3
 800f3fc:	f000 fea2 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f400:	2800      	cmp	r0, #0
 800f402:	f000 80bf 	beq.w	800f584 <rmw_create_publisher+0x1a4>
 800f406:	2d00      	cmp	r5, #0
 800f408:	f000 80bc 	beq.w	800f584 <rmw_create_publisher+0x1a4>
 800f40c:	782b      	ldrb	r3, [r5, #0]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	f000 80b8 	beq.w	800f584 <rmw_create_publisher+0x1a4>
 800f414:	f1b8 0f00 	cmp.w	r8, #0
 800f418:	f000 80b4 	beq.w	800f584 <rmw_create_publisher+0x1a4>
 800f41c:	485c      	ldr	r0, [pc, #368]	@ (800f590 <rmw_create_publisher+0x1b0>)
 800f41e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800f422:	f007 fecf 	bl	80171c4 <get_memory>
 800f426:	2800      	cmp	r0, #0
 800f428:	f000 80ac 	beq.w	800f584 <rmw_create_publisher+0x1a4>
 800f42c:	6884      	ldr	r4, [r0, #8]
 800f42e:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800f432:	f007 ff2f 	bl	8017294 <rmw_get_implementation_identifier>
 800f436:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800f43a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800f43e:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800f442:	4628      	mov	r0, r5
 800f444:	f7f0 feee 	bl	8000224 <strlen>
 800f448:	3001      	adds	r0, #1
 800f44a:	283c      	cmp	r0, #60	@ 0x3c
 800f44c:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800f450:	f200 8091 	bhi.w	800f576 <rmw_create_publisher+0x196>
 800f454:	4a4f      	ldr	r2, [pc, #316]	@ (800f594 <rmw_create_publisher+0x1b4>)
 800f456:	462b      	mov	r3, r5
 800f458:	213c      	movs	r1, #60	@ 0x3c
 800f45a:	4650      	mov	r0, sl
 800f45c:	f00a f936 	bl	80196cc <sniprintf>
 800f460:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f464:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800f466:	4641      	mov	r1, r8
 800f468:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800f46c:	2250      	movs	r2, #80	@ 0x50
 800f46e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800f472:	f00a fb68 	bl	8019b46 <memcpy>
 800f476:	f898 3008 	ldrb.w	r3, [r8, #8]
 800f47a:	4947      	ldr	r1, [pc, #284]	@ (800f598 <rmw_create_publisher+0x1b8>)
 800f47c:	2b02      	cmp	r3, #2
 800f47e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f482:	bf0c      	ite	eq
 800f484:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800f488:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800f48c:	67a3      	str	r3, [r4, #120]	@ 0x78
 800f48e:	2300      	movs	r3, #0
 800f490:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800f494:	4630      	mov	r0, r6
 800f496:	f000 fe63 	bl	8010160 <get_message_typesupport_handle>
 800f49a:	2800      	cmp	r0, #0
 800f49c:	d06b      	beq.n	800f576 <rmw_create_publisher+0x196>
 800f49e:	6842      	ldr	r2, [r0, #4]
 800f4a0:	61a2      	str	r2, [r4, #24]
 800f4a2:	2a00      	cmp	r2, #0
 800f4a4:	d067      	beq.n	800f576 <rmw_create_publisher+0x196>
 800f4a6:	4629      	mov	r1, r5
 800f4a8:	4643      	mov	r3, r8
 800f4aa:	4648      	mov	r0, r9
 800f4ac:	f007 ff20 	bl	80172f0 <create_topic>
 800f4b0:	6260      	str	r0, [r4, #36]	@ 0x24
 800f4b2:	2800      	cmp	r0, #0
 800f4b4:	d063      	beq.n	800f57e <rmw_create_publisher+0x19e>
 800f4b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f4ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f4be:	2103      	movs	r1, #3
 800f4c0:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800f4c4:	1c42      	adds	r2, r0, #1
 800f4c6:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800f4ca:	f001 fe73 	bl	80111b4 <uxr_object_id>
 800f4ce:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800f4d2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f4d6:	6120      	str	r0, [r4, #16]
 800f4d8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800f4dc:	6910      	ldr	r0, [r2, #16]
 800f4de:	2506      	movs	r5, #6
 800f4e0:	9500      	str	r5, [sp, #0]
 800f4e2:	6819      	ldr	r1, [r3, #0]
 800f4e4:	6922      	ldr	r2, [r4, #16]
 800f4e6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f4ea:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f4ee:	f001 fc51 	bl	8010d94 <uxr_buffer_create_publisher_bin>
 800f4f2:	4602      	mov	r2, r0
 800f4f4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f4f8:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f4fc:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f500:	f000 fda0 	bl	8010044 <run_xrce_session>
 800f504:	b3b8      	cbz	r0, 800f576 <rmw_create_publisher+0x196>
 800f506:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f50a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f50e:	2105      	movs	r1, #5
 800f510:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800f514:	1c42      	adds	r2, r0, #1
 800f516:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800f51a:	f001 fe4b 	bl	80111b4 <uxr_object_id>
 800f51e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f522:	6160      	str	r0, [r4, #20]
 800f524:	691e      	ldr	r6, [r3, #16]
 800f526:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f52a:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800f52e:	f10d 0a10 	add.w	sl, sp, #16
 800f532:	4641      	mov	r1, r8
 800f534:	4650      	mov	r0, sl
 800f536:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800f53a:	f000 fd9f 	bl	801007c <convert_qos_profile>
 800f53e:	9503      	str	r5, [sp, #12]
 800f540:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800f544:	9001      	str	r0, [sp, #4]
 800f546:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f54a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f54e:	9300      	str	r3, [sp, #0]
 800f550:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800f554:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800f558:	f8d8 1000 	ldr.w	r1, [r8]
 800f55c:	4630      	mov	r0, r6
 800f55e:	f001 fc79 	bl	8010e54 <uxr_buffer_create_datawriter_bin>
 800f562:	4602      	mov	r2, r0
 800f564:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f568:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f56c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f570:	f000 fd68 	bl	8010044 <run_xrce_session>
 800f574:	b938      	cbnz	r0, 800f586 <rmw_create_publisher+0x1a6>
 800f576:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f578:	b108      	cbz	r0, 800f57e <rmw_create_publisher+0x19e>
 800f57a:	f000 fc61 	bl	800fe40 <rmw_uxrce_fini_topic_memory>
 800f57e:	4638      	mov	r0, r7
 800f580:	f000 fc06 	bl	800fd90 <rmw_uxrce_fini_publisher_memory>
 800f584:	2700      	movs	r7, #0
 800f586:	4638      	mov	r0, r7
 800f588:	b007      	add	sp, #28
 800f58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f58e:	bf00      	nop
 800f590:	20011874 	.word	0x20011874
 800f594:	0801aea4 	.word	0x0801aea4
 800f598:	0801a9d8 	.word	0x0801a9d8

0800f59c <rmw_publisher_get_actual_qos>:
 800f59c:	b150      	cbz	r0, 800f5b4 <rmw_publisher_get_actual_qos+0x18>
 800f59e:	b508      	push	{r3, lr}
 800f5a0:	460b      	mov	r3, r1
 800f5a2:	b149      	cbz	r1, 800f5b8 <rmw_publisher_get_actual_qos+0x1c>
 800f5a4:	6841      	ldr	r1, [r0, #4]
 800f5a6:	2250      	movs	r2, #80	@ 0x50
 800f5a8:	3128      	adds	r1, #40	@ 0x28
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	f00a facb 	bl	8019b46 <memcpy>
 800f5b0:	2000      	movs	r0, #0
 800f5b2:	bd08      	pop	{r3, pc}
 800f5b4:	200b      	movs	r0, #11
 800f5b6:	4770      	bx	lr
 800f5b8:	200b      	movs	r0, #11
 800f5ba:	bd08      	pop	{r3, pc}

0800f5bc <rmw_destroy_publisher>:
 800f5bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5be:	b128      	cbz	r0, 800f5cc <rmw_destroy_publisher+0x10>
 800f5c0:	4604      	mov	r4, r0
 800f5c2:	6800      	ldr	r0, [r0, #0]
 800f5c4:	460d      	mov	r5, r1
 800f5c6:	f000 fdbd 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f5ca:	b910      	cbnz	r0, 800f5d2 <rmw_destroy_publisher+0x16>
 800f5cc:	2401      	movs	r4, #1
 800f5ce:	4620      	mov	r0, r4
 800f5d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5d2:	6863      	ldr	r3, [r4, #4]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d0f9      	beq.n	800f5cc <rmw_destroy_publisher+0x10>
 800f5d8:	2d00      	cmp	r5, #0
 800f5da:	d0f7      	beq.n	800f5cc <rmw_destroy_publisher+0x10>
 800f5dc:	6828      	ldr	r0, [r5, #0]
 800f5de:	f000 fdb1 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f5e2:	2800      	cmp	r0, #0
 800f5e4:	d0f2      	beq.n	800f5cc <rmw_destroy_publisher+0x10>
 800f5e6:	686c      	ldr	r4, [r5, #4]
 800f5e8:	2c00      	cmp	r4, #0
 800f5ea:	d0ef      	beq.n	800f5cc <rmw_destroy_publisher+0x10>
 800f5ec:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f5ee:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800f5f2:	f007 fecd 	bl	8017390 <destroy_topic>
 800f5f6:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f5fa:	6962      	ldr	r2, [r4, #20]
 800f5fc:	6918      	ldr	r0, [r3, #16]
 800f5fe:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f602:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f606:	6819      	ldr	r1, [r3, #0]
 800f608:	f001 fb10 	bl	8010c2c <uxr_buffer_delete_entity>
 800f60c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f610:	6922      	ldr	r2, [r4, #16]
 800f612:	691b      	ldr	r3, [r3, #16]
 800f614:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800f618:	4604      	mov	r4, r0
 800f61a:	6809      	ldr	r1, [r1, #0]
 800f61c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f620:	f001 fb04 	bl	8010c2c <uxr_buffer_delete_entity>
 800f624:	693e      	ldr	r6, [r7, #16]
 800f626:	4622      	mov	r2, r4
 800f628:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800f62c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800f630:	4604      	mov	r4, r0
 800f632:	4630      	mov	r0, r6
 800f634:	f000 fd06 	bl	8010044 <run_xrce_session>
 800f638:	693e      	ldr	r6, [r7, #16]
 800f63a:	4622      	mov	r2, r4
 800f63c:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800f640:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800f644:	4604      	mov	r4, r0
 800f646:	4630      	mov	r0, r6
 800f648:	f000 fcfc 	bl	8010044 <run_xrce_session>
 800f64c:	b12c      	cbz	r4, 800f65a <rmw_destroy_publisher+0x9e>
 800f64e:	b120      	cbz	r0, 800f65a <rmw_destroy_publisher+0x9e>
 800f650:	2400      	movs	r4, #0
 800f652:	4628      	mov	r0, r5
 800f654:	f000 fb9c 	bl	800fd90 <rmw_uxrce_fini_publisher_memory>
 800f658:	e7b9      	b.n	800f5ce <rmw_destroy_publisher+0x12>
 800f65a:	2402      	movs	r4, #2
 800f65c:	e7f9      	b.n	800f652 <rmw_destroy_publisher+0x96>
 800f65e:	bf00      	nop

0800f660 <rmw_destroy_service>:
 800f660:	b570      	push	{r4, r5, r6, lr}
 800f662:	b128      	cbz	r0, 800f670 <rmw_destroy_service+0x10>
 800f664:	4604      	mov	r4, r0
 800f666:	6800      	ldr	r0, [r0, #0]
 800f668:	460d      	mov	r5, r1
 800f66a:	f000 fd6b 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f66e:	b910      	cbnz	r0, 800f676 <rmw_destroy_service+0x16>
 800f670:	2401      	movs	r4, #1
 800f672:	4620      	mov	r0, r4
 800f674:	bd70      	pop	{r4, r5, r6, pc}
 800f676:	6863      	ldr	r3, [r4, #4]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d0f9      	beq.n	800f670 <rmw_destroy_service+0x10>
 800f67c:	2d00      	cmp	r5, #0
 800f67e:	d0f7      	beq.n	800f670 <rmw_destroy_service+0x10>
 800f680:	6828      	ldr	r0, [r5, #0]
 800f682:	f000 fd5f 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f686:	2800      	cmp	r0, #0
 800f688:	d0f2      	beq.n	800f670 <rmw_destroy_service+0x10>
 800f68a:	686e      	ldr	r6, [r5, #4]
 800f68c:	2e00      	cmp	r6, #0
 800f68e:	d0ef      	beq.n	800f670 <rmw_destroy_service+0x10>
 800f690:	6864      	ldr	r4, [r4, #4]
 800f692:	6932      	ldr	r2, [r6, #16]
 800f694:	6920      	ldr	r0, [r4, #16]
 800f696:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f69a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f69e:	6819      	ldr	r1, [r3, #0]
 800f6a0:	f001 fef6 	bl	8011490 <uxr_buffer_cancel_data>
 800f6a4:	4602      	mov	r2, r0
 800f6a6:	6920      	ldr	r0, [r4, #16]
 800f6a8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f6ac:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f6b0:	f000 fcc8 	bl	8010044 <run_xrce_session>
 800f6b4:	6920      	ldr	r0, [r4, #16]
 800f6b6:	6932      	ldr	r2, [r6, #16]
 800f6b8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f6bc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f6c0:	6819      	ldr	r1, [r3, #0]
 800f6c2:	f001 fab3 	bl	8010c2c <uxr_buffer_delete_entity>
 800f6c6:	4602      	mov	r2, r0
 800f6c8:	6920      	ldr	r0, [r4, #16]
 800f6ca:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f6ce:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f6d2:	f000 fcb7 	bl	8010044 <run_xrce_session>
 800f6d6:	2800      	cmp	r0, #0
 800f6d8:	4628      	mov	r0, r5
 800f6da:	bf14      	ite	ne
 800f6dc:	2400      	movne	r4, #0
 800f6de:	2402      	moveq	r4, #2
 800f6e0:	f000 fb82 	bl	800fde8 <rmw_uxrce_fini_service_memory>
 800f6e4:	e7c5      	b.n	800f672 <rmw_destroy_service+0x12>
 800f6e6:	bf00      	nop

0800f6e8 <rmw_create_subscription>:
 800f6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6ec:	b08d      	sub	sp, #52	@ 0x34
 800f6ee:	2800      	cmp	r0, #0
 800f6f0:	f000 80d1 	beq.w	800f896 <rmw_create_subscription+0x1ae>
 800f6f4:	460e      	mov	r6, r1
 800f6f6:	2900      	cmp	r1, #0
 800f6f8:	f000 80cd 	beq.w	800f896 <rmw_create_subscription+0x1ae>
 800f6fc:	4604      	mov	r4, r0
 800f6fe:	6800      	ldr	r0, [r0, #0]
 800f700:	4615      	mov	r5, r2
 800f702:	4698      	mov	r8, r3
 800f704:	f000 fd1e 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f708:	2800      	cmp	r0, #0
 800f70a:	f000 80c4 	beq.w	800f896 <rmw_create_subscription+0x1ae>
 800f70e:	2d00      	cmp	r5, #0
 800f710:	f000 80c1 	beq.w	800f896 <rmw_create_subscription+0x1ae>
 800f714:	782b      	ldrb	r3, [r5, #0]
 800f716:	2b00      	cmp	r3, #0
 800f718:	f000 80bd 	beq.w	800f896 <rmw_create_subscription+0x1ae>
 800f71c:	f1b8 0f00 	cmp.w	r8, #0
 800f720:	f000 80b9 	beq.w	800f896 <rmw_create_subscription+0x1ae>
 800f724:	485e      	ldr	r0, [pc, #376]	@ (800f8a0 <rmw_create_subscription+0x1b8>)
 800f726:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800f72a:	f007 fd4b 	bl	80171c4 <get_memory>
 800f72e:	4604      	mov	r4, r0
 800f730:	2800      	cmp	r0, #0
 800f732:	f000 80b1 	beq.w	800f898 <rmw_create_subscription+0x1b0>
 800f736:	6887      	ldr	r7, [r0, #8]
 800f738:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 800f73c:	f007 fdaa 	bl	8017294 <rmw_get_implementation_identifier>
 800f740:	f107 0a98 	add.w	sl, r7, #152	@ 0x98
 800f744:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800f746:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 800f74a:	4628      	mov	r0, r5
 800f74c:	f7f0 fd6a 	bl	8000224 <strlen>
 800f750:	3001      	adds	r0, #1
 800f752:	283c      	cmp	r0, #60	@ 0x3c
 800f754:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 800f758:	f200 8096 	bhi.w	800f888 <rmw_create_subscription+0x1a0>
 800f75c:	4a51      	ldr	r2, [pc, #324]	@ (800f8a4 <rmw_create_subscription+0x1bc>)
 800f75e:	462b      	mov	r3, r5
 800f760:	213c      	movs	r1, #60	@ 0x3c
 800f762:	4650      	mov	r0, sl
 800f764:	f009 ffb2 	bl	80196cc <sniprintf>
 800f768:	4641      	mov	r1, r8
 800f76a:	f8c7 9020 	str.w	r9, [r7, #32]
 800f76e:	2250      	movs	r2, #80	@ 0x50
 800f770:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800f774:	f00a f9e7 	bl	8019b46 <memcpy>
 800f778:	494b      	ldr	r1, [pc, #300]	@ (800f8a8 <rmw_create_subscription+0x1c0>)
 800f77a:	4630      	mov	r0, r6
 800f77c:	f000 fcf0 	bl	8010160 <get_message_typesupport_handle>
 800f780:	2800      	cmp	r0, #0
 800f782:	f000 8081 	beq.w	800f888 <rmw_create_subscription+0x1a0>
 800f786:	6842      	ldr	r2, [r0, #4]
 800f788:	61ba      	str	r2, [r7, #24]
 800f78a:	2a00      	cmp	r2, #0
 800f78c:	d07c      	beq.n	800f888 <rmw_create_subscription+0x1a0>
 800f78e:	4629      	mov	r1, r5
 800f790:	4643      	mov	r3, r8
 800f792:	4648      	mov	r0, r9
 800f794:	f007 fdac 	bl	80172f0 <create_topic>
 800f798:	61f8      	str	r0, [r7, #28]
 800f79a:	2800      	cmp	r0, #0
 800f79c:	d078      	beq.n	800f890 <rmw_create_subscription+0x1a8>
 800f79e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f7a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f7a6:	2104      	movs	r1, #4
 800f7a8:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 800f7ac:	1c42      	adds	r2, r0, #1
 800f7ae:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 800f7b2:	f001 fcff 	bl	80111b4 <uxr_object_id>
 800f7b6:	6138      	str	r0, [r7, #16]
 800f7b8:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f7bc:	2506      	movs	r5, #6
 800f7be:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 800f7c2:	9500      	str	r5, [sp, #0]
 800f7c4:	6819      	ldr	r1, [r3, #0]
 800f7c6:	693a      	ldr	r2, [r7, #16]
 800f7c8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f7cc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f7d0:	f001 fb10 	bl	8010df4 <uxr_buffer_create_subscriber_bin>
 800f7d4:	4602      	mov	r2, r0
 800f7d6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f7da:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f7de:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f7e2:	f000 fc2f 	bl	8010044 <run_xrce_session>
 800f7e6:	2800      	cmp	r0, #0
 800f7e8:	d04e      	beq.n	800f888 <rmw_create_subscription+0x1a0>
 800f7ea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f7ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f7f2:	4629      	mov	r1, r5
 800f7f4:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 800f7f8:	1c42      	adds	r2, r0, #1
 800f7fa:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 800f7fe:	f001 fcd9 	bl	80111b4 <uxr_object_id>
 800f802:	ae08      	add	r6, sp, #32
 800f804:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f808:	69fb      	ldr	r3, [r7, #28]
 800f80a:	6178      	str	r0, [r7, #20]
 800f80c:	4641      	mov	r1, r8
 800f80e:	4630      	mov	r0, r6
 800f810:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 800f814:	9305      	str	r3, [sp, #20]
 800f816:	f000 fc31 	bl	801007c <convert_qos_profile>
 800f81a:	9503      	str	r5, [sp, #12]
 800f81c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800f820:	9b05      	ldr	r3, [sp, #20]
 800f822:	9001      	str	r0, [sp, #4]
 800f824:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f828:	691b      	ldr	r3, [r3, #16]
 800f82a:	9300      	str	r3, [sp, #0]
 800f82c:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 800f830:	f8db 1000 	ldr.w	r1, [fp]
 800f834:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 800f838:	f001 fb82 	bl	8010f40 <uxr_buffer_create_datareader_bin>
 800f83c:	4602      	mov	r2, r0
 800f83e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f842:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f846:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f84a:	f000 fbfb 	bl	8010044 <run_xrce_session>
 800f84e:	b1d8      	cbz	r0, 800f888 <rmw_create_subscription+0x1a0>
 800f850:	f898 3008 	ldrb.w	r3, [r8, #8]
 800f854:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f858:	2b02      	cmp	r3, #2
 800f85a:	bf0c      	ite	eq
 800f85c:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 800f860:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 800f864:	9307      	str	r3, [sp, #28]
 800f866:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800f86a:	2200      	movs	r2, #0
 800f86c:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 800f870:	ab0a      	add	r3, sp, #40	@ 0x28
 800f872:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f876:	9300      	str	r3, [sp, #0]
 800f878:	697a      	ldr	r2, [r7, #20]
 800f87a:	9b07      	ldr	r3, [sp, #28]
 800f87c:	6809      	ldr	r1, [r1, #0]
 800f87e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f882:	f001 fdcb 	bl	801141c <uxr_buffer_request_data>
 800f886:	e007      	b.n	800f898 <rmw_create_subscription+0x1b0>
 800f888:	69f8      	ldr	r0, [r7, #28]
 800f88a:	b108      	cbz	r0, 800f890 <rmw_create_subscription+0x1a8>
 800f88c:	f000 fad8 	bl	800fe40 <rmw_uxrce_fini_topic_memory>
 800f890:	4620      	mov	r0, r4
 800f892:	f000 fa93 	bl	800fdbc <rmw_uxrce_fini_subscription_memory>
 800f896:	2400      	movs	r4, #0
 800f898:	4620      	mov	r0, r4
 800f89a:	b00d      	add	sp, #52	@ 0x34
 800f89c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8a0:	200118b4 	.word	0x200118b4
 800f8a4:	0801aea4 	.word	0x0801aea4
 800f8a8:	0801a9d8 	.word	0x0801a9d8

0800f8ac <rmw_subscription_get_actual_qos>:
 800f8ac:	b150      	cbz	r0, 800f8c4 <rmw_subscription_get_actual_qos+0x18>
 800f8ae:	b508      	push	{r3, lr}
 800f8b0:	460b      	mov	r3, r1
 800f8b2:	b149      	cbz	r1, 800f8c8 <rmw_subscription_get_actual_qos+0x1c>
 800f8b4:	6841      	ldr	r1, [r0, #4]
 800f8b6:	2250      	movs	r2, #80	@ 0x50
 800f8b8:	3128      	adds	r1, #40	@ 0x28
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	f00a f943 	bl	8019b46 <memcpy>
 800f8c0:	2000      	movs	r0, #0
 800f8c2:	bd08      	pop	{r3, pc}
 800f8c4:	200b      	movs	r0, #11
 800f8c6:	4770      	bx	lr
 800f8c8:	200b      	movs	r0, #11
 800f8ca:	bd08      	pop	{r3, pc}

0800f8cc <rmw_destroy_subscription>:
 800f8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ce:	b128      	cbz	r0, 800f8dc <rmw_destroy_subscription+0x10>
 800f8d0:	4604      	mov	r4, r0
 800f8d2:	6800      	ldr	r0, [r0, #0]
 800f8d4:	460d      	mov	r5, r1
 800f8d6:	f000 fc35 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f8da:	b910      	cbnz	r0, 800f8e2 <rmw_destroy_subscription+0x16>
 800f8dc:	2401      	movs	r4, #1
 800f8de:	4620      	mov	r0, r4
 800f8e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8e2:	6863      	ldr	r3, [r4, #4]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d0f9      	beq.n	800f8dc <rmw_destroy_subscription+0x10>
 800f8e8:	2d00      	cmp	r5, #0
 800f8ea:	d0f7      	beq.n	800f8dc <rmw_destroy_subscription+0x10>
 800f8ec:	6828      	ldr	r0, [r5, #0]
 800f8ee:	f000 fc29 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 800f8f2:	2800      	cmp	r0, #0
 800f8f4:	d0f2      	beq.n	800f8dc <rmw_destroy_subscription+0x10>
 800f8f6:	686c      	ldr	r4, [r5, #4]
 800f8f8:	2c00      	cmp	r4, #0
 800f8fa:	d0ef      	beq.n	800f8dc <rmw_destroy_subscription+0x10>
 800f8fc:	6a26      	ldr	r6, [r4, #32]
 800f8fe:	6962      	ldr	r2, [r4, #20]
 800f900:	6930      	ldr	r0, [r6, #16]
 800f902:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f906:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f90a:	6819      	ldr	r1, [r3, #0]
 800f90c:	f001 fdc0 	bl	8011490 <uxr_buffer_cancel_data>
 800f910:	4602      	mov	r2, r0
 800f912:	6930      	ldr	r0, [r6, #16]
 800f914:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f918:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f91c:	f000 fb92 	bl	8010044 <run_xrce_session>
 800f920:	69e0      	ldr	r0, [r4, #28]
 800f922:	f007 fd35 	bl	8017390 <destroy_topic>
 800f926:	6a23      	ldr	r3, [r4, #32]
 800f928:	6962      	ldr	r2, [r4, #20]
 800f92a:	6918      	ldr	r0, [r3, #16]
 800f92c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f930:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f934:	6819      	ldr	r1, [r3, #0]
 800f936:	f001 f979 	bl	8010c2c <uxr_buffer_delete_entity>
 800f93a:	6a23      	ldr	r3, [r4, #32]
 800f93c:	6922      	ldr	r2, [r4, #16]
 800f93e:	691b      	ldr	r3, [r3, #16]
 800f940:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800f944:	4604      	mov	r4, r0
 800f946:	6809      	ldr	r1, [r1, #0]
 800f948:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f94c:	f001 f96e 	bl	8010c2c <uxr_buffer_delete_entity>
 800f950:	6937      	ldr	r7, [r6, #16]
 800f952:	4622      	mov	r2, r4
 800f954:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800f958:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800f95c:	4604      	mov	r4, r0
 800f95e:	4638      	mov	r0, r7
 800f960:	f000 fb70 	bl	8010044 <run_xrce_session>
 800f964:	6936      	ldr	r6, [r6, #16]
 800f966:	4622      	mov	r2, r4
 800f968:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800f96c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800f970:	4604      	mov	r4, r0
 800f972:	4630      	mov	r0, r6
 800f974:	f000 fb66 	bl	8010044 <run_xrce_session>
 800f978:	b12c      	cbz	r4, 800f986 <rmw_destroy_subscription+0xba>
 800f97a:	b120      	cbz	r0, 800f986 <rmw_destroy_subscription+0xba>
 800f97c:	2400      	movs	r4, #0
 800f97e:	4628      	mov	r0, r5
 800f980:	f000 fa1c 	bl	800fdbc <rmw_uxrce_fini_subscription_memory>
 800f984:	e7ab      	b.n	800f8de <rmw_destroy_subscription+0x12>
 800f986:	2402      	movs	r4, #2
 800f988:	e7f9      	b.n	800f97e <rmw_destroy_subscription+0xb2>
 800f98a:	bf00      	nop

0800f98c <rmw_take_with_info>:
 800f98c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f98e:	4604      	mov	r4, r0
 800f990:	6800      	ldr	r0, [r0, #0]
 800f992:	b089      	sub	sp, #36	@ 0x24
 800f994:	460f      	mov	r7, r1
 800f996:	4615      	mov	r5, r2
 800f998:	b128      	cbz	r0, 800f9a6 <rmw_take_with_info+0x1a>
 800f99a:	4b24      	ldr	r3, [pc, #144]	@ (800fa2c <rmw_take_with_info+0xa0>)
 800f99c:	6819      	ldr	r1, [r3, #0]
 800f99e:	f7f0 fc37 	bl	8000210 <strcmp>
 800f9a2:	2800      	cmp	r0, #0
 800f9a4:	d13e      	bne.n	800fa24 <rmw_take_with_info+0x98>
 800f9a6:	b305      	cbz	r5, 800f9ea <rmw_take_with_info+0x5e>
 800f9a8:	6864      	ldr	r4, [r4, #4]
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	702b      	strb	r3, [r5, #0]
 800f9ae:	f000 facb 	bl	800ff48 <rmw_uxrce_clean_expired_static_input_buffer>
 800f9b2:	4620      	mov	r0, r4
 800f9b4:	f000 faa0 	bl	800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>
 800f9b8:	4606      	mov	r6, r0
 800f9ba:	b1f0      	cbz	r0, 800f9fa <rmw_take_with_info+0x6e>
 800f9bc:	6881      	ldr	r1, [r0, #8]
 800f9be:	4668      	mov	r0, sp
 800f9c0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800f9c4:	3110      	adds	r1, #16
 800f9c6:	f7fc fa89 	bl	800bedc <ucdr_init_buffer>
 800f9ca:	69a3      	ldr	r3, [r4, #24]
 800f9cc:	4639      	mov	r1, r7
 800f9ce:	68db      	ldr	r3, [r3, #12]
 800f9d0:	4668      	mov	r0, sp
 800f9d2:	4798      	blx	r3
 800f9d4:	4631      	mov	r1, r6
 800f9d6:	4604      	mov	r4, r0
 800f9d8:	4815      	ldr	r0, [pc, #84]	@ (800fa30 <rmw_take_with_info+0xa4>)
 800f9da:	f007 fc03 	bl	80171e4 <put_memory>
 800f9de:	702c      	strb	r4, [r5, #0]
 800f9e0:	f084 0001 	eor.w	r0, r4, #1
 800f9e4:	b2c0      	uxtb	r0, r0
 800f9e6:	b009      	add	sp, #36	@ 0x24
 800f9e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9ea:	6864      	ldr	r4, [r4, #4]
 800f9ec:	f000 faac 	bl	800ff48 <rmw_uxrce_clean_expired_static_input_buffer>
 800f9f0:	4620      	mov	r0, r4
 800f9f2:	f000 fa81 	bl	800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>
 800f9f6:	4605      	mov	r5, r0
 800f9f8:	b910      	cbnz	r0, 800fa00 <rmw_take_with_info+0x74>
 800f9fa:	2001      	movs	r0, #1
 800f9fc:	b009      	add	sp, #36	@ 0x24
 800f9fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa00:	68a9      	ldr	r1, [r5, #8]
 800fa02:	4668      	mov	r0, sp
 800fa04:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800fa08:	3110      	adds	r1, #16
 800fa0a:	f7fc fa67 	bl	800bedc <ucdr_init_buffer>
 800fa0e:	69a3      	ldr	r3, [r4, #24]
 800fa10:	4639      	mov	r1, r7
 800fa12:	68db      	ldr	r3, [r3, #12]
 800fa14:	4668      	mov	r0, sp
 800fa16:	4798      	blx	r3
 800fa18:	4629      	mov	r1, r5
 800fa1a:	4604      	mov	r4, r0
 800fa1c:	4804      	ldr	r0, [pc, #16]	@ (800fa30 <rmw_take_with_info+0xa4>)
 800fa1e:	f007 fbe1 	bl	80171e4 <put_memory>
 800fa22:	e7dd      	b.n	800f9e0 <rmw_take_with_info+0x54>
 800fa24:	200c      	movs	r0, #12
 800fa26:	b009      	add	sp, #36	@ 0x24
 800fa28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa2a:	bf00      	nop
 800fa2c:	0801b840 	.word	0x0801b840
 800fa30:	200118a4 	.word	0x200118a4

0800fa34 <rmw_uxrce_transport_init>:
 800fa34:	b508      	push	{r3, lr}
 800fa36:	b108      	cbz	r0, 800fa3c <rmw_uxrce_transport_init+0x8>
 800fa38:	f100 0210 	add.w	r2, r0, #16
 800fa3c:	b139      	cbz	r1, 800fa4e <rmw_uxrce_transport_init+0x1a>
 800fa3e:	6949      	ldr	r1, [r1, #20]
 800fa40:	4610      	mov	r0, r2
 800fa42:	f001 fb7f 	bl	8011144 <uxr_init_custom_transport>
 800fa46:	f080 0001 	eor.w	r0, r0, #1
 800fa4a:	b2c0      	uxtb	r0, r0
 800fa4c:	bd08      	pop	{r3, pc}
 800fa4e:	4b04      	ldr	r3, [pc, #16]	@ (800fa60 <rmw_uxrce_transport_init+0x2c>)
 800fa50:	4610      	mov	r0, r2
 800fa52:	6859      	ldr	r1, [r3, #4]
 800fa54:	f001 fb76 	bl	8011144 <uxr_init_custom_transport>
 800fa58:	f080 0001 	eor.w	r0, r0, #1
 800fa5c:	b2c0      	uxtb	r0, r0
 800fa5e:	bd08      	pop	{r3, pc}
 800fa60:	2000cf3c 	.word	0x2000cf3c

0800fa64 <rmw_uros_set_publisher_session_timeout>:
 800fa64:	b118      	cbz	r0, 800fa6e <rmw_uros_set_publisher_session_timeout+0xa>
 800fa66:	6843      	ldr	r3, [r0, #4]
 800fa68:	2000      	movs	r0, #0
 800fa6a:	67d9      	str	r1, [r3, #124]	@ 0x7c
 800fa6c:	4770      	bx	lr
 800fa6e:	200b      	movs	r0, #11
 800fa70:	4770      	bx	lr
 800fa72:	bf00      	nop

0800fa74 <rmw_uros_set_context_entity_destroy_session_timeout>:
 800fa74:	b160      	cbz	r0, 800fa90 <rmw_uros_set_context_entity_destroy_session_timeout+0x1c>
 800fa76:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800fa78:	2900      	cmp	r1, #0
 800fa7a:	bfd4      	ite	le
 800fa7c:	f503 725f 	addle.w	r2, r3, #892	@ 0x37c
 800fa80:	f503 725e 	addgt.w	r2, r3, #888	@ 0x378
 800fa84:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
 800fa88:	f8c3 1390 	str.w	r1, [r3, #912]	@ 0x390
 800fa8c:	2000      	movs	r0, #0
 800fa8e:	4770      	bx	lr
 800fa90:	200b      	movs	r0, #11
 800fa92:	4770      	bx	lr

0800fa94 <rmw_uxrce_init_service_memory>:
 800fa94:	b1e2      	cbz	r2, 800fad0 <rmw_uxrce_init_service_memory+0x3c>
 800fa96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa9a:	7b05      	ldrb	r5, [r0, #12]
 800fa9c:	4606      	mov	r6, r0
 800fa9e:	b9ad      	cbnz	r5, 800facc <rmw_uxrce_init_service_memory+0x38>
 800faa0:	23c8      	movs	r3, #200	@ 0xc8
 800faa2:	e9c0 5500 	strd	r5, r5, [r0]
 800faa6:	6083      	str	r3, [r0, #8]
 800faa8:	f240 1301 	movw	r3, #257	@ 0x101
 800faac:	4617      	mov	r7, r2
 800faae:	8183      	strh	r3, [r0, #12]
 800fab0:	460c      	mov	r4, r1
 800fab2:	46a8      	mov	r8, r5
 800fab4:	4621      	mov	r1, r4
 800fab6:	4630      	mov	r0, r6
 800fab8:	3501      	adds	r5, #1
 800faba:	f007 fb93 	bl	80171e4 <put_memory>
 800fabe:	42af      	cmp	r7, r5
 800fac0:	60a4      	str	r4, [r4, #8]
 800fac2:	f884 800c 	strb.w	r8, [r4, #12]
 800fac6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800faca:	d1f3      	bne.n	800fab4 <rmw_uxrce_init_service_memory+0x20>
 800facc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fad0:	4770      	bx	lr
 800fad2:	bf00      	nop

0800fad4 <rmw_uxrce_init_client_memory>:
 800fad4:	b1e2      	cbz	r2, 800fb10 <rmw_uxrce_init_client_memory+0x3c>
 800fad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fada:	7b05      	ldrb	r5, [r0, #12]
 800fadc:	4606      	mov	r6, r0
 800fade:	b9ad      	cbnz	r5, 800fb0c <rmw_uxrce_init_client_memory+0x38>
 800fae0:	23c8      	movs	r3, #200	@ 0xc8
 800fae2:	e9c0 5500 	strd	r5, r5, [r0]
 800fae6:	6083      	str	r3, [r0, #8]
 800fae8:	f240 1301 	movw	r3, #257	@ 0x101
 800faec:	4617      	mov	r7, r2
 800faee:	8183      	strh	r3, [r0, #12]
 800faf0:	460c      	mov	r4, r1
 800faf2:	46a8      	mov	r8, r5
 800faf4:	4621      	mov	r1, r4
 800faf6:	4630      	mov	r0, r6
 800faf8:	3501      	adds	r5, #1
 800fafa:	f007 fb73 	bl	80171e4 <put_memory>
 800fafe:	42af      	cmp	r7, r5
 800fb00:	60a4      	str	r4, [r4, #8]
 800fb02:	f884 800c 	strb.w	r8, [r4, #12]
 800fb06:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800fb0a:	d1f3      	bne.n	800faf4 <rmw_uxrce_init_client_memory+0x20>
 800fb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb10:	4770      	bx	lr
 800fb12:	bf00      	nop

0800fb14 <rmw_uxrce_init_publisher_memory>:
 800fb14:	b1e2      	cbz	r2, 800fb50 <rmw_uxrce_init_publisher_memory+0x3c>
 800fb16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb1a:	7b05      	ldrb	r5, [r0, #12]
 800fb1c:	4606      	mov	r6, r0
 800fb1e:	b9ad      	cbnz	r5, 800fb4c <rmw_uxrce_init_publisher_memory+0x38>
 800fb20:	23d8      	movs	r3, #216	@ 0xd8
 800fb22:	e9c0 5500 	strd	r5, r5, [r0]
 800fb26:	6083      	str	r3, [r0, #8]
 800fb28:	f240 1301 	movw	r3, #257	@ 0x101
 800fb2c:	4617      	mov	r7, r2
 800fb2e:	8183      	strh	r3, [r0, #12]
 800fb30:	460c      	mov	r4, r1
 800fb32:	46a8      	mov	r8, r5
 800fb34:	4621      	mov	r1, r4
 800fb36:	4630      	mov	r0, r6
 800fb38:	3501      	adds	r5, #1
 800fb3a:	f007 fb53 	bl	80171e4 <put_memory>
 800fb3e:	42af      	cmp	r7, r5
 800fb40:	60a4      	str	r4, [r4, #8]
 800fb42:	f884 800c 	strb.w	r8, [r4, #12]
 800fb46:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800fb4a:	d1f3      	bne.n	800fb34 <rmw_uxrce_init_publisher_memory+0x20>
 800fb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb50:	4770      	bx	lr
 800fb52:	bf00      	nop

0800fb54 <rmw_uxrce_init_subscription_memory>:
 800fb54:	b1e2      	cbz	r2, 800fb90 <rmw_uxrce_init_subscription_memory+0x3c>
 800fb56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb5a:	7b05      	ldrb	r5, [r0, #12]
 800fb5c:	4606      	mov	r6, r0
 800fb5e:	b9ad      	cbnz	r5, 800fb8c <rmw_uxrce_init_subscription_memory+0x38>
 800fb60:	23d8      	movs	r3, #216	@ 0xd8
 800fb62:	e9c0 5500 	strd	r5, r5, [r0]
 800fb66:	6083      	str	r3, [r0, #8]
 800fb68:	f240 1301 	movw	r3, #257	@ 0x101
 800fb6c:	4617      	mov	r7, r2
 800fb6e:	8183      	strh	r3, [r0, #12]
 800fb70:	460c      	mov	r4, r1
 800fb72:	46a8      	mov	r8, r5
 800fb74:	4621      	mov	r1, r4
 800fb76:	4630      	mov	r0, r6
 800fb78:	3501      	adds	r5, #1
 800fb7a:	f007 fb33 	bl	80171e4 <put_memory>
 800fb7e:	42af      	cmp	r7, r5
 800fb80:	60a4      	str	r4, [r4, #8]
 800fb82:	f884 800c 	strb.w	r8, [r4, #12]
 800fb86:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800fb8a:	d1f3      	bne.n	800fb74 <rmw_uxrce_init_subscription_memory+0x20>
 800fb8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb90:	4770      	bx	lr
 800fb92:	bf00      	nop

0800fb94 <rmw_uxrce_init_node_memory>:
 800fb94:	b1e2      	cbz	r2, 800fbd0 <rmw_uxrce_init_node_memory+0x3c>
 800fb96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb9a:	7b05      	ldrb	r5, [r0, #12]
 800fb9c:	4606      	mov	r6, r0
 800fb9e:	b9ad      	cbnz	r5, 800fbcc <rmw_uxrce_init_node_memory+0x38>
 800fba0:	23a4      	movs	r3, #164	@ 0xa4
 800fba2:	e9c0 5500 	strd	r5, r5, [r0]
 800fba6:	6083      	str	r3, [r0, #8]
 800fba8:	f240 1301 	movw	r3, #257	@ 0x101
 800fbac:	4617      	mov	r7, r2
 800fbae:	8183      	strh	r3, [r0, #12]
 800fbb0:	460c      	mov	r4, r1
 800fbb2:	46a8      	mov	r8, r5
 800fbb4:	4621      	mov	r1, r4
 800fbb6:	4630      	mov	r0, r6
 800fbb8:	3501      	adds	r5, #1
 800fbba:	f007 fb13 	bl	80171e4 <put_memory>
 800fbbe:	42af      	cmp	r7, r5
 800fbc0:	60a4      	str	r4, [r4, #8]
 800fbc2:	f884 800c 	strb.w	r8, [r4, #12]
 800fbc6:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800fbca:	d1f3      	bne.n	800fbb4 <rmw_uxrce_init_node_memory+0x20>
 800fbcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbd0:	4770      	bx	lr
 800fbd2:	bf00      	nop

0800fbd4 <rmw_uxrce_init_session_memory>:
 800fbd4:	b1ea      	cbz	r2, 800fc12 <rmw_uxrce_init_session_memory+0x3e>
 800fbd6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbda:	7b05      	ldrb	r5, [r0, #12]
 800fbdc:	4606      	mov	r6, r0
 800fbde:	b9b5      	cbnz	r5, 800fc0e <rmw_uxrce_init_session_memory+0x3a>
 800fbe0:	e9c0 5500 	strd	r5, r5, [r0]
 800fbe4:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800fbe8:	f240 1301 	movw	r3, #257	@ 0x101
 800fbec:	4617      	mov	r7, r2
 800fbee:	f8c0 8008 	str.w	r8, [r0, #8]
 800fbf2:	460c      	mov	r4, r1
 800fbf4:	8183      	strh	r3, [r0, #12]
 800fbf6:	46a9      	mov	r9, r5
 800fbf8:	4621      	mov	r1, r4
 800fbfa:	4630      	mov	r0, r6
 800fbfc:	3501      	adds	r5, #1
 800fbfe:	f007 faf1 	bl	80171e4 <put_memory>
 800fc02:	42af      	cmp	r7, r5
 800fc04:	60a4      	str	r4, [r4, #8]
 800fc06:	f884 900c 	strb.w	r9, [r4, #12]
 800fc0a:	4444      	add	r4, r8
 800fc0c:	d1f4      	bne.n	800fbf8 <rmw_uxrce_init_session_memory+0x24>
 800fc0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc12:	4770      	bx	lr

0800fc14 <rmw_uxrce_init_topic_memory>:
 800fc14:	b1e2      	cbz	r2, 800fc50 <rmw_uxrce_init_topic_memory+0x3c>
 800fc16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc1a:	7b05      	ldrb	r5, [r0, #12]
 800fc1c:	4606      	mov	r6, r0
 800fc1e:	b9ad      	cbnz	r5, 800fc4c <rmw_uxrce_init_topic_memory+0x38>
 800fc20:	231c      	movs	r3, #28
 800fc22:	e9c0 5500 	strd	r5, r5, [r0]
 800fc26:	6083      	str	r3, [r0, #8]
 800fc28:	f240 1301 	movw	r3, #257	@ 0x101
 800fc2c:	4617      	mov	r7, r2
 800fc2e:	8183      	strh	r3, [r0, #12]
 800fc30:	460c      	mov	r4, r1
 800fc32:	46a8      	mov	r8, r5
 800fc34:	4621      	mov	r1, r4
 800fc36:	4630      	mov	r0, r6
 800fc38:	3501      	adds	r5, #1
 800fc3a:	f007 fad3 	bl	80171e4 <put_memory>
 800fc3e:	42af      	cmp	r7, r5
 800fc40:	60a4      	str	r4, [r4, #8]
 800fc42:	f884 800c 	strb.w	r8, [r4, #12]
 800fc46:	f104 041c 	add.w	r4, r4, #28
 800fc4a:	d1f3      	bne.n	800fc34 <rmw_uxrce_init_topic_memory+0x20>
 800fc4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc50:	4770      	bx	lr
 800fc52:	bf00      	nop

0800fc54 <rmw_uxrce_init_static_input_buffer_memory>:
 800fc54:	b1ea      	cbz	r2, 800fc92 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800fc56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc5a:	7b05      	ldrb	r5, [r0, #12]
 800fc5c:	4606      	mov	r6, r0
 800fc5e:	b9b5      	cbnz	r5, 800fc8e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800fc60:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800fc64:	e9c0 5500 	strd	r5, r5, [r0]
 800fc68:	6083      	str	r3, [r0, #8]
 800fc6a:	f240 1301 	movw	r3, #257	@ 0x101
 800fc6e:	4617      	mov	r7, r2
 800fc70:	8183      	strh	r3, [r0, #12]
 800fc72:	460c      	mov	r4, r1
 800fc74:	46a8      	mov	r8, r5
 800fc76:	4621      	mov	r1, r4
 800fc78:	4630      	mov	r0, r6
 800fc7a:	3501      	adds	r5, #1
 800fc7c:	f007 fab2 	bl	80171e4 <put_memory>
 800fc80:	42af      	cmp	r7, r5
 800fc82:	60a4      	str	r4, [r4, #8]
 800fc84:	f884 800c 	strb.w	r8, [r4, #12]
 800fc88:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800fc8c:	d1f3      	bne.n	800fc76 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800fc8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc92:	4770      	bx	lr

0800fc94 <rmw_uxrce_init_init_options_impl_memory>:
 800fc94:	b1e2      	cbz	r2, 800fcd0 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800fc96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc9a:	7b05      	ldrb	r5, [r0, #12]
 800fc9c:	4606      	mov	r6, r0
 800fc9e:	b9ad      	cbnz	r5, 800fccc <rmw_uxrce_init_init_options_impl_memory+0x38>
 800fca0:	232c      	movs	r3, #44	@ 0x2c
 800fca2:	e9c0 5500 	strd	r5, r5, [r0]
 800fca6:	6083      	str	r3, [r0, #8]
 800fca8:	f240 1301 	movw	r3, #257	@ 0x101
 800fcac:	4617      	mov	r7, r2
 800fcae:	8183      	strh	r3, [r0, #12]
 800fcb0:	460c      	mov	r4, r1
 800fcb2:	46a8      	mov	r8, r5
 800fcb4:	4621      	mov	r1, r4
 800fcb6:	4630      	mov	r0, r6
 800fcb8:	3501      	adds	r5, #1
 800fcba:	f007 fa93 	bl	80171e4 <put_memory>
 800fcbe:	42af      	cmp	r7, r5
 800fcc0:	60a4      	str	r4, [r4, #8]
 800fcc2:	f884 800c 	strb.w	r8, [r4, #12]
 800fcc6:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800fcca:	d1f3      	bne.n	800fcb4 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800fccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcd0:	4770      	bx	lr
 800fcd2:	bf00      	nop

0800fcd4 <rmw_uxrce_init_wait_set_memory>:
 800fcd4:	b1e2      	cbz	r2, 800fd10 <rmw_uxrce_init_wait_set_memory+0x3c>
 800fcd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcda:	7b05      	ldrb	r5, [r0, #12]
 800fcdc:	4606      	mov	r6, r0
 800fcde:	b9ad      	cbnz	r5, 800fd0c <rmw_uxrce_init_wait_set_memory+0x38>
 800fce0:	231c      	movs	r3, #28
 800fce2:	e9c0 5500 	strd	r5, r5, [r0]
 800fce6:	6083      	str	r3, [r0, #8]
 800fce8:	f240 1301 	movw	r3, #257	@ 0x101
 800fcec:	4617      	mov	r7, r2
 800fcee:	8183      	strh	r3, [r0, #12]
 800fcf0:	460c      	mov	r4, r1
 800fcf2:	46a8      	mov	r8, r5
 800fcf4:	4621      	mov	r1, r4
 800fcf6:	4630      	mov	r0, r6
 800fcf8:	3501      	adds	r5, #1
 800fcfa:	f007 fa73 	bl	80171e4 <put_memory>
 800fcfe:	42af      	cmp	r7, r5
 800fd00:	60a4      	str	r4, [r4, #8]
 800fd02:	f884 800c 	strb.w	r8, [r4, #12]
 800fd06:	f104 041c 	add.w	r4, r4, #28
 800fd0a:	d1f3      	bne.n	800fcf4 <rmw_uxrce_init_wait_set_memory+0x20>
 800fd0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd10:	4770      	bx	lr
 800fd12:	bf00      	nop

0800fd14 <rmw_uxrce_init_guard_condition_memory>:
 800fd14:	b1e2      	cbz	r2, 800fd50 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800fd16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd1a:	7b05      	ldrb	r5, [r0, #12]
 800fd1c:	4606      	mov	r6, r0
 800fd1e:	b9ad      	cbnz	r5, 800fd4c <rmw_uxrce_init_guard_condition_memory+0x38>
 800fd20:	2320      	movs	r3, #32
 800fd22:	e9c0 5500 	strd	r5, r5, [r0]
 800fd26:	6083      	str	r3, [r0, #8]
 800fd28:	f240 1301 	movw	r3, #257	@ 0x101
 800fd2c:	4617      	mov	r7, r2
 800fd2e:	8183      	strh	r3, [r0, #12]
 800fd30:	460c      	mov	r4, r1
 800fd32:	46a8      	mov	r8, r5
 800fd34:	4621      	mov	r1, r4
 800fd36:	4630      	mov	r0, r6
 800fd38:	3501      	adds	r5, #1
 800fd3a:	f007 fa53 	bl	80171e4 <put_memory>
 800fd3e:	42af      	cmp	r7, r5
 800fd40:	60a4      	str	r4, [r4, #8]
 800fd42:	f884 800c 	strb.w	r8, [r4, #12]
 800fd46:	f104 0420 	add.w	r4, r4, #32
 800fd4a:	d1f3      	bne.n	800fd34 <rmw_uxrce_init_guard_condition_memory+0x20>
 800fd4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd50:	4770      	bx	lr
 800fd52:	bf00      	nop

0800fd54 <rmw_uxrce_fini_session_memory>:
 800fd54:	4601      	mov	r1, r0
 800fd56:	4801      	ldr	r0, [pc, #4]	@ (800fd5c <rmw_uxrce_fini_session_memory+0x8>)
 800fd58:	f007 ba44 	b.w	80171e4 <put_memory>
 800fd5c:	20011894 	.word	0x20011894

0800fd60 <rmw_uxrce_fini_node_memory>:
 800fd60:	b538      	push	{r3, r4, r5, lr}
 800fd62:	4604      	mov	r4, r0
 800fd64:	6800      	ldr	r0, [r0, #0]
 800fd66:	b128      	cbz	r0, 800fd74 <rmw_uxrce_fini_node_memory+0x14>
 800fd68:	4b07      	ldr	r3, [pc, #28]	@ (800fd88 <rmw_uxrce_fini_node_memory+0x28>)
 800fd6a:	6819      	ldr	r1, [r3, #0]
 800fd6c:	f7f0 fa50 	bl	8000210 <strcmp>
 800fd70:	b940      	cbnz	r0, 800fd84 <rmw_uxrce_fini_node_memory+0x24>
 800fd72:	6020      	str	r0, [r4, #0]
 800fd74:	6861      	ldr	r1, [r4, #4]
 800fd76:	b129      	cbz	r1, 800fd84 <rmw_uxrce_fini_node_memory+0x24>
 800fd78:	2500      	movs	r5, #0
 800fd7a:	4804      	ldr	r0, [pc, #16]	@ (800fd8c <rmw_uxrce_fini_node_memory+0x2c>)
 800fd7c:	610d      	str	r5, [r1, #16]
 800fd7e:	f007 fa31 	bl	80171e4 <put_memory>
 800fd82:	6065      	str	r5, [r4, #4]
 800fd84:	bd38      	pop	{r3, r4, r5, pc}
 800fd86:	bf00      	nop
 800fd88:	0801b840 	.word	0x0801b840
 800fd8c:	20011864 	.word	0x20011864

0800fd90 <rmw_uxrce_fini_publisher_memory>:
 800fd90:	b510      	push	{r4, lr}
 800fd92:	4604      	mov	r4, r0
 800fd94:	6800      	ldr	r0, [r0, #0]
 800fd96:	b128      	cbz	r0, 800fda4 <rmw_uxrce_fini_publisher_memory+0x14>
 800fd98:	4b06      	ldr	r3, [pc, #24]	@ (800fdb4 <rmw_uxrce_fini_publisher_memory+0x24>)
 800fd9a:	6819      	ldr	r1, [r3, #0]
 800fd9c:	f7f0 fa38 	bl	8000210 <strcmp>
 800fda0:	b938      	cbnz	r0, 800fdb2 <rmw_uxrce_fini_publisher_memory+0x22>
 800fda2:	6020      	str	r0, [r4, #0]
 800fda4:	6861      	ldr	r1, [r4, #4]
 800fda6:	b121      	cbz	r1, 800fdb2 <rmw_uxrce_fini_publisher_memory+0x22>
 800fda8:	4803      	ldr	r0, [pc, #12]	@ (800fdb8 <rmw_uxrce_fini_publisher_memory+0x28>)
 800fdaa:	f007 fa1b 	bl	80171e4 <put_memory>
 800fdae:	2300      	movs	r3, #0
 800fdb0:	6063      	str	r3, [r4, #4]
 800fdb2:	bd10      	pop	{r4, pc}
 800fdb4:	0801b840 	.word	0x0801b840
 800fdb8:	20011874 	.word	0x20011874

0800fdbc <rmw_uxrce_fini_subscription_memory>:
 800fdbc:	b510      	push	{r4, lr}
 800fdbe:	4604      	mov	r4, r0
 800fdc0:	6800      	ldr	r0, [r0, #0]
 800fdc2:	b128      	cbz	r0, 800fdd0 <rmw_uxrce_fini_subscription_memory+0x14>
 800fdc4:	4b06      	ldr	r3, [pc, #24]	@ (800fde0 <rmw_uxrce_fini_subscription_memory+0x24>)
 800fdc6:	6819      	ldr	r1, [r3, #0]
 800fdc8:	f7f0 fa22 	bl	8000210 <strcmp>
 800fdcc:	b938      	cbnz	r0, 800fdde <rmw_uxrce_fini_subscription_memory+0x22>
 800fdce:	6020      	str	r0, [r4, #0]
 800fdd0:	6861      	ldr	r1, [r4, #4]
 800fdd2:	b121      	cbz	r1, 800fdde <rmw_uxrce_fini_subscription_memory+0x22>
 800fdd4:	4803      	ldr	r0, [pc, #12]	@ (800fde4 <rmw_uxrce_fini_subscription_memory+0x28>)
 800fdd6:	f007 fa05 	bl	80171e4 <put_memory>
 800fdda:	2300      	movs	r3, #0
 800fddc:	6063      	str	r3, [r4, #4]
 800fdde:	bd10      	pop	{r4, pc}
 800fde0:	0801b840 	.word	0x0801b840
 800fde4:	200118b4 	.word	0x200118b4

0800fde8 <rmw_uxrce_fini_service_memory>:
 800fde8:	b510      	push	{r4, lr}
 800fdea:	4604      	mov	r4, r0
 800fdec:	6800      	ldr	r0, [r0, #0]
 800fdee:	b128      	cbz	r0, 800fdfc <rmw_uxrce_fini_service_memory+0x14>
 800fdf0:	4b06      	ldr	r3, [pc, #24]	@ (800fe0c <rmw_uxrce_fini_service_memory+0x24>)
 800fdf2:	6819      	ldr	r1, [r3, #0]
 800fdf4:	f7f0 fa0c 	bl	8000210 <strcmp>
 800fdf8:	b938      	cbnz	r0, 800fe0a <rmw_uxrce_fini_service_memory+0x22>
 800fdfa:	6020      	str	r0, [r4, #0]
 800fdfc:	6861      	ldr	r1, [r4, #4]
 800fdfe:	b121      	cbz	r1, 800fe0a <rmw_uxrce_fini_service_memory+0x22>
 800fe00:	4803      	ldr	r0, [pc, #12]	@ (800fe10 <rmw_uxrce_fini_service_memory+0x28>)
 800fe02:	f007 f9ef 	bl	80171e4 <put_memory>
 800fe06:	2300      	movs	r3, #0
 800fe08:	6063      	str	r3, [r4, #4]
 800fe0a:	bd10      	pop	{r4, pc}
 800fe0c:	0801b840 	.word	0x0801b840
 800fe10:	20011884 	.word	0x20011884

0800fe14 <rmw_uxrce_fini_client_memory>:
 800fe14:	b510      	push	{r4, lr}
 800fe16:	4604      	mov	r4, r0
 800fe18:	6800      	ldr	r0, [r0, #0]
 800fe1a:	b128      	cbz	r0, 800fe28 <rmw_uxrce_fini_client_memory+0x14>
 800fe1c:	4b06      	ldr	r3, [pc, #24]	@ (800fe38 <rmw_uxrce_fini_client_memory+0x24>)
 800fe1e:	6819      	ldr	r1, [r3, #0]
 800fe20:	f7f0 f9f6 	bl	8000210 <strcmp>
 800fe24:	b938      	cbnz	r0, 800fe36 <rmw_uxrce_fini_client_memory+0x22>
 800fe26:	6020      	str	r0, [r4, #0]
 800fe28:	6861      	ldr	r1, [r4, #4]
 800fe2a:	b121      	cbz	r1, 800fe36 <rmw_uxrce_fini_client_memory+0x22>
 800fe2c:	4803      	ldr	r0, [pc, #12]	@ (800fe3c <rmw_uxrce_fini_client_memory+0x28>)
 800fe2e:	f007 f9d9 	bl	80171e4 <put_memory>
 800fe32:	2300      	movs	r3, #0
 800fe34:	6063      	str	r3, [r4, #4]
 800fe36:	bd10      	pop	{r4, pc}
 800fe38:	0801b840 	.word	0x0801b840
 800fe3c:	2000cf94 	.word	0x2000cf94

0800fe40 <rmw_uxrce_fini_topic_memory>:
 800fe40:	b510      	push	{r4, lr}
 800fe42:	4604      	mov	r4, r0
 800fe44:	4621      	mov	r1, r4
 800fe46:	4803      	ldr	r0, [pc, #12]	@ (800fe54 <rmw_uxrce_fini_topic_memory+0x14>)
 800fe48:	f007 f9cc 	bl	80171e4 <put_memory>
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	61a3      	str	r3, [r4, #24]
 800fe50:	bd10      	pop	{r4, pc}
 800fe52:	bf00      	nop
 800fe54:	200118c4 	.word	0x200118c4

0800fe58 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800fe58:	b082      	sub	sp, #8
 800fe5a:	b530      	push	{r4, r5, lr}
 800fe5c:	4925      	ldr	r1, [pc, #148]	@ (800fef4 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800fe5e:	680d      	ldr	r5, [r1, #0]
 800fe60:	ac03      	add	r4, sp, #12
 800fe62:	e884 000c 	stmia.w	r4, {r2, r3}
 800fe66:	461c      	mov	r4, r3
 800fe68:	2d00      	cmp	r5, #0
 800fe6a:	d041      	beq.n	800fef0 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800fe6c:	462b      	mov	r3, r5
 800fe6e:	2100      	movs	r1, #0
 800fe70:	689a      	ldr	r2, [r3, #8]
 800fe72:	685b      	ldr	r3, [r3, #4]
 800fe74:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800fe78:	4290      	cmp	r0, r2
 800fe7a:	bf08      	it	eq
 800fe7c:	3101      	addeq	r1, #1
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d1f6      	bne.n	800fe70 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800fe82:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800fe86:	2b02      	cmp	r3, #2
 800fe88:	d029      	beq.n	800fede <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fe8a:	d907      	bls.n	800fe9c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fe8c:	2b03      	cmp	r3, #3
 800fe8e:	d005      	beq.n	800fe9c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fe90:	2100      	movs	r1, #0
 800fe92:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe96:	4608      	mov	r0, r1
 800fe98:	b002      	add	sp, #8
 800fe9a:	4770      	bx	lr
 800fe9c:	b314      	cbz	r4, 800fee4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800fe9e:	428c      	cmp	r4, r1
 800fea0:	d820      	bhi.n	800fee4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800fea2:	2d00      	cmp	r5, #0
 800fea4:	d0f4      	beq.n	800fe90 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800fea6:	2100      	movs	r1, #0
 800fea8:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800feac:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800feb0:	e002      	b.n	800feb8 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800feb2:	686d      	ldr	r5, [r5, #4]
 800feb4:	2d00      	cmp	r5, #0
 800feb6:	d0ec      	beq.n	800fe92 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800feb8:	68ab      	ldr	r3, [r5, #8]
 800feba:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800febe:	4290      	cmp	r0, r2
 800fec0:	d1f7      	bne.n	800feb2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fec2:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800fec6:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800feca:	4562      	cmp	r2, ip
 800fecc:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800fed0:	eb73 0e04 	sbcs.w	lr, r3, r4
 800fed4:	daed      	bge.n	800feb2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fed6:	4694      	mov	ip, r2
 800fed8:	461c      	mov	r4, r3
 800feda:	4629      	mov	r1, r5
 800fedc:	e7e9      	b.n	800feb2 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fede:	b10c      	cbz	r4, 800fee4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800fee0:	428c      	cmp	r4, r1
 800fee2:	d9d5      	bls.n	800fe90 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800fee4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fee8:	4802      	ldr	r0, [pc, #8]	@ (800fef4 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800feea:	b002      	add	sp, #8
 800feec:	f007 b96a 	b.w	80171c4 <get_memory>
 800fef0:	4629      	mov	r1, r5
 800fef2:	e7c6      	b.n	800fe82 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800fef4:	200118a4 	.word	0x200118a4

0800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800fef8:	4b11      	ldr	r3, [pc, #68]	@ (800ff40 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	b530      	push	{r4, r5, lr}
 800fefe:	b1e3      	cbz	r3, 800ff3a <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800ff00:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800ff04:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800ff08:	2400      	movs	r4, #0
 800ff0a:	e001      	b.n	800ff10 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800ff0c:	685b      	ldr	r3, [r3, #4]
 800ff0e:	b193      	cbz	r3, 800ff36 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800ff10:	689a      	ldr	r2, [r3, #8]
 800ff12:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800ff16:	4288      	cmp	r0, r1
 800ff18:	d1f8      	bne.n	800ff0c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800ff1a:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800ff1e:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800ff22:	4571      	cmp	r1, lr
 800ff24:	eb72 050c 	sbcs.w	r5, r2, ip
 800ff28:	daf0      	bge.n	800ff0c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800ff2a:	461c      	mov	r4, r3
 800ff2c:	685b      	ldr	r3, [r3, #4]
 800ff2e:	468e      	mov	lr, r1
 800ff30:	4694      	mov	ip, r2
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d1ec      	bne.n	800ff10 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800ff36:	4620      	mov	r0, r4
 800ff38:	bd30      	pop	{r4, r5, pc}
 800ff3a:	461c      	mov	r4, r3
 800ff3c:	4620      	mov	r0, r4
 800ff3e:	bd30      	pop	{r4, r5, pc}
 800ff40:	200118a4 	.word	0x200118a4
 800ff44:	00000000 	.word	0x00000000

0800ff48 <rmw_uxrce_clean_expired_static_input_buffer>:
 800ff48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff4c:	4b3c      	ldr	r3, [pc, #240]	@ (8010040 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ff4e:	ed2d 8b06 	vpush	{d8-d10}
 800ff52:	681f      	ldr	r7, [r3, #0]
 800ff54:	b08d      	sub	sp, #52	@ 0x34
 800ff56:	f007 fd35 	bl	80179c4 <rmw_uros_epoch_nanos>
 800ff5a:	2f00      	cmp	r7, #0
 800ff5c:	d05d      	beq.n	801001a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800ff5e:	46b8      	mov	r8, r7
 800ff60:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 8010028 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800ff64:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ff68:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ff6c:	2b04      	cmp	r3, #4
 800ff6e:	ed9f ab30 	vldr	d10, [pc, #192]	@ 8010030 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800ff72:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 8010038 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800ff76:	4681      	mov	r9, r0
 800ff78:	468a      	mov	sl, r1
 800ff7a:	ac04      	add	r4, sp, #16
 800ff7c:	d03f      	beq.n	800fffe <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800ff7e:	2b05      	cmp	r3, #5
 800ff80:	d044      	beq.n	801000c <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800ff82:	2b03      	cmp	r3, #3
 800ff84:	d03b      	beq.n	800fffe <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800ff86:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ff8a:	ed8d ab06 	vstr	d10, [sp, #24]
 800ff8e:	ed8d 8b08 	vstr	d8, [sp, #32]
 800ff92:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800ff96:	ab08      	add	r3, sp, #32
 800ff98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff9a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ff9e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ffa2:	f006 ff2d 	bl	8016e00 <rmw_time_equal>
 800ffa6:	b118      	cbz	r0, 800ffb0 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800ffa8:	ed8d 9b04 	vstr	d9, [sp, #16]
 800ffac:	ed8d 8b06 	vstr	d8, [sp, #24]
 800ffb0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ffb4:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800ffb8:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800ffbc:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800ffc0:	f006 ff72 	bl	8016ea8 <rmw_time_total_nsec>
 800ffc4:	1830      	adds	r0, r6, r0
 800ffc6:	eb47 0101 	adc.w	r1, r7, r1
 800ffca:	4548      	cmp	r0, r9
 800ffcc:	eb71 030a 	sbcs.w	r3, r1, sl
 800ffd0:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800ffd4:	db05      	blt.n	800ffe2 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800ffd6:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800ffda:	4591      	cmp	r9, r2
 800ffdc:	eb7a 0303 	sbcs.w	r3, sl, r3
 800ffe0:	da03      	bge.n	800ffea <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800ffe2:	4817      	ldr	r0, [pc, #92]	@ (8010040 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ffe4:	4641      	mov	r1, r8
 800ffe6:	f007 f8fd 	bl	80171e4 <put_memory>
 800ffea:	f1bb 0f00 	cmp.w	fp, #0
 800ffee:	d014      	beq.n	801001a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800fff0:	46d8      	mov	r8, fp
 800fff2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800fff6:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800fffa:	2b04      	cmp	r3, #4
 800fffc:	d1bf      	bne.n	800ff7e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800fffe:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 8010002:	3340      	adds	r3, #64	@ 0x40
 8010004:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8010006:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 801000a:	e7c0      	b.n	800ff8e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 801000c:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 8010010:	3348      	adds	r3, #72	@ 0x48
 8010012:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8010014:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8010018:	e7b9      	b.n	800ff8e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 801001a:	b00d      	add	sp, #52	@ 0x34
 801001c:	ecbd 8b06 	vpop	{d8-d10}
 8010020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010024:	f3af 8000 	nop.w
	...
 8010030:	00000001 	.word	0x00000001
 8010034:	00000000 	.word	0x00000000
 8010038:	0000001e 	.word	0x0000001e
 801003c:	00000000 	.word	0x00000000
 8010040:	200118a4 	.word	0x200118a4

08010044 <run_xrce_session>:
 8010044:	b510      	push	{r4, lr}
 8010046:	788c      	ldrb	r4, [r1, #2]
 8010048:	b086      	sub	sp, #24
 801004a:	2c01      	cmp	r4, #1
 801004c:	f8ad 200e 	strh.w	r2, [sp, #14]
 8010050:	d00c      	beq.n	801006c <run_xrce_session+0x28>
 8010052:	4619      	mov	r1, r3
 8010054:	2301      	movs	r3, #1
 8010056:	9300      	str	r3, [sp, #0]
 8010058:	f10d 020e 	add.w	r2, sp, #14
 801005c:	f10d 0317 	add.w	r3, sp, #23
 8010060:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010064:	f002 f80e 	bl	8012084 <uxr_run_session_until_all_status>
 8010068:	b006      	add	sp, #24
 801006a:	bd10      	pop	{r4, pc}
 801006c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010070:	f001 fc22 	bl	80118b8 <uxr_flash_output_streams>
 8010074:	4620      	mov	r0, r4
 8010076:	b006      	add	sp, #24
 8010078:	bd10      	pop	{r4, pc}
 801007a:	bf00      	nop

0801007c <convert_qos_profile>:
 801007c:	7a4a      	ldrb	r2, [r1, #9]
 801007e:	f891 c008 	ldrb.w	ip, [r1, #8]
 8010082:	2a02      	cmp	r2, #2
 8010084:	bf18      	it	ne
 8010086:	2200      	movne	r2, #0
 8010088:	7002      	strb	r2, [r0, #0]
 801008a:	780a      	ldrb	r2, [r1, #0]
 801008c:	8889      	ldrh	r1, [r1, #4]
 801008e:	8081      	strh	r1, [r0, #4]
 8010090:	f1ac 0c02 	sub.w	ip, ip, #2
 8010094:	f1a2 0202 	sub.w	r2, r2, #2
 8010098:	fabc fc8c 	clz	ip, ip
 801009c:	fab2 f282 	clz	r2, r2
 80100a0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80100a4:	0952      	lsrs	r2, r2, #5
 80100a6:	f880 c001 	strb.w	ip, [r0, #1]
 80100aa:	7082      	strb	r2, [r0, #2]
 80100ac:	4770      	bx	lr
 80100ae:	bf00      	nop

080100b0 <generate_type_name>:
 80100b0:	b530      	push	{r4, r5, lr}
 80100b2:	2300      	movs	r3, #0
 80100b4:	700b      	strb	r3, [r1, #0]
 80100b6:	6803      	ldr	r3, [r0, #0]
 80100b8:	b087      	sub	sp, #28
 80100ba:	4614      	mov	r4, r2
 80100bc:	b1d3      	cbz	r3, 80100f4 <generate_type_name+0x44>
 80100be:	4a0f      	ldr	r2, [pc, #60]	@ (80100fc <generate_type_name+0x4c>)
 80100c0:	4615      	mov	r5, r2
 80100c2:	9203      	str	r2, [sp, #12]
 80100c4:	9500      	str	r5, [sp, #0]
 80100c6:	6842      	ldr	r2, [r0, #4]
 80100c8:	480d      	ldr	r0, [pc, #52]	@ (8010100 <generate_type_name+0x50>)
 80100ca:	9001      	str	r0, [sp, #4]
 80100cc:	4608      	mov	r0, r1
 80100ce:	490d      	ldr	r1, [pc, #52]	@ (8010104 <generate_type_name+0x54>)
 80100d0:	9204      	str	r2, [sp, #16]
 80100d2:	9105      	str	r1, [sp, #20]
 80100d4:	9102      	str	r1, [sp, #8]
 80100d6:	4a0c      	ldr	r2, [pc, #48]	@ (8010108 <generate_type_name+0x58>)
 80100d8:	4621      	mov	r1, r4
 80100da:	f009 faf7 	bl	80196cc <sniprintf>
 80100de:	2800      	cmp	r0, #0
 80100e0:	db05      	blt.n	80100ee <generate_type_name+0x3e>
 80100e2:	4284      	cmp	r4, r0
 80100e4:	bfd4      	ite	le
 80100e6:	2000      	movle	r0, #0
 80100e8:	2001      	movgt	r0, #1
 80100ea:	b007      	add	sp, #28
 80100ec:	bd30      	pop	{r4, r5, pc}
 80100ee:	2000      	movs	r0, #0
 80100f0:	b007      	add	sp, #28
 80100f2:	bd30      	pop	{r4, r5, pc}
 80100f4:	4b05      	ldr	r3, [pc, #20]	@ (801010c <generate_type_name+0x5c>)
 80100f6:	4a01      	ldr	r2, [pc, #4]	@ (80100fc <generate_type_name+0x4c>)
 80100f8:	461d      	mov	r5, r3
 80100fa:	e7e2      	b.n	80100c2 <generate_type_name+0x12>
 80100fc:	0801ae94 	.word	0x0801ae94
 8010100:	0801aeac 	.word	0x0801aeac
 8010104:	0801aea8 	.word	0x0801aea8
 8010108:	0801ae98 	.word	0x0801ae98
 801010c:	0801b0bc 	.word	0x0801b0bc

08010110 <generate_topic_name>:
 8010110:	b510      	push	{r4, lr}
 8010112:	b082      	sub	sp, #8
 8010114:	4614      	mov	r4, r2
 8010116:	9000      	str	r0, [sp, #0]
 8010118:	4b08      	ldr	r3, [pc, #32]	@ (801013c <generate_topic_name+0x2c>)
 801011a:	4a09      	ldr	r2, [pc, #36]	@ (8010140 <generate_topic_name+0x30>)
 801011c:	4608      	mov	r0, r1
 801011e:	4621      	mov	r1, r4
 8010120:	f009 fad4 	bl	80196cc <sniprintf>
 8010124:	2800      	cmp	r0, #0
 8010126:	db05      	blt.n	8010134 <generate_topic_name+0x24>
 8010128:	4284      	cmp	r4, r0
 801012a:	bfd4      	ite	le
 801012c:	2000      	movle	r0, #0
 801012e:	2001      	movgt	r0, #1
 8010130:	b002      	add	sp, #8
 8010132:	bd10      	pop	{r4, pc}
 8010134:	2000      	movs	r0, #0
 8010136:	b002      	add	sp, #8
 8010138:	bd10      	pop	{r4, pc}
 801013a:	bf00      	nop
 801013c:	0801b4a0 	.word	0x0801b4a0
 8010140:	0801ab64 	.word	0x0801ab64

08010144 <is_uxrce_rmw_identifier_valid>:
 8010144:	b510      	push	{r4, lr}
 8010146:	4604      	mov	r4, r0
 8010148:	b140      	cbz	r0, 801015c <is_uxrce_rmw_identifier_valid+0x18>
 801014a:	f007 f8a3 	bl	8017294 <rmw_get_implementation_identifier>
 801014e:	4601      	mov	r1, r0
 8010150:	4620      	mov	r0, r4
 8010152:	f7f0 f85d 	bl	8000210 <strcmp>
 8010156:	fab0 f080 	clz	r0, r0
 801015a:	0940      	lsrs	r0, r0, #5
 801015c:	bd10      	pop	{r4, pc}
 801015e:	bf00      	nop

08010160 <get_message_typesupport_handle>:
 8010160:	6883      	ldr	r3, [r0, #8]
 8010162:	4718      	bx	r3

08010164 <get_message_typesupport_handle_function>:
 8010164:	b510      	push	{r4, lr}
 8010166:	4604      	mov	r4, r0
 8010168:	6800      	ldr	r0, [r0, #0]
 801016a:	f7f0 f851 	bl	8000210 <strcmp>
 801016e:	2800      	cmp	r0, #0
 8010170:	bf0c      	ite	eq
 8010172:	4620      	moveq	r0, r4
 8010174:	2000      	movne	r0, #0
 8010176:	bd10      	pop	{r4, pc}

08010178 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8010178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801017c:	6805      	ldr	r5, [r0, #0]
 801017e:	4604      	mov	r4, r0
 8010180:	4628      	mov	r0, r5
 8010182:	460e      	mov	r6, r1
 8010184:	f7f0 f844 	bl	8000210 <strcmp>
 8010188:	b1c8      	cbz	r0, 80101be <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 801018a:	4b11      	ldr	r3, [pc, #68]	@ (80101d0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	429d      	cmp	r5, r3
 8010190:	d112      	bne.n	80101b8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8010192:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8010196:	f8d8 4000 	ldr.w	r4, [r8]
 801019a:	b16c      	cbz	r4, 80101b8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 801019c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80101a0:	2700      	movs	r7, #0
 80101a2:	3d04      	subs	r5, #4
 80101a4:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80101a8:	4631      	mov	r1, r6
 80101aa:	f7f0 f831 	bl	8000210 <strcmp>
 80101ae:	00bb      	lsls	r3, r7, #2
 80101b0:	b140      	cbz	r0, 80101c4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 80101b2:	3701      	adds	r7, #1
 80101b4:	42bc      	cmp	r4, r7
 80101b6:	d1f5      	bne.n	80101a4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 80101b8:	2000      	movs	r0, #0
 80101ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101be:	4620      	mov	r0, r4
 80101c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101c4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80101c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80101cc:	58d3      	ldr	r3, [r2, r3]
 80101ce:	4718      	bx	r3
 80101d0:	20000324 	.word	0x20000324

080101d4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 80101d4:	4b04      	ldr	r3, [pc, #16]	@ (80101e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 80101d6:	681a      	ldr	r2, [r3, #0]
 80101d8:	b10a      	cbz	r2, 80101de <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 80101da:	4803      	ldr	r0, [pc, #12]	@ (80101e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 80101dc:	4770      	bx	lr
 80101de:	4a03      	ldr	r2, [pc, #12]	@ (80101ec <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 80101e0:	4801      	ldr	r0, [pc, #4]	@ (80101e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 80101e2:	6812      	ldr	r2, [r2, #0]
 80101e4:	601a      	str	r2, [r3, #0]
 80101e6:	4770      	bx	lr
 80101e8:	20000334 	.word	0x20000334
 80101ec:	20000324 	.word	0x20000324

080101f0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 80101f0:	4a02      	ldr	r2, [pc, #8]	@ (80101fc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xc>)
 80101f2:	4b03      	ldr	r3, [pc, #12]	@ (8010200 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x10>)
 80101f4:	6812      	ldr	r2, [r2, #0]
 80101f6:	601a      	str	r2, [r3, #0]
 80101f8:	4770      	bx	lr
 80101fa:	bf00      	nop
 80101fc:	20000324 	.word	0x20000324
 8010200:	20000334 	.word	0x20000334

08010204 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 8010204:	f007 bc4a 	b.w	8017a9c <std_msgs__msg__Header__init>

08010208 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8010208:	f007 bc6c 	b.w	8017ae4 <std_msgs__msg__Header__fini>

0801020c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 801020c:	b508      	push	{r3, lr}
 801020e:	f000 f8eb 	bl	80103e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010212:	4b06      	ldr	r3, [pc, #24]	@ (801022c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8010214:	4906      	ldr	r1, [pc, #24]	@ (8010230 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 8010216:	681a      	ldr	r2, [r3, #0]
 8010218:	60c8      	str	r0, [r1, #12]
 801021a:	b10a      	cbz	r2, 8010220 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 801021c:	4803      	ldr	r0, [pc, #12]	@ (801022c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 801021e:	bd08      	pop	{r3, pc}
 8010220:	4a04      	ldr	r2, [pc, #16]	@ (8010234 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 8010222:	4802      	ldr	r0, [pc, #8]	@ (801022c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8010224:	6812      	ldr	r2, [r2, #0]
 8010226:	601a      	str	r2, [r3, #0]
 8010228:	bd08      	pop	{r3, pc}
 801022a:	bf00      	nop
 801022c:	200003b8 	.word	0x200003b8
 8010230:	20000340 	.word	0x20000340
 8010234:	20000328 	.word	0x20000328

08010238 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_init_function>:
 8010238:	f007 bc60 	b.w	8017afc <std_msgs__msg__Int32__init>

0801023c <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_fini_function>:
 801023c:	f007 bc62 	b.w	8017b04 <std_msgs__msg__Int32__fini>

08010240 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8010240:	4b04      	ldr	r3, [pc, #16]	@ (8010254 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8010242:	681a      	ldr	r2, [r3, #0]
 8010244:	b10a      	cbz	r2, 801024a <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 8010246:	4803      	ldr	r0, [pc, #12]	@ (8010254 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8010248:	4770      	bx	lr
 801024a:	4a03      	ldr	r2, [pc, #12]	@ (8010258 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 801024c:	4801      	ldr	r0, [pc, #4]	@ (8010254 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 801024e:	6812      	ldr	r2, [r2, #0]
 8010250:	601a      	str	r2, [r3, #0]
 8010252:	4770      	bx	lr
 8010254:	20000400 	.word	0x20000400
 8010258:	20000328 	.word	0x20000328

0801025c <_Header__max_serialized_size>:
 801025c:	b500      	push	{lr}
 801025e:	b083      	sub	sp, #12
 8010260:	2301      	movs	r3, #1
 8010262:	2100      	movs	r1, #0
 8010264:	f10d 0007 	add.w	r0, sp, #7
 8010268:	f88d 3007 	strb.w	r3, [sp, #7]
 801026c:	f000 f91a 	bl	80104a4 <max_serialized_size_builtin_interfaces__msg__Time>
 8010270:	b003      	add	sp, #12
 8010272:	f85d fb04 	ldr.w	pc, [sp], #4
 8010276:	bf00      	nop

08010278 <get_serialized_size_std_msgs__msg__Header>:
 8010278:	b570      	push	{r4, r5, r6, lr}
 801027a:	4605      	mov	r5, r0
 801027c:	b168      	cbz	r0, 801029a <get_serialized_size_std_msgs__msg__Header+0x22>
 801027e:	460c      	mov	r4, r1
 8010280:	f000 f8c0 	bl	8010404 <get_serialized_size_builtin_interfaces__msg__Time>
 8010284:	1826      	adds	r6, r4, r0
 8010286:	2104      	movs	r1, #4
 8010288:	4630      	mov	r0, r6
 801028a:	f7fb fe2b 	bl	800bee4 <ucdr_alignment>
 801028e:	68e9      	ldr	r1, [r5, #12]
 8010290:	f1c4 0405 	rsb	r4, r4, #5
 8010294:	440c      	add	r4, r1
 8010296:	4404      	add	r4, r0
 8010298:	19a0      	adds	r0, r4, r6
 801029a:	bd70      	pop	{r4, r5, r6, pc}

0801029c <_Header__cdr_deserialize>:
 801029c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801029e:	460c      	mov	r4, r1
 80102a0:	b083      	sub	sp, #12
 80102a2:	b1e1      	cbz	r1, 80102de <_Header__cdr_deserialize+0x42>
 80102a4:	4606      	mov	r6, r0
 80102a6:	f000 f911 	bl	80104cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80102aa:	6843      	ldr	r3, [r0, #4]
 80102ac:	4621      	mov	r1, r4
 80102ae:	68db      	ldr	r3, [r3, #12]
 80102b0:	4630      	mov	r0, r6
 80102b2:	4798      	blx	r3
 80102b4:	6927      	ldr	r7, [r4, #16]
 80102b6:	68a1      	ldr	r1, [r4, #8]
 80102b8:	ab01      	add	r3, sp, #4
 80102ba:	463a      	mov	r2, r7
 80102bc:	4630      	mov	r0, r6
 80102be:	f000 fc6f 	bl	8010ba0 <ucdr_deserialize_sequence_char>
 80102c2:	9b01      	ldr	r3, [sp, #4]
 80102c4:	4605      	mov	r5, r0
 80102c6:	b920      	cbnz	r0, 80102d2 <_Header__cdr_deserialize+0x36>
 80102c8:	429f      	cmp	r7, r3
 80102ca:	d30c      	bcc.n	80102e6 <_Header__cdr_deserialize+0x4a>
 80102cc:	4628      	mov	r0, r5
 80102ce:	b003      	add	sp, #12
 80102d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102d2:	b103      	cbz	r3, 80102d6 <_Header__cdr_deserialize+0x3a>
 80102d4:	3b01      	subs	r3, #1
 80102d6:	4628      	mov	r0, r5
 80102d8:	60e3      	str	r3, [r4, #12]
 80102da:	b003      	add	sp, #12
 80102dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102de:	460d      	mov	r5, r1
 80102e0:	4628      	mov	r0, r5
 80102e2:	b003      	add	sp, #12
 80102e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102e6:	2101      	movs	r1, #1
 80102e8:	75b0      	strb	r0, [r6, #22]
 80102ea:	7571      	strb	r1, [r6, #21]
 80102ec:	4630      	mov	r0, r6
 80102ee:	60e5      	str	r5, [r4, #12]
 80102f0:	f7fb fe0e 	bl	800bf10 <ucdr_align_to>
 80102f4:	4630      	mov	r0, r6
 80102f6:	9901      	ldr	r1, [sp, #4]
 80102f8:	f7fb fe40 	bl	800bf7c <ucdr_advance_buffer>
 80102fc:	4628      	mov	r0, r5
 80102fe:	b003      	add	sp, #12
 8010300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010302:	bf00      	nop

08010304 <_Header__cdr_serialize>:
 8010304:	b1f8      	cbz	r0, 8010346 <_Header__cdr_serialize+0x42>
 8010306:	b570      	push	{r4, r5, r6, lr}
 8010308:	4604      	mov	r4, r0
 801030a:	460d      	mov	r5, r1
 801030c:	f000 f8de 	bl	80104cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010310:	6843      	ldr	r3, [r0, #4]
 8010312:	4629      	mov	r1, r5
 8010314:	689b      	ldr	r3, [r3, #8]
 8010316:	4620      	mov	r0, r4
 8010318:	4798      	blx	r3
 801031a:	68a6      	ldr	r6, [r4, #8]
 801031c:	b156      	cbz	r6, 8010334 <_Header__cdr_serialize+0x30>
 801031e:	4630      	mov	r0, r6
 8010320:	f7ef ff80 	bl	8000224 <strlen>
 8010324:	4631      	mov	r1, r6
 8010326:	60e0      	str	r0, [r4, #12]
 8010328:	1c42      	adds	r2, r0, #1
 801032a:	4628      	mov	r0, r5
 801032c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010330:	f000 bc24 	b.w	8010b7c <ucdr_serialize_sequence_char>
 8010334:	4630      	mov	r0, r6
 8010336:	60e0      	str	r0, [r4, #12]
 8010338:	4632      	mov	r2, r6
 801033a:	4631      	mov	r1, r6
 801033c:	4628      	mov	r0, r5
 801033e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010342:	f000 bc1b 	b.w	8010b7c <ucdr_serialize_sequence_char>
 8010346:	4770      	bx	lr

08010348 <_Header__get_serialized_size>:
 8010348:	b538      	push	{r3, r4, r5, lr}
 801034a:	4604      	mov	r4, r0
 801034c:	b150      	cbz	r0, 8010364 <_Header__get_serialized_size+0x1c>
 801034e:	2100      	movs	r1, #0
 8010350:	f000 f858 	bl	8010404 <get_serialized_size_builtin_interfaces__msg__Time>
 8010354:	2104      	movs	r1, #4
 8010356:	4605      	mov	r5, r0
 8010358:	f7fb fdc4 	bl	800bee4 <ucdr_alignment>
 801035c:	68e2      	ldr	r2, [r4, #12]
 801035e:	3205      	adds	r2, #5
 8010360:	1953      	adds	r3, r2, r5
 8010362:	4418      	add	r0, r3
 8010364:	bd38      	pop	{r3, r4, r5, pc}
 8010366:	bf00      	nop

08010368 <max_serialized_size_std_msgs__msg__Header>:
 8010368:	b510      	push	{r4, lr}
 801036a:	2301      	movs	r3, #1
 801036c:	4604      	mov	r4, r0
 801036e:	7003      	strb	r3, [r0, #0]
 8010370:	f000 f898 	bl	80104a4 <max_serialized_size_builtin_interfaces__msg__Time>
 8010374:	2300      	movs	r3, #0
 8010376:	7023      	strb	r3, [r4, #0]
 8010378:	bd10      	pop	{r4, pc}
 801037a:	bf00      	nop

0801037c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 801037c:	4800      	ldr	r0, [pc, #0]	@ (8010380 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 801037e:	4770      	bx	lr
 8010380:	2000040c 	.word	0x2000040c

08010384 <_Int32__max_serialized_size>:
 8010384:	b508      	push	{r3, lr}
 8010386:	2104      	movs	r1, #4
 8010388:	2000      	movs	r0, #0
 801038a:	f7fb fdab 	bl	800bee4 <ucdr_alignment>
 801038e:	3004      	adds	r0, #4
 8010390:	bd08      	pop	{r3, pc}
 8010392:	bf00      	nop

08010394 <_Int32__cdr_deserialize>:
 8010394:	b109      	cbz	r1, 801039a <_Int32__cdr_deserialize+0x6>
 8010396:	f7fb b987 	b.w	800b6a8 <ucdr_deserialize_int32_t>
 801039a:	4608      	mov	r0, r1
 801039c:	4770      	bx	lr
 801039e:	bf00      	nop

080103a0 <get_serialized_size_std_msgs__msg__Int32>:
 80103a0:	b138      	cbz	r0, 80103b2 <get_serialized_size_std_msgs__msg__Int32+0x12>
 80103a2:	b508      	push	{r3, lr}
 80103a4:	460b      	mov	r3, r1
 80103a6:	4618      	mov	r0, r3
 80103a8:	2104      	movs	r1, #4
 80103aa:	f7fb fd9b 	bl	800bee4 <ucdr_alignment>
 80103ae:	3004      	adds	r0, #4
 80103b0:	bd08      	pop	{r3, pc}
 80103b2:	4770      	bx	lr

080103b4 <_Int32__cdr_serialize>:
 80103b4:	460a      	mov	r2, r1
 80103b6:	b118      	cbz	r0, 80103c0 <_Int32__cdr_serialize+0xc>
 80103b8:	6801      	ldr	r1, [r0, #0]
 80103ba:	4610      	mov	r0, r2
 80103bc:	f7fb b8dc 	b.w	800b578 <ucdr_serialize_int32_t>
 80103c0:	4770      	bx	lr
 80103c2:	bf00      	nop

080103c4 <_Int32__get_serialized_size>:
 80103c4:	b130      	cbz	r0, 80103d4 <_Int32__get_serialized_size+0x10>
 80103c6:	b508      	push	{r3, lr}
 80103c8:	2104      	movs	r1, #4
 80103ca:	2000      	movs	r0, #0
 80103cc:	f7fb fd8a 	bl	800bee4 <ucdr_alignment>
 80103d0:	3004      	adds	r0, #4
 80103d2:	bd08      	pop	{r3, pc}
 80103d4:	4770      	bx	lr
 80103d6:	bf00      	nop

080103d8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 80103d8:	4800      	ldr	r0, [pc, #0]	@ (80103dc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 80103da:	4770      	bx	lr
 80103dc:	20000434 	.word	0x20000434

080103e0 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 80103e0:	f007 bb92 	b.w	8017b08 <builtin_interfaces__msg__Time__init>

080103e4 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 80103e4:	f007 bb94 	b.w	8017b10 <builtin_interfaces__msg__Time__fini>

080103e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80103e8:	4b04      	ldr	r3, [pc, #16]	@ (80103fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80103ea:	681a      	ldr	r2, [r3, #0]
 80103ec:	b10a      	cbz	r2, 80103f2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 80103ee:	4803      	ldr	r0, [pc, #12]	@ (80103fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80103f0:	4770      	bx	lr
 80103f2:	4a03      	ldr	r2, [pc, #12]	@ (8010400 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 80103f4:	4801      	ldr	r0, [pc, #4]	@ (80103fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80103f6:	6812      	ldr	r2, [r2, #0]
 80103f8:	601a      	str	r2, [r3, #0]
 80103fa:	4770      	bx	lr
 80103fc:	200004d4 	.word	0x200004d4
 8010400:	20000328 	.word	0x20000328

08010404 <get_serialized_size_builtin_interfaces__msg__Time>:
 8010404:	b180      	cbz	r0, 8010428 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8010406:	b538      	push	{r3, r4, r5, lr}
 8010408:	460d      	mov	r5, r1
 801040a:	4628      	mov	r0, r5
 801040c:	2104      	movs	r1, #4
 801040e:	f7fb fd69 	bl	800bee4 <ucdr_alignment>
 8010412:	1d2b      	adds	r3, r5, #4
 8010414:	181c      	adds	r4, r3, r0
 8010416:	2104      	movs	r1, #4
 8010418:	4620      	mov	r0, r4
 801041a:	f7fb fd63 	bl	800bee4 <ucdr_alignment>
 801041e:	f1c5 0504 	rsb	r5, r5, #4
 8010422:	4428      	add	r0, r5
 8010424:	4420      	add	r0, r4
 8010426:	bd38      	pop	{r3, r4, r5, pc}
 8010428:	4770      	bx	lr
 801042a:	bf00      	nop

0801042c <_Time__cdr_deserialize>:
 801042c:	b538      	push	{r3, r4, r5, lr}
 801042e:	460c      	mov	r4, r1
 8010430:	b141      	cbz	r1, 8010444 <_Time__cdr_deserialize+0x18>
 8010432:	4605      	mov	r5, r0
 8010434:	f7fb f938 	bl	800b6a8 <ucdr_deserialize_int32_t>
 8010438:	1d21      	adds	r1, r4, #4
 801043a:	4628      	mov	r0, r5
 801043c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010440:	f7fa bdb0 	b.w	800afa4 <ucdr_deserialize_uint32_t>
 8010444:	4608      	mov	r0, r1
 8010446:	bd38      	pop	{r3, r4, r5, pc}

08010448 <_Time__cdr_serialize>:
 8010448:	b160      	cbz	r0, 8010464 <_Time__cdr_serialize+0x1c>
 801044a:	b538      	push	{r3, r4, r5, lr}
 801044c:	460d      	mov	r5, r1
 801044e:	4604      	mov	r4, r0
 8010450:	6801      	ldr	r1, [r0, #0]
 8010452:	4628      	mov	r0, r5
 8010454:	f7fb f890 	bl	800b578 <ucdr_serialize_int32_t>
 8010458:	6861      	ldr	r1, [r4, #4]
 801045a:	4628      	mov	r0, r5
 801045c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010460:	f7fa bc70 	b.w	800ad44 <ucdr_serialize_uint32_t>
 8010464:	4770      	bx	lr
 8010466:	bf00      	nop

08010468 <_Time__get_serialized_size>:
 8010468:	b160      	cbz	r0, 8010484 <_Time__get_serialized_size+0x1c>
 801046a:	b510      	push	{r4, lr}
 801046c:	2104      	movs	r1, #4
 801046e:	2000      	movs	r0, #0
 8010470:	f7fb fd38 	bl	800bee4 <ucdr_alignment>
 8010474:	1d04      	adds	r4, r0, #4
 8010476:	2104      	movs	r1, #4
 8010478:	4620      	mov	r0, r4
 801047a:	f7fb fd33 	bl	800bee4 <ucdr_alignment>
 801047e:	3004      	adds	r0, #4
 8010480:	4420      	add	r0, r4
 8010482:	bd10      	pop	{r4, pc}
 8010484:	4770      	bx	lr
 8010486:	bf00      	nop

08010488 <_Time__max_serialized_size>:
 8010488:	b510      	push	{r4, lr}
 801048a:	2104      	movs	r1, #4
 801048c:	2000      	movs	r0, #0
 801048e:	f7fb fd29 	bl	800bee4 <ucdr_alignment>
 8010492:	1d04      	adds	r4, r0, #4
 8010494:	2104      	movs	r1, #4
 8010496:	4620      	mov	r0, r4
 8010498:	f7fb fd24 	bl	800bee4 <ucdr_alignment>
 801049c:	3004      	adds	r0, #4
 801049e:	4420      	add	r0, r4
 80104a0:	bd10      	pop	{r4, pc}
 80104a2:	bf00      	nop

080104a4 <max_serialized_size_builtin_interfaces__msg__Time>:
 80104a4:	b538      	push	{r3, r4, r5, lr}
 80104a6:	460c      	mov	r4, r1
 80104a8:	2301      	movs	r3, #1
 80104aa:	7003      	strb	r3, [r0, #0]
 80104ac:	2104      	movs	r1, #4
 80104ae:	4620      	mov	r0, r4
 80104b0:	f7fb fd18 	bl	800bee4 <ucdr_alignment>
 80104b4:	1d25      	adds	r5, r4, #4
 80104b6:	4405      	add	r5, r0
 80104b8:	2104      	movs	r1, #4
 80104ba:	4628      	mov	r0, r5
 80104bc:	f7fb fd12 	bl	800bee4 <ucdr_alignment>
 80104c0:	f1c4 0404 	rsb	r4, r4, #4
 80104c4:	4420      	add	r0, r4
 80104c6:	4428      	add	r0, r5
 80104c8:	bd38      	pop	{r3, r4, r5, pc}
 80104ca:	bf00      	nop

080104cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80104cc:	4800      	ldr	r0, [pc, #0]	@ (80104d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 80104ce:	4770      	bx	lr
 80104d0:	200004e0 	.word	0x200004e0

080104d4 <geometry_msgs__msg__Twist__init>:
 80104d4:	b570      	push	{r4, r5, r6, lr}
 80104d6:	4605      	mov	r5, r0
 80104d8:	b1a8      	cbz	r0, 8010506 <geometry_msgs__msg__Twist__init+0x32>
 80104da:	f000 f82b 	bl	8010534 <geometry_msgs__msg__Vector3__init>
 80104de:	4604      	mov	r4, r0
 80104e0:	b140      	cbz	r0, 80104f4 <geometry_msgs__msg__Twist__init+0x20>
 80104e2:	f105 0618 	add.w	r6, r5, #24
 80104e6:	4630      	mov	r0, r6
 80104e8:	f000 f824 	bl	8010534 <geometry_msgs__msg__Vector3__init>
 80104ec:	4604      	mov	r4, r0
 80104ee:	b168      	cbz	r0, 801050c <geometry_msgs__msg__Twist__init+0x38>
 80104f0:	4620      	mov	r0, r4
 80104f2:	bd70      	pop	{r4, r5, r6, pc}
 80104f4:	4628      	mov	r0, r5
 80104f6:	f000 f821 	bl	801053c <geometry_msgs__msg__Vector3__fini>
 80104fa:	f105 0018 	add.w	r0, r5, #24
 80104fe:	f000 f81d 	bl	801053c <geometry_msgs__msg__Vector3__fini>
 8010502:	4620      	mov	r0, r4
 8010504:	bd70      	pop	{r4, r5, r6, pc}
 8010506:	4604      	mov	r4, r0
 8010508:	4620      	mov	r0, r4
 801050a:	bd70      	pop	{r4, r5, r6, pc}
 801050c:	4628      	mov	r0, r5
 801050e:	f000 f815 	bl	801053c <geometry_msgs__msg__Vector3__fini>
 8010512:	4630      	mov	r0, r6
 8010514:	f000 f812 	bl	801053c <geometry_msgs__msg__Vector3__fini>
 8010518:	e7ea      	b.n	80104f0 <geometry_msgs__msg__Twist__init+0x1c>
 801051a:	bf00      	nop

0801051c <geometry_msgs__msg__Twist__fini>:
 801051c:	b148      	cbz	r0, 8010532 <geometry_msgs__msg__Twist__fini+0x16>
 801051e:	b510      	push	{r4, lr}
 8010520:	4604      	mov	r4, r0
 8010522:	f000 f80b 	bl	801053c <geometry_msgs__msg__Vector3__fini>
 8010526:	f104 0018 	add.w	r0, r4, #24
 801052a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801052e:	f000 b805 	b.w	801053c <geometry_msgs__msg__Vector3__fini>
 8010532:	4770      	bx	lr

08010534 <geometry_msgs__msg__Vector3__init>:
 8010534:	3800      	subs	r0, #0
 8010536:	bf18      	it	ne
 8010538:	2001      	movne	r0, #1
 801053a:	4770      	bx	lr

0801053c <geometry_msgs__msg__Vector3__fini>:
 801053c:	4770      	bx	lr
 801053e:	bf00      	nop

08010540 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8010540:	2024      	movs	r0, #36	@ 0x24
 8010542:	4770      	bx	lr

08010544 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 8010544:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010548:	4770      	bx	lr
 801054a:	bf00      	nop

0801054c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 801054c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8010550:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010554:	e9c2 0100 	strd	r0, r1, [r2]
 8010558:	4770      	bx	lr
 801055a:	bf00      	nop

0801055c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 801055c:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010560:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8010564:	e9c1 2300 	strd	r2, r3, [r1]
 8010568:	4770      	bx	lr
 801056a:	bf00      	nop

0801056c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 801056c:	f007 bad2 	b.w	8017b14 <geometry_msgs__msg__PoseWithCovariance__init>

08010570 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8010570:	f007 bae2 	b.w	8017b38 <geometry_msgs__msg__PoseWithCovariance__fini>

08010574 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 8010574:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010578:	4770      	bx	lr
 801057a:	bf00      	nop

0801057c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 801057c:	b508      	push	{r3, lr}
 801057e:	f007 faf9 	bl	8017b74 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010582:	4b06      	ldr	r3, [pc, #24]	@ (801059c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8010584:	4906      	ldr	r1, [pc, #24]	@ (80105a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 8010586:	681a      	ldr	r2, [r3, #0]
 8010588:	60c8      	str	r0, [r1, #12]
 801058a:	b10a      	cbz	r2, 8010590 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 801058c:	4803      	ldr	r0, [pc, #12]	@ (801059c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801058e:	bd08      	pop	{r3, pc}
 8010590:	4a04      	ldr	r2, [pc, #16]	@ (80105a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 8010592:	4802      	ldr	r0, [pc, #8]	@ (801059c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8010594:	6812      	ldr	r2, [r2, #0]
 8010596:	601a      	str	r2, [r3, #0]
 8010598:	bd08      	pop	{r3, pc}
 801059a:	bf00      	nop
 801059c:	20000580 	.word	0x20000580
 80105a0:	20000508 	.word	0x20000508
 80105a4:	20000328 	.word	0x20000328

080105a8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 80105a8:	2024      	movs	r0, #36	@ 0x24
 80105aa:	4770      	bx	lr

080105ac <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 80105ac:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80105b0:	4770      	bx	lr
 80105b2:	bf00      	nop

080105b4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 80105b4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80105b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105bc:	e9c2 0100 	strd	r0, r1, [r2]
 80105c0:	4770      	bx	lr
 80105c2:	bf00      	nop

080105c4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 80105c4:	e9d2 2300 	ldrd	r2, r3, [r2]
 80105c8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80105cc:	e9c1 2300 	strd	r2, r3, [r1]
 80105d0:	4770      	bx	lr
 80105d2:	bf00      	nop

080105d4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 80105d4:	f007 bab4 	b.w	8017b40 <geometry_msgs__msg__TwistWithCovariance__init>

080105d8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 80105d8:	f007 bac4 	b.w	8017b64 <geometry_msgs__msg__TwistWithCovariance__fini>

080105dc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 80105dc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80105e0:	4770      	bx	lr
 80105e2:	bf00      	nop

080105e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 80105e4:	b508      	push	{r3, lr}
 80105e6:	f7fa f83b 	bl	800a660 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80105ea:	4b06      	ldr	r3, [pc, #24]	@ (8010604 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80105ec:	4906      	ldr	r1, [pc, #24]	@ (8010608 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 80105ee:	681a      	ldr	r2, [r3, #0]
 80105f0:	60c8      	str	r0, [r1, #12]
 80105f2:	b10a      	cbz	r2, 80105f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 80105f4:	4803      	ldr	r0, [pc, #12]	@ (8010604 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80105f6:	bd08      	pop	{r3, pc}
 80105f8:	4a04      	ldr	r2, [pc, #16]	@ (801060c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 80105fa:	4802      	ldr	r0, [pc, #8]	@ (8010604 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80105fc:	6812      	ldr	r2, [r2, #0]
 80105fe:	601a      	str	r2, [r3, #0]
 8010600:	bd08      	pop	{r3, pc}
 8010602:	bf00      	nop
 8010604:	20000604 	.word	0x20000604
 8010608:	2000058c 	.word	0x2000058c
 801060c:	20000328 	.word	0x20000328

08010610 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8010610:	b538      	push	{r3, r4, r5, lr}
 8010612:	b158      	cbz	r0, 801062c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 8010614:	460d      	mov	r5, r1
 8010616:	f007 fad7 	bl	8017bc8 <get_serialized_size_geometry_msgs__msg__Pose>
 801061a:	182c      	adds	r4, r5, r0
 801061c:	2108      	movs	r1, #8
 801061e:	4620      	mov	r0, r4
 8010620:	f7fb fc60 	bl	800bee4 <ucdr_alignment>
 8010624:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010628:	4428      	add	r0, r5
 801062a:	4420      	add	r0, r4
 801062c:	bd38      	pop	{r3, r4, r5, pc}
 801062e:	bf00      	nop

08010630 <_PoseWithCovariance__cdr_deserialize>:
 8010630:	b538      	push	{r3, r4, r5, lr}
 8010632:	460c      	mov	r4, r1
 8010634:	b179      	cbz	r1, 8010656 <_PoseWithCovariance__cdr_deserialize+0x26>
 8010636:	4605      	mov	r5, r0
 8010638:	f007 fb36 	bl	8017ca8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 801063c:	6843      	ldr	r3, [r0, #4]
 801063e:	4621      	mov	r1, r4
 8010640:	68db      	ldr	r3, [r3, #12]
 8010642:	4628      	mov	r0, r5
 8010644:	4798      	blx	r3
 8010646:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 801064a:	4628      	mov	r0, r5
 801064c:	2224      	movs	r2, #36	@ 0x24
 801064e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010652:	f000 ba3d 	b.w	8010ad0 <ucdr_deserialize_array_double>
 8010656:	4608      	mov	r0, r1
 8010658:	bd38      	pop	{r3, r4, r5, pc}
 801065a:	bf00      	nop

0801065c <_PoseWithCovariance__cdr_serialize>:
 801065c:	b188      	cbz	r0, 8010682 <_PoseWithCovariance__cdr_serialize+0x26>
 801065e:	b538      	push	{r3, r4, r5, lr}
 8010660:	460d      	mov	r5, r1
 8010662:	4604      	mov	r4, r0
 8010664:	f007 fb20 	bl	8017ca8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010668:	6843      	ldr	r3, [r0, #4]
 801066a:	4629      	mov	r1, r5
 801066c:	689b      	ldr	r3, [r3, #8]
 801066e:	4620      	mov	r0, r4
 8010670:	4798      	blx	r3
 8010672:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8010676:	4628      	mov	r0, r5
 8010678:	2224      	movs	r2, #36	@ 0x24
 801067a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801067e:	f000 b9d3 	b.w	8010a28 <ucdr_serialize_array_double>
 8010682:	4770      	bx	lr

08010684 <_PoseWithCovariance__get_serialized_size>:
 8010684:	b158      	cbz	r0, 801069e <_PoseWithCovariance__get_serialized_size+0x1a>
 8010686:	b510      	push	{r4, lr}
 8010688:	2100      	movs	r1, #0
 801068a:	f007 fa9d 	bl	8017bc8 <get_serialized_size_geometry_msgs__msg__Pose>
 801068e:	2108      	movs	r1, #8
 8010690:	4604      	mov	r4, r0
 8010692:	f7fb fc27 	bl	800bee4 <ucdr_alignment>
 8010696:	4420      	add	r0, r4
 8010698:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 801069c:	bd10      	pop	{r4, pc}
 801069e:	4770      	bx	lr

080106a0 <_PoseWithCovariance__max_serialized_size>:
 80106a0:	b510      	push	{r4, lr}
 80106a2:	b082      	sub	sp, #8
 80106a4:	2301      	movs	r3, #1
 80106a6:	2100      	movs	r1, #0
 80106a8:	f10d 0007 	add.w	r0, sp, #7
 80106ac:	f88d 3007 	strb.w	r3, [sp, #7]
 80106b0:	f007 faec 	bl	8017c8c <max_serialized_size_geometry_msgs__msg__Pose>
 80106b4:	2108      	movs	r1, #8
 80106b6:	4604      	mov	r4, r0
 80106b8:	f7fb fc14 	bl	800bee4 <ucdr_alignment>
 80106bc:	4420      	add	r0, r4
 80106be:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80106c2:	b002      	add	sp, #8
 80106c4:	bd10      	pop	{r4, pc}
 80106c6:	bf00      	nop

080106c8 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 80106c8:	b538      	push	{r3, r4, r5, lr}
 80106ca:	2301      	movs	r3, #1
 80106cc:	7003      	strb	r3, [r0, #0]
 80106ce:	460c      	mov	r4, r1
 80106d0:	f007 fadc 	bl	8017c8c <max_serialized_size_geometry_msgs__msg__Pose>
 80106d4:	1825      	adds	r5, r4, r0
 80106d6:	2108      	movs	r1, #8
 80106d8:	4628      	mov	r0, r5
 80106da:	f7fb fc03 	bl	800bee4 <ucdr_alignment>
 80106de:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 80106e2:	4420      	add	r0, r4
 80106e4:	4428      	add	r0, r5
 80106e6:	bd38      	pop	{r3, r4, r5, pc}

080106e8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 80106e8:	4800      	ldr	r0, [pc, #0]	@ (80106ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 80106ea:	4770      	bx	lr
 80106ec:	20000610 	.word	0x20000610

080106f0 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 80106f0:	b538      	push	{r3, r4, r5, lr}
 80106f2:	b158      	cbz	r0, 801070c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 80106f4:	460d      	mov	r5, r1
 80106f6:	f7f9 ffdd 	bl	800a6b4 <get_serialized_size_geometry_msgs__msg__Twist>
 80106fa:	182c      	adds	r4, r5, r0
 80106fc:	2108      	movs	r1, #8
 80106fe:	4620      	mov	r0, r4
 8010700:	f7fb fbf0 	bl	800bee4 <ucdr_alignment>
 8010704:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010708:	4428      	add	r0, r5
 801070a:	4420      	add	r0, r4
 801070c:	bd38      	pop	{r3, r4, r5, pc}
 801070e:	bf00      	nop

08010710 <_TwistWithCovariance__cdr_deserialize>:
 8010710:	b538      	push	{r3, r4, r5, lr}
 8010712:	460c      	mov	r4, r1
 8010714:	b179      	cbz	r1, 8010736 <_TwistWithCovariance__cdr_deserialize+0x26>
 8010716:	4605      	mov	r5, r0
 8010718:	f7fa f83c 	bl	800a794 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 801071c:	6843      	ldr	r3, [r0, #4]
 801071e:	4621      	mov	r1, r4
 8010720:	68db      	ldr	r3, [r3, #12]
 8010722:	4628      	mov	r0, r5
 8010724:	4798      	blx	r3
 8010726:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801072a:	4628      	mov	r0, r5
 801072c:	2224      	movs	r2, #36	@ 0x24
 801072e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010732:	f000 b9cd 	b.w	8010ad0 <ucdr_deserialize_array_double>
 8010736:	4608      	mov	r0, r1
 8010738:	bd38      	pop	{r3, r4, r5, pc}
 801073a:	bf00      	nop

0801073c <_TwistWithCovariance__cdr_serialize>:
 801073c:	b188      	cbz	r0, 8010762 <_TwistWithCovariance__cdr_serialize+0x26>
 801073e:	b538      	push	{r3, r4, r5, lr}
 8010740:	460d      	mov	r5, r1
 8010742:	4604      	mov	r4, r0
 8010744:	f7fa f826 	bl	800a794 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010748:	6843      	ldr	r3, [r0, #4]
 801074a:	4629      	mov	r1, r5
 801074c:	689b      	ldr	r3, [r3, #8]
 801074e:	4620      	mov	r0, r4
 8010750:	4798      	blx	r3
 8010752:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010756:	4628      	mov	r0, r5
 8010758:	2224      	movs	r2, #36	@ 0x24
 801075a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801075e:	f000 b963 	b.w	8010a28 <ucdr_serialize_array_double>
 8010762:	4770      	bx	lr

08010764 <_TwistWithCovariance__get_serialized_size>:
 8010764:	b158      	cbz	r0, 801077e <_TwistWithCovariance__get_serialized_size+0x1a>
 8010766:	b510      	push	{r4, lr}
 8010768:	2100      	movs	r1, #0
 801076a:	f7f9 ffa3 	bl	800a6b4 <get_serialized_size_geometry_msgs__msg__Twist>
 801076e:	2108      	movs	r1, #8
 8010770:	4604      	mov	r4, r0
 8010772:	f7fb fbb7 	bl	800bee4 <ucdr_alignment>
 8010776:	4420      	add	r0, r4
 8010778:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 801077c:	bd10      	pop	{r4, pc}
 801077e:	4770      	bx	lr

08010780 <_TwistWithCovariance__max_serialized_size>:
 8010780:	b510      	push	{r4, lr}
 8010782:	b082      	sub	sp, #8
 8010784:	2301      	movs	r3, #1
 8010786:	2100      	movs	r1, #0
 8010788:	f10d 0007 	add.w	r0, sp, #7
 801078c:	f88d 3007 	strb.w	r3, [sp, #7]
 8010790:	f7f9 fff2 	bl	800a778 <max_serialized_size_geometry_msgs__msg__Twist>
 8010794:	2108      	movs	r1, #8
 8010796:	4604      	mov	r4, r0
 8010798:	f7fb fba4 	bl	800bee4 <ucdr_alignment>
 801079c:	4420      	add	r0, r4
 801079e:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80107a2:	b002      	add	sp, #8
 80107a4:	bd10      	pop	{r4, pc}
 80107a6:	bf00      	nop

080107a8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 80107a8:	b538      	push	{r3, r4, r5, lr}
 80107aa:	2301      	movs	r3, #1
 80107ac:	7003      	strb	r3, [r0, #0]
 80107ae:	460c      	mov	r4, r1
 80107b0:	f7f9 ffe2 	bl	800a778 <max_serialized_size_geometry_msgs__msg__Twist>
 80107b4:	1825      	adds	r5, r4, r0
 80107b6:	2108      	movs	r1, #8
 80107b8:	4628      	mov	r0, r5
 80107ba:	f7fb fb93 	bl	800bee4 <ucdr_alignment>
 80107be:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 80107c2:	4420      	add	r0, r4
 80107c4:	4428      	add	r0, r5
 80107c6:	bd38      	pop	{r3, r4, r5, pc}

080107c8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 80107c8:	4800      	ldr	r0, [pc, #0]	@ (80107cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 80107ca:	4770      	bx	lr
 80107cc:	20000638 	.word	0x20000638

080107d0 <ucdr_serialize_endian_array_char>:
 80107d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107d4:	4619      	mov	r1, r3
 80107d6:	461f      	mov	r7, r3
 80107d8:	4605      	mov	r5, r0
 80107da:	4690      	mov	r8, r2
 80107dc:	f7fb fb2a 	bl	800be34 <ucdr_check_buffer_available_for>
 80107e0:	b9e0      	cbnz	r0, 801081c <ucdr_serialize_endian_array_char+0x4c>
 80107e2:	463e      	mov	r6, r7
 80107e4:	e009      	b.n	80107fa <ucdr_serialize_endian_array_char+0x2a>
 80107e6:	68a8      	ldr	r0, [r5, #8]
 80107e8:	f009 f9ad 	bl	8019b46 <memcpy>
 80107ec:	68ab      	ldr	r3, [r5, #8]
 80107ee:	6928      	ldr	r0, [r5, #16]
 80107f0:	4423      	add	r3, r4
 80107f2:	4420      	add	r0, r4
 80107f4:	1b36      	subs	r6, r6, r4
 80107f6:	60ab      	str	r3, [r5, #8]
 80107f8:	6128      	str	r0, [r5, #16]
 80107fa:	4631      	mov	r1, r6
 80107fc:	2201      	movs	r2, #1
 80107fe:	4628      	mov	r0, r5
 8010800:	f7fb fba0 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 8010804:	1bb9      	subs	r1, r7, r6
 8010806:	4441      	add	r1, r8
 8010808:	4604      	mov	r4, r0
 801080a:	4602      	mov	r2, r0
 801080c:	2800      	cmp	r0, #0
 801080e:	d1ea      	bne.n	80107e6 <ucdr_serialize_endian_array_char+0x16>
 8010810:	2301      	movs	r3, #1
 8010812:	7da8      	ldrb	r0, [r5, #22]
 8010814:	756b      	strb	r3, [r5, #21]
 8010816:	4058      	eors	r0, r3
 8010818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801081c:	463a      	mov	r2, r7
 801081e:	68a8      	ldr	r0, [r5, #8]
 8010820:	4641      	mov	r1, r8
 8010822:	f009 f990 	bl	8019b46 <memcpy>
 8010826:	68aa      	ldr	r2, [r5, #8]
 8010828:	692b      	ldr	r3, [r5, #16]
 801082a:	443a      	add	r2, r7
 801082c:	443b      	add	r3, r7
 801082e:	60aa      	str	r2, [r5, #8]
 8010830:	612b      	str	r3, [r5, #16]
 8010832:	e7ed      	b.n	8010810 <ucdr_serialize_endian_array_char+0x40>

08010834 <ucdr_deserialize_endian_array_char>:
 8010834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010838:	4619      	mov	r1, r3
 801083a:	461f      	mov	r7, r3
 801083c:	4605      	mov	r5, r0
 801083e:	4690      	mov	r8, r2
 8010840:	f7fb faf8 	bl	800be34 <ucdr_check_buffer_available_for>
 8010844:	b9e0      	cbnz	r0, 8010880 <ucdr_deserialize_endian_array_char+0x4c>
 8010846:	463e      	mov	r6, r7
 8010848:	e009      	b.n	801085e <ucdr_deserialize_endian_array_char+0x2a>
 801084a:	68a9      	ldr	r1, [r5, #8]
 801084c:	f009 f97b 	bl	8019b46 <memcpy>
 8010850:	68ab      	ldr	r3, [r5, #8]
 8010852:	6928      	ldr	r0, [r5, #16]
 8010854:	4423      	add	r3, r4
 8010856:	4420      	add	r0, r4
 8010858:	1b36      	subs	r6, r6, r4
 801085a:	60ab      	str	r3, [r5, #8]
 801085c:	6128      	str	r0, [r5, #16]
 801085e:	2201      	movs	r2, #1
 8010860:	4631      	mov	r1, r6
 8010862:	4628      	mov	r0, r5
 8010864:	f7fb fb6e 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 8010868:	4604      	mov	r4, r0
 801086a:	1bb8      	subs	r0, r7, r6
 801086c:	4440      	add	r0, r8
 801086e:	4622      	mov	r2, r4
 8010870:	2c00      	cmp	r4, #0
 8010872:	d1ea      	bne.n	801084a <ucdr_deserialize_endian_array_char+0x16>
 8010874:	2301      	movs	r3, #1
 8010876:	7da8      	ldrb	r0, [r5, #22]
 8010878:	756b      	strb	r3, [r5, #21]
 801087a:	4058      	eors	r0, r3
 801087c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010880:	463a      	mov	r2, r7
 8010882:	68a9      	ldr	r1, [r5, #8]
 8010884:	4640      	mov	r0, r8
 8010886:	f009 f95e 	bl	8019b46 <memcpy>
 801088a:	68aa      	ldr	r2, [r5, #8]
 801088c:	692b      	ldr	r3, [r5, #16]
 801088e:	443a      	add	r2, r7
 8010890:	443b      	add	r3, r7
 8010892:	60aa      	str	r2, [r5, #8]
 8010894:	612b      	str	r3, [r5, #16]
 8010896:	e7ed      	b.n	8010874 <ucdr_deserialize_endian_array_char+0x40>

08010898 <ucdr_serialize_array_uint8_t>:
 8010898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801089c:	4688      	mov	r8, r1
 801089e:	4611      	mov	r1, r2
 80108a0:	4617      	mov	r7, r2
 80108a2:	4605      	mov	r5, r0
 80108a4:	f7fb fac6 	bl	800be34 <ucdr_check_buffer_available_for>
 80108a8:	b9e0      	cbnz	r0, 80108e4 <ucdr_serialize_array_uint8_t+0x4c>
 80108aa:	463e      	mov	r6, r7
 80108ac:	e009      	b.n	80108c2 <ucdr_serialize_array_uint8_t+0x2a>
 80108ae:	68a8      	ldr	r0, [r5, #8]
 80108b0:	f009 f949 	bl	8019b46 <memcpy>
 80108b4:	68aa      	ldr	r2, [r5, #8]
 80108b6:	692b      	ldr	r3, [r5, #16]
 80108b8:	4422      	add	r2, r4
 80108ba:	4423      	add	r3, r4
 80108bc:	1b36      	subs	r6, r6, r4
 80108be:	60aa      	str	r2, [r5, #8]
 80108c0:	612b      	str	r3, [r5, #16]
 80108c2:	4631      	mov	r1, r6
 80108c4:	2201      	movs	r2, #1
 80108c6:	4628      	mov	r0, r5
 80108c8:	f7fb fb3c 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 80108cc:	1bb9      	subs	r1, r7, r6
 80108ce:	4441      	add	r1, r8
 80108d0:	4604      	mov	r4, r0
 80108d2:	4602      	mov	r2, r0
 80108d4:	2800      	cmp	r0, #0
 80108d6:	d1ea      	bne.n	80108ae <ucdr_serialize_array_uint8_t+0x16>
 80108d8:	2301      	movs	r3, #1
 80108da:	7da8      	ldrb	r0, [r5, #22]
 80108dc:	756b      	strb	r3, [r5, #21]
 80108de:	4058      	eors	r0, r3
 80108e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108e4:	463a      	mov	r2, r7
 80108e6:	68a8      	ldr	r0, [r5, #8]
 80108e8:	4641      	mov	r1, r8
 80108ea:	f009 f92c 	bl	8019b46 <memcpy>
 80108ee:	68aa      	ldr	r2, [r5, #8]
 80108f0:	692b      	ldr	r3, [r5, #16]
 80108f2:	443a      	add	r2, r7
 80108f4:	443b      	add	r3, r7
 80108f6:	60aa      	str	r2, [r5, #8]
 80108f8:	612b      	str	r3, [r5, #16]
 80108fa:	e7ed      	b.n	80108d8 <ucdr_serialize_array_uint8_t+0x40>

080108fc <ucdr_serialize_endian_array_uint8_t>:
 80108fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010900:	4619      	mov	r1, r3
 8010902:	461f      	mov	r7, r3
 8010904:	4605      	mov	r5, r0
 8010906:	4690      	mov	r8, r2
 8010908:	f7fb fa94 	bl	800be34 <ucdr_check_buffer_available_for>
 801090c:	b9e0      	cbnz	r0, 8010948 <ucdr_serialize_endian_array_uint8_t+0x4c>
 801090e:	463e      	mov	r6, r7
 8010910:	e009      	b.n	8010926 <ucdr_serialize_endian_array_uint8_t+0x2a>
 8010912:	68a8      	ldr	r0, [r5, #8]
 8010914:	f009 f917 	bl	8019b46 <memcpy>
 8010918:	68ab      	ldr	r3, [r5, #8]
 801091a:	6928      	ldr	r0, [r5, #16]
 801091c:	4423      	add	r3, r4
 801091e:	4420      	add	r0, r4
 8010920:	1b36      	subs	r6, r6, r4
 8010922:	60ab      	str	r3, [r5, #8]
 8010924:	6128      	str	r0, [r5, #16]
 8010926:	4631      	mov	r1, r6
 8010928:	2201      	movs	r2, #1
 801092a:	4628      	mov	r0, r5
 801092c:	f7fb fb0a 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 8010930:	1bb9      	subs	r1, r7, r6
 8010932:	4441      	add	r1, r8
 8010934:	4604      	mov	r4, r0
 8010936:	4602      	mov	r2, r0
 8010938:	2800      	cmp	r0, #0
 801093a:	d1ea      	bne.n	8010912 <ucdr_serialize_endian_array_uint8_t+0x16>
 801093c:	2301      	movs	r3, #1
 801093e:	7da8      	ldrb	r0, [r5, #22]
 8010940:	756b      	strb	r3, [r5, #21]
 8010942:	4058      	eors	r0, r3
 8010944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010948:	463a      	mov	r2, r7
 801094a:	68a8      	ldr	r0, [r5, #8]
 801094c:	4641      	mov	r1, r8
 801094e:	f009 f8fa 	bl	8019b46 <memcpy>
 8010952:	68aa      	ldr	r2, [r5, #8]
 8010954:	692b      	ldr	r3, [r5, #16]
 8010956:	443a      	add	r2, r7
 8010958:	443b      	add	r3, r7
 801095a:	60aa      	str	r2, [r5, #8]
 801095c:	612b      	str	r3, [r5, #16]
 801095e:	e7ed      	b.n	801093c <ucdr_serialize_endian_array_uint8_t+0x40>

08010960 <ucdr_deserialize_array_uint8_t>:
 8010960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010964:	4688      	mov	r8, r1
 8010966:	4611      	mov	r1, r2
 8010968:	4617      	mov	r7, r2
 801096a:	4605      	mov	r5, r0
 801096c:	f7fb fa62 	bl	800be34 <ucdr_check_buffer_available_for>
 8010970:	b9e0      	cbnz	r0, 80109ac <ucdr_deserialize_array_uint8_t+0x4c>
 8010972:	463e      	mov	r6, r7
 8010974:	e009      	b.n	801098a <ucdr_deserialize_array_uint8_t+0x2a>
 8010976:	68a9      	ldr	r1, [r5, #8]
 8010978:	f009 f8e5 	bl	8019b46 <memcpy>
 801097c:	68aa      	ldr	r2, [r5, #8]
 801097e:	692b      	ldr	r3, [r5, #16]
 8010980:	4422      	add	r2, r4
 8010982:	4423      	add	r3, r4
 8010984:	1b36      	subs	r6, r6, r4
 8010986:	60aa      	str	r2, [r5, #8]
 8010988:	612b      	str	r3, [r5, #16]
 801098a:	2201      	movs	r2, #1
 801098c:	4631      	mov	r1, r6
 801098e:	4628      	mov	r0, r5
 8010990:	f7fb fad8 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 8010994:	4604      	mov	r4, r0
 8010996:	1bb8      	subs	r0, r7, r6
 8010998:	4440      	add	r0, r8
 801099a:	4622      	mov	r2, r4
 801099c:	2c00      	cmp	r4, #0
 801099e:	d1ea      	bne.n	8010976 <ucdr_deserialize_array_uint8_t+0x16>
 80109a0:	2301      	movs	r3, #1
 80109a2:	7da8      	ldrb	r0, [r5, #22]
 80109a4:	756b      	strb	r3, [r5, #21]
 80109a6:	4058      	eors	r0, r3
 80109a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109ac:	463a      	mov	r2, r7
 80109ae:	68a9      	ldr	r1, [r5, #8]
 80109b0:	4640      	mov	r0, r8
 80109b2:	f009 f8c8 	bl	8019b46 <memcpy>
 80109b6:	68aa      	ldr	r2, [r5, #8]
 80109b8:	692b      	ldr	r3, [r5, #16]
 80109ba:	443a      	add	r2, r7
 80109bc:	443b      	add	r3, r7
 80109be:	60aa      	str	r2, [r5, #8]
 80109c0:	612b      	str	r3, [r5, #16]
 80109c2:	e7ed      	b.n	80109a0 <ucdr_deserialize_array_uint8_t+0x40>

080109c4 <ucdr_deserialize_endian_array_uint8_t>:
 80109c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109c8:	4619      	mov	r1, r3
 80109ca:	461f      	mov	r7, r3
 80109cc:	4605      	mov	r5, r0
 80109ce:	4690      	mov	r8, r2
 80109d0:	f7fb fa30 	bl	800be34 <ucdr_check_buffer_available_for>
 80109d4:	b9e0      	cbnz	r0, 8010a10 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 80109d6:	463e      	mov	r6, r7
 80109d8:	e009      	b.n	80109ee <ucdr_deserialize_endian_array_uint8_t+0x2a>
 80109da:	68a9      	ldr	r1, [r5, #8]
 80109dc:	f009 f8b3 	bl	8019b46 <memcpy>
 80109e0:	68ab      	ldr	r3, [r5, #8]
 80109e2:	6928      	ldr	r0, [r5, #16]
 80109e4:	4423      	add	r3, r4
 80109e6:	4420      	add	r0, r4
 80109e8:	1b36      	subs	r6, r6, r4
 80109ea:	60ab      	str	r3, [r5, #8]
 80109ec:	6128      	str	r0, [r5, #16]
 80109ee:	2201      	movs	r2, #1
 80109f0:	4631      	mov	r1, r6
 80109f2:	4628      	mov	r0, r5
 80109f4:	f7fb faa6 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 80109f8:	4604      	mov	r4, r0
 80109fa:	1bb8      	subs	r0, r7, r6
 80109fc:	4440      	add	r0, r8
 80109fe:	4622      	mov	r2, r4
 8010a00:	2c00      	cmp	r4, #0
 8010a02:	d1ea      	bne.n	80109da <ucdr_deserialize_endian_array_uint8_t+0x16>
 8010a04:	2301      	movs	r3, #1
 8010a06:	7da8      	ldrb	r0, [r5, #22]
 8010a08:	756b      	strb	r3, [r5, #21]
 8010a0a:	4058      	eors	r0, r3
 8010a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a10:	463a      	mov	r2, r7
 8010a12:	68a9      	ldr	r1, [r5, #8]
 8010a14:	4640      	mov	r0, r8
 8010a16:	f009 f896 	bl	8019b46 <memcpy>
 8010a1a:	68aa      	ldr	r2, [r5, #8]
 8010a1c:	692b      	ldr	r3, [r5, #16]
 8010a1e:	443a      	add	r2, r7
 8010a20:	443b      	add	r3, r7
 8010a22:	60aa      	str	r2, [r5, #8]
 8010a24:	612b      	str	r3, [r5, #16]
 8010a26:	e7ed      	b.n	8010a04 <ucdr_deserialize_endian_array_uint8_t+0x40>

08010a28 <ucdr_serialize_array_double>:
 8010a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a2c:	460e      	mov	r6, r1
 8010a2e:	2108      	movs	r1, #8
 8010a30:	4604      	mov	r4, r0
 8010a32:	4617      	mov	r7, r2
 8010a34:	f7fb fa5e 	bl	800bef4 <ucdr_buffer_alignment>
 8010a38:	4601      	mov	r1, r0
 8010a3a:	4620      	mov	r0, r4
 8010a3c:	7d65      	ldrb	r5, [r4, #21]
 8010a3e:	f7fb fa9d 	bl	800bf7c <ucdr_advance_buffer>
 8010a42:	7d21      	ldrb	r1, [r4, #20]
 8010a44:	7565      	strb	r5, [r4, #21]
 8010a46:	2901      	cmp	r1, #1
 8010a48:	d010      	beq.n	8010a6c <ucdr_serialize_array_double+0x44>
 8010a4a:	b157      	cbz	r7, 8010a62 <ucdr_serialize_array_double+0x3a>
 8010a4c:	2500      	movs	r5, #0
 8010a4e:	e000      	b.n	8010a52 <ucdr_serialize_array_double+0x2a>
 8010a50:	7d21      	ldrb	r1, [r4, #20]
 8010a52:	ecb6 0b02 	vldmia	r6!, {d0}
 8010a56:	4620      	mov	r0, r4
 8010a58:	3501      	adds	r5, #1
 8010a5a:	f7fa ff85 	bl	800b968 <ucdr_serialize_endian_double>
 8010a5e:	42af      	cmp	r7, r5
 8010a60:	d1f6      	bne.n	8010a50 <ucdr_serialize_array_double+0x28>
 8010a62:	7da0      	ldrb	r0, [r4, #22]
 8010a64:	f080 0001 	eor.w	r0, r0, #1
 8010a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a6c:	00ff      	lsls	r7, r7, #3
 8010a6e:	4639      	mov	r1, r7
 8010a70:	4620      	mov	r0, r4
 8010a72:	f7fb f9df 	bl	800be34 <ucdr_check_buffer_available_for>
 8010a76:	b9f8      	cbnz	r0, 8010ab8 <ucdr_serialize_array_double+0x90>
 8010a78:	46b8      	mov	r8, r7
 8010a7a:	e00a      	b.n	8010a92 <ucdr_serialize_array_double+0x6a>
 8010a7c:	68a0      	ldr	r0, [r4, #8]
 8010a7e:	f009 f862 	bl	8019b46 <memcpy>
 8010a82:	68a2      	ldr	r2, [r4, #8]
 8010a84:	6923      	ldr	r3, [r4, #16]
 8010a86:	442a      	add	r2, r5
 8010a88:	442b      	add	r3, r5
 8010a8a:	eba8 0805 	sub.w	r8, r8, r5
 8010a8e:	60a2      	str	r2, [r4, #8]
 8010a90:	6123      	str	r3, [r4, #16]
 8010a92:	4641      	mov	r1, r8
 8010a94:	2208      	movs	r2, #8
 8010a96:	4620      	mov	r0, r4
 8010a98:	f7fb fa54 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 8010a9c:	eba7 0108 	sub.w	r1, r7, r8
 8010aa0:	4431      	add	r1, r6
 8010aa2:	4605      	mov	r5, r0
 8010aa4:	4602      	mov	r2, r0
 8010aa6:	2800      	cmp	r0, #0
 8010aa8:	d1e8      	bne.n	8010a7c <ucdr_serialize_array_double+0x54>
 8010aaa:	7da0      	ldrb	r0, [r4, #22]
 8010aac:	2308      	movs	r3, #8
 8010aae:	7563      	strb	r3, [r4, #21]
 8010ab0:	f080 0001 	eor.w	r0, r0, #1
 8010ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ab8:	463a      	mov	r2, r7
 8010aba:	68a0      	ldr	r0, [r4, #8]
 8010abc:	4631      	mov	r1, r6
 8010abe:	f009 f842 	bl	8019b46 <memcpy>
 8010ac2:	68a2      	ldr	r2, [r4, #8]
 8010ac4:	6923      	ldr	r3, [r4, #16]
 8010ac6:	443a      	add	r2, r7
 8010ac8:	441f      	add	r7, r3
 8010aca:	60a2      	str	r2, [r4, #8]
 8010acc:	6127      	str	r7, [r4, #16]
 8010ace:	e7ec      	b.n	8010aaa <ucdr_serialize_array_double+0x82>

08010ad0 <ucdr_deserialize_array_double>:
 8010ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ad4:	460e      	mov	r6, r1
 8010ad6:	2108      	movs	r1, #8
 8010ad8:	4604      	mov	r4, r0
 8010ada:	4617      	mov	r7, r2
 8010adc:	f7fb fa0a 	bl	800bef4 <ucdr_buffer_alignment>
 8010ae0:	4601      	mov	r1, r0
 8010ae2:	4620      	mov	r0, r4
 8010ae4:	7d65      	ldrb	r5, [r4, #21]
 8010ae6:	f7fb fa49 	bl	800bf7c <ucdr_advance_buffer>
 8010aea:	7d21      	ldrb	r1, [r4, #20]
 8010aec:	7565      	strb	r5, [r4, #21]
 8010aee:	2901      	cmp	r1, #1
 8010af0:	d011      	beq.n	8010b16 <ucdr_deserialize_array_double+0x46>
 8010af2:	b15f      	cbz	r7, 8010b0c <ucdr_deserialize_array_double+0x3c>
 8010af4:	2500      	movs	r5, #0
 8010af6:	e000      	b.n	8010afa <ucdr_deserialize_array_double+0x2a>
 8010af8:	7d21      	ldrb	r1, [r4, #20]
 8010afa:	4632      	mov	r2, r6
 8010afc:	4620      	mov	r0, r4
 8010afe:	3501      	adds	r5, #1
 8010b00:	f7fb f8ca 	bl	800bc98 <ucdr_deserialize_endian_double>
 8010b04:	42af      	cmp	r7, r5
 8010b06:	f106 0608 	add.w	r6, r6, #8
 8010b0a:	d1f5      	bne.n	8010af8 <ucdr_deserialize_array_double+0x28>
 8010b0c:	7da0      	ldrb	r0, [r4, #22]
 8010b0e:	f080 0001 	eor.w	r0, r0, #1
 8010b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b16:	00ff      	lsls	r7, r7, #3
 8010b18:	4639      	mov	r1, r7
 8010b1a:	4620      	mov	r0, r4
 8010b1c:	f7fb f98a 	bl	800be34 <ucdr_check_buffer_available_for>
 8010b20:	b9f8      	cbnz	r0, 8010b62 <ucdr_deserialize_array_double+0x92>
 8010b22:	46b8      	mov	r8, r7
 8010b24:	e00a      	b.n	8010b3c <ucdr_deserialize_array_double+0x6c>
 8010b26:	68a1      	ldr	r1, [r4, #8]
 8010b28:	f009 f80d 	bl	8019b46 <memcpy>
 8010b2c:	68a2      	ldr	r2, [r4, #8]
 8010b2e:	6923      	ldr	r3, [r4, #16]
 8010b30:	442a      	add	r2, r5
 8010b32:	442b      	add	r3, r5
 8010b34:	eba8 0805 	sub.w	r8, r8, r5
 8010b38:	60a2      	str	r2, [r4, #8]
 8010b3a:	6123      	str	r3, [r4, #16]
 8010b3c:	2208      	movs	r2, #8
 8010b3e:	4641      	mov	r1, r8
 8010b40:	4620      	mov	r0, r4
 8010b42:	f7fb f9ff 	bl	800bf44 <ucdr_check_final_buffer_behavior_array>
 8010b46:	4605      	mov	r5, r0
 8010b48:	eba7 0008 	sub.w	r0, r7, r8
 8010b4c:	4430      	add	r0, r6
 8010b4e:	462a      	mov	r2, r5
 8010b50:	2d00      	cmp	r5, #0
 8010b52:	d1e8      	bne.n	8010b26 <ucdr_deserialize_array_double+0x56>
 8010b54:	7da0      	ldrb	r0, [r4, #22]
 8010b56:	2308      	movs	r3, #8
 8010b58:	7563      	strb	r3, [r4, #21]
 8010b5a:	f080 0001 	eor.w	r0, r0, #1
 8010b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b62:	463a      	mov	r2, r7
 8010b64:	68a1      	ldr	r1, [r4, #8]
 8010b66:	4630      	mov	r0, r6
 8010b68:	f008 ffed 	bl	8019b46 <memcpy>
 8010b6c:	68a2      	ldr	r2, [r4, #8]
 8010b6e:	6923      	ldr	r3, [r4, #16]
 8010b70:	443a      	add	r2, r7
 8010b72:	441f      	add	r7, r3
 8010b74:	60a2      	str	r2, [r4, #8]
 8010b76:	6127      	str	r7, [r4, #16]
 8010b78:	e7ec      	b.n	8010b54 <ucdr_deserialize_array_double+0x84>
 8010b7a:	bf00      	nop

08010b7c <ucdr_serialize_sequence_char>:
 8010b7c:	b570      	push	{r4, r5, r6, lr}
 8010b7e:	4615      	mov	r5, r2
 8010b80:	460e      	mov	r6, r1
 8010b82:	7d01      	ldrb	r1, [r0, #20]
 8010b84:	4604      	mov	r4, r0
 8010b86:	f7fa f975 	bl	800ae74 <ucdr_serialize_endian_uint32_t>
 8010b8a:	b90d      	cbnz	r5, 8010b90 <ucdr_serialize_sequence_char+0x14>
 8010b8c:	2001      	movs	r0, #1
 8010b8e:	bd70      	pop	{r4, r5, r6, pc}
 8010b90:	7d21      	ldrb	r1, [r4, #20]
 8010b92:	462b      	mov	r3, r5
 8010b94:	4632      	mov	r2, r6
 8010b96:	4620      	mov	r0, r4
 8010b98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010b9c:	f7ff be18 	b.w	80107d0 <ucdr_serialize_endian_array_char>

08010ba0 <ucdr_deserialize_sequence_char>:
 8010ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ba4:	461d      	mov	r5, r3
 8010ba6:	4616      	mov	r6, r2
 8010ba8:	460f      	mov	r7, r1
 8010baa:	461a      	mov	r2, r3
 8010bac:	7d01      	ldrb	r1, [r0, #20]
 8010bae:	4604      	mov	r4, r0
 8010bb0:	f7fa fa88 	bl	800b0c4 <ucdr_deserialize_endian_uint32_t>
 8010bb4:	682b      	ldr	r3, [r5, #0]
 8010bb6:	429e      	cmp	r6, r3
 8010bb8:	bf3c      	itt	cc
 8010bba:	2201      	movcc	r2, #1
 8010bbc:	75a2      	strbcc	r2, [r4, #22]
 8010bbe:	b913      	cbnz	r3, 8010bc6 <ucdr_deserialize_sequence_char+0x26>
 8010bc0:	2001      	movs	r0, #1
 8010bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bc6:	7d21      	ldrb	r1, [r4, #20]
 8010bc8:	463a      	mov	r2, r7
 8010bca:	4620      	mov	r0, r4
 8010bcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010bd0:	f7ff be30 	b.w	8010834 <ucdr_deserialize_endian_array_char>

08010bd4 <ucdr_serialize_sequence_uint8_t>:
 8010bd4:	b570      	push	{r4, r5, r6, lr}
 8010bd6:	4615      	mov	r5, r2
 8010bd8:	460e      	mov	r6, r1
 8010bda:	7d01      	ldrb	r1, [r0, #20]
 8010bdc:	4604      	mov	r4, r0
 8010bde:	f7fa f949 	bl	800ae74 <ucdr_serialize_endian_uint32_t>
 8010be2:	b90d      	cbnz	r5, 8010be8 <ucdr_serialize_sequence_uint8_t+0x14>
 8010be4:	2001      	movs	r0, #1
 8010be6:	bd70      	pop	{r4, r5, r6, pc}
 8010be8:	7d21      	ldrb	r1, [r4, #20]
 8010bea:	462b      	mov	r3, r5
 8010bec:	4632      	mov	r2, r6
 8010bee:	4620      	mov	r0, r4
 8010bf0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010bf4:	f7ff be82 	b.w	80108fc <ucdr_serialize_endian_array_uint8_t>

08010bf8 <ucdr_deserialize_sequence_uint8_t>:
 8010bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bfc:	461d      	mov	r5, r3
 8010bfe:	4616      	mov	r6, r2
 8010c00:	460f      	mov	r7, r1
 8010c02:	461a      	mov	r2, r3
 8010c04:	7d01      	ldrb	r1, [r0, #20]
 8010c06:	4604      	mov	r4, r0
 8010c08:	f7fa fa5c 	bl	800b0c4 <ucdr_deserialize_endian_uint32_t>
 8010c0c:	682b      	ldr	r3, [r5, #0]
 8010c0e:	429e      	cmp	r6, r3
 8010c10:	bf3c      	itt	cc
 8010c12:	2201      	movcc	r2, #1
 8010c14:	75a2      	strbcc	r2, [r4, #22]
 8010c16:	b913      	cbnz	r3, 8010c1e <ucdr_deserialize_sequence_uint8_t+0x26>
 8010c18:	2001      	movs	r0, #1
 8010c1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c1e:	7d21      	ldrb	r1, [r4, #20]
 8010c20:	463a      	mov	r2, r7
 8010c22:	4620      	mov	r0, r4
 8010c24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010c28:	f7ff becc 	b.w	80109c4 <ucdr_deserialize_endian_array_uint8_t>

08010c2c <uxr_buffer_delete_entity>:
 8010c2c:	b510      	push	{r4, lr}
 8010c2e:	2300      	movs	r3, #0
 8010c30:	b08e      	sub	sp, #56	@ 0x38
 8010c32:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8010c36:	2303      	movs	r3, #3
 8010c38:	9300      	str	r3, [sp, #0]
 8010c3a:	2204      	movs	r2, #4
 8010c3c:	ab06      	add	r3, sp, #24
 8010c3e:	4604      	mov	r4, r0
 8010c40:	9103      	str	r1, [sp, #12]
 8010c42:	f001 fc71 	bl	8012528 <uxr_prepare_stream_to_write_submessage>
 8010c46:	b918      	cbnz	r0, 8010c50 <uxr_buffer_delete_entity+0x24>
 8010c48:	4604      	mov	r4, r0
 8010c4a:	4620      	mov	r0, r4
 8010c4c:	b00e      	add	sp, #56	@ 0x38
 8010c4e:	bd10      	pop	{r4, pc}
 8010c50:	9902      	ldr	r1, [sp, #8]
 8010c52:	aa05      	add	r2, sp, #20
 8010c54:	4620      	mov	r0, r4
 8010c56:	f001 fd9d 	bl	8012794 <uxr_init_base_object_request>
 8010c5a:	a905      	add	r1, sp, #20
 8010c5c:	4604      	mov	r4, r0
 8010c5e:	a806      	add	r0, sp, #24
 8010c60:	f003 fc94 	bl	801458c <uxr_serialize_DELETE_Payload>
 8010c64:	4620      	mov	r0, r4
 8010c66:	b00e      	add	sp, #56	@ 0x38
 8010c68:	bd10      	pop	{r4, pc}
 8010c6a:	bf00      	nop

08010c6c <uxr_common_create_entity>:
 8010c6c:	b510      	push	{r4, lr}
 8010c6e:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8010c72:	b08c      	sub	sp, #48	@ 0x30
 8010c74:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010c78:	f1bc 0f01 	cmp.w	ip, #1
 8010c7c:	bf0c      	ite	eq
 8010c7e:	f003 0201 	andeq.w	r2, r3, #1
 8010c82:	2200      	movne	r2, #0
 8010c84:	330e      	adds	r3, #14
 8010c86:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 8010c8a:	9101      	str	r1, [sp, #4]
 8010c8c:	441a      	add	r2, r3
 8010c8e:	2301      	movs	r3, #1
 8010c90:	9300      	str	r3, [sp, #0]
 8010c92:	9903      	ldr	r1, [sp, #12]
 8010c94:	ab04      	add	r3, sp, #16
 8010c96:	b292      	uxth	r2, r2
 8010c98:	4604      	mov	r4, r0
 8010c9a:	f001 fc45 	bl	8012528 <uxr_prepare_stream_to_write_submessage>
 8010c9e:	b918      	cbnz	r0, 8010ca8 <uxr_common_create_entity+0x3c>
 8010ca0:	4604      	mov	r4, r0
 8010ca2:	4620      	mov	r0, r4
 8010ca4:	b00c      	add	sp, #48	@ 0x30
 8010ca6:	bd10      	pop	{r4, pc}
 8010ca8:	9902      	ldr	r1, [sp, #8]
 8010caa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010cac:	4620      	mov	r0, r4
 8010cae:	f001 fd71 	bl	8012794 <uxr_init_base_object_request>
 8010cb2:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010cb4:	4604      	mov	r4, r0
 8010cb6:	a804      	add	r0, sp, #16
 8010cb8:	f003 fbb0 	bl	801441c <uxr_serialize_CREATE_Payload>
 8010cbc:	4620      	mov	r0, r4
 8010cbe:	b00c      	add	sp, #48	@ 0x30
 8010cc0:	bd10      	pop	{r4, pc}
 8010cc2:	bf00      	nop

08010cc4 <uxr_buffer_create_participant_bin>:
 8010cc4:	b570      	push	{r4, r5, r6, lr}
 8010cc6:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 8010cca:	ac11      	add	r4, sp, #68	@ 0x44
 8010ccc:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8010cd0:	2303      	movs	r3, #3
 8010cd2:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010cd6:	7223      	strb	r3, [r4, #8]
 8010cd8:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 8010cda:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 8010cde:	2201      	movs	r2, #1
 8010ce0:	2100      	movs	r1, #0
 8010ce2:	4605      	mov	r5, r0
 8010ce4:	7122      	strb	r2, [r4, #4]
 8010ce6:	f88d 1014 	strb.w	r1, [sp, #20]
 8010cea:	b1cb      	cbz	r3, 8010d20 <uxr_buffer_create_participant_bin+0x5c>
 8010cec:	f88d 201c 	strb.w	r2, [sp, #28]
 8010cf0:	9308      	str	r3, [sp, #32]
 8010cf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010cf6:	a915      	add	r1, sp, #84	@ 0x54
 8010cf8:	a809      	add	r0, sp, #36	@ 0x24
 8010cfa:	f7fb f8ef 	bl	800bedc <ucdr_init_buffer>
 8010cfe:	a905      	add	r1, sp, #20
 8010d00:	a809      	add	r0, sp, #36	@ 0x24
 8010d02:	f002 ff6d 	bl	8013be0 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8010d06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010d08:	9600      	str	r6, [sp, #0]
 8010d0a:	9401      	str	r4, [sp, #4]
 8010d0c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010d10:	60e3      	str	r3, [r4, #12]
 8010d12:	4628      	mov	r0, r5
 8010d14:	b29b      	uxth	r3, r3
 8010d16:	f7ff ffa9 	bl	8010c6c <uxr_common_create_entity>
 8010d1a:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 8010d1e:	bd70      	pop	{r4, r5, r6, pc}
 8010d20:	f88d 301c 	strb.w	r3, [sp, #28]
 8010d24:	e7e5      	b.n	8010cf2 <uxr_buffer_create_participant_bin+0x2e>
 8010d26:	bf00      	nop

08010d28 <uxr_buffer_create_topic_bin>:
 8010d28:	b570      	push	{r4, r5, r6, lr}
 8010d2a:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8010d2e:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010d32:	9105      	str	r1, [sp, #20]
 8010d34:	4605      	mov	r5, r0
 8010d36:	a997      	add	r1, sp, #604	@ 0x25c
 8010d38:	4618      	mov	r0, r3
 8010d3a:	2302      	movs	r3, #2
 8010d3c:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8010d40:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 8010d44:	f000 fa58 	bl	80111f8 <uxr_object_id_to_raw>
 8010d48:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 8010d4a:	9306      	str	r3, [sp, #24]
 8010d4c:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 8010d4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d50:	2303      	movs	r3, #3
 8010d52:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010d56:	2301      	movs	r3, #1
 8010d58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010d5c:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8010d60:	a917      	add	r1, sp, #92	@ 0x5c
 8010d62:	2300      	movs	r3, #0
 8010d64:	a80b      	add	r0, sp, #44	@ 0x2c
 8010d66:	f88d 301c 	strb.w	r3, [sp, #28]
 8010d6a:	f7fb f8b7 	bl	800bedc <ucdr_init_buffer>
 8010d6e:	a906      	add	r1, sp, #24
 8010d70:	a80b      	add	r0, sp, #44	@ 0x2c
 8010d72:	f002 ff57 	bl	8013c24 <uxr_serialize_OBJK_Topic_Binary>
 8010d76:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d78:	9316      	str	r3, [sp, #88]	@ 0x58
 8010d7a:	ac13      	add	r4, sp, #76	@ 0x4c
 8010d7c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010d80:	9600      	str	r6, [sp, #0]
 8010d82:	9401      	str	r4, [sp, #4]
 8010d84:	b29b      	uxth	r3, r3
 8010d86:	4628      	mov	r0, r5
 8010d88:	f7ff ff70 	bl	8010c6c <uxr_common_create_entity>
 8010d8c:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8010d90:	bd70      	pop	{r4, r5, r6, pc}
 8010d92:	bf00      	nop

08010d94 <uxr_buffer_create_publisher_bin>:
 8010d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d96:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 8010d9a:	4605      	mov	r5, r0
 8010d9c:	9105      	str	r1, [sp, #20]
 8010d9e:	4618      	mov	r0, r3
 8010da0:	2603      	movs	r6, #3
 8010da2:	a992      	add	r1, sp, #584	@ 0x248
 8010da4:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010da8:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 8010dac:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8010db0:	f000 fa22 	bl	80111f8 <uxr_object_id_to_raw>
 8010db4:	2300      	movs	r3, #0
 8010db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010dba:	a912      	add	r1, sp, #72	@ 0x48
 8010dbc:	a806      	add	r0, sp, #24
 8010dbe:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010dc2:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010dc6:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 8010dca:	f7fb f887 	bl	800bedc <ucdr_init_buffer>
 8010dce:	a993      	add	r1, sp, #588	@ 0x24c
 8010dd0:	a806      	add	r0, sp, #24
 8010dd2:	f002 ffdb 	bl	8013d8c <uxr_serialize_OBJK_Publisher_Binary>
 8010dd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010dd8:	9311      	str	r3, [sp, #68]	@ 0x44
 8010dda:	ac0e      	add	r4, sp, #56	@ 0x38
 8010ddc:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010de0:	9700      	str	r7, [sp, #0]
 8010de2:	9401      	str	r4, [sp, #4]
 8010de4:	b29b      	uxth	r3, r3
 8010de6:	4628      	mov	r0, r5
 8010de8:	f7ff ff40 	bl	8010c6c <uxr_common_create_entity>
 8010dec:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8010df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010df2:	bf00      	nop

08010df4 <uxr_buffer_create_subscriber_bin>:
 8010df4:	b570      	push	{r4, r5, r6, lr}
 8010df6:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 8010dfa:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010dfe:	9105      	str	r1, [sp, #20]
 8010e00:	4605      	mov	r5, r0
 8010e02:	a992      	add	r1, sp, #584	@ 0x248
 8010e04:	4618      	mov	r0, r3
 8010e06:	2304      	movs	r3, #4
 8010e08:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 8010e0c:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 8010e10:	f000 f9f2 	bl	80111f8 <uxr_object_id_to_raw>
 8010e14:	2300      	movs	r3, #0
 8010e16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010e1a:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010e1e:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010e22:	a912      	add	r1, sp, #72	@ 0x48
 8010e24:	2303      	movs	r3, #3
 8010e26:	a806      	add	r0, sp, #24
 8010e28:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8010e2c:	f7fb f856 	bl	800bedc <ucdr_init_buffer>
 8010e30:	a993      	add	r1, sp, #588	@ 0x24c
 8010e32:	a806      	add	r0, sp, #24
 8010e34:	f003 f85a 	bl	8013eec <uxr_serialize_OBJK_Subscriber_Binary>
 8010e38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e3a:	9311      	str	r3, [sp, #68]	@ 0x44
 8010e3c:	ac0e      	add	r4, sp, #56	@ 0x38
 8010e3e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010e42:	9600      	str	r6, [sp, #0]
 8010e44:	9401      	str	r4, [sp, #4]
 8010e46:	b29b      	uxth	r3, r3
 8010e48:	4628      	mov	r0, r5
 8010e4a:	f7ff ff0f 	bl	8010c6c <uxr_common_create_entity>
 8010e4e:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 8010e52:	bd70      	pop	{r4, r5, r6, pc}

08010e54 <uxr_buffer_create_datawriter_bin>:
 8010e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e58:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8010e5c:	ac1d      	add	r4, sp, #116	@ 0x74
 8010e5e:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010e62:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 8010e66:	9105      	str	r1, [sp, #20]
 8010e68:	4606      	mov	r6, r0
 8010e6a:	a9a1      	add	r1, sp, #644	@ 0x284
 8010e6c:	4618      	mov	r0, r3
 8010e6e:	2305      	movs	r3, #5
 8010e70:	7123      	strb	r3, [r4, #4]
 8010e72:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 8010e76:	2703      	movs	r7, #3
 8010e78:	f000 f9be 	bl	80111f8 <uxr_object_id_to_raw>
 8010e7c:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 8010e7e:	7227      	strb	r7, [r4, #8]
 8010e80:	a90e      	add	r1, sp, #56	@ 0x38
 8010e82:	f000 f9b9 	bl	80111f8 <uxr_object_id_to_raw>
 8010e86:	2300      	movs	r3, #0
 8010e88:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 8010e8c:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 8010e90:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8010e94:	3d00      	subs	r5, #0
 8010e96:	bf18      	it	ne
 8010e98:	2501      	movne	r5, #1
 8010e9a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8010e9e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010ea2:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010ea6:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010eaa:	2301      	movs	r3, #1
 8010eac:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010eb0:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010eb4:	bb8a      	cbnz	r2, 8010f1a <uxr_buffer_create_datawriter_bin+0xc6>
 8010eb6:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010eba:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 8010ebe:	f04f 0c13 	mov.w	ip, #19
 8010ec2:	250b      	movs	r5, #11
 8010ec4:	2221      	movs	r2, #33	@ 0x21
 8010ec6:	2111      	movs	r1, #17
 8010ec8:	2009      	movs	r0, #9
 8010eca:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 8010ece:	b923      	cbnz	r3, 8010eda <uxr_buffer_create_datawriter_bin+0x86>
 8010ed0:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010ed4:	4672      	mov	r2, lr
 8010ed6:	4661      	mov	r1, ip
 8010ed8:	4628      	mov	r0, r5
 8010eda:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 8010ede:	2b01      	cmp	r3, #1
 8010ee0:	d025      	beq.n	8010f2e <uxr_buffer_create_datawriter_bin+0xda>
 8010ee2:	2b03      	cmp	r3, #3
 8010ee4:	d029      	beq.n	8010f3a <uxr_buffer_create_datawriter_bin+0xe6>
 8010ee6:	b32b      	cbz	r3, 8010f34 <uxr_buffer_create_datawriter_bin+0xe0>
 8010ee8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010eec:	a921      	add	r1, sp, #132	@ 0x84
 8010eee:	a806      	add	r0, sp, #24
 8010ef0:	f7fa fff4 	bl	800bedc <ucdr_init_buffer>
 8010ef4:	a90e      	add	r1, sp, #56	@ 0x38
 8010ef6:	a806      	add	r0, sp, #24
 8010ef8:	f003 f8aa 	bl	8014050 <uxr_serialize_OBJK_DataWriter_Binary>
 8010efc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010efe:	f8cd 8000 	str.w	r8, [sp]
 8010f02:	9401      	str	r4, [sp, #4]
 8010f04:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010f08:	60e3      	str	r3, [r4, #12]
 8010f0a:	4630      	mov	r0, r6
 8010f0c:	b29b      	uxth	r3, r3
 8010f0e:	f7ff fead 	bl	8010c6c <uxr_common_create_entity>
 8010f12:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8010f16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f1a:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 8010f1e:	f04f 0c12 	mov.w	ip, #18
 8010f22:	250a      	movs	r5, #10
 8010f24:	2220      	movs	r2, #32
 8010f26:	2110      	movs	r1, #16
 8010f28:	2008      	movs	r0, #8
 8010f2a:	2702      	movs	r7, #2
 8010f2c:	e7cd      	b.n	8010eca <uxr_buffer_create_datawriter_bin+0x76>
 8010f2e:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 8010f32:	e7d9      	b.n	8010ee8 <uxr_buffer_create_datawriter_bin+0x94>
 8010f34:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 8010f38:	e7d6      	b.n	8010ee8 <uxr_buffer_create_datawriter_bin+0x94>
 8010f3a:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 8010f3e:	e7d3      	b.n	8010ee8 <uxr_buffer_create_datawriter_bin+0x94>

08010f40 <uxr_buffer_create_datareader_bin>:
 8010f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f44:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8010f48:	ac1f      	add	r4, sp, #124	@ 0x7c
 8010f4a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010f4e:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 8010f52:	9105      	str	r1, [sp, #20]
 8010f54:	4606      	mov	r6, r0
 8010f56:	a9a3      	add	r1, sp, #652	@ 0x28c
 8010f58:	4618      	mov	r0, r3
 8010f5a:	2306      	movs	r3, #6
 8010f5c:	7123      	strb	r3, [r4, #4]
 8010f5e:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 8010f62:	2703      	movs	r7, #3
 8010f64:	f000 f948 	bl	80111f8 <uxr_object_id_to_raw>
 8010f68:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 8010f6a:	7227      	strb	r7, [r4, #8]
 8010f6c:	a90e      	add	r1, sp, #56	@ 0x38
 8010f6e:	f000 f943 	bl	80111f8 <uxr_object_id_to_raw>
 8010f72:	2300      	movs	r3, #0
 8010f74:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 8010f78:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 8010f7c:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 8010f80:	3d00      	subs	r5, #0
 8010f82:	bf18      	it	ne
 8010f84:	2501      	movne	r5, #1
 8010f86:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8010f8a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8010f8e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010f92:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010f96:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010f9a:	2301      	movs	r3, #1
 8010f9c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010fa0:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010fa4:	bb8a      	cbnz	r2, 801100a <uxr_buffer_create_datareader_bin+0xca>
 8010fa6:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010faa:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 8010fae:	f04f 0c13 	mov.w	ip, #19
 8010fb2:	250b      	movs	r5, #11
 8010fb4:	2221      	movs	r2, #33	@ 0x21
 8010fb6:	2111      	movs	r1, #17
 8010fb8:	2009      	movs	r0, #9
 8010fba:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 8010fbe:	b923      	cbnz	r3, 8010fca <uxr_buffer_create_datareader_bin+0x8a>
 8010fc0:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010fc4:	4672      	mov	r2, lr
 8010fc6:	4661      	mov	r1, ip
 8010fc8:	4628      	mov	r0, r5
 8010fca:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 8010fce:	2b01      	cmp	r3, #1
 8010fd0:	d025      	beq.n	801101e <uxr_buffer_create_datareader_bin+0xde>
 8010fd2:	2b03      	cmp	r3, #3
 8010fd4:	d029      	beq.n	801102a <uxr_buffer_create_datareader_bin+0xea>
 8010fd6:	b32b      	cbz	r3, 8011024 <uxr_buffer_create_datareader_bin+0xe4>
 8010fd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010fdc:	a923      	add	r1, sp, #140	@ 0x8c
 8010fde:	a806      	add	r0, sp, #24
 8010fe0:	f7fa ff7c 	bl	800bedc <ucdr_init_buffer>
 8010fe4:	a90e      	add	r1, sp, #56	@ 0x38
 8010fe6:	a806      	add	r0, sp, #24
 8010fe8:	f002 fff6 	bl	8013fd8 <uxr_serialize_OBJK_DataReader_Binary>
 8010fec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010fee:	f8cd 8000 	str.w	r8, [sp]
 8010ff2:	9401      	str	r4, [sp, #4]
 8010ff4:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010ff8:	60e3      	str	r3, [r4, #12]
 8010ffa:	4630      	mov	r0, r6
 8010ffc:	b29b      	uxth	r3, r3
 8010ffe:	f7ff fe35 	bl	8010c6c <uxr_common_create_entity>
 8011002:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8011006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801100a:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 801100e:	f04f 0c12 	mov.w	ip, #18
 8011012:	250a      	movs	r5, #10
 8011014:	2220      	movs	r2, #32
 8011016:	2110      	movs	r1, #16
 8011018:	2008      	movs	r0, #8
 801101a:	2702      	movs	r7, #2
 801101c:	e7cd      	b.n	8010fba <uxr_buffer_create_datareader_bin+0x7a>
 801101e:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 8011022:	e7d9      	b.n	8010fd8 <uxr_buffer_create_datareader_bin+0x98>
 8011024:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 8011028:	e7d6      	b.n	8010fd8 <uxr_buffer_create_datareader_bin+0x98>
 801102a:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 801102e:	e7d3      	b.n	8010fd8 <uxr_buffer_create_datareader_bin+0x98>

08011030 <get_custom_error>:
 8011030:	4b01      	ldr	r3, [pc, #4]	@ (8011038 <get_custom_error+0x8>)
 8011032:	7818      	ldrb	r0, [r3, #0]
 8011034:	4770      	bx	lr
 8011036:	bf00      	nop
 8011038:	200118e4 	.word	0x200118e4

0801103c <recv_custom_msg>:
 801103c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011040:	4693      	mov	fp, r2
 8011042:	b089      	sub	sp, #36	@ 0x24
 8011044:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8011048:	9305      	str	r3, [sp, #20]
 801104a:	468a      	mov	sl, r1
 801104c:	2100      	movs	r1, #0
 801104e:	4604      	mov	r4, r0
 8011050:	f88d 101e 	strb.w	r1, [sp, #30]
 8011054:	b322      	cbz	r2, 80110a0 <recv_custom_msg+0x64>
 8011056:	f200 2902 	addw	r9, r0, #514	@ 0x202
 801105a:	f10d 081f 	add.w	r8, sp, #31
 801105e:	af05      	add	r7, sp, #20
 8011060:	f10d 061e 	add.w	r6, sp, #30
 8011064:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8011068:	e002      	b.n	8011070 <recv_custom_msg+0x34>
 801106a:	9b05      	ldr	r3, [sp, #20]
 801106c:	2b00      	cmp	r3, #0
 801106e:	dd0f      	ble.n	8011090 <recv_custom_msg+0x54>
 8011070:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 8011074:	4623      	mov	r3, r4
 8011076:	e9cd 7802 	strd	r7, r8, [sp, #8]
 801107a:	e9cd 5600 	strd	r5, r6, [sp]
 801107e:	4622      	mov	r2, r4
 8011080:	4648      	mov	r0, r9
 8011082:	f001 fdb5 	bl	8012bf0 <uxr_read_framed_msg>
 8011086:	2800      	cmp	r0, #0
 8011088:	d0ef      	beq.n	801106a <recv_custom_msg+0x2e>
 801108a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801108e:	b1b3      	cbz	r3, 80110be <recv_custom_msg+0x82>
 8011090:	4b0f      	ldr	r3, [pc, #60]	@ (80110d0 <recv_custom_msg+0x94>)
 8011092:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8011096:	701a      	strb	r2, [r3, #0]
 8011098:	2000      	movs	r0, #0
 801109a:	b009      	add	sp, #36	@ 0x24
 801109c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110a0:	f10d 021f 	add.w	r2, sp, #31
 80110a4:	9200      	str	r2, [sp, #0]
 80110a6:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 80110aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80110ae:	4601      	mov	r1, r0
 80110b0:	47a8      	blx	r5
 80110b2:	2800      	cmp	r0, #0
 80110b4:	d0ec      	beq.n	8011090 <recv_custom_msg+0x54>
 80110b6:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d1e8      	bne.n	8011090 <recv_custom_msg+0x54>
 80110be:	f8cb 0000 	str.w	r0, [fp]
 80110c2:	2001      	movs	r0, #1
 80110c4:	f8ca 4000 	str.w	r4, [sl]
 80110c8:	b009      	add	sp, #36	@ 0x24
 80110ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110ce:	bf00      	nop
 80110d0:	200118e4 	.word	0x200118e4

080110d4 <send_custom_msg>:
 80110d4:	b530      	push	{r4, r5, lr}
 80110d6:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 80110da:	b087      	sub	sp, #28
 80110dc:	4615      	mov	r5, r2
 80110de:	b974      	cbnz	r4, 80110fe <send_custom_msg+0x2a>
 80110e0:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 80110e4:	f10d 0317 	add.w	r3, sp, #23
 80110e8:	47a0      	blx	r4
 80110ea:	b108      	cbz	r0, 80110f0 <send_custom_msg+0x1c>
 80110ec:	42a8      	cmp	r0, r5
 80110ee:	d015      	beq.n	801111c <send_custom_msg+0x48>
 80110f0:	4b0c      	ldr	r3, [pc, #48]	@ (8011124 <send_custom_msg+0x50>)
 80110f2:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80110f6:	701a      	strb	r2, [r3, #0]
 80110f8:	2000      	movs	r0, #0
 80110fa:	b007      	add	sp, #28
 80110fc:	bd30      	pop	{r4, r5, pc}
 80110fe:	460b      	mov	r3, r1
 8011100:	2200      	movs	r2, #0
 8011102:	f10d 0117 	add.w	r1, sp, #23
 8011106:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801110a:	4602      	mov	r2, r0
 801110c:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 8011110:	9500      	str	r5, [sp, #0]
 8011112:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8011116:	f001 fb73 	bl	8012800 <uxr_write_framed_msg>
 801111a:	e7e6      	b.n	80110ea <send_custom_msg+0x16>
 801111c:	2001      	movs	r0, #1
 801111e:	b007      	add	sp, #28
 8011120:	bd30      	pop	{r4, r5, pc}
 8011122:	bf00      	nop
 8011124:	200118e4 	.word	0x200118e4

08011128 <uxr_set_custom_transport_callbacks>:
 8011128:	b410      	push	{r4}
 801112a:	9c01      	ldr	r4, [sp, #4]
 801112c:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8011130:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8011134:	9b02      	ldr	r3, [sp, #8]
 8011136:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 801113a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801113e:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8011142:	4770      	bx	lr

08011144 <uxr_init_custom_transport>:
 8011144:	b538      	push	{r3, r4, r5, lr}
 8011146:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 801114a:	b303      	cbz	r3, 801118e <uxr_init_custom_transport+0x4a>
 801114c:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8011150:	4604      	mov	r4, r0
 8011152:	b1e2      	cbz	r2, 801118e <uxr_init_custom_transport+0x4a>
 8011154:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8011158:	b1ca      	cbz	r2, 801118e <uxr_init_custom_transport+0x4a>
 801115a:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 801115e:	b1b2      	cbz	r2, 801118e <uxr_init_custom_transport+0x4a>
 8011160:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8011164:	4798      	blx	r3
 8011166:	4605      	mov	r5, r0
 8011168:	b188      	cbz	r0, 801118e <uxr_init_custom_transport+0x4a>
 801116a:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 801116e:	b98b      	cbnz	r3, 8011194 <uxr_init_custom_transport+0x50>
 8011170:	490b      	ldr	r1, [pc, #44]	@ (80111a0 <uxr_init_custom_transport+0x5c>)
 8011172:	4b0c      	ldr	r3, [pc, #48]	@ (80111a4 <uxr_init_custom_transport+0x60>)
 8011174:	4a0c      	ldr	r2, [pc, #48]	@ (80111a8 <uxr_init_custom_transport+0x64>)
 8011176:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 801117a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801117e:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8011182:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8011186:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 801118a:	4628      	mov	r0, r5
 801118c:	bd38      	pop	{r3, r4, r5, pc}
 801118e:	2500      	movs	r5, #0
 8011190:	4628      	mov	r0, r5
 8011192:	bd38      	pop	{r3, r4, r5, pc}
 8011194:	2100      	movs	r1, #0
 8011196:	f204 2002 	addw	r0, r4, #514	@ 0x202
 801119a:	f001 fb2b 	bl	80127f4 <uxr_init_framing_io>
 801119e:	e7e7      	b.n	8011170 <uxr_init_custom_transport+0x2c>
 80111a0:	080110d5 	.word	0x080110d5
 80111a4:	0801103d 	.word	0x0801103d
 80111a8:	08011031 	.word	0x08011031

080111ac <uxr_close_custom_transport>:
 80111ac:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 80111b0:	4718      	bx	r3
 80111b2:	bf00      	nop

080111b4 <uxr_object_id>:
 80111b4:	b082      	sub	sp, #8
 80111b6:	2300      	movs	r3, #0
 80111b8:	f88d 1006 	strb.w	r1, [sp, #6]
 80111bc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80111c0:	f360 030f 	bfi	r3, r0, #0, #16
 80111c4:	f362 431f 	bfi	r3, r2, #16, #16
 80111c8:	4618      	mov	r0, r3
 80111ca:	b002      	add	sp, #8
 80111cc:	4770      	bx	lr
 80111ce:	bf00      	nop

080111d0 <uxr_object_id_from_raw>:
 80111d0:	7843      	ldrb	r3, [r0, #1]
 80111d2:	7801      	ldrb	r1, [r0, #0]
 80111d4:	b082      	sub	sp, #8
 80111d6:	f003 020f 	and.w	r2, r3, #15
 80111da:	f88d 2006 	strb.w	r2, [sp, #6]
 80111de:	091b      	lsrs	r3, r3, #4
 80111e0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80111e4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80111e8:	2000      	movs	r0, #0
 80111ea:	f363 000f 	bfi	r0, r3, #0, #16
 80111ee:	f362 401f 	bfi	r0, r2, #16, #16
 80111f2:	b002      	add	sp, #8
 80111f4:	4770      	bx	lr
 80111f6:	bf00      	nop

080111f8 <uxr_object_id_to_raw>:
 80111f8:	4602      	mov	r2, r0
 80111fa:	f3c0 4303 	ubfx	r3, r0, #16, #4
 80111fe:	b082      	sub	sp, #8
 8011200:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8011204:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8011208:	f881 c000 	strb.w	ip, [r1]
 801120c:	7048      	strb	r0, [r1, #1]
 801120e:	b002      	add	sp, #8
 8011210:	4770      	bx	lr
 8011212:	bf00      	nop

08011214 <uxr_ping_agent_session>:
 8011214:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011218:	4617      	mov	r7, r2
 801121a:	b091      	sub	sp, #68	@ 0x44
 801121c:	2210      	movs	r2, #16
 801121e:	4606      	mov	r6, r0
 8011220:	4688      	mov	r8, r1
 8011222:	a808      	add	r0, sp, #32
 8011224:	eb0d 0102 	add.w	r1, sp, r2
 8011228:	f7fa fe58 	bl	800bedc <ucdr_init_buffer>
 801122c:	4b1e      	ldr	r3, [pc, #120]	@ (80112a8 <uxr_ping_agent_session+0x94>)
 801122e:	2500      	movs	r5, #0
 8011230:	881b      	ldrh	r3, [r3, #0]
 8011232:	f8ad 300a 	strh.w	r3, [sp, #10]
 8011236:	9500      	str	r5, [sp, #0]
 8011238:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 801123c:	2402      	movs	r4, #2
 801123e:	7831      	ldrb	r1, [r6, #0]
 8011240:	f8ad 3008 	strh.w	r3, [sp, #8]
 8011244:	462a      	mov	r2, r5
 8011246:	a808      	add	r0, sp, #32
 8011248:	462b      	mov	r3, r5
 801124a:	9403      	str	r4, [sp, #12]
 801124c:	f002 fa96 	bl	801377c <uxr_serialize_message_header>
 8011250:	4621      	mov	r1, r4
 8011252:	462b      	mov	r3, r5
 8011254:	2208      	movs	r2, #8
 8011256:	a808      	add	r0, sp, #32
 8011258:	f002 f896 	bl	8013388 <uxr_buffer_submessage_header>
 801125c:	a902      	add	r1, sp, #8
 801125e:	4604      	mov	r4, r0
 8011260:	a808      	add	r0, sp, #32
 8011262:	f003 f96b 	bl	801453c <uxr_serialize_GET_INFO_Payload>
 8011266:	b104      	cbz	r4, 801126a <uxr_ping_agent_session+0x56>
 8011268:	b918      	cbnz	r0, 8011272 <uxr_ping_agent_session+0x5e>
 801126a:	2000      	movs	r0, #0
 801126c:	b011      	add	sp, #68	@ 0x44
 801126e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011272:	a808      	add	r0, sp, #32
 8011274:	f7fa fe5e 	bl	800bf34 <ucdr_buffer_length>
 8011278:	4681      	mov	r9, r0
 801127a:	e00d      	b.n	8011298 <uxr_ping_agent_session+0x84>
 801127c:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 801127e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011282:	47a0      	blx	r4
 8011284:	4641      	mov	r1, r8
 8011286:	4604      	mov	r4, r0
 8011288:	4630      	mov	r0, r6
 801128a:	f000 ff4d 	bl	8012128 <uxr_run_session_until_pong>
 801128e:	ea04 0c00 	and.w	ip, r4, r0
 8011292:	f01c 00ff 	ands.w	r0, ip, #255	@ 0xff
 8011296:	d1e9      	bne.n	801126c <uxr_ping_agent_session+0x58>
 8011298:	42af      	cmp	r7, r5
 801129a:	464a      	mov	r2, r9
 801129c:	a904      	add	r1, sp, #16
 801129e:	f105 0501 	add.w	r5, r5, #1
 80112a2:	d1eb      	bne.n	801127c <uxr_ping_agent_session+0x68>
 80112a4:	e7e1      	b.n	801126a <uxr_ping_agent_session+0x56>
 80112a6:	bf00      	nop
 80112a8:	0801a880 	.word	0x0801a880

080112ac <uxr_ping_agent_attempts>:
 80112ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112b0:	ed2d 8b02 	vpush	{d8}
 80112b4:	b0d1      	sub	sp, #324	@ 0x144
 80112b6:	4606      	mov	r6, r0
 80112b8:	4688      	mov	r8, r1
 80112ba:	a80e      	add	r0, sp, #56	@ 0x38
 80112bc:	a90a      	add	r1, sp, #40	@ 0x28
 80112be:	4615      	mov	r5, r2
 80112c0:	2210      	movs	r2, #16
 80112c2:	f7fa fe0b 	bl	800bedc <ucdr_init_buffer>
 80112c6:	4b54      	ldr	r3, [pc, #336]	@ (8011418 <uxr_ping_agent_attempts+0x16c>)
 80112c8:	881b      	ldrh	r3, [r3, #0]
 80112ca:	f8ad 307a 	strh.w	r3, [sp, #122]	@ 0x7a
 80112ce:	2300      	movs	r3, #0
 80112d0:	2402      	movs	r4, #2
 80112d2:	461a      	mov	r2, r3
 80112d4:	9300      	str	r3, [sp, #0]
 80112d6:	2180      	movs	r1, #128	@ 0x80
 80112d8:	a80e      	add	r0, sp, #56	@ 0x38
 80112da:	f44f 6720 	mov.w	r7, #2560	@ 0xa00
 80112de:	941f      	str	r4, [sp, #124]	@ 0x7c
 80112e0:	f8ad 7078 	strh.w	r7, [sp, #120]	@ 0x78
 80112e4:	f002 fa4a 	bl	801377c <uxr_serialize_message_header>
 80112e8:	4621      	mov	r1, r4
 80112ea:	2300      	movs	r3, #0
 80112ec:	2208      	movs	r2, #8
 80112ee:	a80e      	add	r0, sp, #56	@ 0x38
 80112f0:	f002 f84a 	bl	8013388 <uxr_buffer_submessage_header>
 80112f4:	a91e      	add	r1, sp, #120	@ 0x78
 80112f6:	4604      	mov	r4, r0
 80112f8:	a80e      	add	r0, sp, #56	@ 0x38
 80112fa:	f003 f91f 	bl	801453c <uxr_serialize_GET_INFO_Payload>
 80112fe:	b104      	cbz	r4, 8011302 <uxr_ping_agent_attempts+0x56>
 8011300:	b938      	cbnz	r0, 8011312 <uxr_ping_agent_attempts+0x66>
 8011302:	f04f 0b00 	mov.w	fp, #0
 8011306:	4658      	mov	r0, fp
 8011308:	b051      	add	sp, #324	@ 0x144
 801130a:	ecbd 8b02 	vpop	{d8}
 801130e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011312:	a80e      	add	r0, sp, #56	@ 0x38
 8011314:	f7fa fe0e 	bl	800bf34 <ucdr_buffer_length>
 8011318:	1c6b      	adds	r3, r5, #1
 801131a:	ee08 0a10 	vmov	s16, r0
 801131e:	9303      	str	r3, [sp, #12]
 8011320:	f04f 0901 	mov.w	r9, #1
 8011324:	9b03      	ldr	r3, [sp, #12]
 8011326:	454b      	cmp	r3, r9
 8011328:	d0eb      	beq.n	8011302 <uxr_ping_agent_attempts+0x56>
 801132a:	e9d6 0300 	ldrd	r0, r3, [r6]
 801132e:	ee18 2a10 	vmov	r2, s16
 8011332:	a90a      	add	r1, sp, #40	@ 0x28
 8011334:	4798      	blx	r3
 8011336:	f002 f86d 	bl	8013414 <uxr_millis>
 801133a:	4645      	mov	r5, r8
 801133c:	4604      	mov	r4, r0
 801133e:	f04f 0a00 	mov.w	sl, #0
 8011342:	68b7      	ldr	r7, [r6, #8]
 8011344:	6830      	ldr	r0, [r6, #0]
 8011346:	f8cd a018 	str.w	sl, [sp, #24]
 801134a:	4643      	mov	r3, r8
 801134c:	aa07      	add	r2, sp, #28
 801134e:	a906      	add	r1, sp, #24
 8011350:	47b8      	blx	r7
 8011352:	4607      	mov	r7, r0
 8011354:	b958      	cbnz	r0, 801136e <uxr_ping_agent_attempts+0xc2>
 8011356:	f002 f85d 	bl	8013414 <uxr_millis>
 801135a:	1b00      	subs	r0, r0, r4
 801135c:	1a2d      	subs	r5, r5, r0
 801135e:	f002 f859 	bl	8013414 <uxr_millis>
 8011362:	2d00      	cmp	r5, #0
 8011364:	4604      	mov	r4, r0
 8011366:	dcec      	bgt.n	8011342 <uxr_ping_agent_attempts+0x96>
 8011368:	f109 0901 	add.w	r9, r9, #1
 801136c:	e7da      	b.n	8011324 <uxr_ping_agent_attempts+0x78>
 801136e:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8011372:	a816      	add	r0, sp, #88	@ 0x58
 8011374:	f7fa fdb2 	bl	800bedc <ucdr_init_buffer>
 8011378:	ab05      	add	r3, sp, #20
 801137a:	f10d 0211 	add.w	r2, sp, #17
 801137e:	a916      	add	r1, sp, #88	@ 0x58
 8011380:	a808      	add	r0, sp, #32
 8011382:	e9cd aa08 	strd	sl, sl, [sp, #32]
 8011386:	f001 f9bb 	bl	8012700 <uxr_read_session_header>
 801138a:	22c8      	movs	r2, #200	@ 0xc8
 801138c:	2100      	movs	r1, #0
 801138e:	a81e      	add	r0, sp, #120	@ 0x78
 8011390:	f008 fb10 	bl	80199b4 <memset>
 8011394:	a816      	add	r0, sp, #88	@ 0x58
 8011396:	f7fa fdd1 	bl	800bf3c <ucdr_buffer_remaining>
 801139a:	2804      	cmp	r0, #4
 801139c:	d814      	bhi.n	80113c8 <uxr_ping_agent_attempts+0x11c>
 801139e:	f89d b12d 	ldrb.w	fp, [sp, #301]	@ 0x12d
 80113a2:	f002 f837 	bl	8013414 <uxr_millis>
 80113a6:	1b00      	subs	r0, r0, r4
 80113a8:	1a2d      	subs	r5, r5, r0
 80113aa:	f002 f833 	bl	8013414 <uxr_millis>
 80113ae:	2d00      	cmp	r5, #0
 80113b0:	4604      	mov	r4, r0
 80113b2:	dd2a      	ble.n	801140a <uxr_ping_agent_attempts+0x15e>
 80113b4:	f1bb 0f00 	cmp.w	fp, #0
 80113b8:	d0c3      	beq.n	8011342 <uxr_ping_agent_attempts+0x96>
 80113ba:	46bb      	mov	fp, r7
 80113bc:	4658      	mov	r0, fp
 80113be:	b051      	add	sp, #324	@ 0x144
 80113c0:	ecbd 8b02 	vpop	{d8}
 80113c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113c8:	f10d 0316 	add.w	r3, sp, #22
 80113cc:	f10d 0213 	add.w	r2, sp, #19
 80113d0:	f10d 0112 	add.w	r1, sp, #18
 80113d4:	a816      	add	r0, sp, #88	@ 0x58
 80113d6:	f88d a012 	strb.w	sl, [sp, #18]
 80113da:	f8ad a016 	strh.w	sl, [sp, #22]
 80113de:	f88d a013 	strb.w	sl, [sp, #19]
 80113e2:	f002 fa1d 	bl	8013820 <uxr_deserialize_submessage_header>
 80113e6:	a816      	add	r0, sp, #88	@ 0x58
 80113e8:	f7fa fda8 	bl	800bf3c <ucdr_buffer_remaining>
 80113ec:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 80113f0:	4298      	cmp	r0, r3
 80113f2:	d3d4      	bcc.n	801139e <uxr_ping_agent_attempts+0xf2>
 80113f4:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80113f8:	2b06      	cmp	r3, #6
 80113fa:	d1d0      	bne.n	801139e <uxr_ping_agent_attempts+0xf2>
 80113fc:	a916      	add	r1, sp, #88	@ 0x58
 80113fe:	a81e      	add	r0, sp, #120	@ 0x78
 8011400:	f88d a12d 	strb.w	sl, [sp, #301]	@ 0x12d
 8011404:	f000 face 	bl	80119a4 <read_submessage_info>
 8011408:	e7c9      	b.n	801139e <uxr_ping_agent_attempts+0xf2>
 801140a:	f1bb 0f00 	cmp.w	fp, #0
 801140e:	d1d4      	bne.n	80113ba <uxr_ping_agent_attempts+0x10e>
 8011410:	f109 0901 	add.w	r9, r9, #1
 8011414:	e786      	b.n	8011324 <uxr_ping_agent_attempts+0x78>
 8011416:	bf00      	nop
 8011418:	0801a880 	.word	0x0801a880

0801141c <uxr_buffer_request_data>:
 801141c:	b530      	push	{r4, r5, lr}
 801141e:	b095      	sub	sp, #84	@ 0x54
 8011420:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8011424:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8011426:	9303      	str	r3, [sp, #12]
 8011428:	2200      	movs	r2, #0
 801142a:	2d00      	cmp	r5, #0
 801142c:	bf14      	ite	ne
 801142e:	2101      	movne	r1, #1
 8011430:	4611      	moveq	r1, r2
 8011432:	4604      	mov	r4, r0
 8011434:	f88d 301c 	strb.w	r3, [sp, #28]
 8011438:	f88d 201d 	strb.w	r2, [sp, #29]
 801143c:	f88d 201e 	strb.w	r2, [sp, #30]
 8011440:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8011444:	d021      	beq.n	801148a <uxr_buffer_request_data+0x6e>
 8011446:	682a      	ldr	r2, [r5, #0]
 8011448:	686b      	ldr	r3, [r5, #4]
 801144a:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 801144e:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8011452:	2210      	movs	r2, #16
 8011454:	2308      	movs	r3, #8
 8011456:	2100      	movs	r1, #0
 8011458:	e9cd 3100 	strd	r3, r1, [sp]
 801145c:	4620      	mov	r0, r4
 801145e:	9905      	ldr	r1, [sp, #20]
 8011460:	ab0c      	add	r3, sp, #48	@ 0x30
 8011462:	f001 f861 	bl	8012528 <uxr_prepare_stream_to_write_submessage>
 8011466:	b918      	cbnz	r0, 8011470 <uxr_buffer_request_data+0x54>
 8011468:	4604      	mov	r4, r0
 801146a:	4620      	mov	r0, r4
 801146c:	b015      	add	sp, #84	@ 0x54
 801146e:	bd30      	pop	{r4, r5, pc}
 8011470:	9904      	ldr	r1, [sp, #16]
 8011472:	aa06      	add	r2, sp, #24
 8011474:	4620      	mov	r0, r4
 8011476:	f001 f98d 	bl	8012794 <uxr_init_base_object_request>
 801147a:	a906      	add	r1, sp, #24
 801147c:	4604      	mov	r4, r0
 801147e:	a80c      	add	r0, sp, #48	@ 0x30
 8011480:	f003 f92e 	bl	80146e0 <uxr_serialize_READ_DATA_Payload>
 8011484:	4620      	mov	r0, r4
 8011486:	b015      	add	sp, #84	@ 0x54
 8011488:	bd30      	pop	{r4, r5, pc}
 801148a:	2208      	movs	r2, #8
 801148c:	e7e2      	b.n	8011454 <uxr_buffer_request_data+0x38>
 801148e:	bf00      	nop

08011490 <uxr_buffer_cancel_data>:
 8011490:	b510      	push	{r4, lr}
 8011492:	b094      	sub	sp, #80	@ 0x50
 8011494:	2300      	movs	r3, #0
 8011496:	9202      	str	r2, [sp, #8]
 8011498:	9205      	str	r2, [sp, #20]
 801149a:	9301      	str	r3, [sp, #4]
 801149c:	2201      	movs	r2, #1
 801149e:	f8ad 301c 	strh.w	r3, [sp, #28]
 80114a2:	f88d 301e 	strb.w	r3, [sp, #30]
 80114a6:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 80114aa:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 80114ae:	2308      	movs	r3, #8
 80114b0:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 80114b4:	9300      	str	r3, [sp, #0]
 80114b6:	2210      	movs	r2, #16
 80114b8:	ab0c      	add	r3, sp, #48	@ 0x30
 80114ba:	4604      	mov	r4, r0
 80114bc:	9103      	str	r1, [sp, #12]
 80114be:	f001 f833 	bl	8012528 <uxr_prepare_stream_to_write_submessage>
 80114c2:	b918      	cbnz	r0, 80114cc <uxr_buffer_cancel_data+0x3c>
 80114c4:	4604      	mov	r4, r0
 80114c6:	4620      	mov	r0, r4
 80114c8:	b014      	add	sp, #80	@ 0x50
 80114ca:	bd10      	pop	{r4, pc}
 80114cc:	9905      	ldr	r1, [sp, #20]
 80114ce:	aa06      	add	r2, sp, #24
 80114d0:	4620      	mov	r0, r4
 80114d2:	f001 f95f 	bl	8012794 <uxr_init_base_object_request>
 80114d6:	a906      	add	r1, sp, #24
 80114d8:	4604      	mov	r4, r0
 80114da:	a80c      	add	r0, sp, #48	@ 0x30
 80114dc:	f003 f900 	bl	80146e0 <uxr_serialize_READ_DATA_Payload>
 80114e0:	4620      	mov	r0, r4
 80114e2:	b014      	add	sp, #80	@ 0x50
 80114e4:	bd10      	pop	{r4, pc}
 80114e6:	bf00      	nop

080114e8 <read_submessage_format>:
 80114e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80114ec:	b095      	sub	sp, #84	@ 0x54
 80114ee:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 80114f2:	b113      	cbz	r3, 80114fa <read_submessage_format+0x12>
 80114f4:	b015      	add	sp, #84	@ 0x54
 80114f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80114fa:	460c      	mov	r4, r1
 80114fc:	4615      	mov	r5, r2
 80114fe:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8011502:	4607      	mov	r7, r0
 8011504:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8011506:	9004      	str	r0, [sp, #16]
 8011508:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801150a:	9005      	str	r0, [sp, #20]
 801150c:	1a52      	subs	r2, r2, r1
 801150e:	a80c      	add	r0, sp, #48	@ 0x30
 8011510:	4699      	mov	r9, r3
 8011512:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 8011516:	f7fa fce1 	bl	800bedc <ucdr_init_buffer>
 801151a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801151e:	a80c      	add	r0, sp, #48	@ 0x30
 8011520:	f7fa fcb0 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 8011524:	69e2      	ldr	r2, [r4, #28]
 8011526:	b19a      	cbz	r2, 8011550 <read_submessage_format+0x68>
 8011528:	f1b8 0f07 	cmp.w	r8, #7
 801152c:	f882 9014 	strb.w	r9, [r2, #20]
 8011530:	d040      	beq.n	80115b4 <read_submessage_format+0xcc>
 8011532:	f1b8 0f08 	cmp.w	r8, #8
 8011536:	d02e      	beq.n	8011596 <read_submessage_format+0xae>
 8011538:	f1b8 0f06 	cmp.w	r8, #6
 801153c:	d011      	beq.n	8011562 <read_submessage_format+0x7a>
 801153e:	2301      	movs	r3, #1
 8011540:	7513      	strb	r3, [r2, #20]
 8011542:	4629      	mov	r1, r5
 8011544:	4620      	mov	r0, r4
 8011546:	f7fa fd19 	bl	800bf7c <ucdr_advance_buffer>
 801154a:	b015      	add	sp, #84	@ 0x54
 801154c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011550:	f1b8 0f07 	cmp.w	r8, #7
 8011554:	d02e      	beq.n	80115b4 <read_submessage_format+0xcc>
 8011556:	f1b8 0f08 	cmp.w	r8, #8
 801155a:	d01c      	beq.n	8011596 <read_submessage_format+0xae>
 801155c:	f1b8 0f06 	cmp.w	r8, #6
 8011560:	d1ef      	bne.n	8011542 <read_submessage_format+0x5a>
 8011562:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 8011566:	f1b8 0f00 	cmp.w	r8, #0
 801156a:	d011      	beq.n	8011590 <read_submessage_format+0xa8>
 801156c:	ab0c      	add	r3, sp, #48	@ 0x30
 801156e:	e9cd 3500 	strd	r3, r5, [sp]
 8011572:	2306      	movs	r3, #6
 8011574:	f88d 3016 	strb.w	r3, [sp, #22]
 8011578:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801157c:	9302      	str	r3, [sp, #8]
 801157e:	4632      	mov	r2, r6
 8011580:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8011584:	4638      	mov	r0, r7
 8011586:	47c0      	blx	r8
 8011588:	2301      	movs	r3, #1
 801158a:	69e2      	ldr	r2, [r4, #28]
 801158c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8011590:	2a00      	cmp	r2, #0
 8011592:	d1d4      	bne.n	801153e <read_submessage_format+0x56>
 8011594:	e7d5      	b.n	8011542 <read_submessage_format+0x5a>
 8011596:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801159a:	2b00      	cmp	r3, #0
 801159c:	d0f8      	beq.n	8011590 <read_submessage_format+0xa8>
 801159e:	a906      	add	r1, sp, #24
 80115a0:	a80c      	add	r0, sp, #48	@ 0x30
 80115a2:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80115a6:	f003 f961 	bl	801486c <uxr_deserialize_SampleIdentity>
 80115aa:	b9a0      	cbnz	r0, 80115d6 <read_submessage_format+0xee>
 80115ac:	69e2      	ldr	r2, [r4, #28]
 80115ae:	2a00      	cmp	r2, #0
 80115b0:	d1c5      	bne.n	801153e <read_submessage_format+0x56>
 80115b2:	e7c6      	b.n	8011542 <read_submessage_format+0x5a>
 80115b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115b8:	b13b      	cbz	r3, 80115ca <read_submessage_format+0xe2>
 80115ba:	a906      	add	r1, sp, #24
 80115bc:	a80c      	add	r0, sp, #48	@ 0x30
 80115be:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80115c2:	f002 fe13 	bl	80141ec <uxr_deserialize_BaseObjectRequest>
 80115c6:	bb60      	cbnz	r0, 8011622 <read_submessage_format+0x13a>
 80115c8:	69e2      	ldr	r2, [r4, #28]
 80115ca:	68a3      	ldr	r3, [r4, #8]
 80115cc:	442b      	add	r3, r5
 80115ce:	60a3      	str	r3, [r4, #8]
 80115d0:	2a00      	cmp	r2, #0
 80115d2:	d1b4      	bne.n	801153e <read_submessage_format+0x56>
 80115d4:	e7b5      	b.n	8011542 <read_submessage_format+0x5a>
 80115d6:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80115da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80115dc:	1a52      	subs	r2, r2, r1
 80115de:	eba8 0803 	sub.w	r8, r8, r3
 80115e2:	a80c      	add	r0, sp, #48	@ 0x30
 80115e4:	f7fa fc7a 	bl	800bedc <ucdr_init_buffer>
 80115e8:	44a8      	add	r8, r5
 80115ea:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80115ee:	a80c      	add	r0, sp, #48	@ 0x30
 80115f0:	f7fa fc48 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 80115f4:	fa1f f888 	uxth.w	r8, r8
 80115f8:	ab0c      	add	r3, sp, #48	@ 0x30
 80115fa:	9300      	str	r3, [sp, #0]
 80115fc:	f8cd 8004 	str.w	r8, [sp, #4]
 8011600:	2108      	movs	r1, #8
 8011602:	f88d 1016 	strb.w	r1, [sp, #22]
 8011606:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 801160a:	9102      	str	r1, [sp, #8]
 801160c:	ab06      	add	r3, sp, #24
 801160e:	4632      	mov	r2, r6
 8011610:	9905      	ldr	r1, [sp, #20]
 8011612:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 8011616:	4638      	mov	r0, r7
 8011618:	47b0      	blx	r6
 801161a:	2301      	movs	r3, #1
 801161c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8011620:	e7c4      	b.n	80115ac <read_submessage_format+0xc4>
 8011622:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8011626:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011628:	1a52      	subs	r2, r2, r1
 801162a:	a80c      	add	r0, sp, #48	@ 0x30
 801162c:	eba8 0803 	sub.w	r8, r8, r3
 8011630:	f7fa fc54 	bl	800bedc <ucdr_init_buffer>
 8011634:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8011638:	a80c      	add	r0, sp, #48	@ 0x30
 801163a:	f7fa fc23 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 801163e:	ab0c      	add	r3, sp, #48	@ 0x30
 8011640:	9300      	str	r3, [sp, #0]
 8011642:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8011646:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801164a:	44a8      	add	r8, r5
 801164c:	fa1f f888 	uxth.w	r8, r8
 8011650:	f8cd 8004 	str.w	r8, [sp, #4]
 8011654:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8011658:	2107      	movs	r1, #7
 801165a:	f88d 1016 	strb.w	r1, [sp, #22]
 801165e:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8011662:	9102      	str	r1, [sp, #8]
 8011664:	4632      	mov	r2, r6
 8011666:	b29b      	uxth	r3, r3
 8011668:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 801166c:	9905      	ldr	r1, [sp, #20]
 801166e:	4638      	mov	r0, r7
 8011670:	47b0      	blx	r6
 8011672:	2301      	movs	r3, #1
 8011674:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8011678:	e7a6      	b.n	80115c8 <read_submessage_format+0xe0>
 801167a:	bf00      	nop

0801167c <on_get_fragmentation_info>:
 801167c:	b500      	push	{lr}
 801167e:	b08b      	sub	sp, #44	@ 0x2c
 8011680:	4601      	mov	r1, r0
 8011682:	2204      	movs	r2, #4
 8011684:	a802      	add	r0, sp, #8
 8011686:	f7fa fc29 	bl	800bedc <ucdr_init_buffer>
 801168a:	f10d 0305 	add.w	r3, sp, #5
 801168e:	f10d 0206 	add.w	r2, sp, #6
 8011692:	a901      	add	r1, sp, #4
 8011694:	a802      	add	r0, sp, #8
 8011696:	f001 fe91 	bl	80133bc <uxr_read_submessage_header>
 801169a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801169e:	2b0d      	cmp	r3, #13
 80116a0:	d003      	beq.n	80116aa <on_get_fragmentation_info+0x2e>
 80116a2:	2000      	movs	r0, #0
 80116a4:	b00b      	add	sp, #44	@ 0x2c
 80116a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80116aa:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80116ae:	f013 0f02 	tst.w	r3, #2
 80116b2:	bf14      	ite	ne
 80116b4:	2002      	movne	r0, #2
 80116b6:	2001      	moveq	r0, #1
 80116b8:	b00b      	add	sp, #44	@ 0x2c
 80116ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80116be:	bf00      	nop

080116c0 <read_submessage_get_info>:
 80116c0:	b570      	push	{r4, r5, r6, lr}
 80116c2:	2500      	movs	r5, #0
 80116c4:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80116c8:	4604      	mov	r4, r0
 80116ca:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80116ce:	460e      	mov	r6, r1
 80116d0:	a810      	add	r0, sp, #64	@ 0x40
 80116d2:	4629      	mov	r1, r5
 80116d4:	e9cd 5503 	strd	r5, r5, [sp, #12]
 80116d8:	f008 f96c 	bl	80199b4 <memset>
 80116dc:	a903      	add	r1, sp, #12
 80116de:	4630      	mov	r0, r6
 80116e0:	f002 ff40 	bl	8014564 <uxr_deserialize_GET_INFO_Payload>
 80116e4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80116e8:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80116ec:	4620      	mov	r0, r4
 80116ee:	f001 f849 	bl	8012784 <uxr_session_header_offset>
 80116f2:	462b      	mov	r3, r5
 80116f4:	9000      	str	r0, [sp, #0]
 80116f6:	220c      	movs	r2, #12
 80116f8:	a905      	add	r1, sp, #20
 80116fa:	a808      	add	r0, sp, #32
 80116fc:	f7fa fbdc 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 8011700:	a910      	add	r1, sp, #64	@ 0x40
 8011702:	a808      	add	r0, sp, #32
 8011704:	f002 ffa0 	bl	8014648 <uxr_serialize_INFO_Payload>
 8011708:	9b08      	ldr	r3, [sp, #32]
 801170a:	462a      	mov	r2, r5
 801170c:	4629      	mov	r1, r5
 801170e:	4620      	mov	r0, r4
 8011710:	f000 ffe2 	bl	80126d8 <uxr_stamp_session_header>
 8011714:	a808      	add	r0, sp, #32
 8011716:	f7fa fc0d 	bl	800bf34 <ucdr_buffer_length>
 801171a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801171c:	4602      	mov	r2, r0
 801171e:	a905      	add	r1, sp, #20
 8011720:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011724:	47a0      	blx	r4
 8011726:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 801172a:	bd70      	pop	{r4, r5, r6, pc}

0801172c <write_submessage_acknack.isra.0>:
 801172c:	b570      	push	{r4, r5, r6, lr}
 801172e:	b092      	sub	sp, #72	@ 0x48
 8011730:	4605      	mov	r5, r0
 8011732:	460e      	mov	r6, r1
 8011734:	4614      	mov	r4, r2
 8011736:	f001 f825 	bl	8012784 <uxr_session_header_offset>
 801173a:	a905      	add	r1, sp, #20
 801173c:	9000      	str	r0, [sp, #0]
 801173e:	2300      	movs	r3, #0
 8011740:	a80a      	add	r0, sp, #40	@ 0x28
 8011742:	2211      	movs	r2, #17
 8011744:	f7fa fbb8 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 8011748:	2218      	movs	r2, #24
 801174a:	fb02 5404 	mla	r4, r2, r4, r5
 801174e:	2300      	movs	r3, #0
 8011750:	2205      	movs	r2, #5
 8011752:	3450      	adds	r4, #80	@ 0x50
 8011754:	210a      	movs	r1, #10
 8011756:	a80a      	add	r0, sp, #40	@ 0x28
 8011758:	f001 fe16 	bl	8013388 <uxr_buffer_submessage_header>
 801175c:	a903      	add	r1, sp, #12
 801175e:	4620      	mov	r0, r4
 8011760:	f006 fd18 	bl	8018194 <uxr_compute_acknack>
 8011764:	ba40      	rev16	r0, r0
 8011766:	f8ad 000e 	strh.w	r0, [sp, #14]
 801176a:	a903      	add	r1, sp, #12
 801176c:	a80a      	add	r0, sp, #40	@ 0x28
 801176e:	f88d 6010 	strb.w	r6, [sp, #16]
 8011772:	f002 ffd9 	bl	8014728 <uxr_serialize_ACKNACK_Payload>
 8011776:	2200      	movs	r2, #0
 8011778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801177a:	4611      	mov	r1, r2
 801177c:	4628      	mov	r0, r5
 801177e:	f000 ffab 	bl	80126d8 <uxr_stamp_session_header>
 8011782:	a80a      	add	r0, sp, #40	@ 0x28
 8011784:	f7fa fbd6 	bl	800bf34 <ucdr_buffer_length>
 8011788:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 801178a:	4602      	mov	r2, r0
 801178c:	a905      	add	r1, sp, #20
 801178e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011792:	47a0      	blx	r4
 8011794:	b012      	add	sp, #72	@ 0x48
 8011796:	bd70      	pop	{r4, r5, r6, pc}

08011798 <uxr_init_session>:
 8011798:	b510      	push	{r4, lr}
 801179a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80117d0 <uxr_init_session+0x38>
 801179e:	2300      	movs	r3, #0
 80117a0:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 80117a4:	4604      	mov	r4, r0
 80117a6:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 80117aa:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 80117ae:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 80117b2:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 80117b6:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 80117ba:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 80117be:	2181      	movs	r1, #129	@ 0x81
 80117c0:	f000 fef6 	bl	80125b0 <uxr_init_session_info>
 80117c4:	f104 0008 	add.w	r0, r4, #8
 80117c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80117cc:	f001 bcf8 	b.w	80131c0 <uxr_init_stream_storage>
	...

080117d8 <uxr_set_status_callback>:
 80117d8:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80117dc:	4770      	bx	lr
 80117de:	bf00      	nop

080117e0 <uxr_set_topic_callback>:
 80117e0:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80117e4:	4770      	bx	lr
 80117e6:	bf00      	nop

080117e8 <uxr_set_request_callback>:
 80117e8:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 80117ec:	4770      	bx	lr
 80117ee:	bf00      	nop

080117f0 <uxr_set_reply_callback>:
 80117f0:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 80117f4:	4770      	bx	lr
 80117f6:	bf00      	nop

080117f8 <uxr_create_output_best_effort_stream>:
 80117f8:	b510      	push	{r4, lr}
 80117fa:	b084      	sub	sp, #16
 80117fc:	e9cd 2100 	strd	r2, r1, [sp]
 8011800:	4604      	mov	r4, r0
 8011802:	f000 ffbf 	bl	8012784 <uxr_session_header_offset>
 8011806:	e9dd 2100 	ldrd	r2, r1, [sp]
 801180a:	4603      	mov	r3, r0
 801180c:	f104 0008 	add.w	r0, r4, #8
 8011810:	b004      	add	sp, #16
 8011812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011816:	f001 bd1d 	b.w	8013254 <uxr_add_output_best_effort_buffer>
 801181a:	bf00      	nop

0801181c <uxr_create_output_reliable_stream>:
 801181c:	b510      	push	{r4, lr}
 801181e:	b088      	sub	sp, #32
 8011820:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8011824:	4604      	mov	r4, r0
 8011826:	9303      	str	r3, [sp, #12]
 8011828:	f000 ffac 	bl	8012784 <uxr_session_header_offset>
 801182c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8011830:	9000      	str	r0, [sp, #0]
 8011832:	9905      	ldr	r1, [sp, #20]
 8011834:	f104 0008 	add.w	r0, r4, #8
 8011838:	f001 fd20 	bl	801327c <uxr_add_output_reliable_buffer>
 801183c:	2200      	movs	r2, #0
 801183e:	b2c3      	uxtb	r3, r0
 8011840:	f363 0207 	bfi	r2, r3, #0, #8
 8011844:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8011848:	f363 220f 	bfi	r2, r3, #8, #8
 801184c:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8011850:	f363 4217 	bfi	r2, r3, #16, #8
 8011854:	0e03      	lsrs	r3, r0, #24
 8011856:	f363 621f 	bfi	r2, r3, #24, #8
 801185a:	4610      	mov	r0, r2
 801185c:	b008      	add	sp, #32
 801185e:	bd10      	pop	{r4, pc}

08011860 <uxr_create_input_best_effort_stream>:
 8011860:	b082      	sub	sp, #8
 8011862:	3008      	adds	r0, #8
 8011864:	b002      	add	sp, #8
 8011866:	f001 bd23 	b.w	80132b0 <uxr_add_input_best_effort_buffer>
 801186a:	bf00      	nop

0801186c <uxr_create_input_reliable_stream>:
 801186c:	b510      	push	{r4, lr}
 801186e:	b084      	sub	sp, #16
 8011870:	4c0b      	ldr	r4, [pc, #44]	@ (80118a0 <uxr_create_input_reliable_stream+0x34>)
 8011872:	9400      	str	r4, [sp, #0]
 8011874:	3008      	adds	r0, #8
 8011876:	f001 fd31 	bl	80132dc <uxr_add_input_reliable_buffer>
 801187a:	2200      	movs	r2, #0
 801187c:	b2c3      	uxtb	r3, r0
 801187e:	f363 0207 	bfi	r2, r3, #0, #8
 8011882:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8011886:	f363 220f 	bfi	r2, r3, #8, #8
 801188a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 801188e:	f363 4217 	bfi	r2, r3, #16, #8
 8011892:	0e03      	lsrs	r3, r0, #24
 8011894:	f363 621f 	bfi	r2, r3, #24, #8
 8011898:	4610      	mov	r0, r2
 801189a:	b004      	add	sp, #16
 801189c:	bd10      	pop	{r4, pc}
 801189e:	bf00      	nop
 80118a0:	0801167d 	.word	0x0801167d

080118a4 <uxr_epoch_nanos>:
 80118a4:	b510      	push	{r4, lr}
 80118a6:	4604      	mov	r4, r0
 80118a8:	f001 fdce 	bl	8013448 <uxr_nanos>
 80118ac:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 80118b0:	1ac0      	subs	r0, r0, r3
 80118b2:	eb61 0102 	sbc.w	r1, r1, r2
 80118b6:	bd10      	pop	{r4, pc}

080118b8 <uxr_flash_output_streams>:
 80118b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118bc:	7e03      	ldrb	r3, [r0, #24]
 80118be:	b084      	sub	sp, #16
 80118c0:	4604      	mov	r4, r0
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d035      	beq.n	8011932 <uxr_flash_output_streams+0x7a>
 80118c6:	f04f 0900 	mov.w	r9, #0
 80118ca:	4648      	mov	r0, r9
 80118cc:	f10d 0802 	add.w	r8, sp, #2
 80118d0:	af03      	add	r7, sp, #12
 80118d2:	ae02      	add	r6, sp, #8
 80118d4:	e006      	b.n	80118e4 <uxr_flash_output_streams+0x2c>
 80118d6:	7e23      	ldrb	r3, [r4, #24]
 80118d8:	f109 0901 	add.w	r9, r9, #1
 80118dc:	fa5f f089 	uxtb.w	r0, r9
 80118e0:	4283      	cmp	r3, r0
 80118e2:	d926      	bls.n	8011932 <uxr_flash_output_streams+0x7a>
 80118e4:	2201      	movs	r2, #1
 80118e6:	4611      	mov	r1, r2
 80118e8:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 80118ec:	f001 fc14 	bl	8013118 <uxr_stream_id>
 80118f0:	3508      	adds	r5, #8
 80118f2:	4684      	mov	ip, r0
 80118f4:	4643      	mov	r3, r8
 80118f6:	463a      	mov	r2, r7
 80118f8:	4631      	mov	r1, r6
 80118fa:	4628      	mov	r0, r5
 80118fc:	f8cd c004 	str.w	ip, [sp, #4]
 8011900:	f006 fcce 	bl	80182a0 <uxr_prepare_best_effort_buffer_to_send>
 8011904:	2800      	cmp	r0, #0
 8011906:	d0e6      	beq.n	80118d6 <uxr_flash_output_streams+0x1e>
 8011908:	9b02      	ldr	r3, [sp, #8]
 801190a:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801190e:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011912:	4620      	mov	r0, r4
 8011914:	f000 fee0 	bl	80126d8 <uxr_stamp_session_header>
 8011918:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801191a:	9a03      	ldr	r2, [sp, #12]
 801191c:	685d      	ldr	r5, [r3, #4]
 801191e:	6818      	ldr	r0, [r3, #0]
 8011920:	9902      	ldr	r1, [sp, #8]
 8011922:	47a8      	blx	r5
 8011924:	f109 0901 	add.w	r9, r9, #1
 8011928:	7e23      	ldrb	r3, [r4, #24]
 801192a:	fa5f f089 	uxtb.w	r0, r9
 801192e:	4283      	cmp	r3, r0
 8011930:	d8d8      	bhi.n	80118e4 <uxr_flash_output_streams+0x2c>
 8011932:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011936:	b38b      	cbz	r3, 801199c <uxr_flash_output_streams+0xe4>
 8011938:	f04f 0900 	mov.w	r9, #0
 801193c:	f10d 0802 	add.w	r8, sp, #2
 8011940:	af03      	add	r7, sp, #12
 8011942:	ae02      	add	r6, sp, #8
 8011944:	4648      	mov	r0, r9
 8011946:	2201      	movs	r2, #1
 8011948:	2102      	movs	r1, #2
 801194a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 801194e:	f001 fbe3 	bl	8013118 <uxr_stream_id>
 8011952:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8011956:	3520      	adds	r5, #32
 8011958:	9001      	str	r0, [sp, #4]
 801195a:	e00d      	b.n	8011978 <uxr_flash_output_streams+0xc0>
 801195c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8011960:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011964:	9b02      	ldr	r3, [sp, #8]
 8011966:	f000 feb7 	bl	80126d8 <uxr_stamp_session_header>
 801196a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801196c:	9a03      	ldr	r2, [sp, #12]
 801196e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8011972:	9902      	ldr	r1, [sp, #8]
 8011974:	6818      	ldr	r0, [r3, #0]
 8011976:	47d0      	blx	sl
 8011978:	4643      	mov	r3, r8
 801197a:	463a      	mov	r2, r7
 801197c:	4631      	mov	r1, r6
 801197e:	4628      	mov	r0, r5
 8011980:	f006 feac 	bl	80186dc <uxr_prepare_next_reliable_buffer_to_send>
 8011984:	4603      	mov	r3, r0
 8011986:	4620      	mov	r0, r4
 8011988:	2b00      	cmp	r3, #0
 801198a:	d1e7      	bne.n	801195c <uxr_flash_output_streams+0xa4>
 801198c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011990:	f109 0901 	add.w	r9, r9, #1
 8011994:	fa5f f089 	uxtb.w	r0, r9
 8011998:	4283      	cmp	r3, r0
 801199a:	d8d4      	bhi.n	8011946 <uxr_flash_output_streams+0x8e>
 801199c:	b004      	add	sp, #16
 801199e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119a2:	bf00      	nop

080119a4 <read_submessage_info>:
 80119a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119a8:	460d      	mov	r5, r1
 80119aa:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80119ae:	4669      	mov	r1, sp
 80119b0:	4607      	mov	r7, r0
 80119b2:	4628      	mov	r0, r5
 80119b4:	f002 fcd0 	bl	8014358 <uxr_deserialize_BaseObjectReply>
 80119b8:	a902      	add	r1, sp, #8
 80119ba:	4604      	mov	r4, r0
 80119bc:	4628      	mov	r0, r5
 80119be:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80119c2:	f7f8 ff91 	bl	800a8e8 <ucdr_deserialize_bool>
 80119c6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80119ca:	4004      	ands	r4, r0
 80119cc:	b2e4      	uxtb	r4, r4
 80119ce:	b95b      	cbnz	r3, 80119e8 <read_submessage_info+0x44>
 80119d0:	a987      	add	r1, sp, #540	@ 0x21c
 80119d2:	4628      	mov	r0, r5
 80119d4:	f7f8 ff88 	bl	800a8e8 <ucdr_deserialize_bool>
 80119d8:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80119dc:	4606      	mov	r6, r0
 80119de:	b94b      	cbnz	r3, 80119f4 <read_submessage_info+0x50>
 80119e0:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80119e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119e8:	a903      	add	r1, sp, #12
 80119ea:	4628      	mov	r0, r5
 80119ec:	f002 fb5c 	bl	80140a8 <uxr_deserialize_ObjectVariant>
 80119f0:	4004      	ands	r4, r0
 80119f2:	e7ed      	b.n	80119d0 <read_submessage_info+0x2c>
 80119f4:	a988      	add	r1, sp, #544	@ 0x220
 80119f6:	4628      	mov	r0, r5
 80119f8:	f7f8 ffa4 	bl	800a944 <ucdr_deserialize_uint8_t>
 80119fc:	4234      	tst	r4, r6
 80119fe:	d0ef      	beq.n	80119e0 <read_submessage_info+0x3c>
 8011a00:	2800      	cmp	r0, #0
 8011a02:	d0ed      	beq.n	80119e0 <read_submessage_info+0x3c>
 8011a04:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8011a08:	2b0d      	cmp	r3, #13
 8011a0a:	d1e9      	bne.n	80119e0 <read_submessage_info+0x3c>
 8011a0c:	a98a      	add	r1, sp, #552	@ 0x228
 8011a0e:	4628      	mov	r0, r5
 8011a10:	f7f9 fd3e 	bl	800b490 <ucdr_deserialize_int16_t>
 8011a14:	b140      	cbz	r0, 8011a28 <read_submessage_info+0x84>
 8011a16:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	dd07      	ble.n	8011a2e <read_submessage_info+0x8a>
 8011a1e:	f1b8 0f00 	cmp.w	r8, #0
 8011a22:	bf14      	ite	ne
 8011a24:	2001      	movne	r0, #1
 8011a26:	2002      	moveq	r0, #2
 8011a28:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8011a2c:	e7d8      	b.n	80119e0 <read_submessage_info+0x3c>
 8011a2e:	2000      	movs	r0, #0
 8011a30:	e7fa      	b.n	8011a28 <read_submessage_info+0x84>
 8011a32:	bf00      	nop

08011a34 <read_submessage_list>:
 8011a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a38:	b097      	sub	sp, #92	@ 0x5c
 8011a3a:	4ec1      	ldr	r6, [pc, #772]	@ (8011d40 <read_submessage_list+0x30c>)
 8011a3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8011a3e:	4604      	mov	r4, r0
 8011a40:	460d      	mov	r5, r1
 8011a42:	f04f 0801 	mov.w	r8, #1
 8011a46:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8011a4a:	aa0c      	add	r2, sp, #48	@ 0x30
 8011a4c:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8011a50:	4628      	mov	r0, r5
 8011a52:	f001 fcb3 	bl	80133bc <uxr_read_submessage_header>
 8011a56:	2800      	cmp	r0, #0
 8011a58:	f000 813e 	beq.w	8011cd8 <read_submessage_list+0x2a4>
 8011a5c:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 8011a60:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8011a64:	3b02      	subs	r3, #2
 8011a66:	2b0d      	cmp	r3, #13
 8011a68:	d8ed      	bhi.n	8011a46 <read_submessage_list+0x12>
 8011a6a:	a101      	add	r1, pc, #4	@ (adr r1, 8011a70 <read_submessage_list+0x3c>)
 8011a6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011a70:	08011ccf 	.word	0x08011ccf
 8011a74:	08011a47 	.word	0x08011a47
 8011a78:	08011cbf 	.word	0x08011cbf
 8011a7c:	08011c5d 	.word	0x08011c5d
 8011a80:	08011c53 	.word	0x08011c53
 8011a84:	08011a47 	.word	0x08011a47
 8011a88:	08011a47 	.word	0x08011a47
 8011a8c:	08011bb3 	.word	0x08011bb3
 8011a90:	08011b43 	.word	0x08011b43
 8011a94:	08011b03 	.word	0x08011b03
 8011a98:	08011a47 	.word	0x08011a47
 8011a9c:	08011a47 	.word	0x08011a47
 8011aa0:	08011a47 	.word	0x08011a47
 8011aa4:	08011aa9 	.word	0x08011aa9
 8011aa8:	a910      	add	r1, sp, #64	@ 0x40
 8011aaa:	4628      	mov	r0, r5
 8011aac:	f002 fe8c 	bl	80147c8 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8011ab0:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 8011ab4:	f1b9 0f00 	cmp.w	r9, #0
 8011ab8:	f000 8116 	beq.w	8011ce8 <read_submessage_list+0x2b4>
 8011abc:	f001 fcc4 	bl	8013448 <uxr_nanos>
 8011ac0:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8011ac2:	4602      	mov	r2, r0
 8011ac4:	460b      	mov	r3, r1
 8011ac6:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8011ac8:	2100      	movs	r1, #0
 8011aca:	468c      	mov	ip, r1
 8011acc:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8011ad0:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8011ad4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8011ad6:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8011ad8:	468c      	mov	ip, r1
 8011ada:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8011ade:	46e2      	mov	sl, ip
 8011ae0:	46bc      	mov	ip, r7
 8011ae2:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 8011ae6:	fbc0 7106 	smlal	r7, r1, r0, r6
 8011aea:	e9cd ca02 	strd	ip, sl, [sp, #8]
 8011aee:	e9cd 7100 	strd	r7, r1, [sp]
 8011af2:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8011af6:	9106      	str	r1, [sp, #24]
 8011af8:	4620      	mov	r0, r4
 8011afa:	47c8      	blx	r9
 8011afc:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 8011b00:	e7a1      	b.n	8011a46 <read_submessage_list+0x12>
 8011b02:	a910      	add	r1, sp, #64	@ 0x40
 8011b04:	4628      	mov	r0, r5
 8011b06:	f002 fe4d 	bl	80147a4 <uxr_deserialize_HEARTBEAT_Payload>
 8011b0a:	2100      	movs	r1, #0
 8011b0c:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011b10:	f001 fb2c 	bl	801316c <uxr_stream_id_from_raw>
 8011b14:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8011b18:	900f      	str	r0, [sp, #60]	@ 0x3c
 8011b1a:	4639      	mov	r1, r7
 8011b1c:	f104 0008 	add.w	r0, r4, #8
 8011b20:	f001 fc12 	bl	8013348 <uxr_get_input_reliable_stream>
 8011b24:	2800      	cmp	r0, #0
 8011b26:	d08e      	beq.n	8011a46 <read_submessage_list+0x12>
 8011b28:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8011b2c:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8011b30:	f006 fb24 	bl	801817c <uxr_process_heartbeat>
 8011b34:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8011b38:	463a      	mov	r2, r7
 8011b3a:	4620      	mov	r0, r4
 8011b3c:	f7ff fdf6 	bl	801172c <write_submessage_acknack.isra.0>
 8011b40:	e781      	b.n	8011a46 <read_submessage_list+0x12>
 8011b42:	a910      	add	r1, sp, #64	@ 0x40
 8011b44:	4628      	mov	r0, r5
 8011b46:	f002 fe05 	bl	8014754 <uxr_deserialize_ACKNACK_Payload>
 8011b4a:	2100      	movs	r1, #0
 8011b4c:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011b50:	f001 fb0c 	bl	801316c <uxr_stream_id_from_raw>
 8011b54:	900d      	str	r0, [sp, #52]	@ 0x34
 8011b56:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8011b5a:	f104 0008 	add.w	r0, r4, #8
 8011b5e:	f001 fbdf 	bl	8013320 <uxr_get_output_reliable_stream>
 8011b62:	4607      	mov	r7, r0
 8011b64:	2800      	cmp	r0, #0
 8011b66:	f43f af6e 	beq.w	8011a46 <read_submessage_list+0x12>
 8011b6a:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 8011b6e:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 8011b72:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011b76:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8011b7a:	b289      	uxth	r1, r1
 8011b7c:	f006 fe58 	bl	8018830 <uxr_process_acknack>
 8011b80:	4638      	mov	r0, r7
 8011b82:	f006 fe15 	bl	80187b0 <uxr_begin_output_nack_buffer_it>
 8011b86:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8011b8a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8011b8e:	e006      	b.n	8011b9e <read_submessage_list+0x16a>
 8011b90:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011b92:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011b94:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8011b98:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011b9a:	6818      	ldr	r0, [r3, #0]
 8011b9c:	47c8      	blx	r9
 8011b9e:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8011ba2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8011ba4:	4651      	mov	r1, sl
 8011ba6:	4638      	mov	r0, r7
 8011ba8:	f006 fe04 	bl	80187b4 <uxr_next_reliable_nack_buffer_to_send>
 8011bac:	2800      	cmp	r0, #0
 8011bae:	d1ef      	bne.n	8011b90 <read_submessage_list+0x15c>
 8011bb0:	e749      	b.n	8011a46 <read_submessage_list+0x12>
 8011bb2:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8011bb6:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 8011bba:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8011bbe:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 8011bc2:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 8011bc6:	4651      	mov	r1, sl
 8011bc8:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011bcc:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 8011bd0:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 8011bd4:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 8011bd8:	4628      	mov	r0, r5
 8011bda:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8011bde:	f002 fb05 	bl	80141ec <uxr_deserialize_BaseObjectRequest>
 8011be2:	4650      	mov	r0, sl
 8011be4:	a90f      	add	r1, sp, #60	@ 0x3c
 8011be6:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 8011bea:	f000 fdf1 	bl	80127d0 <uxr_parse_base_object_request>
 8011bee:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 8011bf2:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011bf4:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 8011bf8:	9110      	str	r1, [sp, #64]	@ 0x40
 8011bfa:	3f04      	subs	r7, #4
 8011bfc:	f009 090e 	and.w	r9, r9, #14
 8011c00:	b2bf      	uxth	r7, r7
 8011c02:	f1bb 0f00 	cmp.w	fp, #0
 8011c06:	d006      	beq.n	8011c16 <read_submessage_list+0x1e2>
 8011c08:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011c0c:	9300      	str	r3, [sp, #0]
 8011c0e:	4652      	mov	r2, sl
 8011c10:	2300      	movs	r3, #0
 8011c12:	4620      	mov	r0, r4
 8011c14:	47d8      	blx	fp
 8011c16:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011c18:	b16a      	cbz	r2, 8011c36 <read_submessage_list+0x202>
 8011c1a:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011c1c:	2100      	movs	r1, #0
 8011c1e:	3802      	subs	r0, #2
 8011c20:	e002      	b.n	8011c28 <read_submessage_list+0x1f4>
 8011c22:	3101      	adds	r1, #1
 8011c24:	4291      	cmp	r1, r2
 8011c26:	d006      	beq.n	8011c36 <read_submessage_list+0x202>
 8011c28:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8011c2c:	4553      	cmp	r3, sl
 8011c2e:	d1f8      	bne.n	8011c22 <read_submessage_list+0x1ee>
 8011c30:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011c32:	2200      	movs	r2, #0
 8011c34:	545a      	strb	r2, [r3, r1]
 8011c36:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8011c3a:	9102      	str	r1, [sp, #8]
 8011c3c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011c3e:	9101      	str	r1, [sp, #4]
 8011c40:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011c42:	9100      	str	r1, [sp, #0]
 8011c44:	464b      	mov	r3, r9
 8011c46:	463a      	mov	r2, r7
 8011c48:	4629      	mov	r1, r5
 8011c4a:	4620      	mov	r0, r4
 8011c4c:	f7ff fc4c 	bl	80114e8 <read_submessage_format>
 8011c50:	e6f9      	b.n	8011a46 <read_submessage_list+0x12>
 8011c52:	4629      	mov	r1, r5
 8011c54:	4620      	mov	r0, r4
 8011c56:	f7ff fea5 	bl	80119a4 <read_submessage_info>
 8011c5a:	e6f4      	b.n	8011a46 <read_submessage_list+0x12>
 8011c5c:	2a00      	cmp	r2, #0
 8011c5e:	d03e      	beq.n	8011cde <read_submessage_list+0x2aa>
 8011c60:	a910      	add	r1, sp, #64	@ 0x40
 8011c62:	4628      	mov	r0, r5
 8011c64:	f002 fcd2 	bl	801460c <uxr_deserialize_STATUS_Payload>
 8011c68:	a90e      	add	r1, sp, #56	@ 0x38
 8011c6a:	aa0d      	add	r2, sp, #52	@ 0x34
 8011c6c:	a810      	add	r0, sp, #64	@ 0x40
 8011c6e:	f000 fdaf 	bl	80127d0 <uxr_parse_base_object_request>
 8011c72:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8011c76:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011c78:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 8011c7c:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8011c80:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011c82:	f1ba 0f00 	cmp.w	sl, #0
 8011c86:	d006      	beq.n	8011c96 <read_submessage_list+0x262>
 8011c88:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011c8c:	9300      	str	r3, [sp, #0]
 8011c8e:	463a      	mov	r2, r7
 8011c90:	464b      	mov	r3, r9
 8011c92:	4620      	mov	r0, r4
 8011c94:	47d0      	blx	sl
 8011c96:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011c98:	2a00      	cmp	r2, #0
 8011c9a:	f43f aed4 	beq.w	8011a46 <read_submessage_list+0x12>
 8011c9e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011ca0:	2100      	movs	r1, #0
 8011ca2:	3802      	subs	r0, #2
 8011ca4:	e003      	b.n	8011cae <read_submessage_list+0x27a>
 8011ca6:	3101      	adds	r1, #1
 8011ca8:	4291      	cmp	r1, r2
 8011caa:	f43f aecc 	beq.w	8011a46 <read_submessage_list+0x12>
 8011cae:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8011cb2:	42bb      	cmp	r3, r7
 8011cb4:	d1f7      	bne.n	8011ca6 <read_submessage_list+0x272>
 8011cb6:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011cb8:	f803 9001 	strb.w	r9, [r3, r1]
 8011cbc:	e6c3      	b.n	8011a46 <read_submessage_list+0x12>
 8011cbe:	2a00      	cmp	r2, #0
 8011cc0:	f47f aec1 	bne.w	8011a46 <read_submessage_list+0x12>
 8011cc4:	4629      	mov	r1, r5
 8011cc6:	4620      	mov	r0, r4
 8011cc8:	f000 fcc8 	bl	801265c <uxr_read_create_session_status>
 8011ccc:	e6bb      	b.n	8011a46 <read_submessage_list+0x12>
 8011cce:	4629      	mov	r1, r5
 8011cd0:	4620      	mov	r0, r4
 8011cd2:	f7ff fcf5 	bl	80116c0 <read_submessage_get_info>
 8011cd6:	e6b6      	b.n	8011a46 <read_submessage_list+0x12>
 8011cd8:	b017      	add	sp, #92	@ 0x5c
 8011cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cde:	4629      	mov	r1, r5
 8011ce0:	4620      	mov	r0, r4
 8011ce2:	f000 fcc7 	bl	8012674 <uxr_read_delete_session_status>
 8011ce6:	e6ae      	b.n	8011a46 <read_submessage_list+0x12>
 8011ce8:	f001 fbae 	bl	8013448 <uxr_nanos>
 8011cec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011cee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8011cf0:	464f      	mov	r7, r9
 8011cf2:	fbc3 2706 	smlal	r2, r7, r3, r6
 8011cf6:	1812      	adds	r2, r2, r0
 8011cf8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011cfa:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8011cfc:	eb47 0101 	adc.w	r1, r7, r1
 8011d00:	464f      	mov	r7, r9
 8011d02:	fbc3 0706 	smlal	r0, r7, r3, r6
 8011d06:	463b      	mov	r3, r7
 8011d08:	4684      	mov	ip, r0
 8011d0a:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 8011d0e:	fbc7 0906 	smlal	r0, r9, r7, r6
 8011d12:	eb1c 0c00 	adds.w	ip, ip, r0
 8011d16:	464f      	mov	r7, r9
 8011d18:	eb43 0307 	adc.w	r3, r3, r7
 8011d1c:	ebb2 0c0c 	subs.w	ip, r2, ip
 8011d20:	eb61 0303 	sbc.w	r3, r1, r3
 8011d24:	0fda      	lsrs	r2, r3, #31
 8011d26:	eb12 020c 	adds.w	r2, r2, ip
 8011d2a:	f143 0300 	adc.w	r3, r3, #0
 8011d2e:	0852      	lsrs	r2, r2, #1
 8011d30:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8011d34:	105b      	asrs	r3, r3, #1
 8011d36:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8011d3a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8011d3e:	e6dd      	b.n	8011afc <read_submessage_list+0xc8>
 8011d40:	3b9aca00 	.word	0x3b9aca00

08011d44 <listen_message_reliably>:
 8011d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d48:	1e0b      	subs	r3, r1, #0
 8011d4a:	b09d      	sub	sp, #116	@ 0x74
 8011d4c:	bfb8      	it	lt
 8011d4e:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 8011d52:	4680      	mov	r8, r0
 8011d54:	9305      	str	r3, [sp, #20]
 8011d56:	f001 fb5d 	bl	8013414 <uxr_millis>
 8011d5a:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 8011d5e:	4681      	mov	r9, r0
 8011d60:	2a00      	cmp	r2, #0
 8011d62:	f000 80a1 	beq.w	8011ea8 <listen_message_reliably+0x164>
 8011d66:	2600      	movs	r6, #0
 8011d68:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011d6c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8011d70:	9303      	str	r3, [sp, #12]
 8011d72:	4630      	mov	r0, r6
 8011d74:	460f      	mov	r7, r1
 8011d76:	e00f      	b.n	8011d98 <listen_message_reliably+0x54>
 8011d78:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8011d7c:	9903      	ldr	r1, [sp, #12]
 8011d7e:	455a      	cmp	r2, fp
 8011d80:	f106 0601 	add.w	r6, r6, #1
 8011d84:	eb73 0101 	sbcs.w	r1, r3, r1
 8011d88:	b2f0      	uxtb	r0, r6
 8011d8a:	da01      	bge.n	8011d90 <listen_message_reliably+0x4c>
 8011d8c:	4693      	mov	fp, r2
 8011d8e:	9303      	str	r3, [sp, #12]
 8011d90:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8011d94:	4283      	cmp	r3, r0
 8011d96:	d960      	bls.n	8011e5a <listen_message_reliably+0x116>
 8011d98:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8011d9c:	2102      	movs	r1, #2
 8011d9e:	2201      	movs	r2, #1
 8011da0:	f001 f9ba 	bl	8013118 <uxr_stream_id>
 8011da4:	00e4      	lsls	r4, r4, #3
 8011da6:	f104 0520 	add.w	r5, r4, #32
 8011daa:	4445      	add	r5, r8
 8011dac:	4601      	mov	r1, r0
 8011dae:	463b      	mov	r3, r7
 8011db0:	464a      	mov	r2, r9
 8011db2:	4628      	mov	r0, r5
 8011db4:	9109      	str	r1, [sp, #36]	@ 0x24
 8011db6:	f006 fcd1 	bl	801875c <uxr_update_output_stream_heartbeat_timestamp>
 8011dba:	eb08 0304 	add.w	r3, r8, r4
 8011dbe:	2800      	cmp	r0, #0
 8011dc0:	d0da      	beq.n	8011d78 <listen_message_reliably+0x34>
 8011dc2:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011dc6:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 8011dca:	9304      	str	r3, [sp, #16]
 8011dcc:	4640      	mov	r0, r8
 8011dce:	f000 fcd9 	bl	8012784 <uxr_session_header_offset>
 8011dd2:	3501      	adds	r5, #1
 8011dd4:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8011dd8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8011ddc:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8011de0:	2300      	movs	r3, #0
 8011de2:	2211      	movs	r2, #17
 8011de4:	9000      	str	r0, [sp, #0]
 8011de6:	a90c      	add	r1, sp, #48	@ 0x30
 8011de8:	4650      	mov	r0, sl
 8011dea:	f7fa f865 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 8011dee:	2300      	movs	r3, #0
 8011df0:	2205      	movs	r2, #5
 8011df2:	210b      	movs	r1, #11
 8011df4:	4650      	mov	r0, sl
 8011df6:	f001 fac7 	bl	8013388 <uxr_buffer_submessage_header>
 8011dfa:	8968      	ldrh	r0, [r5, #10]
 8011dfc:	2101      	movs	r1, #1
 8011dfe:	f006 fd6f 	bl	80188e0 <uxr_seq_num_add>
 8011e02:	892b      	ldrh	r3, [r5, #8]
 8011e04:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8011e08:	4602      	mov	r2, r0
 8011e0a:	9b04      	ldr	r3, [sp, #16]
 8011e0c:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8011e10:	a90a      	add	r1, sp, #40	@ 0x28
 8011e12:	4650      	mov	r0, sl
 8011e14:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8011e18:	f002 fcb0 	bl	801477c <uxr_serialize_HEARTBEAT_Payload>
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	4611      	mov	r1, r2
 8011e20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011e22:	4640      	mov	r0, r8
 8011e24:	f000 fc58 	bl	80126d8 <uxr_stamp_session_header>
 8011e28:	4650      	mov	r0, sl
 8011e2a:	f7fa f883 	bl	800bf34 <ucdr_buffer_length>
 8011e2e:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8011e32:	4602      	mov	r2, r0
 8011e34:	a90c      	add	r1, sp, #48	@ 0x30
 8011e36:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011e3a:	4444      	add	r4, r8
 8011e3c:	47a8      	blx	r5
 8011e3e:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8011e42:	9903      	ldr	r1, [sp, #12]
 8011e44:	455a      	cmp	r2, fp
 8011e46:	f106 0601 	add.w	r6, r6, #1
 8011e4a:	eb73 0101 	sbcs.w	r1, r3, r1
 8011e4e:	b2f0      	uxtb	r0, r6
 8011e50:	db9c      	blt.n	8011d8c <listen_message_reliably+0x48>
 8011e52:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8011e56:	4283      	cmp	r3, r0
 8011e58:	d89e      	bhi.n	8011d98 <listen_message_reliably+0x54>
 8011e5a:	9a03      	ldr	r2, [sp, #12]
 8011e5c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011e60:	429a      	cmp	r2, r3
 8011e62:	bf08      	it	eq
 8011e64:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 8011e68:	d01e      	beq.n	8011ea8 <listen_message_reliably+0x164>
 8011e6a:	ebab 0309 	sub.w	r3, fp, r9
 8011e6e:	9905      	ldr	r1, [sp, #20]
 8011e70:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	bf08      	it	eq
 8011e78:	2301      	moveq	r3, #1
 8011e7a:	4299      	cmp	r1, r3
 8011e7c:	bfa8      	it	ge
 8011e7e:	4619      	movge	r1, r3
 8011e80:	6894      	ldr	r4, [r2, #8]
 8011e82:	6810      	ldr	r0, [r2, #0]
 8011e84:	4689      	mov	r9, r1
 8011e86:	460b      	mov	r3, r1
 8011e88:	aa08      	add	r2, sp, #32
 8011e8a:	a907      	add	r1, sp, #28
 8011e8c:	47a0      	blx	r4
 8011e8e:	b968      	cbnz	r0, 8011eac <listen_message_reliably+0x168>
 8011e90:	9b05      	ldr	r3, [sp, #20]
 8011e92:	eba3 0309 	sub.w	r3, r3, r9
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	9305      	str	r3, [sp, #20]
 8011e9a:	f73f af5c 	bgt.w	8011d56 <listen_message_reliably+0x12>
 8011e9e:	4604      	mov	r4, r0
 8011ea0:	4620      	mov	r0, r4
 8011ea2:	b01d      	add	sp, #116	@ 0x74
 8011ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ea8:	9b05      	ldr	r3, [sp, #20]
 8011eaa:	e7e0      	b.n	8011e6e <listen_message_reliably+0x12a>
 8011eac:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011eb0:	4604      	mov	r4, r0
 8011eb2:	a80c      	add	r0, sp, #48	@ 0x30
 8011eb4:	f7fa f812 	bl	800bedc <ucdr_init_buffer>
 8011eb8:	2500      	movs	r5, #0
 8011eba:	f10d 031a 	add.w	r3, sp, #26
 8011ebe:	aa06      	add	r2, sp, #24
 8011ec0:	a90c      	add	r1, sp, #48	@ 0x30
 8011ec2:	4640      	mov	r0, r8
 8011ec4:	f88d 5018 	strb.w	r5, [sp, #24]
 8011ec8:	f000 fc1a 	bl	8012700 <uxr_read_session_header>
 8011ecc:	b918      	cbnz	r0, 8011ed6 <listen_message_reliably+0x192>
 8011ece:	4620      	mov	r0, r4
 8011ed0:	b01d      	add	sp, #116	@ 0x74
 8011ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ed6:	4629      	mov	r1, r5
 8011ed8:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8011edc:	f001 f946 	bl	801316c <uxr_stream_id_from_raw>
 8011ee0:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8011ee4:	2d01      	cmp	r5, #1
 8011ee6:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8011eea:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8011eee:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011ef2:	d04b      	beq.n	8011f8c <listen_message_reliably+0x248>
 8011ef4:	2d02      	cmp	r5, #2
 8011ef6:	d00f      	beq.n	8011f18 <listen_message_reliably+0x1d4>
 8011ef8:	2d00      	cmp	r5, #0
 8011efa:	d1e8      	bne.n	8011ece <listen_message_reliably+0x18a>
 8011efc:	4629      	mov	r1, r5
 8011efe:	4628      	mov	r0, r5
 8011f00:	f001 f934 	bl	801316c <uxr_stream_id_from_raw>
 8011f04:	a90c      	add	r1, sp, #48	@ 0x30
 8011f06:	4602      	mov	r2, r0
 8011f08:	4640      	mov	r0, r8
 8011f0a:	920a      	str	r2, [sp, #40]	@ 0x28
 8011f0c:	f7ff fd92 	bl	8011a34 <read_submessage_list>
 8011f10:	4620      	mov	r0, r4
 8011f12:	b01d      	add	sp, #116	@ 0x74
 8011f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f18:	4631      	mov	r1, r6
 8011f1a:	f108 0008 	add.w	r0, r8, #8
 8011f1e:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 8011f22:	f001 fa11 	bl	8013348 <uxr_get_input_reliable_stream>
 8011f26:	4607      	mov	r7, r0
 8011f28:	b338      	cbz	r0, 8011f7a <listen_message_reliably+0x236>
 8011f2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011f2c:	9203      	str	r2, [sp, #12]
 8011f2e:	a80c      	add	r0, sp, #48	@ 0x30
 8011f30:	f7fa f804 	bl	800bf3c <ucdr_buffer_remaining>
 8011f34:	4603      	mov	r3, r0
 8011f36:	f10d 0019 	add.w	r0, sp, #25
 8011f3a:	9000      	str	r0, [sp, #0]
 8011f3c:	9a03      	ldr	r2, [sp, #12]
 8011f3e:	4651      	mov	r1, sl
 8011f40:	4638      	mov	r0, r7
 8011f42:	f006 f821 	bl	8017f88 <uxr_receive_reliable_message>
 8011f46:	b1c0      	cbz	r0, 8011f7a <listen_message_reliably+0x236>
 8011f48:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011f4c:	b393      	cbz	r3, 8011fb4 <listen_message_reliably+0x270>
 8011f4e:	ad14      	add	r5, sp, #80	@ 0x50
 8011f50:	f04f 0a02 	mov.w	sl, #2
 8011f54:	e00a      	b.n	8011f6c <listen_message_reliably+0x228>
 8011f56:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 8011f5a:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 8011f5e:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8011f62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011f64:	4629      	mov	r1, r5
 8011f66:	4640      	mov	r0, r8
 8011f68:	f7ff fd64 	bl	8011a34 <read_submessage_list>
 8011f6c:	2204      	movs	r2, #4
 8011f6e:	4629      	mov	r1, r5
 8011f70:	4638      	mov	r0, r7
 8011f72:	f006 f889 	bl	8018088 <uxr_next_input_reliable_buffer_available>
 8011f76:	2800      	cmp	r0, #0
 8011f78:	d1ed      	bne.n	8011f56 <listen_message_reliably+0x212>
 8011f7a:	4640      	mov	r0, r8
 8011f7c:	4632      	mov	r2, r6
 8011f7e:	4649      	mov	r1, r9
 8011f80:	f7ff fbd4 	bl	801172c <write_submessage_acknack.isra.0>
 8011f84:	4620      	mov	r0, r4
 8011f86:	b01d      	add	sp, #116	@ 0x74
 8011f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f8c:	4631      	mov	r1, r6
 8011f8e:	f108 0008 	add.w	r0, r8, #8
 8011f92:	f001 f9cf 	bl	8013334 <uxr_get_input_best_effort_stream>
 8011f96:	2800      	cmp	r0, #0
 8011f98:	d099      	beq.n	8011ece <listen_message_reliably+0x18a>
 8011f9a:	4651      	mov	r1, sl
 8011f9c:	f005 ff60 	bl	8017e60 <uxr_receive_best_effort_message>
 8011fa0:	2800      	cmp	r0, #0
 8011fa2:	d094      	beq.n	8011ece <listen_message_reliably+0x18a>
 8011fa4:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011fa8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011faa:	a90c      	add	r1, sp, #48	@ 0x30
 8011fac:	4640      	mov	r0, r8
 8011fae:	f7ff fd41 	bl	8011a34 <read_submessage_list>
 8011fb2:	e78c      	b.n	8011ece <listen_message_reliably+0x18a>
 8011fb4:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011fb8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011fba:	a90c      	add	r1, sp, #48	@ 0x30
 8011fbc:	4640      	mov	r0, r8
 8011fbe:	f7ff fd39 	bl	8011a34 <read_submessage_list>
 8011fc2:	e7c4      	b.n	8011f4e <listen_message_reliably+0x20a>

08011fc4 <uxr_run_session_timeout>:
 8011fc4:	b570      	push	{r4, r5, r6, lr}
 8011fc6:	4604      	mov	r4, r0
 8011fc8:	460d      	mov	r5, r1
 8011fca:	f001 fa23 	bl	8013414 <uxr_millis>
 8011fce:	4606      	mov	r6, r0
 8011fd0:	4620      	mov	r0, r4
 8011fd2:	f7ff fc71 	bl	80118b8 <uxr_flash_output_streams>
 8011fd6:	4629      	mov	r1, r5
 8011fd8:	4620      	mov	r0, r4
 8011fda:	f7ff feb3 	bl	8011d44 <listen_message_reliably>
 8011fde:	f001 fa19 	bl	8013414 <uxr_millis>
 8011fe2:	1b83      	subs	r3, r0, r6
 8011fe4:	1ae9      	subs	r1, r5, r3
 8011fe6:	2900      	cmp	r1, #0
 8011fe8:	dcf6      	bgt.n	8011fd8 <uxr_run_session_timeout+0x14>
 8011fea:	f104 0008 	add.w	r0, r4, #8
 8011fee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011ff2:	f001 b9b3 	b.w	801335c <uxr_output_streams_confirmed>
 8011ff6:	bf00      	nop

08011ff8 <uxr_run_session_until_data>:
 8011ff8:	b570      	push	{r4, r5, r6, lr}
 8011ffa:	4604      	mov	r4, r0
 8011ffc:	460d      	mov	r5, r1
 8011ffe:	f001 fa09 	bl	8013414 <uxr_millis>
 8012002:	4606      	mov	r6, r0
 8012004:	4620      	mov	r0, r4
 8012006:	f7ff fc57 	bl	80118b8 <uxr_flash_output_streams>
 801200a:	2300      	movs	r3, #0
 801200c:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8012010:	4629      	mov	r1, r5
 8012012:	e005      	b.n	8012020 <uxr_run_session_until_data+0x28>
 8012014:	f001 f9fe 	bl	8013414 <uxr_millis>
 8012018:	1b83      	subs	r3, r0, r6
 801201a:	1ae9      	subs	r1, r5, r3
 801201c:	2900      	cmp	r1, #0
 801201e:	dd07      	ble.n	8012030 <uxr_run_session_until_data+0x38>
 8012020:	4620      	mov	r0, r4
 8012022:	f7ff fe8f 	bl	8011d44 <listen_message_reliably>
 8012026:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 801202a:	2800      	cmp	r0, #0
 801202c:	d0f2      	beq.n	8012014 <uxr_run_session_until_data+0x1c>
 801202e:	bd70      	pop	{r4, r5, r6, pc}
 8012030:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8012034:	bd70      	pop	{r4, r5, r6, pc}
 8012036:	bf00      	nop

08012038 <uxr_run_session_until_confirm_delivery>:
 8012038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801203c:	4606      	mov	r6, r0
 801203e:	460d      	mov	r5, r1
 8012040:	f001 f9e8 	bl	8013414 <uxr_millis>
 8012044:	4607      	mov	r7, r0
 8012046:	4630      	mov	r0, r6
 8012048:	f7ff fc36 	bl	80118b8 <uxr_flash_output_streams>
 801204c:	2d00      	cmp	r5, #0
 801204e:	f106 0808 	add.w	r8, r6, #8
 8012052:	bfa8      	it	ge
 8012054:	462c      	movge	r4, r5
 8012056:	da07      	bge.n	8012068 <uxr_run_session_until_confirm_delivery+0x30>
 8012058:	e00e      	b.n	8012078 <uxr_run_session_until_confirm_delivery+0x40>
 801205a:	f7ff fe73 	bl	8011d44 <listen_message_reliably>
 801205e:	f001 f9d9 	bl	8013414 <uxr_millis>
 8012062:	1bc3      	subs	r3, r0, r7
 8012064:	1aec      	subs	r4, r5, r3
 8012066:	d407      	bmi.n	8012078 <uxr_run_session_until_confirm_delivery+0x40>
 8012068:	4640      	mov	r0, r8
 801206a:	f001 f977 	bl	801335c <uxr_output_streams_confirmed>
 801206e:	4603      	mov	r3, r0
 8012070:	4621      	mov	r1, r4
 8012072:	4630      	mov	r0, r6
 8012074:	2b00      	cmp	r3, #0
 8012076:	d0f0      	beq.n	801205a <uxr_run_session_until_confirm_delivery+0x22>
 8012078:	4640      	mov	r0, r8
 801207a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801207e:	f001 b96d 	b.w	801335c <uxr_output_streams_confirmed>
 8012082:	bf00      	nop

08012084 <uxr_run_session_until_all_status>:
 8012084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012088:	9c08      	ldr	r4, [sp, #32]
 801208a:	4606      	mov	r6, r0
 801208c:	460f      	mov	r7, r1
 801208e:	4691      	mov	r9, r2
 8012090:	461d      	mov	r5, r3
 8012092:	f7ff fc11 	bl	80118b8 <uxr_flash_output_streams>
 8012096:	b124      	cbz	r4, 80120a2 <uxr_run_session_until_all_status+0x1e>
 8012098:	4622      	mov	r2, r4
 801209a:	21ff      	movs	r1, #255	@ 0xff
 801209c:	4628      	mov	r0, r5
 801209e:	f007 fc89 	bl	80199b4 <memset>
 80120a2:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 80120a6:	67f4      	str	r4, [r6, #124]	@ 0x7c
 80120a8:	f001 f9b4 	bl	8013414 <uxr_millis>
 80120ac:	3d01      	subs	r5, #1
 80120ae:	f1a9 0902 	sub.w	r9, r9, #2
 80120b2:	4680      	mov	r8, r0
 80120b4:	4639      	mov	r1, r7
 80120b6:	4630      	mov	r0, r6
 80120b8:	f7ff fe44 	bl	8011d44 <listen_message_reliably>
 80120bc:	f001 f9aa 	bl	8013414 <uxr_millis>
 80120c0:	eba0 0008 	sub.w	r0, r0, r8
 80120c4:	1a39      	subs	r1, r7, r0
 80120c6:	b344      	cbz	r4, 801211a <uxr_run_session_until_all_status+0x96>
 80120c8:	4628      	mov	r0, r5
 80120ca:	46ac      	mov	ip, r5
 80120cc:	2301      	movs	r3, #1
 80120ce:	e002      	b.n	80120d6 <uxr_run_session_until_all_status+0x52>
 80120d0:	42a3      	cmp	r3, r4
 80120d2:	d20d      	bcs.n	80120f0 <uxr_run_session_until_all_status+0x6c>
 80120d4:	3301      	adds	r3, #1
 80120d6:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 80120da:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 80120de:	d1f7      	bne.n	80120d0 <uxr_run_session_until_all_status+0x4c>
 80120e0:	42a3      	cmp	r3, r4
 80120e2:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 80120e6:	d213      	bcs.n	8012110 <uxr_run_session_until_all_status+0x8c>
 80120e8:	2a00      	cmp	r2, #0
 80120ea:	d0f3      	beq.n	80120d4 <uxr_run_session_until_all_status+0x50>
 80120ec:	2900      	cmp	r1, #0
 80120ee:	dce2      	bgt.n	80120b6 <uxr_run_session_until_all_status+0x32>
 80120f0:	2300      	movs	r3, #0
 80120f2:	67f3      	str	r3, [r6, #124]	@ 0x7c
 80120f4:	442c      	add	r4, r5
 80120f6:	e001      	b.n	80120fc <uxr_run_session_until_all_status+0x78>
 80120f8:	2b01      	cmp	r3, #1
 80120fa:	d812      	bhi.n	8012122 <uxr_run_session_until_all_status+0x9e>
 80120fc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8012100:	4284      	cmp	r4, r0
 8012102:	d1f9      	bne.n	80120f8 <uxr_run_session_until_all_status+0x74>
 8012104:	2b01      	cmp	r3, #1
 8012106:	bf8c      	ite	hi
 8012108:	2000      	movhi	r0, #0
 801210a:	2001      	movls	r0, #1
 801210c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012110:	2900      	cmp	r1, #0
 8012112:	dded      	ble.n	80120f0 <uxr_run_session_until_all_status+0x6c>
 8012114:	2a00      	cmp	r2, #0
 8012116:	d1ce      	bne.n	80120b6 <uxr_run_session_until_all_status+0x32>
 8012118:	e7ea      	b.n	80120f0 <uxr_run_session_until_all_status+0x6c>
 801211a:	67f4      	str	r4, [r6, #124]	@ 0x7c
 801211c:	2001      	movs	r0, #1
 801211e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012122:	2000      	movs	r0, #0
 8012124:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08012128 <uxr_run_session_until_pong>:
 8012128:	b570      	push	{r4, r5, r6, lr}
 801212a:	4604      	mov	r4, r0
 801212c:	460d      	mov	r5, r1
 801212e:	f001 f971 	bl	8013414 <uxr_millis>
 8012132:	4606      	mov	r6, r0
 8012134:	4620      	mov	r0, r4
 8012136:	f7ff fbbf 	bl	80118b8 <uxr_flash_output_streams>
 801213a:	2300      	movs	r3, #0
 801213c:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
 8012140:	4629      	mov	r1, r5
 8012142:	e005      	b.n	8012150 <uxr_run_session_until_pong+0x28>
 8012144:	f001 f966 	bl	8013414 <uxr_millis>
 8012148:	1b83      	subs	r3, r0, r6
 801214a:	1ae9      	subs	r1, r5, r3
 801214c:	2900      	cmp	r1, #0
 801214e:	dd0c      	ble.n	801216a <uxr_run_session_until_pong+0x42>
 8012150:	4620      	mov	r0, r4
 8012152:	f7ff fdf7 	bl	8011d44 <listen_message_reliably>
 8012156:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 801215a:	2800      	cmp	r0, #0
 801215c:	d0f2      	beq.n	8012144 <uxr_run_session_until_pong+0x1c>
 801215e:	f1a0 0001 	sub.w	r0, r0, #1
 8012162:	fab0 f080 	clz	r0, r0
 8012166:	0940      	lsrs	r0, r0, #5
 8012168:	bd70      	pop	{r4, r5, r6, pc}
 801216a:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 801216e:	f1a0 0001 	sub.w	r0, r0, #1
 8012172:	fab0 f080 	clz	r0, r0
 8012176:	0940      	lsrs	r0, r0, #5
 8012178:	bd70      	pop	{r4, r5, r6, pc}
 801217a:	bf00      	nop

0801217c <wait_session_status>:
 801217c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012180:	4604      	mov	r4, r0
 8012182:	b09d      	sub	sp, #116	@ 0x74
 8012184:	20ff      	movs	r0, #255	@ 0xff
 8012186:	7160      	strb	r0, [r4, #5]
 8012188:	9303      	str	r3, [sp, #12]
 801218a:	2b00      	cmp	r3, #0
 801218c:	f000 80b6 	beq.w	80122fc <wait_session_status+0x180>
 8012190:	468a      	mov	sl, r1
 8012192:	4691      	mov	r9, r2
 8012194:	f04f 0b00 	mov.w	fp, #0
 8012198:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801219a:	464a      	mov	r2, r9
 801219c:	e9d3 0500 	ldrd	r0, r5, [r3]
 80121a0:	4651      	mov	r1, sl
 80121a2:	47a8      	blx	r5
 80121a4:	f001 f936 	bl	8013414 <uxr_millis>
 80121a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80121ac:	4605      	mov	r5, r0
 80121ae:	e009      	b.n	80121c4 <wait_session_status+0x48>
 80121b0:	f001 f930 	bl	8013414 <uxr_millis>
 80121b4:	1b40      	subs	r0, r0, r5
 80121b6:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	dd40      	ble.n	8012240 <wait_session_status+0xc4>
 80121be:	7960      	ldrb	r0, [r4, #5]
 80121c0:	28ff      	cmp	r0, #255	@ 0xff
 80121c2:	d145      	bne.n	8012250 <wait_session_status+0xd4>
 80121c4:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 80121c6:	a908      	add	r1, sp, #32
 80121c8:	6896      	ldr	r6, [r2, #8]
 80121ca:	6810      	ldr	r0, [r2, #0]
 80121cc:	aa09      	add	r2, sp, #36	@ 0x24
 80121ce:	47b0      	blx	r6
 80121d0:	2800      	cmp	r0, #0
 80121d2:	d0ed      	beq.n	80121b0 <wait_session_status+0x34>
 80121d4:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 80121d8:	a80c      	add	r0, sp, #48	@ 0x30
 80121da:	f7f9 fe7f 	bl	800bedc <ucdr_init_buffer>
 80121de:	2600      	movs	r6, #0
 80121e0:	f10d 031e 	add.w	r3, sp, #30
 80121e4:	aa07      	add	r2, sp, #28
 80121e6:	a90c      	add	r1, sp, #48	@ 0x30
 80121e8:	4620      	mov	r0, r4
 80121ea:	f88d 601c 	strb.w	r6, [sp, #28]
 80121ee:	f000 fa87 	bl	8012700 <uxr_read_session_header>
 80121f2:	2800      	cmp	r0, #0
 80121f4:	d0dc      	beq.n	80121b0 <wait_session_status+0x34>
 80121f6:	4631      	mov	r1, r6
 80121f8:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80121fc:	f000 ffb6 	bl	801316c <uxr_stream_id_from_raw>
 8012200:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8012204:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8012208:	9302      	str	r3, [sp, #8]
 801220a:	2f01      	cmp	r7, #1
 801220c:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8012210:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8012214:	d05c      	beq.n	80122d0 <wait_session_status+0x154>
 8012216:	2f02      	cmp	r7, #2
 8012218:	d020      	beq.n	801225c <wait_session_status+0xe0>
 801221a:	2f00      	cmp	r7, #0
 801221c:	d1c8      	bne.n	80121b0 <wait_session_status+0x34>
 801221e:	4639      	mov	r1, r7
 8012220:	4638      	mov	r0, r7
 8012222:	f000 ffa3 	bl	801316c <uxr_stream_id_from_raw>
 8012226:	a90c      	add	r1, sp, #48	@ 0x30
 8012228:	4602      	mov	r2, r0
 801222a:	900b      	str	r0, [sp, #44]	@ 0x2c
 801222c:	4620      	mov	r0, r4
 801222e:	f7ff fc01 	bl	8011a34 <read_submessage_list>
 8012232:	f001 f8ef 	bl	8013414 <uxr_millis>
 8012236:	1b40      	subs	r0, r0, r5
 8012238:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801223c:	2b00      	cmp	r3, #0
 801223e:	dcbe      	bgt.n	80121be <wait_session_status+0x42>
 8012240:	9b03      	ldr	r3, [sp, #12]
 8012242:	7960      	ldrb	r0, [r4, #5]
 8012244:	f10b 0b01 	add.w	fp, fp, #1
 8012248:	455b      	cmp	r3, fp
 801224a:	d001      	beq.n	8012250 <wait_session_status+0xd4>
 801224c:	28ff      	cmp	r0, #255	@ 0xff
 801224e:	d0a3      	beq.n	8012198 <wait_session_status+0x1c>
 8012250:	38ff      	subs	r0, #255	@ 0xff
 8012252:	bf18      	it	ne
 8012254:	2001      	movne	r0, #1
 8012256:	b01d      	add	sp, #116	@ 0x74
 8012258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801225c:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 8012260:	9304      	str	r3, [sp, #16]
 8012262:	4631      	mov	r1, r6
 8012264:	f104 0008 	add.w	r0, r4, #8
 8012268:	f001 f86e 	bl	8013348 <uxr_get_input_reliable_stream>
 801226c:	4680      	mov	r8, r0
 801226e:	b348      	cbz	r0, 80122c4 <wait_session_status+0x148>
 8012270:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012272:	9205      	str	r2, [sp, #20]
 8012274:	a80c      	add	r0, sp, #48	@ 0x30
 8012276:	f7f9 fe61 	bl	800bf3c <ucdr_buffer_remaining>
 801227a:	4603      	mov	r3, r0
 801227c:	f10d 001d 	add.w	r0, sp, #29
 8012280:	9000      	str	r0, [sp, #0]
 8012282:	9a05      	ldr	r2, [sp, #20]
 8012284:	9902      	ldr	r1, [sp, #8]
 8012286:	4640      	mov	r0, r8
 8012288:	f005 fe7e 	bl	8017f88 <uxr_receive_reliable_message>
 801228c:	b1d0      	cbz	r0, 80122c4 <wait_session_status+0x148>
 801228e:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d03a      	beq.n	801230c <wait_session_status+0x190>
 8012296:	9f04      	ldr	r7, [sp, #16]
 8012298:	e00a      	b.n	80122b0 <wait_session_status+0x134>
 801229a:	f04f 0302 	mov.w	r3, #2
 801229e:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 80122a2:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 80122a6:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 80122aa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80122ac:	f7ff fbc2 	bl	8011a34 <read_submessage_list>
 80122b0:	a914      	add	r1, sp, #80	@ 0x50
 80122b2:	2204      	movs	r2, #4
 80122b4:	4640      	mov	r0, r8
 80122b6:	f005 fee7 	bl	8018088 <uxr_next_input_reliable_buffer_available>
 80122ba:	4603      	mov	r3, r0
 80122bc:	a914      	add	r1, sp, #80	@ 0x50
 80122be:	4620      	mov	r0, r4
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d1ea      	bne.n	801229a <wait_session_status+0x11e>
 80122c4:	9904      	ldr	r1, [sp, #16]
 80122c6:	4632      	mov	r2, r6
 80122c8:	4620      	mov	r0, r4
 80122ca:	f7ff fa2f 	bl	801172c <write_submessage_acknack.isra.0>
 80122ce:	e76f      	b.n	80121b0 <wait_session_status+0x34>
 80122d0:	4631      	mov	r1, r6
 80122d2:	f104 0008 	add.w	r0, r4, #8
 80122d6:	f001 f82d 	bl	8013334 <uxr_get_input_best_effort_stream>
 80122da:	2800      	cmp	r0, #0
 80122dc:	f43f af68 	beq.w	80121b0 <wait_session_status+0x34>
 80122e0:	9902      	ldr	r1, [sp, #8]
 80122e2:	f005 fdbd 	bl	8017e60 <uxr_receive_best_effort_message>
 80122e6:	2800      	cmp	r0, #0
 80122e8:	f43f af62 	beq.w	80121b0 <wait_session_status+0x34>
 80122ec:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 80122f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80122f2:	a90c      	add	r1, sp, #48	@ 0x30
 80122f4:	4620      	mov	r0, r4
 80122f6:	f7ff fb9d 	bl	8011a34 <read_submessage_list>
 80122fa:	e759      	b.n	80121b0 <wait_session_status+0x34>
 80122fc:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80122fe:	e9d3 0400 	ldrd	r0, r4, [r3]
 8012302:	47a0      	blx	r4
 8012304:	2001      	movs	r0, #1
 8012306:	b01d      	add	sp, #116	@ 0x74
 8012308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801230c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8012310:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012312:	a90c      	add	r1, sp, #48	@ 0x30
 8012314:	4620      	mov	r0, r4
 8012316:	f7ff fb8d 	bl	8011a34 <read_submessage_list>
 801231a:	e7bc      	b.n	8012296 <wait_session_status+0x11a>

0801231c <uxr_delete_session_retries>:
 801231c:	b530      	push	{r4, r5, lr}
 801231e:	b08f      	sub	sp, #60	@ 0x3c
 8012320:	4604      	mov	r4, r0
 8012322:	460d      	mov	r5, r1
 8012324:	f000 fa2e 	bl	8012784 <uxr_session_header_offset>
 8012328:	2300      	movs	r3, #0
 801232a:	2210      	movs	r2, #16
 801232c:	9000      	str	r0, [sp, #0]
 801232e:	a902      	add	r1, sp, #8
 8012330:	a806      	add	r0, sp, #24
 8012332:	f7f9 fdc1 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 8012336:	a906      	add	r1, sp, #24
 8012338:	4620      	mov	r0, r4
 801233a:	f000 f973 	bl	8012624 <uxr_buffer_delete_session>
 801233e:	2200      	movs	r2, #0
 8012340:	4611      	mov	r1, r2
 8012342:	9b06      	ldr	r3, [sp, #24]
 8012344:	4620      	mov	r0, r4
 8012346:	f000 f9c7 	bl	80126d8 <uxr_stamp_session_header>
 801234a:	a806      	add	r0, sp, #24
 801234c:	f7f9 fdf2 	bl	800bf34 <ucdr_buffer_length>
 8012350:	462b      	mov	r3, r5
 8012352:	4602      	mov	r2, r0
 8012354:	a902      	add	r1, sp, #8
 8012356:	4620      	mov	r0, r4
 8012358:	f7ff ff10 	bl	801217c <wait_session_status>
 801235c:	b118      	cbz	r0, 8012366 <uxr_delete_session_retries+0x4a>
 801235e:	7960      	ldrb	r0, [r4, #5]
 8012360:	fab0 f080 	clz	r0, r0
 8012364:	0940      	lsrs	r0, r0, #5
 8012366:	b00f      	add	sp, #60	@ 0x3c
 8012368:	bd30      	pop	{r4, r5, pc}
 801236a:	bf00      	nop

0801236c <uxr_create_session>:
 801236c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012370:	f100 0b08 	add.w	fp, r0, #8
 8012374:	b0ab      	sub	sp, #172	@ 0xac
 8012376:	4604      	mov	r4, r0
 8012378:	4658      	mov	r0, fp
 801237a:	f000 ff2b 	bl	80131d4 <uxr_reset_stream_storage>
 801237e:	4620      	mov	r0, r4
 8012380:	f000 fa00 	bl	8012784 <uxr_session_header_offset>
 8012384:	2300      	movs	r3, #0
 8012386:	9000      	str	r0, [sp, #0]
 8012388:	221c      	movs	r2, #28
 801238a:	a90b      	add	r1, sp, #44	@ 0x2c
 801238c:	a812      	add	r0, sp, #72	@ 0x48
 801238e:	f7f9 fd93 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 8012392:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8012394:	8a1a      	ldrh	r2, [r3, #16]
 8012396:	3a04      	subs	r2, #4
 8012398:	b292      	uxth	r2, r2
 801239a:	a912      	add	r1, sp, #72	@ 0x48
 801239c:	4620      	mov	r0, r4
 801239e:	f000 f917 	bl	80125d0 <uxr_buffer_create_session>
 80123a2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80123a4:	4620      	mov	r0, r4
 80123a6:	f000 f983 	bl	80126b0 <uxr_stamp_create_session_header>
 80123aa:	a812      	add	r0, sp, #72	@ 0x48
 80123ac:	f7f9 fdc2 	bl	800bf34 <ucdr_buffer_length>
 80123b0:	23ff      	movs	r3, #255	@ 0xff
 80123b2:	7163      	strb	r3, [r4, #5]
 80123b4:	230a      	movs	r3, #10
 80123b6:	46da      	mov	sl, fp
 80123b8:	9303      	str	r3, [sp, #12]
 80123ba:	4683      	mov	fp, r0
 80123bc:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80123be:	465a      	mov	r2, fp
 80123c0:	e9d3 0500 	ldrd	r0, r5, [r3]
 80123c4:	a90b      	add	r1, sp, #44	@ 0x2c
 80123c6:	47a8      	blx	r5
 80123c8:	f001 f824 	bl	8013414 <uxr_millis>
 80123cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80123d0:	4605      	mov	r5, r0
 80123d2:	e009      	b.n	80123e8 <uxr_create_session+0x7c>
 80123d4:	f001 f81e 	bl	8013414 <uxr_millis>
 80123d8:	1b40      	subs	r0, r0, r5
 80123da:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 80123de:	2b00      	cmp	r3, #0
 80123e0:	7962      	ldrb	r2, [r4, #5]
 80123e2:	dd38      	ble.n	8012456 <uxr_create_session+0xea>
 80123e4:	2aff      	cmp	r2, #255	@ 0xff
 80123e6:	d13c      	bne.n	8012462 <uxr_create_session+0xf6>
 80123e8:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 80123ea:	a907      	add	r1, sp, #28
 80123ec:	6896      	ldr	r6, [r2, #8]
 80123ee:	6810      	ldr	r0, [r2, #0]
 80123f0:	aa08      	add	r2, sp, #32
 80123f2:	47b0      	blx	r6
 80123f4:	2800      	cmp	r0, #0
 80123f6:	d0ed      	beq.n	80123d4 <uxr_create_session+0x68>
 80123f8:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80123fc:	a81a      	add	r0, sp, #104	@ 0x68
 80123fe:	f7f9 fd6d 	bl	800bedc <ucdr_init_buffer>
 8012402:	2600      	movs	r6, #0
 8012404:	f10d 031a 	add.w	r3, sp, #26
 8012408:	aa06      	add	r2, sp, #24
 801240a:	a91a      	add	r1, sp, #104	@ 0x68
 801240c:	4620      	mov	r0, r4
 801240e:	f88d 6018 	strb.w	r6, [sp, #24]
 8012412:	f000 f975 	bl	8012700 <uxr_read_session_header>
 8012416:	2800      	cmp	r0, #0
 8012418:	d0dc      	beq.n	80123d4 <uxr_create_session+0x68>
 801241a:	4631      	mov	r1, r6
 801241c:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012420:	f000 fea4 	bl	801316c <uxr_stream_id_from_raw>
 8012424:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8012428:	2e01      	cmp	r6, #1
 801242a:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801242e:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 8012432:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8012436:	d053      	beq.n	80124e0 <uxr_create_session+0x174>
 8012438:	2e02      	cmp	r6, #2
 801243a:	d018      	beq.n	801246e <uxr_create_session+0x102>
 801243c:	2e00      	cmp	r6, #0
 801243e:	d1c9      	bne.n	80123d4 <uxr_create_session+0x68>
 8012440:	4631      	mov	r1, r6
 8012442:	4630      	mov	r0, r6
 8012444:	f000 fe92 	bl	801316c <uxr_stream_id_from_raw>
 8012448:	a91a      	add	r1, sp, #104	@ 0x68
 801244a:	4602      	mov	r2, r0
 801244c:	900a      	str	r0, [sp, #40]	@ 0x28
 801244e:	4620      	mov	r0, r4
 8012450:	f7ff faf0 	bl	8011a34 <read_submessage_list>
 8012454:	e7be      	b.n	80123d4 <uxr_create_session+0x68>
 8012456:	9b03      	ldr	r3, [sp, #12]
 8012458:	3b01      	subs	r3, #1
 801245a:	9303      	str	r3, [sp, #12]
 801245c:	d001      	beq.n	8012462 <uxr_create_session+0xf6>
 801245e:	2aff      	cmp	r2, #255	@ 0xff
 8012460:	d0ac      	beq.n	80123bc <uxr_create_session+0x50>
 8012462:	2a00      	cmp	r2, #0
 8012464:	d051      	beq.n	801250a <uxr_create_session+0x19e>
 8012466:	2000      	movs	r0, #0
 8012468:	b02b      	add	sp, #172	@ 0xac
 801246a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801246e:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8012472:	9304      	str	r3, [sp, #16]
 8012474:	4639      	mov	r1, r7
 8012476:	4650      	mov	r0, sl
 8012478:	f000 ff66 	bl	8013348 <uxr_get_input_reliable_stream>
 801247c:	4680      	mov	r8, r0
 801247e:	b348      	cbz	r0, 80124d4 <uxr_create_session+0x168>
 8012480:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012482:	9205      	str	r2, [sp, #20]
 8012484:	a81a      	add	r0, sp, #104	@ 0x68
 8012486:	f7f9 fd59 	bl	800bf3c <ucdr_buffer_remaining>
 801248a:	4603      	mov	r3, r0
 801248c:	f10d 0019 	add.w	r0, sp, #25
 8012490:	9000      	str	r0, [sp, #0]
 8012492:	9a05      	ldr	r2, [sp, #20]
 8012494:	4649      	mov	r1, r9
 8012496:	4640      	mov	r0, r8
 8012498:	f005 fd76 	bl	8017f88 <uxr_receive_reliable_message>
 801249c:	b1d0      	cbz	r0, 80124d4 <uxr_create_session+0x168>
 801249e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d038      	beq.n	8012518 <uxr_create_session+0x1ac>
 80124a6:	9e04      	ldr	r6, [sp, #16]
 80124a8:	e00a      	b.n	80124c0 <uxr_create_session+0x154>
 80124aa:	f04f 0302 	mov.w	r3, #2
 80124ae:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 80124b2:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 80124b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80124ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80124bc:	f7ff faba 	bl	8011a34 <read_submessage_list>
 80124c0:	a922      	add	r1, sp, #136	@ 0x88
 80124c2:	2204      	movs	r2, #4
 80124c4:	4640      	mov	r0, r8
 80124c6:	f005 fddf 	bl	8018088 <uxr_next_input_reliable_buffer_available>
 80124ca:	4603      	mov	r3, r0
 80124cc:	a922      	add	r1, sp, #136	@ 0x88
 80124ce:	4620      	mov	r0, r4
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d1ea      	bne.n	80124aa <uxr_create_session+0x13e>
 80124d4:	9904      	ldr	r1, [sp, #16]
 80124d6:	463a      	mov	r2, r7
 80124d8:	4620      	mov	r0, r4
 80124da:	f7ff f927 	bl	801172c <write_submessage_acknack.isra.0>
 80124de:	e779      	b.n	80123d4 <uxr_create_session+0x68>
 80124e0:	4639      	mov	r1, r7
 80124e2:	4650      	mov	r0, sl
 80124e4:	f000 ff26 	bl	8013334 <uxr_get_input_best_effort_stream>
 80124e8:	2800      	cmp	r0, #0
 80124ea:	f43f af73 	beq.w	80123d4 <uxr_create_session+0x68>
 80124ee:	4649      	mov	r1, r9
 80124f0:	f005 fcb6 	bl	8017e60 <uxr_receive_best_effort_message>
 80124f4:	2800      	cmp	r0, #0
 80124f6:	f43f af6d 	beq.w	80123d4 <uxr_create_session+0x68>
 80124fa:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 80124fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012500:	a91a      	add	r1, sp, #104	@ 0x68
 8012502:	4620      	mov	r0, r4
 8012504:	f7ff fa96 	bl	8011a34 <read_submessage_list>
 8012508:	e764      	b.n	80123d4 <uxr_create_session+0x68>
 801250a:	4650      	mov	r0, sl
 801250c:	f000 fe62 	bl	80131d4 <uxr_reset_stream_storage>
 8012510:	2001      	movs	r0, #1
 8012512:	b02b      	add	sp, #172	@ 0xac
 8012514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012518:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 801251c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801251e:	a91a      	add	r1, sp, #104	@ 0x68
 8012520:	4620      	mov	r0, r4
 8012522:	f7ff fa87 	bl	8011a34 <read_submessage_list>
 8012526:	e7be      	b.n	80124a6 <uxr_create_session+0x13a>

08012528 <uxr_prepare_stream_to_write_submessage>:
 8012528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801252c:	b082      	sub	sp, #8
 801252e:	4682      	mov	sl, r0
 8012530:	4610      	mov	r0, r2
 8012532:	4615      	mov	r5, r2
 8012534:	461e      	mov	r6, r3
 8012536:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 801253a:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 801253e:	9101      	str	r1, [sp, #4]
 8012540:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8012544:	f000 ff60 	bl	8013408 <uxr_submessage_padding>
 8012548:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801254c:	f105 0904 	add.w	r9, r5, #4
 8012550:	2b01      	cmp	r3, #1
 8012552:	4481      	add	r9, r0
 8012554:	d01d      	beq.n	8012592 <uxr_prepare_stream_to_write_submessage+0x6a>
 8012556:	2b02      	cmp	r3, #2
 8012558:	d116      	bne.n	8012588 <uxr_prepare_stream_to_write_submessage+0x60>
 801255a:	4621      	mov	r1, r4
 801255c:	f10a 0008 	add.w	r0, sl, #8
 8012560:	f000 fede 	bl	8013320 <uxr_get_output_reliable_stream>
 8012564:	4604      	mov	r4, r0
 8012566:	b158      	cbz	r0, 8012580 <uxr_prepare_stream_to_write_submessage+0x58>
 8012568:	4649      	mov	r1, r9
 801256a:	4632      	mov	r2, r6
 801256c:	f005 ff48 	bl	8018400 <uxr_prepare_reliable_buffer_to_write>
 8012570:	4604      	mov	r4, r0
 8012572:	b12c      	cbz	r4, 8012580 <uxr_prepare_stream_to_write_submessage+0x58>
 8012574:	4643      	mov	r3, r8
 8012576:	b2aa      	uxth	r2, r5
 8012578:	4639      	mov	r1, r7
 801257a:	4630      	mov	r0, r6
 801257c:	f000 ff04 	bl	8013388 <uxr_buffer_submessage_header>
 8012580:	4620      	mov	r0, r4
 8012582:	b002      	add	sp, #8
 8012584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012588:	2400      	movs	r4, #0
 801258a:	4620      	mov	r0, r4
 801258c:	b002      	add	sp, #8
 801258e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012592:	4621      	mov	r1, r4
 8012594:	f10a 0008 	add.w	r0, sl, #8
 8012598:	f000 feba 	bl	8013310 <uxr_get_output_best_effort_stream>
 801259c:	4604      	mov	r4, r0
 801259e:	2800      	cmp	r0, #0
 80125a0:	d0ee      	beq.n	8012580 <uxr_prepare_stream_to_write_submessage+0x58>
 80125a2:	4649      	mov	r1, r9
 80125a4:	4632      	mov	r2, r6
 80125a6:	f005 fe5b 	bl	8018260 <uxr_prepare_best_effort_buffer_to_write>
 80125aa:	4604      	mov	r4, r0
 80125ac:	e7e1      	b.n	8012572 <uxr_prepare_stream_to_write_submessage+0x4a>
 80125ae:	bf00      	nop

080125b0 <uxr_init_session_info>:
 80125b0:	0e13      	lsrs	r3, r2, #24
 80125b2:	7043      	strb	r3, [r0, #1]
 80125b4:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80125b8:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80125bc:	7001      	strb	r1, [r0, #0]
 80125be:	70c3      	strb	r3, [r0, #3]
 80125c0:	2109      	movs	r1, #9
 80125c2:	23ff      	movs	r3, #255	@ 0xff
 80125c4:	f880 c002 	strb.w	ip, [r0, #2]
 80125c8:	7102      	strb	r2, [r0, #4]
 80125ca:	80c1      	strh	r1, [r0, #6]
 80125cc:	7143      	strb	r3, [r0, #5]
 80125ce:	4770      	bx	lr

080125d0 <uxr_buffer_create_session>:
 80125d0:	b530      	push	{r4, r5, lr}
 80125d2:	b089      	sub	sp, #36	@ 0x24
 80125d4:	2300      	movs	r3, #0
 80125d6:	4d12      	ldr	r5, [pc, #72]	@ (8012620 <uxr_buffer_create_session+0x50>)
 80125d8:	9307      	str	r3, [sp, #28]
 80125da:	f8ad 201c 	strh.w	r2, [sp, #28]
 80125de:	2201      	movs	r2, #1
 80125e0:	9301      	str	r3, [sp, #4]
 80125e2:	80c2      	strh	r2, [r0, #6]
 80125e4:	f88d 2004 	strb.w	r2, [sp, #4]
 80125e8:	682a      	ldr	r2, [r5, #0]
 80125ea:	9200      	str	r2, [sp, #0]
 80125ec:	88aa      	ldrh	r2, [r5, #4]
 80125ee:	f8ad 2006 	strh.w	r2, [sp, #6]
 80125f2:	f8d0 2001 	ldr.w	r2, [r0, #1]
 80125f6:	9202      	str	r2, [sp, #8]
 80125f8:	460c      	mov	r4, r1
 80125fa:	7802      	ldrb	r2, [r0, #0]
 80125fc:	9303      	str	r3, [sp, #12]
 80125fe:	4619      	mov	r1, r3
 8012600:	f88d 200c 	strb.w	r2, [sp, #12]
 8012604:	4620      	mov	r0, r4
 8012606:	2210      	movs	r2, #16
 8012608:	e9cd 3304 	strd	r3, r3, [sp, #16]
 801260c:	9306      	str	r3, [sp, #24]
 801260e:	f000 febb 	bl	8013388 <uxr_buffer_submessage_header>
 8012612:	4669      	mov	r1, sp
 8012614:	4620      	mov	r0, r4
 8012616:	f001 feff 	bl	8014418 <uxr_serialize_CREATE_CLIENT_Payload>
 801261a:	b009      	add	sp, #36	@ 0x24
 801261c:	bd30      	pop	{r4, r5, pc}
 801261e:	bf00      	nop
 8012620:	0801a884 	.word	0x0801a884

08012624 <uxr_buffer_delete_session>:
 8012624:	b510      	push	{r4, lr}
 8012626:	4b0c      	ldr	r3, [pc, #48]	@ (8012658 <uxr_buffer_delete_session+0x34>)
 8012628:	b082      	sub	sp, #8
 801262a:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 801262e:	f8ad c006 	strh.w	ip, [sp, #6]
 8012632:	460c      	mov	r4, r1
 8012634:	2202      	movs	r2, #2
 8012636:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801263a:	80c2      	strh	r2, [r0, #6]
 801263c:	f8ad 3004 	strh.w	r3, [sp, #4]
 8012640:	2204      	movs	r2, #4
 8012642:	2300      	movs	r3, #0
 8012644:	2103      	movs	r1, #3
 8012646:	4620      	mov	r0, r4
 8012648:	f000 fe9e 	bl	8013388 <uxr_buffer_submessage_header>
 801264c:	a901      	add	r1, sp, #4
 801264e:	4620      	mov	r0, r4
 8012650:	f001 ff9c 	bl	801458c <uxr_serialize_DELETE_Payload>
 8012654:	b002      	add	sp, #8
 8012656:	bd10      	pop	{r4, pc}
 8012658:	0801a884 	.word	0x0801a884

0801265c <uxr_read_create_session_status>:
 801265c:	b510      	push	{r4, lr}
 801265e:	b088      	sub	sp, #32
 8012660:	4604      	mov	r4, r0
 8012662:	4608      	mov	r0, r1
 8012664:	a901      	add	r1, sp, #4
 8012666:	f001 ffa1 	bl	80145ac <uxr_deserialize_STATUS_AGENT_Payload>
 801266a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801266e:	7163      	strb	r3, [r4, #5]
 8012670:	b008      	add	sp, #32
 8012672:	bd10      	pop	{r4, pc}

08012674 <uxr_read_delete_session_status>:
 8012674:	b510      	push	{r4, lr}
 8012676:	4604      	mov	r4, r0
 8012678:	b084      	sub	sp, #16
 801267a:	4608      	mov	r0, r1
 801267c:	a902      	add	r1, sp, #8
 801267e:	f001 ffc5 	bl	801460c <uxr_deserialize_STATUS_Payload>
 8012682:	88e3      	ldrh	r3, [r4, #6]
 8012684:	2b02      	cmp	r3, #2
 8012686:	d001      	beq.n	801268c <uxr_read_delete_session_status+0x18>
 8012688:	b004      	add	sp, #16
 801268a:	bd10      	pop	{r4, pc}
 801268c:	f10d 000a 	add.w	r0, sp, #10
 8012690:	f7fe fd9e 	bl	80111d0 <uxr_object_id_from_raw>
 8012694:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8012698:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801269c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80126a0:	b29b      	uxth	r3, r3
 80126a2:	2b02      	cmp	r3, #2
 80126a4:	bf04      	itt	eq
 80126a6:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 80126aa:	7163      	strbeq	r3, [r4, #5]
 80126ac:	b004      	add	sp, #16
 80126ae:	bd10      	pop	{r4, pc}

080126b0 <uxr_stamp_create_session_header>:
 80126b0:	b510      	push	{r4, lr}
 80126b2:	2208      	movs	r2, #8
 80126b4:	b08a      	sub	sp, #40	@ 0x28
 80126b6:	4604      	mov	r4, r0
 80126b8:	eb0d 0002 	add.w	r0, sp, r2
 80126bc:	f7f9 fc0e 	bl	800bedc <ucdr_init_buffer>
 80126c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126c4:	9400      	str	r4, [sp, #0]
 80126c6:	2300      	movs	r3, #0
 80126c8:	461a      	mov	r2, r3
 80126ca:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80126ce:	a802      	add	r0, sp, #8
 80126d0:	f001 f854 	bl	801377c <uxr_serialize_message_header>
 80126d4:	b00a      	add	sp, #40	@ 0x28
 80126d6:	bd10      	pop	{r4, pc}

080126d8 <uxr_stamp_session_header>:
 80126d8:	b530      	push	{r4, r5, lr}
 80126da:	b08d      	sub	sp, #52	@ 0x34
 80126dc:	4604      	mov	r4, r0
 80126de:	460d      	mov	r5, r1
 80126e0:	9203      	str	r2, [sp, #12]
 80126e2:	4619      	mov	r1, r3
 80126e4:	a804      	add	r0, sp, #16
 80126e6:	2208      	movs	r2, #8
 80126e8:	f7f9 fbf8 	bl	800bedc <ucdr_init_buffer>
 80126ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126f0:	9b03      	ldr	r3, [sp, #12]
 80126f2:	9400      	str	r4, [sp, #0]
 80126f4:	462a      	mov	r2, r5
 80126f6:	a804      	add	r0, sp, #16
 80126f8:	f001 f840 	bl	801377c <uxr_serialize_message_header>
 80126fc:	b00d      	add	sp, #52	@ 0x34
 80126fe:	bd30      	pop	{r4, r5, pc}

08012700 <uxr_read_session_header>:
 8012700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012704:	4607      	mov	r7, r0
 8012706:	b084      	sub	sp, #16
 8012708:	4608      	mov	r0, r1
 801270a:	460c      	mov	r4, r1
 801270c:	4615      	mov	r5, r2
 801270e:	461e      	mov	r6, r3
 8012710:	f7f9 fc14 	bl	800bf3c <ucdr_buffer_remaining>
 8012714:	2808      	cmp	r0, #8
 8012716:	d803      	bhi.n	8012720 <uxr_read_session_header+0x20>
 8012718:	2000      	movs	r0, #0
 801271a:	b004      	add	sp, #16
 801271c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012720:	f10d 080c 	add.w	r8, sp, #12
 8012724:	4633      	mov	r3, r6
 8012726:	462a      	mov	r2, r5
 8012728:	f8cd 8000 	str.w	r8, [sp]
 801272c:	4620      	mov	r0, r4
 801272e:	f10d 010b 	add.w	r1, sp, #11
 8012732:	f001 f841 	bl	80137b8 <uxr_deserialize_message_header>
 8012736:	783a      	ldrb	r2, [r7, #0]
 8012738:	f89d 300b 	ldrb.w	r3, [sp, #11]
 801273c:	4293      	cmp	r3, r2
 801273e:	d1eb      	bne.n	8012718 <uxr_read_session_header+0x18>
 8012740:	061b      	lsls	r3, r3, #24
 8012742:	d41c      	bmi.n	801277e <uxr_read_session_header+0x7e>
 8012744:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8012748:	787b      	ldrb	r3, [r7, #1]
 801274a:	429a      	cmp	r2, r3
 801274c:	d003      	beq.n	8012756 <uxr_read_session_header+0x56>
 801274e:	2001      	movs	r0, #1
 8012750:	f080 0001 	eor.w	r0, r0, #1
 8012754:	e7e1      	b.n	801271a <uxr_read_session_header+0x1a>
 8012756:	f89d 200d 	ldrb.w	r2, [sp, #13]
 801275a:	78bb      	ldrb	r3, [r7, #2]
 801275c:	429a      	cmp	r2, r3
 801275e:	f107 0102 	add.w	r1, r7, #2
 8012762:	d1f4      	bne.n	801274e <uxr_read_session_header+0x4e>
 8012764:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8012768:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801276c:	429a      	cmp	r2, r3
 801276e:	d1ee      	bne.n	801274e <uxr_read_session_header+0x4e>
 8012770:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8012774:	784b      	ldrb	r3, [r1, #1]
 8012776:	429a      	cmp	r2, r3
 8012778:	d1e9      	bne.n	801274e <uxr_read_session_header+0x4e>
 801277a:	2000      	movs	r0, #0
 801277c:	e7e8      	b.n	8012750 <uxr_read_session_header+0x50>
 801277e:	2001      	movs	r0, #1
 8012780:	e7cb      	b.n	801271a <uxr_read_session_header+0x1a>
 8012782:	bf00      	nop

08012784 <uxr_session_header_offset>:
 8012784:	f990 3000 	ldrsb.w	r3, [r0]
 8012788:	2b00      	cmp	r3, #0
 801278a:	bfac      	ite	ge
 801278c:	2008      	movge	r0, #8
 801278e:	2004      	movlt	r0, #4
 8012790:	4770      	bx	lr
 8012792:	bf00      	nop

08012794 <uxr_init_base_object_request>:
 8012794:	b510      	push	{r4, lr}
 8012796:	88c3      	ldrh	r3, [r0, #6]
 8012798:	b082      	sub	sp, #8
 801279a:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 801279e:	9101      	str	r1, [sp, #4]
 80127a0:	f1a3 010a 	sub.w	r1, r3, #10
 80127a4:	b289      	uxth	r1, r1
 80127a6:	42a1      	cmp	r1, r4
 80127a8:	d80e      	bhi.n	80127c8 <uxr_init_base_object_request+0x34>
 80127aa:	3301      	adds	r3, #1
 80127ac:	b29c      	uxth	r4, r3
 80127ae:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80127b2:	b2db      	uxtb	r3, r3
 80127b4:	80c4      	strh	r4, [r0, #6]
 80127b6:	9801      	ldr	r0, [sp, #4]
 80127b8:	7011      	strb	r1, [r2, #0]
 80127ba:	7053      	strb	r3, [r2, #1]
 80127bc:	1c91      	adds	r1, r2, #2
 80127be:	f7fe fd1b 	bl	80111f8 <uxr_object_id_to_raw>
 80127c2:	4620      	mov	r0, r4
 80127c4:	b002      	add	sp, #8
 80127c6:	bd10      	pop	{r4, pc}
 80127c8:	230a      	movs	r3, #10
 80127ca:	2100      	movs	r1, #0
 80127cc:	461c      	mov	r4, r3
 80127ce:	e7f1      	b.n	80127b4 <uxr_init_base_object_request+0x20>

080127d0 <uxr_parse_base_object_request>:
 80127d0:	b570      	push	{r4, r5, r6, lr}
 80127d2:	4604      	mov	r4, r0
 80127d4:	3002      	adds	r0, #2
 80127d6:	460d      	mov	r5, r1
 80127d8:	4616      	mov	r6, r2
 80127da:	f7fe fcf9 	bl	80111d0 <uxr_object_id_from_raw>
 80127de:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80127e2:	8028      	strh	r0, [r5, #0]
 80127e4:	806b      	strh	r3, [r5, #2]
 80127e6:	7822      	ldrb	r2, [r4, #0]
 80127e8:	7863      	ldrb	r3, [r4, #1]
 80127ea:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80127ee:	8033      	strh	r3, [r6, #0]
 80127f0:	bd70      	pop	{r4, r5, r6, pc}
 80127f2:	bf00      	nop

080127f4 <uxr_init_framing_io>:
 80127f4:	2300      	movs	r3, #0
 80127f6:	7041      	strb	r1, [r0, #1]
 80127f8:	7003      	strb	r3, [r0, #0]
 80127fa:	8583      	strh	r3, [r0, #44]	@ 0x2c
 80127fc:	4770      	bx	lr
 80127fe:	bf00      	nop

08012800 <uxr_write_framed_msg>:
 8012800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012804:	4617      	mov	r7, r2
 8012806:	7842      	ldrb	r2, [r0, #1]
 8012808:	b083      	sub	sp, #12
 801280a:	460e      	mov	r6, r1
 801280c:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 8012810:	469a      	mov	sl, r3
 8012812:	2901      	cmp	r1, #1
 8012814:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 8012818:	4604      	mov	r4, r0
 801281a:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 801281e:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 8012822:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 8012826:	f240 8137 	bls.w	8012a98 <uxr_write_framed_msg+0x298>
 801282a:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 801282e:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 8012832:	2901      	cmp	r1, #1
 8012834:	f04f 0202 	mov.w	r2, #2
 8012838:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801283c:	f240 808f 	bls.w	801295e <uxr_write_framed_msg+0x15e>
 8012840:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012842:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 8012846:	b2dd      	uxtb	r5, r3
 8012848:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 801284c:	2203      	movs	r2, #3
 801284e:	2901      	cmp	r1, #1
 8012850:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012854:	f240 809a 	bls.w	801298c <uxr_write_framed_msg+0x18c>
 8012858:	18a1      	adds	r1, r4, r2
 801285a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801285c:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 8012860:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8012864:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8012868:	3201      	adds	r2, #1
 801286a:	2801      	cmp	r0, #1
 801286c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012870:	f240 80a0 	bls.w	80129b4 <uxr_write_framed_msg+0x1b4>
 8012874:	18a0      	adds	r0, r4, r2
 8012876:	3201      	adds	r2, #1
 8012878:	b2d2      	uxtb	r2, r2
 801287a:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801287e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012882:	2b00      	cmp	r3, #0
 8012884:	f000 80a9 	beq.w	80129da <uxr_write_framed_msg+0x1da>
 8012888:	f04f 0900 	mov.w	r9, #0
 801288c:	46c8      	mov	r8, r9
 801288e:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8012892:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8012896:	2901      	cmp	r1, #1
 8012898:	f240 80c3 	bls.w	8012a22 <uxr_write_framed_msg+0x222>
 801289c:	2a29      	cmp	r2, #41	@ 0x29
 801289e:	f200 809f 	bhi.w	80129e0 <uxr_write_framed_msg+0x1e0>
 80128a2:	18a1      	adds	r1, r4, r2
 80128a4:	3201      	adds	r2, #1
 80128a6:	b2d2      	uxtb	r2, r2
 80128a8:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 80128ac:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80128b0:	ea89 0303 	eor.w	r3, r9, r3
 80128b4:	498c      	ldr	r1, [pc, #560]	@ (8012ae8 <uxr_write_framed_msg+0x2e8>)
 80128b6:	b2db      	uxtb	r3, r3
 80128b8:	f108 0801 	add.w	r8, r8, #1
 80128bc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80128c0:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 80128c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80128c6:	4543      	cmp	r3, r8
 80128c8:	d8e1      	bhi.n	801288e <uxr_write_framed_msg+0x8e>
 80128ca:	ea4f 2319 	mov.w	r3, r9, lsr #8
 80128ce:	fa5f f889 	uxtb.w	r8, r9
 80128d2:	9301      	str	r3, [sp, #4]
 80128d4:	f04f 0900 	mov.w	r9, #0
 80128d8:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 80128dc:	fa5f f18a 	uxtb.w	r1, sl
 80128e0:	2901      	cmp	r1, #1
 80128e2:	d921      	bls.n	8012928 <uxr_write_framed_msg+0x128>
 80128e4:	2a29      	cmp	r2, #41	@ 0x29
 80128e6:	f240 80af 	bls.w	8012a48 <uxr_write_framed_msg+0x248>
 80128ea:	2500      	movs	r5, #0
 80128ec:	e000      	b.n	80128f0 <uxr_write_framed_msg+0xf0>
 80128ee:	b160      	cbz	r0, 801290a <uxr_write_framed_msg+0x10a>
 80128f0:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80128f4:	1b52      	subs	r2, r2, r5
 80128f6:	465b      	mov	r3, fp
 80128f8:	4421      	add	r1, r4
 80128fa:	4638      	mov	r0, r7
 80128fc:	47b0      	blx	r6
 80128fe:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8012902:	4405      	add	r5, r0
 8012904:	4295      	cmp	r5, r2
 8012906:	d3f2      	bcc.n	80128ee <uxr_write_framed_msg+0xee>
 8012908:	d003      	beq.n	8012912 <uxr_write_framed_msg+0x112>
 801290a:	2000      	movs	r0, #0
 801290c:	b003      	add	sp, #12
 801290e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012912:	fa5f f18a 	uxtb.w	r1, sl
 8012916:	f04f 0300 	mov.w	r3, #0
 801291a:	2901      	cmp	r1, #1
 801291c:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8012920:	f04f 0200 	mov.w	r2, #0
 8012924:	f200 8090 	bhi.w	8012a48 <uxr_write_framed_msg+0x248>
 8012928:	1c51      	adds	r1, r2, #1
 801292a:	b2c9      	uxtb	r1, r1
 801292c:	2929      	cmp	r1, #41	@ 0x29
 801292e:	d8dc      	bhi.n	80128ea <uxr_write_framed_msg+0xea>
 8012930:	18a5      	adds	r5, r4, r2
 8012932:	4421      	add	r1, r4
 8012934:	3202      	adds	r2, #2
 8012936:	f088 0820 	eor.w	r8, r8, #32
 801293a:	4648      	mov	r0, r9
 801293c:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 8012940:	b2d2      	uxtb	r2, r2
 8012942:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 8012946:	f04f 0901 	mov.w	r9, #1
 801294a:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 801294e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012952:	2800      	cmp	r0, #0
 8012954:	f040 8085 	bne.w	8012a62 <uxr_write_framed_msg+0x262>
 8012958:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801295c:	e7bc      	b.n	80128d8 <uxr_write_framed_msg+0xd8>
 801295e:	4611      	mov	r1, r2
 8012960:	f04f 0c03 	mov.w	ip, #3
 8012964:	2204      	movs	r2, #4
 8012966:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012968:	4421      	add	r1, r4
 801296a:	b2dd      	uxtb	r5, r3
 801296c:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 8012970:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 8012974:	44a4      	add	ip, r4
 8012976:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 801297a:	f080 0020 	eor.w	r0, r0, #32
 801297e:	2901      	cmp	r1, #1
 8012980:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 8012984:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012988:	f63f af66 	bhi.w	8012858 <uxr_write_framed_msg+0x58>
 801298c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801298e:	18a0      	adds	r0, r4, r2
 8012990:	f085 0520 	eor.w	r5, r5, #32
 8012994:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8012998:	f3c3 2107 	ubfx	r1, r3, #8, #8
 801299c:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 80129a0:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 80129a4:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 80129a8:	3202      	adds	r2, #2
 80129aa:	2801      	cmp	r0, #1
 80129ac:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80129b0:	f63f af60 	bhi.w	8012874 <uxr_write_framed_msg+0x74>
 80129b4:	1c50      	adds	r0, r2, #1
 80129b6:	18a5      	adds	r5, r4, r2
 80129b8:	fa54 f080 	uxtab	r0, r4, r0
 80129bc:	3202      	adds	r2, #2
 80129be:	f081 0120 	eor.w	r1, r1, #32
 80129c2:	b2d2      	uxtb	r2, r2
 80129c4:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 80129c8:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 80129cc:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 80129d0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	f47f af57 	bne.w	8012888 <uxr_write_framed_msg+0x88>
 80129da:	9301      	str	r3, [sp, #4]
 80129dc:	4698      	mov	r8, r3
 80129de:	e779      	b.n	80128d4 <uxr_write_framed_msg+0xd4>
 80129e0:	2500      	movs	r5, #0
 80129e2:	e001      	b.n	80129e8 <uxr_write_framed_msg+0x1e8>
 80129e4:	2800      	cmp	r0, #0
 80129e6:	d090      	beq.n	801290a <uxr_write_framed_msg+0x10a>
 80129e8:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80129ec:	1b52      	subs	r2, r2, r5
 80129ee:	465b      	mov	r3, fp
 80129f0:	4421      	add	r1, r4
 80129f2:	4638      	mov	r0, r7
 80129f4:	47b0      	blx	r6
 80129f6:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80129fa:	4405      	add	r5, r0
 80129fc:	4295      	cmp	r5, r2
 80129fe:	d3f1      	bcc.n	80129e4 <uxr_write_framed_msg+0x1e4>
 8012a00:	d183      	bne.n	801290a <uxr_write_framed_msg+0x10a>
 8012a02:	f04f 0300 	mov.w	r3, #0
 8012a06:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8012a0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a0c:	4543      	cmp	r3, r8
 8012a0e:	d964      	bls.n	8012ada <uxr_write_framed_msg+0x2da>
 8012a10:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8012a14:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8012a18:	2901      	cmp	r1, #1
 8012a1a:	f04f 0200 	mov.w	r2, #0
 8012a1e:	f63f af3d 	bhi.w	801289c <uxr_write_framed_msg+0x9c>
 8012a22:	1c51      	adds	r1, r2, #1
 8012a24:	b2c9      	uxtb	r1, r1
 8012a26:	2929      	cmp	r1, #41	@ 0x29
 8012a28:	d8da      	bhi.n	80129e0 <uxr_write_framed_msg+0x1e0>
 8012a2a:	18a0      	adds	r0, r4, r2
 8012a2c:	4421      	add	r1, r4
 8012a2e:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 8012a32:	3202      	adds	r2, #2
 8012a34:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 8012a38:	b2d2      	uxtb	r2, r2
 8012a3a:	f083 0020 	eor.w	r0, r3, #32
 8012a3e:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8012a42:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012a46:	e733      	b.n	80128b0 <uxr_write_framed_msg+0xb0>
 8012a48:	18a1      	adds	r1, r4, r2
 8012a4a:	3201      	adds	r2, #1
 8012a4c:	4648      	mov	r0, r9
 8012a4e:	b2d2      	uxtb	r2, r2
 8012a50:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8012a54:	f04f 0901 	mov.w	r9, #1
 8012a58:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012a5c:	2800      	cmp	r0, #0
 8012a5e:	f43f af7b 	beq.w	8012958 <uxr_write_framed_msg+0x158>
 8012a62:	2500      	movs	r5, #0
 8012a64:	e002      	b.n	8012a6c <uxr_write_framed_msg+0x26c>
 8012a66:	2800      	cmp	r0, #0
 8012a68:	f43f af4f 	beq.w	801290a <uxr_write_framed_msg+0x10a>
 8012a6c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8012a70:	1b52      	subs	r2, r2, r5
 8012a72:	465b      	mov	r3, fp
 8012a74:	4421      	add	r1, r4
 8012a76:	4638      	mov	r0, r7
 8012a78:	47b0      	blx	r6
 8012a7a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8012a7e:	4405      	add	r5, r0
 8012a80:	4295      	cmp	r5, r2
 8012a82:	d3f0      	bcc.n	8012a66 <uxr_write_framed_msg+0x266>
 8012a84:	f47f af41 	bne.w	801290a <uxr_write_framed_msg+0x10a>
 8012a88:	2300      	movs	r3, #0
 8012a8a:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8012a8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a90:	b298      	uxth	r0, r3
 8012a92:	b003      	add	sp, #12
 8012a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a98:	217d      	movs	r1, #125	@ 0x7d
 8012a9a:	f082 0220 	eor.w	r2, r2, #32
 8012a9e:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8012aa2:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8012aa6:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 8012aaa:	2901      	cmp	r1, #1
 8012aac:	f04f 0203 	mov.w	r2, #3
 8012ab0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012ab4:	d804      	bhi.n	8012ac0 <uxr_write_framed_msg+0x2c0>
 8012ab6:	4611      	mov	r1, r2
 8012ab8:	f04f 0c04 	mov.w	ip, #4
 8012abc:	2205      	movs	r2, #5
 8012abe:	e752      	b.n	8012966 <uxr_write_framed_msg+0x166>
 8012ac0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012ac2:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8012ac6:	b2dd      	uxtb	r5, r3
 8012ac8:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8012acc:	2204      	movs	r2, #4
 8012ace:	2901      	cmp	r1, #1
 8012ad0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8012ad4:	f63f aec0 	bhi.w	8012858 <uxr_write_framed_msg+0x58>
 8012ad8:	e758      	b.n	801298c <uxr_write_framed_msg+0x18c>
 8012ada:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8012ade:	fa5f f889 	uxtb.w	r8, r9
 8012ae2:	9301      	str	r3, [sp, #4]
 8012ae4:	2200      	movs	r2, #0
 8012ae6:	e6f5      	b.n	80128d4 <uxr_write_framed_msg+0xd4>
 8012ae8:	0801b554 	.word	0x0801b554

08012aec <uxr_framing_read_transport>:
 8012aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012af0:	4604      	mov	r4, r0
 8012af2:	b083      	sub	sp, #12
 8012af4:	461f      	mov	r7, r3
 8012af6:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8012afa:	4689      	mov	r9, r1
 8012afc:	4692      	mov	sl, r2
 8012afe:	f000 fc89 	bl	8013414 <uxr_millis>
 8012b02:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012b06:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8012b0a:	42b3      	cmp	r3, r6
 8012b0c:	4680      	mov	r8, r0
 8012b0e:	d061      	beq.n	8012bd4 <uxr_framing_read_transport+0xe8>
 8012b10:	d81c      	bhi.n	8012b4c <uxr_framing_read_transport+0x60>
 8012b12:	1e75      	subs	r5, r6, #1
 8012b14:	1aed      	subs	r5, r5, r3
 8012b16:	b2ed      	uxtb	r5, r5
 8012b18:	2600      	movs	r6, #0
 8012b1a:	455d      	cmp	r5, fp
 8012b1c:	d81f      	bhi.n	8012b5e <uxr_framing_read_transport+0x72>
 8012b1e:	19ab      	adds	r3, r5, r6
 8012b20:	455b      	cmp	r3, fp
 8012b22:	bf84      	itt	hi
 8012b24:	ebab 0605 	subhi.w	r6, fp, r5
 8012b28:	b2f6      	uxtbhi	r6, r6
 8012b2a:	b9ed      	cbnz	r5, 8012b68 <uxr_framing_read_transport+0x7c>
 8012b2c:	f04f 0b00 	mov.w	fp, #0
 8012b30:	f000 fc70 	bl	8013414 <uxr_millis>
 8012b34:	683b      	ldr	r3, [r7, #0]
 8012b36:	eba0 0808 	sub.w	r8, r0, r8
 8012b3a:	eba3 0308 	sub.w	r3, r3, r8
 8012b3e:	4658      	mov	r0, fp
 8012b40:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012b44:	603b      	str	r3, [r7, #0]
 8012b46:	b003      	add	sp, #12
 8012b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b4c:	2e00      	cmp	r6, #0
 8012b4e:	d049      	beq.n	8012be4 <uxr_framing_read_transport+0xf8>
 8012b50:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 8012b54:	b2ed      	uxtb	r5, r5
 8012b56:	3e01      	subs	r6, #1
 8012b58:	455d      	cmp	r5, fp
 8012b5a:	b2f6      	uxtb	r6, r6
 8012b5c:	d9df      	bls.n	8012b1e <uxr_framing_read_transport+0x32>
 8012b5e:	fa5f f58b 	uxtb.w	r5, fp
 8012b62:	2600      	movs	r6, #0
 8012b64:	2d00      	cmp	r5, #0
 8012b66:	d0e1      	beq.n	8012b2c <uxr_framing_read_transport+0x40>
 8012b68:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012b6c:	3102      	adds	r1, #2
 8012b6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b70:	9300      	str	r3, [sp, #0]
 8012b72:	683b      	ldr	r3, [r7, #0]
 8012b74:	4421      	add	r1, r4
 8012b76:	462a      	mov	r2, r5
 8012b78:	4650      	mov	r0, sl
 8012b7a:	47c8      	blx	r9
 8012b7c:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012b80:	4a1a      	ldr	r2, [pc, #104]	@ (8012bec <uxr_framing_read_transport+0x100>)
 8012b82:	4403      	add	r3, r0
 8012b84:	0859      	lsrs	r1, r3, #1
 8012b86:	fba2 2101 	umull	r2, r1, r2, r1
 8012b8a:	0889      	lsrs	r1, r1, #2
 8012b8c:	222a      	movs	r2, #42	@ 0x2a
 8012b8e:	fb02 3111 	mls	r1, r2, r1, r3
 8012b92:	4683      	mov	fp, r0
 8012b94:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8012b98:	2800      	cmp	r0, #0
 8012b9a:	d0c7      	beq.n	8012b2c <uxr_framing_read_transport+0x40>
 8012b9c:	42a8      	cmp	r0, r5
 8012b9e:	d1c7      	bne.n	8012b30 <uxr_framing_read_transport+0x44>
 8012ba0:	2e00      	cmp	r6, #0
 8012ba2:	d0c5      	beq.n	8012b30 <uxr_framing_read_transport+0x44>
 8012ba4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012ba6:	9300      	str	r3, [sp, #0]
 8012ba8:	3102      	adds	r1, #2
 8012baa:	4632      	mov	r2, r6
 8012bac:	4421      	add	r1, r4
 8012bae:	2300      	movs	r3, #0
 8012bb0:	4650      	mov	r0, sl
 8012bb2:	47c8      	blx	r9
 8012bb4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012bb8:	4a0c      	ldr	r2, [pc, #48]	@ (8012bec <uxr_framing_read_transport+0x100>)
 8012bba:	180b      	adds	r3, r1, r0
 8012bbc:	0859      	lsrs	r1, r3, #1
 8012bbe:	fba2 1201 	umull	r1, r2, r2, r1
 8012bc2:	0892      	lsrs	r2, r2, #2
 8012bc4:	212a      	movs	r1, #42	@ 0x2a
 8012bc6:	fb01 3312 	mls	r3, r1, r2, r3
 8012bca:	eb00 0b05 	add.w	fp, r0, r5
 8012bce:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8012bd2:	e7ad      	b.n	8012b30 <uxr_framing_read_transport+0x44>
 8012bd4:	2600      	movs	r6, #0
 8012bd6:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 8012bda:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8012bdc:	d9bf      	bls.n	8012b5e <uxr_framing_read_transport+0x72>
 8012bde:	2102      	movs	r1, #2
 8012be0:	2529      	movs	r5, #41	@ 0x29
 8012be2:	e7c4      	b.n	8012b6e <uxr_framing_read_transport+0x82>
 8012be4:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8012be8:	b2ed      	uxtb	r5, r5
 8012bea:	e796      	b.n	8012b1a <uxr_framing_read_transport+0x2e>
 8012bec:	30c30c31 	.word	0x30c30c31

08012bf0 <uxr_read_framed_msg>:
 8012bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bf4:	461e      	mov	r6, r3
 8012bf6:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 8012bfa:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8012bfe:	429d      	cmp	r5, r3
 8012c00:	b083      	sub	sp, #12
 8012c02:	4604      	mov	r4, r0
 8012c04:	4688      	mov	r8, r1
 8012c06:	4691      	mov	r9, r2
 8012c08:	f000 8188 	beq.w	8012f1c <uxr_read_framed_msg+0x32c>
 8012c0c:	7823      	ldrb	r3, [r4, #0]
 8012c0e:	4dc1      	ldr	r5, [pc, #772]	@ (8012f14 <uxr_read_framed_msg+0x324>)
 8012c10:	4fc1      	ldr	r7, [pc, #772]	@ (8012f18 <uxr_read_framed_msg+0x328>)
 8012c12:	2b07      	cmp	r3, #7
 8012c14:	d8fd      	bhi.n	8012c12 <uxr_read_framed_msg+0x22>
 8012c16:	e8df f013 	tbh	[pc, r3, lsl #1]
 8012c1a:	0115      	.short	0x0115
 8012c1c:	00d600f6 	.word	0x00d600f6
 8012c20:	009000b9 	.word	0x009000b9
 8012c24:	0030004d 	.word	0x0030004d
 8012c28:	0008      	.short	0x0008
 8012c2a:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012c2e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012c32:	4299      	cmp	r1, r3
 8012c34:	f000 814a 	beq.w	8012ecc <uxr_read_framed_msg+0x2dc>
 8012c38:	18e2      	adds	r2, r4, r3
 8012c3a:	7892      	ldrb	r2, [r2, #2]
 8012c3c:	2a7d      	cmp	r2, #125	@ 0x7d
 8012c3e:	f000 8199 	beq.w	8012f74 <uxr_read_framed_msg+0x384>
 8012c42:	3301      	adds	r3, #1
 8012c44:	0858      	lsrs	r0, r3, #1
 8012c46:	fba5 1000 	umull	r1, r0, r5, r0
 8012c4a:	0880      	lsrs	r0, r0, #2
 8012c4c:	212a      	movs	r1, #42	@ 0x2a
 8012c4e:	fb01 3310 	mls	r3, r1, r0, r3
 8012c52:	2a7e      	cmp	r2, #126	@ 0x7e
 8012c54:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012c58:	f000 8252 	beq.w	8013100 <uxr_read_framed_msg+0x510>
 8012c5c:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 8012c5e:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8012c60:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8012c64:	b29b      	uxth	r3, r3
 8012c66:	2200      	movs	r2, #0
 8012c68:	4299      	cmp	r1, r3
 8012c6a:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8012c6c:	7022      	strb	r2, [r4, #0]
 8012c6e:	f000 8179 	beq.w	8012f64 <uxr_read_framed_msg+0x374>
 8012c72:	2000      	movs	r0, #0
 8012c74:	b003      	add	sp, #12
 8012c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c7a:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012c7e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012c82:	4299      	cmp	r1, r3
 8012c84:	f000 8131 	beq.w	8012eea <uxr_read_framed_msg+0x2fa>
 8012c88:	18e2      	adds	r2, r4, r3
 8012c8a:	7890      	ldrb	r0, [r2, #2]
 8012c8c:	287d      	cmp	r0, #125	@ 0x7d
 8012c8e:	f000 8190 	beq.w	8012fb2 <uxr_read_framed_msg+0x3c2>
 8012c92:	3301      	adds	r3, #1
 8012c94:	085a      	lsrs	r2, r3, #1
 8012c96:	fba5 1202 	umull	r1, r2, r5, r2
 8012c9a:	0892      	lsrs	r2, r2, #2
 8012c9c:	212a      	movs	r1, #42	@ 0x2a
 8012c9e:	fb01 3312 	mls	r3, r1, r2, r3
 8012ca2:	287e      	cmp	r0, #126	@ 0x7e
 8012ca4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012ca8:	f000 821a 	beq.w	80130e0 <uxr_read_framed_msg+0x4f0>
 8012cac:	2307      	movs	r3, #7
 8012cae:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8012cb0:	7023      	strb	r3, [r4, #0]
 8012cb2:	e7ae      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012cb4:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012cb6:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8012cba:	459e      	cmp	lr, r3
 8012cbc:	d938      	bls.n	8012d30 <uxr_read_framed_msg+0x140>
 8012cbe:	ee07 8a90 	vmov	s15, r8
 8012cc2:	212a      	movs	r1, #42	@ 0x2a
 8012cc4:	e020      	b.n	8012d08 <uxr_read_framed_msg+0x118>
 8012cc6:	f89b c002 	ldrb.w	ip, [fp, #2]
 8012cca:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8012cce:	f000 80d4 	beq.w	8012e7a <uxr_read_framed_msg+0x28a>
 8012cd2:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8012cd6:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012cda:	f000 8219 	beq.w	8013110 <uxr_read_framed_msg+0x520>
 8012cde:	f806 c003 	strb.w	ip, [r6, r3]
 8012ce2:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8012ce6:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012ce8:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8012cec:	ea8a 000c 	eor.w	r0, sl, ip
 8012cf0:	b2c0      	uxtb	r0, r0
 8012cf2:	3301      	adds	r3, #1
 8012cf4:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8012cf8:	b29b      	uxth	r3, r3
 8012cfa:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8012cfe:	4573      	cmp	r3, lr
 8012d00:	8663      	strh	r3, [r4, #50]	@ 0x32
 8012d02:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8012d04:	f080 8120 	bcs.w	8012f48 <uxr_read_framed_msg+0x358>
 8012d08:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8012d0c:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8012d10:	f100 0c01 	add.w	ip, r0, #1
 8012d14:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012d18:	fba5 8202 	umull	r8, r2, r5, r2
 8012d1c:	0892      	lsrs	r2, r2, #2
 8012d1e:	4582      	cmp	sl, r0
 8012d20:	eb04 0b00 	add.w	fp, r4, r0
 8012d24:	fb01 c212 	mls	r2, r1, r2, ip
 8012d28:	d1cd      	bne.n	8012cc6 <uxr_read_framed_msg+0xd6>
 8012d2a:	ee17 8a90 	vmov	r8, s15
 8012d2e:	459e      	cmp	lr, r3
 8012d30:	f040 8111 	bne.w	8012f56 <uxr_read_framed_msg+0x366>
 8012d34:	2306      	movs	r3, #6
 8012d36:	7023      	strb	r3, [r4, #0]
 8012d38:	e76b      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012d3a:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8012d3e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012d42:	4298      	cmp	r0, r3
 8012d44:	f000 80c2 	beq.w	8012ecc <uxr_read_framed_msg+0x2dc>
 8012d48:	18e2      	adds	r2, r4, r3
 8012d4a:	7891      	ldrb	r1, [r2, #2]
 8012d4c:	297d      	cmp	r1, #125	@ 0x7d
 8012d4e:	f000 814c 	beq.w	8012fea <uxr_read_framed_msg+0x3fa>
 8012d52:	3301      	adds	r3, #1
 8012d54:	085a      	lsrs	r2, r3, #1
 8012d56:	fba5 0202 	umull	r0, r2, r5, r2
 8012d5a:	0892      	lsrs	r2, r2, #2
 8012d5c:	202a      	movs	r0, #42	@ 0x2a
 8012d5e:	fb00 3312 	mls	r3, r0, r2, r3
 8012d62:	297e      	cmp	r1, #126	@ 0x7e
 8012d64:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012d68:	f000 81ca 	beq.w	8013100 <uxr_read_framed_msg+0x510>
 8012d6c:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8012d6e:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8012d72:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012d74:	b29b      	uxth	r3, r3
 8012d76:	2000      	movs	r0, #0
 8012d78:	428b      	cmp	r3, r1
 8012d7a:	8623      	strh	r3, [r4, #48]	@ 0x30
 8012d7c:	8660      	strh	r0, [r4, #50]	@ 0x32
 8012d7e:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8012d80:	f240 80df 	bls.w	8012f42 <uxr_read_framed_msg+0x352>
 8012d84:	7020      	strb	r0, [r4, #0]
 8012d86:	b003      	add	sp, #12
 8012d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d8c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012d90:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012d94:	4299      	cmp	r1, r3
 8012d96:	f000 80a8 	beq.w	8012eea <uxr_read_framed_msg+0x2fa>
 8012d9a:	18e2      	adds	r2, r4, r3
 8012d9c:	7890      	ldrb	r0, [r2, #2]
 8012d9e:	287d      	cmp	r0, #125	@ 0x7d
 8012da0:	f000 8164 	beq.w	801306c <uxr_read_framed_msg+0x47c>
 8012da4:	3301      	adds	r3, #1
 8012da6:	085a      	lsrs	r2, r3, #1
 8012da8:	fba5 1202 	umull	r1, r2, r5, r2
 8012dac:	0892      	lsrs	r2, r2, #2
 8012dae:	212a      	movs	r1, #42	@ 0x2a
 8012db0:	fb01 3312 	mls	r3, r1, r2, r3
 8012db4:	287e      	cmp	r0, #126	@ 0x7e
 8012db6:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012dba:	f000 8191 	beq.w	80130e0 <uxr_read_framed_msg+0x4f0>
 8012dbe:	2304      	movs	r3, #4
 8012dc0:	8620      	strh	r0, [r4, #48]	@ 0x30
 8012dc2:	7023      	strb	r3, [r4, #0]
 8012dc4:	e725      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012dc6:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8012dca:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8012dce:	4290      	cmp	r0, r2
 8012dd0:	f000 80b3 	beq.w	8012f3a <uxr_read_framed_msg+0x34a>
 8012dd4:	18a3      	adds	r3, r4, r2
 8012dd6:	7899      	ldrb	r1, [r3, #2]
 8012dd8:	297d      	cmp	r1, #125	@ 0x7d
 8012dda:	f000 8164 	beq.w	80130a6 <uxr_read_framed_msg+0x4b6>
 8012dde:	3201      	adds	r2, #1
 8012de0:	0850      	lsrs	r0, r2, #1
 8012de2:	fba5 3000 	umull	r3, r0, r5, r0
 8012de6:	0880      	lsrs	r0, r0, #2
 8012de8:	232a      	movs	r3, #42	@ 0x2a
 8012dea:	fb03 2210 	mls	r2, r3, r0, r2
 8012dee:	297e      	cmp	r1, #126	@ 0x7e
 8012df0:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012df4:	f000 8188 	beq.w	8013108 <uxr_read_framed_msg+0x518>
 8012df8:	7863      	ldrb	r3, [r4, #1]
 8012dfa:	428b      	cmp	r3, r1
 8012dfc:	bf0c      	ite	eq
 8012dfe:	2303      	moveq	r3, #3
 8012e00:	2300      	movne	r3, #0
 8012e02:	7023      	strb	r3, [r4, #0]
 8012e04:	e705      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012e06:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012e0a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012e0e:	2200      	movs	r2, #0
 8012e10:	4299      	cmp	r1, r3
 8012e12:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 8012e16:	d06c      	beq.n	8012ef2 <uxr_read_framed_msg+0x302>
 8012e18:	18e2      	adds	r2, r4, r3
 8012e1a:	7890      	ldrb	r0, [r2, #2]
 8012e1c:	287d      	cmp	r0, #125	@ 0x7d
 8012e1e:	f000 8101 	beq.w	8013024 <uxr_read_framed_msg+0x434>
 8012e22:	3301      	adds	r3, #1
 8012e24:	085a      	lsrs	r2, r3, #1
 8012e26:	fba5 1202 	umull	r1, r2, r5, r2
 8012e2a:	0892      	lsrs	r2, r2, #2
 8012e2c:	212a      	movs	r1, #42	@ 0x2a
 8012e2e:	fb01 3312 	mls	r3, r1, r2, r3
 8012e32:	287e      	cmp	r0, #126	@ 0x7e
 8012e34:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8012e38:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012e3c:	d059      	beq.n	8012ef2 <uxr_read_framed_msg+0x302>
 8012e3e:	2302      	movs	r3, #2
 8012e40:	7023      	strb	r3, [r4, #0]
 8012e42:	e6e6      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012e44:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8012e48:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8012e4c:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8012e50:	1c51      	adds	r1, r2, #1
 8012e52:	084b      	lsrs	r3, r1, #1
 8012e54:	fba5 c303 	umull	ip, r3, r5, r3
 8012e58:	089b      	lsrs	r3, r3, #2
 8012e5a:	fb0e 1313 	mls	r3, lr, r3, r1
 8012e5e:	4592      	cmp	sl, r2
 8012e60:	eb04 0002 	add.w	r0, r4, r2
 8012e64:	b2da      	uxtb	r2, r3
 8012e66:	f43f af04 	beq.w	8012c72 <uxr_read_framed_msg+0x82>
 8012e6a:	7883      	ldrb	r3, [r0, #2]
 8012e6c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012e70:	2b7e      	cmp	r3, #126	@ 0x7e
 8012e72:	d1ed      	bne.n	8012e50 <uxr_read_framed_msg+0x260>
 8012e74:	2301      	movs	r3, #1
 8012e76:	7023      	strb	r3, [r4, #0]
 8012e78:	e6cb      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012e7a:	f100 0c01 	add.w	ip, r0, #1
 8012e7e:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012e82:	fba5 8202 	umull	r8, r2, r5, r2
 8012e86:	0892      	lsrs	r2, r2, #2
 8012e88:	fb01 c212 	mls	r2, r1, r2, ip
 8012e8c:	eb04 0c02 	add.w	ip, r4, r2
 8012e90:	b2d2      	uxtb	r2, r2
 8012e92:	4592      	cmp	sl, r2
 8012e94:	f100 0002 	add.w	r0, r0, #2
 8012e98:	f43f af47 	beq.w	8012d2a <uxr_read_framed_msg+0x13a>
 8012e9c:	0842      	lsrs	r2, r0, #1
 8012e9e:	f89c a002 	ldrb.w	sl, [ip, #2]
 8012ea2:	fba5 8202 	umull	r8, r2, r5, r2
 8012ea6:	0892      	lsrs	r2, r2, #2
 8012ea8:	fb01 0012 	mls	r0, r1, r2, r0
 8012eac:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8012eb0:	f08a 0c20 	eor.w	ip, sl, #32
 8012eb4:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8012eb8:	f47f af11 	bne.w	8012cde <uxr_read_framed_msg+0xee>
 8012ebc:	459e      	cmp	lr, r3
 8012ebe:	ee17 8a90 	vmov	r8, s15
 8012ec2:	f43f af37 	beq.w	8012d34 <uxr_read_framed_msg+0x144>
 8012ec6:	2301      	movs	r3, #1
 8012ec8:	7023      	strb	r3, [r4, #0]
 8012eca:	e6a2      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012ecc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ece:	9300      	str	r3, [sp, #0]
 8012ed0:	2301      	movs	r3, #1
 8012ed2:	9301      	str	r3, [sp, #4]
 8012ed4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012ed6:	464a      	mov	r2, r9
 8012ed8:	4641      	mov	r1, r8
 8012eda:	4620      	mov	r0, r4
 8012edc:	f7ff fe06 	bl	8012aec <uxr_framing_read_transport>
 8012ee0:	2800      	cmp	r0, #0
 8012ee2:	f43f aec6 	beq.w	8012c72 <uxr_read_framed_msg+0x82>
 8012ee6:	7823      	ldrb	r3, [r4, #0]
 8012ee8:	e693      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012eea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012eec:	9300      	str	r3, [sp, #0]
 8012eee:	2302      	movs	r3, #2
 8012ef0:	e7ef      	b.n	8012ed2 <uxr_read_framed_msg+0x2e2>
 8012ef2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ef4:	9300      	str	r3, [sp, #0]
 8012ef6:	2304      	movs	r3, #4
 8012ef8:	9301      	str	r3, [sp, #4]
 8012efa:	464a      	mov	r2, r9
 8012efc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012efe:	4641      	mov	r1, r8
 8012f00:	4620      	mov	r0, r4
 8012f02:	f7ff fdf3 	bl	8012aec <uxr_framing_read_transport>
 8012f06:	2800      	cmp	r0, #0
 8012f08:	d1ed      	bne.n	8012ee6 <uxr_read_framed_msg+0x2f6>
 8012f0a:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8012f0e:	2b7e      	cmp	r3, #126	@ 0x7e
 8012f10:	d0e9      	beq.n	8012ee6 <uxr_read_framed_msg+0x2f6>
 8012f12:	e6ae      	b.n	8012c72 <uxr_read_framed_msg+0x82>
 8012f14:	30c30c31 	.word	0x30c30c31
 8012f18:	0801b554 	.word	0x0801b554
 8012f1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012f1e:	9300      	str	r3, [sp, #0]
 8012f20:	2305      	movs	r3, #5
 8012f22:	9301      	str	r3, [sp, #4]
 8012f24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f26:	f7ff fde1 	bl	8012aec <uxr_framing_read_transport>
 8012f2a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8012f2e:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012f32:	429a      	cmp	r2, r3
 8012f34:	f43f ae9d 	beq.w	8012c72 <uxr_read_framed_msg+0x82>
 8012f38:	e668      	b.n	8012c0c <uxr_read_framed_msg+0x1c>
 8012f3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012f3c:	9300      	str	r3, [sp, #0]
 8012f3e:	2303      	movs	r3, #3
 8012f40:	e7c7      	b.n	8012ed2 <uxr_read_framed_msg+0x2e2>
 8012f42:	2305      	movs	r3, #5
 8012f44:	7023      	strb	r3, [r4, #0]
 8012f46:	e664      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8012f48:	ee17 8a90 	vmov	r8, s15
 8012f4c:	f43f aef2 	beq.w	8012d34 <uxr_read_framed_msg+0x144>
 8012f50:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8012f54:	d08e      	beq.n	8012e74 <uxr_read_framed_msg+0x284>
 8012f56:	ebae 0303 	sub.w	r3, lr, r3
 8012f5a:	3302      	adds	r3, #2
 8012f5c:	9301      	str	r3, [sp, #4]
 8012f5e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012f60:	9300      	str	r3, [sp, #0]
 8012f62:	e7b7      	b.n	8012ed4 <uxr_read_framed_msg+0x2e4>
 8012f64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012f66:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8012f6a:	7013      	strb	r3, [r2, #0]
 8012f6c:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 8012f6e:	b003      	add	sp, #12
 8012f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f74:	f103 0c01 	add.w	ip, r3, #1
 8012f78:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012f7c:	fba5 0202 	umull	r0, r2, r5, r2
 8012f80:	0892      	lsrs	r2, r2, #2
 8012f82:	202a      	movs	r0, #42	@ 0x2a
 8012f84:	fb00 c212 	mls	r2, r0, r2, ip
 8012f88:	fa5f fc82 	uxtb.w	ip, r2
 8012f8c:	4561      	cmp	r1, ip
 8012f8e:	d09d      	beq.n	8012ecc <uxr_read_framed_msg+0x2dc>
 8012f90:	3302      	adds	r3, #2
 8012f92:	4422      	add	r2, r4
 8012f94:	0859      	lsrs	r1, r3, #1
 8012f96:	7892      	ldrb	r2, [r2, #2]
 8012f98:	fba5 c101 	umull	ip, r1, r5, r1
 8012f9c:	0889      	lsrs	r1, r1, #2
 8012f9e:	fb00 3311 	mls	r3, r0, r1, r3
 8012fa2:	2a7e      	cmp	r2, #126	@ 0x7e
 8012fa4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012fa8:	f000 80aa 	beq.w	8013100 <uxr_read_framed_msg+0x510>
 8012fac:	f082 0220 	eor.w	r2, r2, #32
 8012fb0:	e654      	b.n	8012c5c <uxr_read_framed_msg+0x6c>
 8012fb2:	1c58      	adds	r0, r3, #1
 8012fb4:	0842      	lsrs	r2, r0, #1
 8012fb6:	fba5 c202 	umull	ip, r2, r5, r2
 8012fba:	0892      	lsrs	r2, r2, #2
 8012fbc:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012fc0:	fb0c 0212 	mls	r2, ip, r2, r0
 8012fc4:	b2d0      	uxtb	r0, r2
 8012fc6:	4281      	cmp	r1, r0
 8012fc8:	d08f      	beq.n	8012eea <uxr_read_framed_msg+0x2fa>
 8012fca:	4422      	add	r2, r4
 8012fcc:	3302      	adds	r3, #2
 8012fce:	7890      	ldrb	r0, [r2, #2]
 8012fd0:	085a      	lsrs	r2, r3, #1
 8012fd2:	fba5 1202 	umull	r1, r2, r5, r2
 8012fd6:	0892      	lsrs	r2, r2, #2
 8012fd8:	fb0c 3312 	mls	r3, ip, r2, r3
 8012fdc:	287e      	cmp	r0, #126	@ 0x7e
 8012fde:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012fe2:	d07d      	beq.n	80130e0 <uxr_read_framed_msg+0x4f0>
 8012fe4:	f080 0020 	eor.w	r0, r0, #32
 8012fe8:	e660      	b.n	8012cac <uxr_read_framed_msg+0xbc>
 8012fea:	1c59      	adds	r1, r3, #1
 8012fec:	084a      	lsrs	r2, r1, #1
 8012fee:	fba5 c202 	umull	ip, r2, r5, r2
 8012ff2:	0892      	lsrs	r2, r2, #2
 8012ff4:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012ff8:	fb0c 1212 	mls	r2, ip, r2, r1
 8012ffc:	b2d1      	uxtb	r1, r2
 8012ffe:	4288      	cmp	r0, r1
 8013000:	f43f af64 	beq.w	8012ecc <uxr_read_framed_msg+0x2dc>
 8013004:	4422      	add	r2, r4
 8013006:	3302      	adds	r3, #2
 8013008:	7891      	ldrb	r1, [r2, #2]
 801300a:	085a      	lsrs	r2, r3, #1
 801300c:	fba5 0202 	umull	r0, r2, r5, r2
 8013010:	0892      	lsrs	r2, r2, #2
 8013012:	fb0c 3312 	mls	r3, ip, r2, r3
 8013016:	297e      	cmp	r1, #126	@ 0x7e
 8013018:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801301c:	d070      	beq.n	8013100 <uxr_read_framed_msg+0x510>
 801301e:	f081 0120 	eor.w	r1, r1, #32
 8013022:	e6a3      	b.n	8012d6c <uxr_read_framed_msg+0x17c>
 8013024:	f103 0c01 	add.w	ip, r3, #1
 8013028:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801302c:	fba5 0202 	umull	r0, r2, r5, r2
 8013030:	0892      	lsrs	r2, r2, #2
 8013032:	202a      	movs	r0, #42	@ 0x2a
 8013034:	fb00 c212 	mls	r2, r0, r2, ip
 8013038:	fa5f fc82 	uxtb.w	ip, r2
 801303c:	4561      	cmp	r1, ip
 801303e:	f43f af58 	beq.w	8012ef2 <uxr_read_framed_msg+0x302>
 8013042:	4422      	add	r2, r4
 8013044:	3302      	adds	r3, #2
 8013046:	7891      	ldrb	r1, [r2, #2]
 8013048:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 801304c:	085a      	lsrs	r2, r3, #1
 801304e:	fba5 c202 	umull	ip, r2, r5, r2
 8013052:	0892      	lsrs	r2, r2, #2
 8013054:	fb00 3312 	mls	r3, r0, r2, r3
 8013058:	297e      	cmp	r1, #126	@ 0x7e
 801305a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801305e:	f43f af48 	beq.w	8012ef2 <uxr_read_framed_msg+0x302>
 8013062:	f081 0120 	eor.w	r1, r1, #32
 8013066:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 801306a:	e6e8      	b.n	8012e3e <uxr_read_framed_msg+0x24e>
 801306c:	1c58      	adds	r0, r3, #1
 801306e:	0842      	lsrs	r2, r0, #1
 8013070:	fba5 c202 	umull	ip, r2, r5, r2
 8013074:	0892      	lsrs	r2, r2, #2
 8013076:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801307a:	fb0c 0212 	mls	r2, ip, r2, r0
 801307e:	b2d0      	uxtb	r0, r2
 8013080:	4281      	cmp	r1, r0
 8013082:	f43f af32 	beq.w	8012eea <uxr_read_framed_msg+0x2fa>
 8013086:	4422      	add	r2, r4
 8013088:	3302      	adds	r3, #2
 801308a:	7890      	ldrb	r0, [r2, #2]
 801308c:	085a      	lsrs	r2, r3, #1
 801308e:	fba5 1202 	umull	r1, r2, r5, r2
 8013092:	0892      	lsrs	r2, r2, #2
 8013094:	fb0c 3312 	mls	r3, ip, r2, r3
 8013098:	287e      	cmp	r0, #126	@ 0x7e
 801309a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801309e:	d01f      	beq.n	80130e0 <uxr_read_framed_msg+0x4f0>
 80130a0:	f080 0020 	eor.w	r0, r0, #32
 80130a4:	e68b      	b.n	8012dbe <uxr_read_framed_msg+0x1ce>
 80130a6:	1c51      	adds	r1, r2, #1
 80130a8:	084b      	lsrs	r3, r1, #1
 80130aa:	fba5 c303 	umull	ip, r3, r5, r3
 80130ae:	089b      	lsrs	r3, r3, #2
 80130b0:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 80130b4:	fb0c 1313 	mls	r3, ip, r3, r1
 80130b8:	b2d9      	uxtb	r1, r3
 80130ba:	4288      	cmp	r0, r1
 80130bc:	f43f af3d 	beq.w	8012f3a <uxr_read_framed_msg+0x34a>
 80130c0:	3202      	adds	r2, #2
 80130c2:	4423      	add	r3, r4
 80130c4:	0850      	lsrs	r0, r2, #1
 80130c6:	789b      	ldrb	r3, [r3, #2]
 80130c8:	fba5 1000 	umull	r1, r0, r5, r0
 80130cc:	0880      	lsrs	r0, r0, #2
 80130ce:	fb0c 2210 	mls	r2, ip, r0, r2
 80130d2:	2b7e      	cmp	r3, #126	@ 0x7e
 80130d4:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80130d8:	d016      	beq.n	8013108 <uxr_read_framed_msg+0x518>
 80130da:	f083 0120 	eor.w	r1, r3, #32
 80130de:	e68b      	b.n	8012df8 <uxr_read_framed_msg+0x208>
 80130e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80130e2:	9300      	str	r3, [sp, #0]
 80130e4:	2302      	movs	r3, #2
 80130e6:	9301      	str	r3, [sp, #4]
 80130e8:	464a      	mov	r2, r9
 80130ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80130ec:	4641      	mov	r1, r8
 80130ee:	4620      	mov	r0, r4
 80130f0:	f7ff fcfc 	bl	8012aec <uxr_framing_read_transport>
 80130f4:	2800      	cmp	r0, #0
 80130f6:	f47f aef6 	bne.w	8012ee6 <uxr_read_framed_msg+0x2f6>
 80130fa:	2301      	movs	r3, #1
 80130fc:	7023      	strb	r3, [r4, #0]
 80130fe:	e588      	b.n	8012c12 <uxr_read_framed_msg+0x22>
 8013100:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013102:	9300      	str	r3, [sp, #0]
 8013104:	2301      	movs	r3, #1
 8013106:	e7ee      	b.n	80130e6 <uxr_read_framed_msg+0x4f6>
 8013108:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801310a:	9300      	str	r3, [sp, #0]
 801310c:	2303      	movs	r3, #3
 801310e:	e7ea      	b.n	80130e6 <uxr_read_framed_msg+0x4f6>
 8013110:	ee17 8a90 	vmov	r8, s15
 8013114:	e6ae      	b.n	8012e74 <uxr_read_framed_msg+0x284>
 8013116:	bf00      	nop

08013118 <uxr_stream_id>:
 8013118:	2901      	cmp	r1, #1
 801311a:	b082      	sub	sp, #8
 801311c:	d01d      	beq.n	801315a <uxr_stream_id+0x42>
 801311e:	2902      	cmp	r1, #2
 8013120:	f04f 0c00 	mov.w	ip, #0
 8013124:	d01e      	beq.n	8013164 <uxr_stream_id+0x4c>
 8013126:	2300      	movs	r3, #0
 8013128:	f36c 0307 	bfi	r3, ip, #0, #8
 801312c:	f360 230f 	bfi	r3, r0, #8, #8
 8013130:	f361 4317 	bfi	r3, r1, #16, #8
 8013134:	f362 631f 	bfi	r3, r2, #24, #8
 8013138:	b2da      	uxtb	r2, r3
 801313a:	2000      	movs	r0, #0
 801313c:	f362 0007 	bfi	r0, r2, #0, #8
 8013140:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8013144:	f362 200f 	bfi	r0, r2, #8, #8
 8013148:	f3c3 4207 	ubfx	r2, r3, #16, #8
 801314c:	f362 4017 	bfi	r0, r2, #16, #8
 8013150:	0e1b      	lsrs	r3, r3, #24
 8013152:	f363 601f 	bfi	r0, r3, #24, #8
 8013156:	b002      	add	sp, #8
 8013158:	4770      	bx	lr
 801315a:	f100 0c01 	add.w	ip, r0, #1
 801315e:	fa5f fc8c 	uxtb.w	ip, ip
 8013162:	e7e0      	b.n	8013126 <uxr_stream_id+0xe>
 8013164:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8013168:	e7dd      	b.n	8013126 <uxr_stream_id+0xe>
 801316a:	bf00      	nop

0801316c <uxr_stream_id_from_raw>:
 801316c:	b082      	sub	sp, #8
 801316e:	b130      	cbz	r0, 801317e <uxr_stream_id_from_raw+0x12>
 8013170:	0603      	lsls	r3, r0, #24
 8013172:	d420      	bmi.n	80131b6 <uxr_stream_id_from_raw+0x4a>
 8013174:	1e42      	subs	r2, r0, #1
 8013176:	b2d2      	uxtb	r2, r2
 8013178:	f04f 0c01 	mov.w	ip, #1
 801317c:	e001      	b.n	8013182 <uxr_stream_id_from_raw+0x16>
 801317e:	4684      	mov	ip, r0
 8013180:	4602      	mov	r2, r0
 8013182:	2300      	movs	r3, #0
 8013184:	f360 0307 	bfi	r3, r0, #0, #8
 8013188:	f362 230f 	bfi	r3, r2, #8, #8
 801318c:	f36c 4317 	bfi	r3, ip, #16, #8
 8013190:	f361 631f 	bfi	r3, r1, #24, #8
 8013194:	b2da      	uxtb	r2, r3
 8013196:	2000      	movs	r0, #0
 8013198:	f362 0007 	bfi	r0, r2, #0, #8
 801319c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80131a0:	f362 200f 	bfi	r0, r2, #8, #8
 80131a4:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80131a8:	f362 4017 	bfi	r0, r2, #16, #8
 80131ac:	0e1b      	lsrs	r3, r3, #24
 80131ae:	f363 601f 	bfi	r0, r3, #24, #8
 80131b2:	b002      	add	sp, #8
 80131b4:	4770      	bx	lr
 80131b6:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 80131ba:	f04f 0c02 	mov.w	ip, #2
 80131be:	e7e0      	b.n	8013182 <uxr_stream_id_from_raw+0x16>

080131c0 <uxr_init_stream_storage>:
 80131c0:	2300      	movs	r3, #0
 80131c2:	7403      	strb	r3, [r0, #16]
 80131c4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 80131c8:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 80131cc:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 80131d0:	4770      	bx	lr
 80131d2:	bf00      	nop

080131d4 <uxr_reset_stream_storage>:
 80131d4:	b570      	push	{r4, r5, r6, lr}
 80131d6:	7c03      	ldrb	r3, [r0, #16]
 80131d8:	4604      	mov	r4, r0
 80131da:	b153      	cbz	r3, 80131f2 <uxr_reset_stream_storage+0x1e>
 80131dc:	4606      	mov	r6, r0
 80131de:	2500      	movs	r5, #0
 80131e0:	4630      	mov	r0, r6
 80131e2:	f005 f837 	bl	8018254 <uxr_reset_output_best_effort_stream>
 80131e6:	7c23      	ldrb	r3, [r4, #16]
 80131e8:	3501      	adds	r5, #1
 80131ea:	42ab      	cmp	r3, r5
 80131ec:	f106 0610 	add.w	r6, r6, #16
 80131f0:	d8f6      	bhi.n	80131e0 <uxr_reset_stream_storage+0xc>
 80131f2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80131f6:	b163      	cbz	r3, 8013212 <uxr_reset_stream_storage+0x3e>
 80131f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80131fc:	2500      	movs	r5, #0
 80131fe:	4630      	mov	r0, r6
 8013200:	f004 fe2a 	bl	8017e58 <uxr_reset_input_best_effort_stream>
 8013204:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8013208:	3501      	adds	r5, #1
 801320a:	42ab      	cmp	r3, r5
 801320c:	f106 0602 	add.w	r6, r6, #2
 8013210:	d8f5      	bhi.n	80131fe <uxr_reset_stream_storage+0x2a>
 8013212:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8013216:	b163      	cbz	r3, 8013232 <uxr_reset_stream_storage+0x5e>
 8013218:	f104 0618 	add.w	r6, r4, #24
 801321c:	2500      	movs	r5, #0
 801321e:	4630      	mov	r0, r6
 8013220:	f005 f8c4 	bl	80183ac <uxr_reset_output_reliable_stream>
 8013224:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8013228:	3501      	adds	r5, #1
 801322a:	42ab      	cmp	r3, r5
 801322c:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 8013230:	d8f5      	bhi.n	801321e <uxr_reset_stream_storage+0x4a>
 8013232:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8013236:	b163      	cbz	r3, 8013252 <uxr_reset_stream_storage+0x7e>
 8013238:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 801323c:	2500      	movs	r5, #0
 801323e:	4630      	mov	r0, r6
 8013240:	f004 fe7e 	bl	8017f40 <uxr_reset_input_reliable_stream>
 8013244:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8013248:	3501      	adds	r5, #1
 801324a:	42ab      	cmp	r3, r5
 801324c:	f106 0618 	add.w	r6, r6, #24
 8013250:	d8f5      	bhi.n	801323e <uxr_reset_stream_storage+0x6a>
 8013252:	bd70      	pop	{r4, r5, r6, pc}

08013254 <uxr_add_output_best_effort_buffer>:
 8013254:	b510      	push	{r4, lr}
 8013256:	7c04      	ldrb	r4, [r0, #16]
 8013258:	f104 0c01 	add.w	ip, r4, #1
 801325c:	b082      	sub	sp, #8
 801325e:	f880 c010 	strb.w	ip, [r0, #16]
 8013262:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8013266:	f004 ffeb 	bl	8018240 <uxr_init_output_best_effort_stream>
 801326a:	2201      	movs	r2, #1
 801326c:	4611      	mov	r1, r2
 801326e:	4620      	mov	r0, r4
 8013270:	b002      	add	sp, #8
 8013272:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013276:	f7ff bf4f 	b.w	8013118 <uxr_stream_id>
 801327a:	bf00      	nop

0801327c <uxr_add_output_reliable_buffer>:
 801327c:	b510      	push	{r4, lr}
 801327e:	b084      	sub	sp, #16
 8013280:	4684      	mov	ip, r0
 8013282:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8013286:	9000      	str	r0, [sp, #0]
 8013288:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 801328c:	2028      	movs	r0, #40	@ 0x28
 801328e:	fb00 c004 	mla	r0, r0, r4, ip
 8013292:	f104 0e01 	add.w	lr, r4, #1
 8013296:	3018      	adds	r0, #24
 8013298:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 801329c:	f005 f84e 	bl	801833c <uxr_init_output_reliable_stream>
 80132a0:	2201      	movs	r2, #1
 80132a2:	2102      	movs	r1, #2
 80132a4:	4620      	mov	r0, r4
 80132a6:	b004      	add	sp, #16
 80132a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80132ac:	f7ff bf34 	b.w	8013118 <uxr_stream_id>

080132b0 <uxr_add_input_best_effort_buffer>:
 80132b0:	b510      	push	{r4, lr}
 80132b2:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 80132b6:	4603      	mov	r3, r0
 80132b8:	1c62      	adds	r2, r4, #1
 80132ba:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 80132be:	b082      	sub	sp, #8
 80132c0:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80132c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80132c8:	f004 fdc2 	bl	8017e50 <uxr_init_input_best_effort_stream>
 80132cc:	2200      	movs	r2, #0
 80132ce:	2101      	movs	r1, #1
 80132d0:	4620      	mov	r0, r4
 80132d2:	b002      	add	sp, #8
 80132d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80132d8:	f7ff bf1e 	b.w	8013118 <uxr_stream_id>

080132dc <uxr_add_input_reliable_buffer>:
 80132dc:	b510      	push	{r4, lr}
 80132de:	b084      	sub	sp, #16
 80132e0:	4684      	mov	ip, r0
 80132e2:	9806      	ldr	r0, [sp, #24]
 80132e4:	9000      	str	r0, [sp, #0]
 80132e6:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 80132ea:	2018      	movs	r0, #24
 80132ec:	fb00 c004 	mla	r0, r0, r4, ip
 80132f0:	f104 0e01 	add.w	lr, r4, #1
 80132f4:	3048      	adds	r0, #72	@ 0x48
 80132f6:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 80132fa:	f004 fdf5 	bl	8017ee8 <uxr_init_input_reliable_stream>
 80132fe:	2200      	movs	r2, #0
 8013300:	2102      	movs	r1, #2
 8013302:	4620      	mov	r0, r4
 8013304:	b004      	add	sp, #16
 8013306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801330a:	f7ff bf05 	b.w	8013118 <uxr_stream_id>
 801330e:	bf00      	nop

08013310 <uxr_get_output_best_effort_stream>:
 8013310:	7c03      	ldrb	r3, [r0, #16]
 8013312:	428b      	cmp	r3, r1
 8013314:	bf8c      	ite	hi
 8013316:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 801331a:	2000      	movls	r0, #0
 801331c:	4770      	bx	lr
 801331e:	bf00      	nop

08013320 <uxr_get_output_reliable_stream>:
 8013320:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8013324:	428b      	cmp	r3, r1
 8013326:	bf83      	ittte	hi
 8013328:	2328      	movhi	r3, #40	@ 0x28
 801332a:	fb03 0001 	mlahi	r0, r3, r1, r0
 801332e:	3018      	addhi	r0, #24
 8013330:	2000      	movls	r0, #0
 8013332:	4770      	bx	lr

08013334 <uxr_get_input_best_effort_stream>:
 8013334:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8013338:	428b      	cmp	r3, r1
 801333a:	bf86      	itte	hi
 801333c:	3121      	addhi	r1, #33	@ 0x21
 801333e:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 8013342:	2000      	movls	r0, #0
 8013344:	4770      	bx	lr
 8013346:	bf00      	nop

08013348 <uxr_get_input_reliable_stream>:
 8013348:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 801334c:	428b      	cmp	r3, r1
 801334e:	bf83      	ittte	hi
 8013350:	2318      	movhi	r3, #24
 8013352:	fb03 0001 	mlahi	r0, r3, r1, r0
 8013356:	3048      	addhi	r0, #72	@ 0x48
 8013358:	2000      	movls	r0, #0
 801335a:	4770      	bx	lr

0801335c <uxr_output_streams_confirmed>:
 801335c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8013360:	b183      	cbz	r3, 8013384 <uxr_output_streams_confirmed+0x28>
 8013362:	b570      	push	{r4, r5, r6, lr}
 8013364:	4606      	mov	r6, r0
 8013366:	f100 0518 	add.w	r5, r0, #24
 801336a:	2400      	movs	r4, #0
 801336c:	e001      	b.n	8013372 <uxr_output_streams_confirmed+0x16>
 801336e:	3528      	adds	r5, #40	@ 0x28
 8013370:	b138      	cbz	r0, 8013382 <uxr_output_streams_confirmed+0x26>
 8013372:	4628      	mov	r0, r5
 8013374:	f005 fa8a 	bl	801888c <uxr_is_output_up_to_date>
 8013378:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 801337c:	3401      	adds	r4, #1
 801337e:	42a3      	cmp	r3, r4
 8013380:	d8f5      	bhi.n	801336e <uxr_output_streams_confirmed+0x12>
 8013382:	bd70      	pop	{r4, r5, r6, pc}
 8013384:	2001      	movs	r0, #1
 8013386:	4770      	bx	lr

08013388 <uxr_buffer_submessage_header>:
 8013388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801338a:	4604      	mov	r4, r0
 801338c:	460e      	mov	r6, r1
 801338e:	2104      	movs	r1, #4
 8013390:	4615      	mov	r5, r2
 8013392:	461f      	mov	r7, r3
 8013394:	f7f8 fdbc 	bl	800bf10 <ucdr_align_to>
 8013398:	2301      	movs	r3, #1
 801339a:	ea47 0203 	orr.w	r2, r7, r3
 801339e:	4631      	mov	r1, r6
 80133a0:	7523      	strb	r3, [r4, #20]
 80133a2:	4620      	mov	r0, r4
 80133a4:	462b      	mov	r3, r5
 80133a6:	f000 fa27 	bl	80137f8 <uxr_serialize_submessage_header>
 80133aa:	4620      	mov	r0, r4
 80133ac:	f7f8 fdc6 	bl	800bf3c <ucdr_buffer_remaining>
 80133b0:	42a8      	cmp	r0, r5
 80133b2:	bf34      	ite	cc
 80133b4:	2000      	movcc	r0, #0
 80133b6:	2001      	movcs	r0, #1
 80133b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80133ba:	bf00      	nop

080133bc <uxr_read_submessage_header>:
 80133bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133c0:	4604      	mov	r4, r0
 80133c2:	460d      	mov	r5, r1
 80133c4:	2104      	movs	r1, #4
 80133c6:	4616      	mov	r6, r2
 80133c8:	4698      	mov	r8, r3
 80133ca:	f7f8 fda1 	bl	800bf10 <ucdr_align_to>
 80133ce:	4620      	mov	r0, r4
 80133d0:	f7f8 fdb4 	bl	800bf3c <ucdr_buffer_remaining>
 80133d4:	2803      	cmp	r0, #3
 80133d6:	bf8c      	ite	hi
 80133d8:	2701      	movhi	r7, #1
 80133da:	2700      	movls	r7, #0
 80133dc:	d802      	bhi.n	80133e4 <uxr_read_submessage_header+0x28>
 80133de:	4638      	mov	r0, r7
 80133e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133e4:	4633      	mov	r3, r6
 80133e6:	4642      	mov	r2, r8
 80133e8:	4620      	mov	r0, r4
 80133ea:	4629      	mov	r1, r5
 80133ec:	f000 fa18 	bl	8013820 <uxr_deserialize_submessage_header>
 80133f0:	f898 3000 	ldrb.w	r3, [r8]
 80133f4:	f003 0201 	and.w	r2, r3, #1
 80133f8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80133fc:	f888 3000 	strb.w	r3, [r8]
 8013400:	7522      	strb	r2, [r4, #20]
 8013402:	4638      	mov	r0, r7
 8013404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013408 <uxr_submessage_padding>:
 8013408:	f010 0003 	ands.w	r0, r0, #3
 801340c:	bf18      	it	ne
 801340e:	f1c0 0004 	rsbne	r0, r0, #4
 8013412:	4770      	bx	lr

08013414 <uxr_millis>:
 8013414:	b510      	push	{r4, lr}
 8013416:	b084      	sub	sp, #16
 8013418:	4669      	mov	r1, sp
 801341a:	2001      	movs	r0, #1
 801341c:	f7ef fb9c 	bl	8002b58 <clock_gettime>
 8013420:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8013424:	4906      	ldr	r1, [pc, #24]	@ (8013440 <uxr_millis+0x2c>)
 8013426:	fba0 0301 	umull	r0, r3, r0, r1
 801342a:	1900      	adds	r0, r0, r4
 801342c:	fb01 3102 	mla	r1, r1, r2, r3
 8013430:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8013434:	4a03      	ldr	r2, [pc, #12]	@ (8013444 <uxr_millis+0x30>)
 8013436:	2300      	movs	r3, #0
 8013438:	f7ed fb70 	bl	8000b1c <__aeabi_ldivmod>
 801343c:	b004      	add	sp, #16
 801343e:	bd10      	pop	{r4, pc}
 8013440:	3b9aca00 	.word	0x3b9aca00
 8013444:	000f4240 	.word	0x000f4240

08013448 <uxr_nanos>:
 8013448:	b510      	push	{r4, lr}
 801344a:	b084      	sub	sp, #16
 801344c:	4669      	mov	r1, sp
 801344e:	2001      	movs	r0, #1
 8013450:	f7ef fb82 	bl	8002b58 <clock_gettime>
 8013454:	4a06      	ldr	r2, [pc, #24]	@ (8013470 <uxr_nanos+0x28>)
 8013456:	9800      	ldr	r0, [sp, #0]
 8013458:	9902      	ldr	r1, [sp, #8]
 801345a:	9c01      	ldr	r4, [sp, #4]
 801345c:	fba0 0302 	umull	r0, r3, r0, r2
 8013460:	1840      	adds	r0, r0, r1
 8013462:	fb02 3304 	mla	r3, r2, r4, r3
 8013466:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 801346a:	b004      	add	sp, #16
 801346c:	bd10      	pop	{r4, pc}
 801346e:	bf00      	nop
 8013470:	3b9aca00 	.word	0x3b9aca00

08013474 <on_full_output_buffer_fragmented>:
 8013474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013478:	460c      	mov	r4, r1
 801347a:	b08a      	sub	sp, #40	@ 0x28
 801347c:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8013480:	4606      	mov	r6, r0
 8013482:	f104 0008 	add.w	r0, r4, #8
 8013486:	f7ff ff4b 	bl	8013320 <uxr_get_output_reliable_stream>
 801348a:	4605      	mov	r5, r0
 801348c:	f005 fa08 	bl	80188a0 <get_available_free_slots>
 8013490:	b968      	cbnz	r0, 80134ae <on_full_output_buffer_fragmented+0x3a>
 8013492:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8013496:	4620      	mov	r0, r4
 8013498:	4798      	blx	r3
 801349a:	b918      	cbnz	r0, 80134a4 <on_full_output_buffer_fragmented+0x30>
 801349c:	2001      	movs	r0, #1
 801349e:	b00a      	add	sp, #40	@ 0x28
 80134a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80134a4:	4628      	mov	r0, r5
 80134a6:	f005 f9fb 	bl	80188a0 <get_available_free_slots>
 80134aa:	2800      	cmp	r0, #0
 80134ac:	d0f6      	beq.n	801349c <on_full_output_buffer_fragmented+0x28>
 80134ae:	8929      	ldrh	r1, [r5, #8]
 80134b0:	89eb      	ldrh	r3, [r5, #14]
 80134b2:	7b28      	ldrb	r0, [r5, #12]
 80134b4:	686a      	ldr	r2, [r5, #4]
 80134b6:	fbb2 f8f1 	udiv	r8, r2, r1
 80134ba:	fbb3 f2f1 	udiv	r2, r3, r1
 80134be:	fb01 3112 	mls	r1, r1, r2, r3
 80134c2:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 80134c6:	b289      	uxth	r1, r1
 80134c8:	fb08 f101 	mul.w	r1, r8, r1
 80134cc:	30fc      	adds	r0, #252	@ 0xfc
 80134ce:	f1a8 0804 	sub.w	r8, r8, #4
 80134d2:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 80134d6:	4440      	add	r0, r8
 80134d8:	b287      	uxth	r7, r0
 80134da:	1bdb      	subs	r3, r3, r7
 80134dc:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 80134e0:	682b      	ldr	r3, [r5, #0]
 80134e2:	3104      	adds	r1, #4
 80134e4:	4419      	add	r1, r3
 80134e6:	4642      	mov	r2, r8
 80134e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134ec:	9300      	str	r3, [sp, #0]
 80134ee:	a802      	add	r0, sp, #8
 80134f0:	2300      	movs	r3, #0
 80134f2:	f7f8 fce1 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 80134f6:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80134fa:	f102 0308 	add.w	r3, r2, #8
 80134fe:	4543      	cmp	r3, r8
 8013500:	d928      	bls.n	8013554 <on_full_output_buffer_fragmented+0xe0>
 8013502:	463a      	mov	r2, r7
 8013504:	2300      	movs	r3, #0
 8013506:	210d      	movs	r1, #13
 8013508:	a802      	add	r0, sp, #8
 801350a:	f7ff ff3d 	bl	8013388 <uxr_buffer_submessage_header>
 801350e:	8929      	ldrh	r1, [r5, #8]
 8013510:	89eb      	ldrh	r3, [r5, #14]
 8013512:	fbb3 f2f1 	udiv	r2, r3, r1
 8013516:	fb01 3312 	mls	r3, r1, r2, r3
 801351a:	b29b      	uxth	r3, r3
 801351c:	686a      	ldr	r2, [r5, #4]
 801351e:	fbb2 f2f1 	udiv	r2, r2, r1
 8013522:	fb02 f303 	mul.w	r3, r2, r3
 8013526:	682a      	ldr	r2, [r5, #0]
 8013528:	f842 8003 	str.w	r8, [r2, r3]
 801352c:	89e8      	ldrh	r0, [r5, #14]
 801352e:	2101      	movs	r1, #1
 8013530:	f005 f9d6 	bl	80188e0 <uxr_seq_num_add>
 8013534:	9904      	ldr	r1, [sp, #16]
 8013536:	9a03      	ldr	r2, [sp, #12]
 8013538:	81e8      	strh	r0, [r5, #14]
 801353a:	1a52      	subs	r2, r2, r1
 801353c:	4630      	mov	r0, r6
 801353e:	f7f8 fccd 	bl	800bedc <ucdr_init_buffer>
 8013542:	4630      	mov	r0, r6
 8013544:	490f      	ldr	r1, [pc, #60]	@ (8013584 <on_full_output_buffer_fragmented+0x110>)
 8013546:	4622      	mov	r2, r4
 8013548:	f7f8 fc9c 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 801354c:	2000      	movs	r0, #0
 801354e:	b00a      	add	sp, #40	@ 0x28
 8013550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013554:	b292      	uxth	r2, r2
 8013556:	2302      	movs	r3, #2
 8013558:	210d      	movs	r1, #13
 801355a:	a802      	add	r0, sp, #8
 801355c:	f7ff ff14 	bl	8013388 <uxr_buffer_submessage_header>
 8013560:	8928      	ldrh	r0, [r5, #8]
 8013562:	89eb      	ldrh	r3, [r5, #14]
 8013564:	fbb3 f1f0 	udiv	r1, r3, r0
 8013568:	fb00 3311 	mls	r3, r0, r1, r3
 801356c:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8013570:	6869      	ldr	r1, [r5, #4]
 8013572:	fbb1 f1f0 	udiv	r1, r1, r0
 8013576:	b29b      	uxth	r3, r3
 8013578:	fb01 f303 	mul.w	r3, r1, r3
 801357c:	6829      	ldr	r1, [r5, #0]
 801357e:	3208      	adds	r2, #8
 8013580:	50ca      	str	r2, [r1, r3]
 8013582:	e7d3      	b.n	801352c <on_full_output_buffer_fragmented+0xb8>
 8013584:	08013475 	.word	0x08013475

08013588 <uxr_prepare_output_stream>:
 8013588:	b5f0      	push	{r4, r5, r6, r7, lr}
 801358a:	b087      	sub	sp, #28
 801358c:	2707      	movs	r7, #7
 801358e:	9202      	str	r2, [sp, #8]
 8013590:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013592:	9103      	str	r1, [sp, #12]
 8013594:	2500      	movs	r5, #0
 8013596:	3204      	adds	r2, #4
 8013598:	e9cd 7500 	strd	r7, r5, [sp]
 801359c:	461c      	mov	r4, r3
 801359e:	4606      	mov	r6, r0
 80135a0:	f7fe ffc2 	bl	8012528 <uxr_prepare_stream_to_write_submessage>
 80135a4:	f080 0201 	eor.w	r2, r0, #1
 80135a8:	b2d2      	uxtb	r2, r2
 80135aa:	75a2      	strb	r2, [r4, #22]
 80135ac:	b112      	cbz	r2, 80135b4 <uxr_prepare_output_stream+0x2c>
 80135ae:	4628      	mov	r0, r5
 80135b0:	b007      	add	sp, #28
 80135b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80135b4:	aa05      	add	r2, sp, #20
 80135b6:	9902      	ldr	r1, [sp, #8]
 80135b8:	4630      	mov	r0, r6
 80135ba:	f7ff f8eb 	bl	8012794 <uxr_init_base_object_request>
 80135be:	a905      	add	r1, sp, #20
 80135c0:	4605      	mov	r5, r0
 80135c2:	4620      	mov	r0, r4
 80135c4:	f001 f8a0 	bl	8014708 <uxr_serialize_WRITE_DATA_Payload_Data>
 80135c8:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 80135cc:	69a6      	ldr	r6, [r4, #24]
 80135ce:	69e7      	ldr	r7, [r4, #28]
 80135d0:	1a52      	subs	r2, r2, r1
 80135d2:	4620      	mov	r0, r4
 80135d4:	f7f8 fc82 	bl	800bedc <ucdr_init_buffer>
 80135d8:	4620      	mov	r0, r4
 80135da:	463a      	mov	r2, r7
 80135dc:	4631      	mov	r1, r6
 80135de:	f7f8 fc51 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 80135e2:	4628      	mov	r0, r5
 80135e4:	b007      	add	sp, #28
 80135e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080135e8 <uxr_prepare_output_stream_fragmented>:
 80135e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135ec:	b091      	sub	sp, #68	@ 0x44
 80135ee:	4605      	mov	r5, r0
 80135f0:	9105      	str	r1, [sp, #20]
 80135f2:	3008      	adds	r0, #8
 80135f4:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80135f8:	461e      	mov	r6, r3
 80135fa:	9204      	str	r2, [sp, #16]
 80135fc:	f7ff fe90 	bl	8013320 <uxr_get_output_reliable_stream>
 8013600:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8013604:	2b01      	cmp	r3, #1
 8013606:	f000 8091 	beq.w	801372c <uxr_prepare_output_stream_fragmented+0x144>
 801360a:	4604      	mov	r4, r0
 801360c:	2800      	cmp	r0, #0
 801360e:	f000 808d 	beq.w	801372c <uxr_prepare_output_stream_fragmented+0x144>
 8013612:	f005 f945 	bl	80188a0 <get_available_free_slots>
 8013616:	2800      	cmp	r0, #0
 8013618:	f000 8083 	beq.w	8013722 <uxr_prepare_output_stream_fragmented+0x13a>
 801361c:	8922      	ldrh	r2, [r4, #8]
 801361e:	89e7      	ldrh	r7, [r4, #14]
 8013620:	fbb7 f9f2 	udiv	r9, r7, r2
 8013624:	fb02 7919 	mls	r9, r2, r9, r7
 8013628:	fa1f f989 	uxth.w	r9, r9
 801362c:	6863      	ldr	r3, [r4, #4]
 801362e:	fbb3 f2f2 	udiv	r2, r3, r2
 8013632:	6823      	ldr	r3, [r4, #0]
 8013634:	9203      	str	r2, [sp, #12]
 8013636:	fb02 f909 	mul.w	r9, r2, r9
 801363a:	f109 0904 	add.w	r9, r9, #4
 801363e:	4499      	add	r9, r3
 8013640:	7b23      	ldrb	r3, [r4, #12]
 8013642:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8013646:	4543      	cmp	r3, r8
 8013648:	f1a2 0b04 	sub.w	fp, r2, #4
 801364c:	d37a      	bcc.n	8013744 <uxr_prepare_output_stream_fragmented+0x15c>
 801364e:	f1ab 0a04 	sub.w	sl, fp, #4
 8013652:	ebaa 0a03 	sub.w	sl, sl, r3
 8013656:	465a      	mov	r2, fp
 8013658:	2300      	movs	r3, #0
 801365a:	4649      	mov	r1, r9
 801365c:	a808      	add	r0, sp, #32
 801365e:	f8cd 8000 	str.w	r8, [sp]
 8013662:	f7f8 fc29 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 8013666:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8013668:	fa1f fa8a 	uxth.w	sl, sl
 801366c:	4652      	mov	r2, sl
 801366e:	f103 0a08 	add.w	sl, r3, #8
 8013672:	45da      	cmp	sl, fp
 8013674:	bf34      	ite	cc
 8013676:	2302      	movcc	r3, #2
 8013678:	2300      	movcs	r3, #0
 801367a:	210d      	movs	r1, #13
 801367c:	a808      	add	r0, sp, #32
 801367e:	f7ff fe83 	bl	8013388 <uxr_buffer_submessage_header>
 8013682:	8921      	ldrh	r1, [r4, #8]
 8013684:	fbb7 f2f1 	udiv	r2, r7, r1
 8013688:	fb01 7212 	mls	r2, r1, r2, r7
 801368c:	b292      	uxth	r2, r2
 801368e:	6863      	ldr	r3, [r4, #4]
 8013690:	fbb3 f3f1 	udiv	r3, r3, r1
 8013694:	fb02 f303 	mul.w	r3, r2, r3
 8013698:	6822      	ldr	r2, [r4, #0]
 801369a:	4638      	mov	r0, r7
 801369c:	f842 b003 	str.w	fp, [r2, r3]
 80136a0:	2101      	movs	r1, #1
 80136a2:	f005 f91d 	bl	80188e0 <uxr_seq_num_add>
 80136a6:	9b03      	ldr	r3, [sp, #12]
 80136a8:	f108 0104 	add.w	r1, r8, #4
 80136ac:	f1a3 0208 	sub.w	r2, r3, #8
 80136b0:	eba2 0208 	sub.w	r2, r2, r8
 80136b4:	4449      	add	r1, r9
 80136b6:	4607      	mov	r7, r0
 80136b8:	4630      	mov	r0, r6
 80136ba:	f7f8 fc0f 	bl	800bedc <ucdr_init_buffer>
 80136be:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80136c0:	81e7      	strh	r7, [r4, #14]
 80136c2:	1d1a      	adds	r2, r3, #4
 80136c4:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80136c8:	bf28      	it	cs
 80136ca:	2200      	movcs	r2, #0
 80136cc:	2300      	movs	r3, #0
 80136ce:	b292      	uxth	r2, r2
 80136d0:	2107      	movs	r1, #7
 80136d2:	4630      	mov	r0, r6
 80136d4:	f7ff fe58 	bl	8013388 <uxr_buffer_submessage_header>
 80136d8:	9904      	ldr	r1, [sp, #16]
 80136da:	aa07      	add	r2, sp, #28
 80136dc:	4628      	mov	r0, r5
 80136de:	f7ff f859 	bl	8012794 <uxr_init_base_object_request>
 80136e2:	4604      	mov	r4, r0
 80136e4:	b318      	cbz	r0, 801372e <uxr_prepare_output_stream_fragmented+0x146>
 80136e6:	a907      	add	r1, sp, #28
 80136e8:	4630      	mov	r0, r6
 80136ea:	f001 f80d 	bl	8014708 <uxr_serialize_WRITE_DATA_Payload_Data>
 80136ee:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 80136f2:	4630      	mov	r0, r6
 80136f4:	1a52      	subs	r2, r2, r1
 80136f6:	f7f8 fbf1 	bl	800bedc <ucdr_init_buffer>
 80136fa:	9b05      	ldr	r3, [sp, #20]
 80136fc:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8013700:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8013702:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8013706:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8013708:	491b      	ldr	r1, [pc, #108]	@ (8013778 <uxr_prepare_output_stream_fragmented+0x190>)
 801370a:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 801370e:	4630      	mov	r0, r6
 8013710:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8013714:	462a      	mov	r2, r5
 8013716:	f7f8 fbb5 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 801371a:	4620      	mov	r0, r4
 801371c:	b011      	add	sp, #68	@ 0x44
 801371e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013722:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8013724:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8013726:	4628      	mov	r0, r5
 8013728:	4798      	blx	r3
 801372a:	b920      	cbnz	r0, 8013736 <uxr_prepare_output_stream_fragmented+0x14e>
 801372c:	2400      	movs	r4, #0
 801372e:	4620      	mov	r0, r4
 8013730:	b011      	add	sp, #68	@ 0x44
 8013732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013736:	4620      	mov	r0, r4
 8013738:	f005 f8b2 	bl	80188a0 <get_available_free_slots>
 801373c:	2800      	cmp	r0, #0
 801373e:	f47f af6d 	bne.w	801361c <uxr_prepare_output_stream_fragmented+0x34>
 8013742:	e7f3      	b.n	801372c <uxr_prepare_output_stream_fragmented+0x144>
 8013744:	4638      	mov	r0, r7
 8013746:	2101      	movs	r1, #1
 8013748:	f005 f8ca 	bl	80188e0 <uxr_seq_num_add>
 801374c:	8921      	ldrh	r1, [r4, #8]
 801374e:	fbb0 f2f1 	udiv	r2, r0, r1
 8013752:	fb01 0912 	mls	r9, r1, r2, r0
 8013756:	fa1f f289 	uxth.w	r2, r9
 801375a:	6863      	ldr	r3, [r4, #4]
 801375c:	fbb3 f9f1 	udiv	r9, r3, r1
 8013760:	6823      	ldr	r3, [r4, #0]
 8013762:	fb02 f909 	mul.w	r9, r2, r9
 8013766:	f109 0904 	add.w	r9, r9, #4
 801376a:	4499      	add	r9, r3
 801376c:	4607      	mov	r7, r0
 801376e:	7b23      	ldrb	r3, [r4, #12]
 8013770:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8013774:	e76b      	b.n	801364e <uxr_prepare_output_stream_fragmented+0x66>
 8013776:	bf00      	nop
 8013778:	08013475 	.word	0x08013475

0801377c <uxr_serialize_message_header>:
 801377c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801377e:	b083      	sub	sp, #12
 8013780:	4616      	mov	r6, r2
 8013782:	4604      	mov	r4, r0
 8013784:	9301      	str	r3, [sp, #4]
 8013786:	460d      	mov	r5, r1
 8013788:	9f08      	ldr	r7, [sp, #32]
 801378a:	f7f7 f8c5 	bl	800a918 <ucdr_serialize_uint8_t>
 801378e:	4631      	mov	r1, r6
 8013790:	4620      	mov	r0, r4
 8013792:	f7f7 f8c1 	bl	800a918 <ucdr_serialize_uint8_t>
 8013796:	9a01      	ldr	r2, [sp, #4]
 8013798:	2101      	movs	r1, #1
 801379a:	4620      	mov	r0, r4
 801379c:	f7f7 f968 	bl	800aa70 <ucdr_serialize_endian_uint16_t>
 80137a0:	062b      	lsls	r3, r5, #24
 80137a2:	d501      	bpl.n	80137a8 <uxr_serialize_message_header+0x2c>
 80137a4:	b003      	add	sp, #12
 80137a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80137a8:	2204      	movs	r2, #4
 80137aa:	4639      	mov	r1, r7
 80137ac:	4620      	mov	r0, r4
 80137ae:	b003      	add	sp, #12
 80137b0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80137b4:	f7fd b870 	b.w	8010898 <ucdr_serialize_array_uint8_t>

080137b8 <uxr_deserialize_message_header>:
 80137b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80137ba:	b083      	sub	sp, #12
 80137bc:	4616      	mov	r6, r2
 80137be:	4604      	mov	r4, r0
 80137c0:	9301      	str	r3, [sp, #4]
 80137c2:	460d      	mov	r5, r1
 80137c4:	9f08      	ldr	r7, [sp, #32]
 80137c6:	f7f7 f8bd 	bl	800a944 <ucdr_deserialize_uint8_t>
 80137ca:	4631      	mov	r1, r6
 80137cc:	4620      	mov	r0, r4
 80137ce:	f7f7 f8b9 	bl	800a944 <ucdr_deserialize_uint8_t>
 80137d2:	9a01      	ldr	r2, [sp, #4]
 80137d4:	2101      	movs	r1, #1
 80137d6:	4620      	mov	r0, r4
 80137d8:	f7f7 fa3e 	bl	800ac58 <ucdr_deserialize_endian_uint16_t>
 80137dc:	f995 3000 	ldrsb.w	r3, [r5]
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	da01      	bge.n	80137e8 <uxr_deserialize_message_header+0x30>
 80137e4:	b003      	add	sp, #12
 80137e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80137e8:	2204      	movs	r2, #4
 80137ea:	4639      	mov	r1, r7
 80137ec:	4620      	mov	r0, r4
 80137ee:	b003      	add	sp, #12
 80137f0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80137f4:	f7fd b8b4 	b.w	8010960 <ucdr_deserialize_array_uint8_t>

080137f8 <uxr_serialize_submessage_header>:
 80137f8:	b530      	push	{r4, r5, lr}
 80137fa:	b083      	sub	sp, #12
 80137fc:	4615      	mov	r5, r2
 80137fe:	4604      	mov	r4, r0
 8013800:	9301      	str	r3, [sp, #4]
 8013802:	f7f7 f889 	bl	800a918 <ucdr_serialize_uint8_t>
 8013806:	4629      	mov	r1, r5
 8013808:	4620      	mov	r0, r4
 801380a:	f7f7 f885 	bl	800a918 <ucdr_serialize_uint8_t>
 801380e:	9a01      	ldr	r2, [sp, #4]
 8013810:	2101      	movs	r1, #1
 8013812:	4620      	mov	r0, r4
 8013814:	b003      	add	sp, #12
 8013816:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801381a:	f7f7 b929 	b.w	800aa70 <ucdr_serialize_endian_uint16_t>
 801381e:	bf00      	nop

08013820 <uxr_deserialize_submessage_header>:
 8013820:	b530      	push	{r4, r5, lr}
 8013822:	b083      	sub	sp, #12
 8013824:	4615      	mov	r5, r2
 8013826:	4604      	mov	r4, r0
 8013828:	9301      	str	r3, [sp, #4]
 801382a:	f7f7 f88b 	bl	800a944 <ucdr_deserialize_uint8_t>
 801382e:	4629      	mov	r1, r5
 8013830:	4620      	mov	r0, r4
 8013832:	f7f7 f887 	bl	800a944 <ucdr_deserialize_uint8_t>
 8013836:	9a01      	ldr	r2, [sp, #4]
 8013838:	2101      	movs	r1, #1
 801383a:	4620      	mov	r0, r4
 801383c:	b003      	add	sp, #12
 801383e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013842:	f7f7 ba09 	b.w	800ac58 <ucdr_deserialize_endian_uint16_t>
 8013846:	bf00      	nop

08013848 <uxr_serialize_CLIENT_Representation>:
 8013848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801384c:	2204      	movs	r2, #4
 801384e:	460e      	mov	r6, r1
 8013850:	4605      	mov	r5, r0
 8013852:	f7fd f821 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8013856:	2202      	movs	r2, #2
 8013858:	4607      	mov	r7, r0
 801385a:	1d31      	adds	r1, r6, #4
 801385c:	4628      	mov	r0, r5
 801385e:	f7fd f81b 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8013862:	4038      	ands	r0, r7
 8013864:	2202      	movs	r2, #2
 8013866:	1db1      	adds	r1, r6, #6
 8013868:	b2c7      	uxtb	r7, r0
 801386a:	4628      	mov	r0, r5
 801386c:	f7fd f814 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8013870:	2204      	movs	r2, #4
 8013872:	4007      	ands	r7, r0
 8013874:	f106 0108 	add.w	r1, r6, #8
 8013878:	4628      	mov	r0, r5
 801387a:	f7fd f80d 	bl	8010898 <ucdr_serialize_array_uint8_t>
 801387e:	7b31      	ldrb	r1, [r6, #12]
 8013880:	4007      	ands	r7, r0
 8013882:	4628      	mov	r0, r5
 8013884:	f7f7 f848 	bl	800a918 <ucdr_serialize_uint8_t>
 8013888:	7b71      	ldrb	r1, [r6, #13]
 801388a:	4007      	ands	r7, r0
 801388c:	4628      	mov	r0, r5
 801388e:	f7f7 f815 	bl	800a8bc <ucdr_serialize_bool>
 8013892:	7b73      	ldrb	r3, [r6, #13]
 8013894:	ea07 0800 	and.w	r8, r7, r0
 8013898:	b93b      	cbnz	r3, 80138aa <uxr_serialize_CLIENT_Representation+0x62>
 801389a:	8bb1      	ldrh	r1, [r6, #28]
 801389c:	4628      	mov	r0, r5
 801389e:	f7f7 f867 	bl	800a970 <ucdr_serialize_uint16_t>
 80138a2:	ea08 0000 	and.w	r0, r8, r0
 80138a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80138aa:	6931      	ldr	r1, [r6, #16]
 80138ac:	4628      	mov	r0, r5
 80138ae:	f7f7 fa49 	bl	800ad44 <ucdr_serialize_uint32_t>
 80138b2:	6933      	ldr	r3, [r6, #16]
 80138b4:	b1e3      	cbz	r3, 80138f0 <uxr_serialize_CLIENT_Representation+0xa8>
 80138b6:	b1c0      	cbz	r0, 80138ea <uxr_serialize_CLIENT_Representation+0xa2>
 80138b8:	4637      	mov	r7, r6
 80138ba:	f04f 0900 	mov.w	r9, #0
 80138be:	e001      	b.n	80138c4 <uxr_serialize_CLIENT_Representation+0x7c>
 80138c0:	3708      	adds	r7, #8
 80138c2:	b194      	cbz	r4, 80138ea <uxr_serialize_CLIENT_Representation+0xa2>
 80138c4:	6979      	ldr	r1, [r7, #20]
 80138c6:	4628      	mov	r0, r5
 80138c8:	f004 faaa 	bl	8017e20 <ucdr_serialize_string>
 80138cc:	69b9      	ldr	r1, [r7, #24]
 80138ce:	4604      	mov	r4, r0
 80138d0:	4628      	mov	r0, r5
 80138d2:	f004 faa5 	bl	8017e20 <ucdr_serialize_string>
 80138d6:	6933      	ldr	r3, [r6, #16]
 80138d8:	f109 0901 	add.w	r9, r9, #1
 80138dc:	4004      	ands	r4, r0
 80138de:	4599      	cmp	r9, r3
 80138e0:	b2e4      	uxtb	r4, r4
 80138e2:	d3ed      	bcc.n	80138c0 <uxr_serialize_CLIENT_Representation+0x78>
 80138e4:	ea08 0804 	and.w	r8, r8, r4
 80138e8:	e7d7      	b.n	801389a <uxr_serialize_CLIENT_Representation+0x52>
 80138ea:	f04f 0800 	mov.w	r8, #0
 80138ee:	e7d4      	b.n	801389a <uxr_serialize_CLIENT_Representation+0x52>
 80138f0:	ea08 0800 	and.w	r8, r8, r0
 80138f4:	e7d1      	b.n	801389a <uxr_serialize_CLIENT_Representation+0x52>
 80138f6:	bf00      	nop

080138f8 <uxr_deserialize_CLIENT_Representation>:
 80138f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138fc:	2204      	movs	r2, #4
 80138fe:	460c      	mov	r4, r1
 8013900:	4605      	mov	r5, r0
 8013902:	f7fd f82d 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8013906:	2202      	movs	r2, #2
 8013908:	4607      	mov	r7, r0
 801390a:	1d21      	adds	r1, r4, #4
 801390c:	4628      	mov	r0, r5
 801390e:	f7fd f827 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8013912:	4038      	ands	r0, r7
 8013914:	2202      	movs	r2, #2
 8013916:	1da1      	adds	r1, r4, #6
 8013918:	b2c6      	uxtb	r6, r0
 801391a:	4628      	mov	r0, r5
 801391c:	f7fd f820 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8013920:	2204      	movs	r2, #4
 8013922:	4006      	ands	r6, r0
 8013924:	f104 0108 	add.w	r1, r4, #8
 8013928:	4628      	mov	r0, r5
 801392a:	f7fd f819 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 801392e:	f104 010c 	add.w	r1, r4, #12
 8013932:	4006      	ands	r6, r0
 8013934:	4628      	mov	r0, r5
 8013936:	f7f7 f805 	bl	800a944 <ucdr_deserialize_uint8_t>
 801393a:	f104 010d 	add.w	r1, r4, #13
 801393e:	ea06 0700 	and.w	r7, r6, r0
 8013942:	4628      	mov	r0, r5
 8013944:	f7f6 ffd0 	bl	800a8e8 <ucdr_deserialize_bool>
 8013948:	7b63      	ldrb	r3, [r4, #13]
 801394a:	4007      	ands	r7, r0
 801394c:	b93b      	cbnz	r3, 801395e <uxr_deserialize_CLIENT_Representation+0x66>
 801394e:	f104 011c 	add.w	r1, r4, #28
 8013952:	4628      	mov	r0, r5
 8013954:	f7f7 f90c 	bl	800ab70 <ucdr_deserialize_uint16_t>
 8013958:	4038      	ands	r0, r7
 801395a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801395e:	f104 0110 	add.w	r1, r4, #16
 8013962:	4628      	mov	r0, r5
 8013964:	f7f7 fb1e 	bl	800afa4 <ucdr_deserialize_uint32_t>
 8013968:	6923      	ldr	r3, [r4, #16]
 801396a:	2b01      	cmp	r3, #1
 801396c:	d903      	bls.n	8013976 <uxr_deserialize_CLIENT_Representation+0x7e>
 801396e:	2301      	movs	r3, #1
 8013970:	75ab      	strb	r3, [r5, #22]
 8013972:	2700      	movs	r7, #0
 8013974:	e7eb      	b.n	801394e <uxr_deserialize_CLIENT_Representation+0x56>
 8013976:	b30b      	cbz	r3, 80139bc <uxr_deserialize_CLIENT_Representation+0xc4>
 8013978:	2800      	cmp	r0, #0
 801397a:	d0fa      	beq.n	8013972 <uxr_deserialize_CLIENT_Representation+0x7a>
 801397c:	46a0      	mov	r8, r4
 801397e:	f04f 0900 	mov.w	r9, #0
 8013982:	e001      	b.n	8013988 <uxr_deserialize_CLIENT_Representation+0x90>
 8013984:	2e00      	cmp	r6, #0
 8013986:	d0f4      	beq.n	8013972 <uxr_deserialize_CLIENT_Representation+0x7a>
 8013988:	f8d8 1014 	ldr.w	r1, [r8, #20]
 801398c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013990:	4628      	mov	r0, r5
 8013992:	f004 fa55 	bl	8017e40 <ucdr_deserialize_string>
 8013996:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801399a:	4606      	mov	r6, r0
 801399c:	f8d8 1018 	ldr.w	r1, [r8, #24]
 80139a0:	4628      	mov	r0, r5
 80139a2:	f004 fa4d 	bl	8017e40 <ucdr_deserialize_string>
 80139a6:	6923      	ldr	r3, [r4, #16]
 80139a8:	f109 0901 	add.w	r9, r9, #1
 80139ac:	4006      	ands	r6, r0
 80139ae:	4599      	cmp	r9, r3
 80139b0:	f108 0808 	add.w	r8, r8, #8
 80139b4:	b2f6      	uxtb	r6, r6
 80139b6:	d3e5      	bcc.n	8013984 <uxr_deserialize_CLIENT_Representation+0x8c>
 80139b8:	4037      	ands	r7, r6
 80139ba:	e7c8      	b.n	801394e <uxr_deserialize_CLIENT_Representation+0x56>
 80139bc:	4007      	ands	r7, r0
 80139be:	e7c6      	b.n	801394e <uxr_deserialize_CLIENT_Representation+0x56>

080139c0 <uxr_serialize_AGENT_Representation>:
 80139c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80139c4:	2204      	movs	r2, #4
 80139c6:	460f      	mov	r7, r1
 80139c8:	4605      	mov	r5, r0
 80139ca:	f7fc ff65 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80139ce:	2202      	movs	r2, #2
 80139d0:	4604      	mov	r4, r0
 80139d2:	1d39      	adds	r1, r7, #4
 80139d4:	4628      	mov	r0, r5
 80139d6:	f7fc ff5f 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80139da:	4020      	ands	r0, r4
 80139dc:	2202      	movs	r2, #2
 80139de:	1db9      	adds	r1, r7, #6
 80139e0:	b2c4      	uxtb	r4, r0
 80139e2:	4628      	mov	r0, r5
 80139e4:	f7fc ff58 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80139e8:	7a39      	ldrb	r1, [r7, #8]
 80139ea:	4004      	ands	r4, r0
 80139ec:	4628      	mov	r0, r5
 80139ee:	f7f6 ff65 	bl	800a8bc <ucdr_serialize_bool>
 80139f2:	7a3b      	ldrb	r3, [r7, #8]
 80139f4:	ea00 0804 	and.w	r8, r0, r4
 80139f8:	b913      	cbnz	r3, 8013a00 <uxr_serialize_AGENT_Representation+0x40>
 80139fa:	4640      	mov	r0, r8
 80139fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a00:	68f9      	ldr	r1, [r7, #12]
 8013a02:	4628      	mov	r0, r5
 8013a04:	f7f7 f99e 	bl	800ad44 <ucdr_serialize_uint32_t>
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	b303      	cbz	r3, 8013a4e <uxr_serialize_AGENT_Representation+0x8e>
 8013a0c:	b1d0      	cbz	r0, 8013a44 <uxr_serialize_AGENT_Representation+0x84>
 8013a0e:	463e      	mov	r6, r7
 8013a10:	f04f 0900 	mov.w	r9, #0
 8013a14:	e001      	b.n	8013a1a <uxr_serialize_AGENT_Representation+0x5a>
 8013a16:	3608      	adds	r6, #8
 8013a18:	b1a4      	cbz	r4, 8013a44 <uxr_serialize_AGENT_Representation+0x84>
 8013a1a:	6931      	ldr	r1, [r6, #16]
 8013a1c:	4628      	mov	r0, r5
 8013a1e:	f004 f9ff 	bl	8017e20 <ucdr_serialize_string>
 8013a22:	6971      	ldr	r1, [r6, #20]
 8013a24:	4604      	mov	r4, r0
 8013a26:	4628      	mov	r0, r5
 8013a28:	f004 f9fa 	bl	8017e20 <ucdr_serialize_string>
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	f109 0901 	add.w	r9, r9, #1
 8013a32:	4004      	ands	r4, r0
 8013a34:	4599      	cmp	r9, r3
 8013a36:	b2e4      	uxtb	r4, r4
 8013a38:	d3ed      	bcc.n	8013a16 <uxr_serialize_AGENT_Representation+0x56>
 8013a3a:	ea08 0804 	and.w	r8, r8, r4
 8013a3e:	4640      	mov	r0, r8
 8013a40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a44:	f04f 0800 	mov.w	r8, #0
 8013a48:	4640      	mov	r0, r8
 8013a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a4e:	ea08 0800 	and.w	r8, r8, r0
 8013a52:	e7d2      	b.n	80139fa <uxr_serialize_AGENT_Representation+0x3a>

08013a54 <uxr_serialize_DATAWRITER_Representation>:
 8013a54:	b570      	push	{r4, r5, r6, lr}
 8013a56:	460d      	mov	r5, r1
 8013a58:	7809      	ldrb	r1, [r1, #0]
 8013a5a:	4606      	mov	r6, r0
 8013a5c:	f7f6 ff5c 	bl	800a918 <ucdr_serialize_uint8_t>
 8013a60:	4604      	mov	r4, r0
 8013a62:	b130      	cbz	r0, 8013a72 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8013a64:	782b      	ldrb	r3, [r5, #0]
 8013a66:	2b02      	cmp	r3, #2
 8013a68:	d00c      	beq.n	8013a84 <uxr_serialize_DATAWRITER_Representation+0x30>
 8013a6a:	2b03      	cmp	r3, #3
 8013a6c:	d010      	beq.n	8013a90 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8013a6e:	2b01      	cmp	r3, #1
 8013a70:	d008      	beq.n	8013a84 <uxr_serialize_DATAWRITER_Representation+0x30>
 8013a72:	2202      	movs	r2, #2
 8013a74:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8013a78:	4630      	mov	r0, r6
 8013a7a:	f7fc ff0d 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8013a7e:	4020      	ands	r0, r4
 8013a80:	b2c0      	uxtb	r0, r0
 8013a82:	bd70      	pop	{r4, r5, r6, pc}
 8013a84:	6869      	ldr	r1, [r5, #4]
 8013a86:	4630      	mov	r0, r6
 8013a88:	f004 f9ca 	bl	8017e20 <ucdr_serialize_string>
 8013a8c:	4604      	mov	r4, r0
 8013a8e:	e7f0      	b.n	8013a72 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8013a90:	4629      	mov	r1, r5
 8013a92:	4630      	mov	r0, r6
 8013a94:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8013a98:	3104      	adds	r1, #4
 8013a9a:	f7fd f89b 	bl	8010bd4 <ucdr_serialize_sequence_uint8_t>
 8013a9e:	4604      	mov	r4, r0
 8013aa0:	e7e7      	b.n	8013a72 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8013aa2:	bf00      	nop

08013aa4 <uxr_serialize_ObjectVariant.part.0>:
 8013aa4:	b570      	push	{r4, r5, r6, lr}
 8013aa6:	780b      	ldrb	r3, [r1, #0]
 8013aa8:	3b01      	subs	r3, #1
 8013aaa:	460c      	mov	r4, r1
 8013aac:	4605      	mov	r5, r0
 8013aae:	2b0d      	cmp	r3, #13
 8013ab0:	d854      	bhi.n	8013b5c <uxr_serialize_ObjectVariant.part.0+0xb8>
 8013ab2:	e8df f003 	tbb	[pc, r3]
 8013ab6:	0730      	.short	0x0730
 8013ab8:	07071b1b 	.word	0x07071b1b
 8013abc:	0c530707 	.word	0x0c530707
 8013ac0:	494e0c0c 	.word	0x494e0c0c
 8013ac4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013ac8:	3104      	adds	r1, #4
 8013aca:	f7ff bfc3 	b.w	8013a54 <uxr_serialize_DATAWRITER_Representation>
 8013ace:	7909      	ldrb	r1, [r1, #4]
 8013ad0:	f7f6 ff22 	bl	800a918 <ucdr_serialize_uint8_t>
 8013ad4:	b1e8      	cbz	r0, 8013b12 <uxr_serialize_ObjectVariant.part.0+0x6e>
 8013ad6:	7923      	ldrb	r3, [r4, #4]
 8013ad8:	2b01      	cmp	r3, #1
 8013ada:	d001      	beq.n	8013ae0 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8013adc:	2b02      	cmp	r3, #2
 8013ade:	d13d      	bne.n	8013b5c <uxr_serialize_ObjectVariant.part.0+0xb8>
 8013ae0:	68a1      	ldr	r1, [r4, #8]
 8013ae2:	4628      	mov	r0, r5
 8013ae4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013ae8:	f004 b99a 	b.w	8017e20 <ucdr_serialize_string>
 8013aec:	7909      	ldrb	r1, [r1, #4]
 8013aee:	f7f6 ff13 	bl	800a918 <ucdr_serialize_uint8_t>
 8013af2:	4606      	mov	r6, r0
 8013af4:	b120      	cbz	r0, 8013b00 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8013af6:	7923      	ldrb	r3, [r4, #4]
 8013af8:	2b02      	cmp	r3, #2
 8013afa:	d039      	beq.n	8013b70 <uxr_serialize_ObjectVariant.part.0+0xcc>
 8013afc:	2b03      	cmp	r3, #3
 8013afe:	d02f      	beq.n	8013b60 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8013b00:	2202      	movs	r2, #2
 8013b02:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8013b06:	4628      	mov	r0, r5
 8013b08:	f7fc fec6 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8013b0c:	4030      	ands	r0, r6
 8013b0e:	b2c0      	uxtb	r0, r0
 8013b10:	bd70      	pop	{r4, r5, r6, pc}
 8013b12:	2000      	movs	r0, #0
 8013b14:	bd70      	pop	{r4, r5, r6, pc}
 8013b16:	7909      	ldrb	r1, [r1, #4]
 8013b18:	f7f6 fefe 	bl	800a918 <ucdr_serialize_uint8_t>
 8013b1c:	4606      	mov	r6, r0
 8013b1e:	b158      	cbz	r0, 8013b38 <uxr_serialize_ObjectVariant.part.0+0x94>
 8013b20:	7923      	ldrb	r3, [r4, #4]
 8013b22:	2b02      	cmp	r3, #2
 8013b24:	d003      	beq.n	8013b2e <uxr_serialize_ObjectVariant.part.0+0x8a>
 8013b26:	2b03      	cmp	r3, #3
 8013b28:	d028      	beq.n	8013b7c <uxr_serialize_ObjectVariant.part.0+0xd8>
 8013b2a:	2b01      	cmp	r3, #1
 8013b2c:	d104      	bne.n	8013b38 <uxr_serialize_ObjectVariant.part.0+0x94>
 8013b2e:	68a1      	ldr	r1, [r4, #8]
 8013b30:	4628      	mov	r0, r5
 8013b32:	f004 f975 	bl	8017e20 <ucdr_serialize_string>
 8013b36:	4606      	mov	r6, r0
 8013b38:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8013b3c:	4628      	mov	r0, r5
 8013b3e:	f7f7 fc27 	bl	800b390 <ucdr_serialize_int16_t>
 8013b42:	4030      	ands	r0, r6
 8013b44:	b2c0      	uxtb	r0, r0
 8013b46:	bd70      	pop	{r4, r5, r6, pc}
 8013b48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013b4c:	3104      	adds	r1, #4
 8013b4e:	f7ff be7b 	b.w	8013848 <uxr_serialize_CLIENT_Representation>
 8013b52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013b56:	3104      	adds	r1, #4
 8013b58:	f7ff bf32 	b.w	80139c0 <uxr_serialize_AGENT_Representation>
 8013b5c:	2001      	movs	r0, #1
 8013b5e:	bd70      	pop	{r4, r5, r6, pc}
 8013b60:	68a2      	ldr	r2, [r4, #8]
 8013b62:	f104 010c 	add.w	r1, r4, #12
 8013b66:	4628      	mov	r0, r5
 8013b68:	f7fd f834 	bl	8010bd4 <ucdr_serialize_sequence_uint8_t>
 8013b6c:	4606      	mov	r6, r0
 8013b6e:	e7c7      	b.n	8013b00 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8013b70:	68a1      	ldr	r1, [r4, #8]
 8013b72:	4628      	mov	r0, r5
 8013b74:	f004 f954 	bl	8017e20 <ucdr_serialize_string>
 8013b78:	4606      	mov	r6, r0
 8013b7a:	e7c1      	b.n	8013b00 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8013b7c:	68a2      	ldr	r2, [r4, #8]
 8013b7e:	f104 010c 	add.w	r1, r4, #12
 8013b82:	4628      	mov	r0, r5
 8013b84:	f7fd f826 	bl	8010bd4 <ucdr_serialize_sequence_uint8_t>
 8013b88:	4606      	mov	r6, r0
 8013b8a:	e7d5      	b.n	8013b38 <uxr_serialize_ObjectVariant.part.0+0x94>

08013b8c <uxr_deserialize_DATAWRITER_Representation>:
 8013b8c:	b570      	push	{r4, r5, r6, lr}
 8013b8e:	4606      	mov	r6, r0
 8013b90:	460d      	mov	r5, r1
 8013b92:	f7f6 fed7 	bl	800a944 <ucdr_deserialize_uint8_t>
 8013b96:	4604      	mov	r4, r0
 8013b98:	b130      	cbz	r0, 8013ba8 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8013b9a:	782b      	ldrb	r3, [r5, #0]
 8013b9c:	2b02      	cmp	r3, #2
 8013b9e:	d00c      	beq.n	8013bba <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013ba0:	2b03      	cmp	r3, #3
 8013ba2:	d012      	beq.n	8013bca <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8013ba4:	2b01      	cmp	r3, #1
 8013ba6:	d008      	beq.n	8013bba <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013ba8:	2202      	movs	r2, #2
 8013baa:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8013bae:	4630      	mov	r0, r6
 8013bb0:	f7fc fed6 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8013bb4:	4020      	ands	r0, r4
 8013bb6:	b2c0      	uxtb	r0, r0
 8013bb8:	bd70      	pop	{r4, r5, r6, pc}
 8013bba:	6869      	ldr	r1, [r5, #4]
 8013bbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013bc0:	4630      	mov	r0, r6
 8013bc2:	f004 f93d 	bl	8017e40 <ucdr_deserialize_string>
 8013bc6:	4604      	mov	r4, r0
 8013bc8:	e7ee      	b.n	8013ba8 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8013bca:	1d2b      	adds	r3, r5, #4
 8013bcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013bd0:	f105 0108 	add.w	r1, r5, #8
 8013bd4:	4630      	mov	r0, r6
 8013bd6:	f7fd f80f 	bl	8010bf8 <ucdr_deserialize_sequence_uint8_t>
 8013bda:	4604      	mov	r4, r0
 8013bdc:	e7e4      	b.n	8013ba8 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8013bde:	bf00      	nop

08013be0 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8013be0:	b570      	push	{r4, r5, r6, lr}
 8013be2:	460d      	mov	r5, r1
 8013be4:	7809      	ldrb	r1, [r1, #0]
 8013be6:	4606      	mov	r6, r0
 8013be8:	f7f6 fe68 	bl	800a8bc <ucdr_serialize_bool>
 8013bec:	782b      	ldrb	r3, [r5, #0]
 8013bee:	4604      	mov	r4, r0
 8013bf0:	b94b      	cbnz	r3, 8013c06 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8013bf2:	7a29      	ldrb	r1, [r5, #8]
 8013bf4:	4630      	mov	r0, r6
 8013bf6:	f7f6 fe61 	bl	800a8bc <ucdr_serialize_bool>
 8013bfa:	7a2b      	ldrb	r3, [r5, #8]
 8013bfc:	4004      	ands	r4, r0
 8013bfe:	b2e4      	uxtb	r4, r4
 8013c00:	b943      	cbnz	r3, 8013c14 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8013c02:	4620      	mov	r0, r4
 8013c04:	bd70      	pop	{r4, r5, r6, pc}
 8013c06:	6869      	ldr	r1, [r5, #4]
 8013c08:	4630      	mov	r0, r6
 8013c0a:	f004 f909 	bl	8017e20 <ucdr_serialize_string>
 8013c0e:	4004      	ands	r4, r0
 8013c10:	b2e4      	uxtb	r4, r4
 8013c12:	e7ee      	b.n	8013bf2 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8013c14:	68e9      	ldr	r1, [r5, #12]
 8013c16:	4630      	mov	r0, r6
 8013c18:	f004 f902 	bl	8017e20 <ucdr_serialize_string>
 8013c1c:	4004      	ands	r4, r0
 8013c1e:	4620      	mov	r0, r4
 8013c20:	bd70      	pop	{r4, r5, r6, pc}
 8013c22:	bf00      	nop

08013c24 <uxr_serialize_OBJK_Topic_Binary>:
 8013c24:	b570      	push	{r4, r5, r6, lr}
 8013c26:	460d      	mov	r5, r1
 8013c28:	6809      	ldr	r1, [r1, #0]
 8013c2a:	4606      	mov	r6, r0
 8013c2c:	f004 f8f8 	bl	8017e20 <ucdr_serialize_string>
 8013c30:	7929      	ldrb	r1, [r5, #4]
 8013c32:	4604      	mov	r4, r0
 8013c34:	4630      	mov	r0, r6
 8013c36:	f7f6 fe41 	bl	800a8bc <ucdr_serialize_bool>
 8013c3a:	792b      	ldrb	r3, [r5, #4]
 8013c3c:	4004      	ands	r4, r0
 8013c3e:	b2e4      	uxtb	r4, r4
 8013c40:	b943      	cbnz	r3, 8013c54 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8013c42:	7b29      	ldrb	r1, [r5, #12]
 8013c44:	4630      	mov	r0, r6
 8013c46:	f7f6 fe39 	bl	800a8bc <ucdr_serialize_bool>
 8013c4a:	7b2b      	ldrb	r3, [r5, #12]
 8013c4c:	4004      	ands	r4, r0
 8013c4e:	b93b      	cbnz	r3, 8013c60 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8013c50:	4620      	mov	r0, r4
 8013c52:	bd70      	pop	{r4, r5, r6, pc}
 8013c54:	68a9      	ldr	r1, [r5, #8]
 8013c56:	4630      	mov	r0, r6
 8013c58:	f004 f8e2 	bl	8017e20 <ucdr_serialize_string>
 8013c5c:	4004      	ands	r4, r0
 8013c5e:	e7f0      	b.n	8013c42 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8013c60:	6929      	ldr	r1, [r5, #16]
 8013c62:	4630      	mov	r0, r6
 8013c64:	f004 f8dc 	bl	8017e20 <ucdr_serialize_string>
 8013c68:	4004      	ands	r4, r0
 8013c6a:	b2e4      	uxtb	r4, r4
 8013c6c:	4620      	mov	r0, r4
 8013c6e:	bd70      	pop	{r4, r5, r6, pc}

08013c70 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8013c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c74:	460c      	mov	r4, r1
 8013c76:	7809      	ldrb	r1, [r1, #0]
 8013c78:	4606      	mov	r6, r0
 8013c7a:	f7f6 fe1f 	bl	800a8bc <ucdr_serialize_bool>
 8013c7e:	7823      	ldrb	r3, [r4, #0]
 8013c80:	4605      	mov	r5, r0
 8013c82:	b96b      	cbnz	r3, 8013ca0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8013c84:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013c88:	4630      	mov	r0, r6
 8013c8a:	f7f6 fe17 	bl	800a8bc <ucdr_serialize_bool>
 8013c8e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013c92:	4005      	ands	r5, r0
 8013c94:	b2ed      	uxtb	r5, r5
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d169      	bne.n	8013d6e <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8013c9a:	4628      	mov	r0, r5
 8013c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ca0:	6861      	ldr	r1, [r4, #4]
 8013ca2:	4630      	mov	r0, r6
 8013ca4:	f7f7 f84e 	bl	800ad44 <ucdr_serialize_uint32_t>
 8013ca8:	6863      	ldr	r3, [r4, #4]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d06b      	beq.n	8013d86 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8013cae:	2800      	cmp	r0, #0
 8013cb0:	d067      	beq.n	8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013cb2:	68a1      	ldr	r1, [r4, #8]
 8013cb4:	4630      	mov	r0, r6
 8013cb6:	f004 f8b3 	bl	8017e20 <ucdr_serialize_string>
 8013cba:	6863      	ldr	r3, [r4, #4]
 8013cbc:	2b01      	cmp	r3, #1
 8013cbe:	d953      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013cc0:	2800      	cmp	r0, #0
 8013cc2:	d05e      	beq.n	8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013cc4:	68e1      	ldr	r1, [r4, #12]
 8013cc6:	4630      	mov	r0, r6
 8013cc8:	f004 f8aa 	bl	8017e20 <ucdr_serialize_string>
 8013ccc:	6863      	ldr	r3, [r4, #4]
 8013cce:	2b02      	cmp	r3, #2
 8013cd0:	d94a      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013cd2:	2800      	cmp	r0, #0
 8013cd4:	d055      	beq.n	8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013cd6:	6921      	ldr	r1, [r4, #16]
 8013cd8:	4630      	mov	r0, r6
 8013cda:	f004 f8a1 	bl	8017e20 <ucdr_serialize_string>
 8013cde:	6863      	ldr	r3, [r4, #4]
 8013ce0:	2b03      	cmp	r3, #3
 8013ce2:	d941      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013ce4:	2800      	cmp	r0, #0
 8013ce6:	d04c      	beq.n	8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013ce8:	6961      	ldr	r1, [r4, #20]
 8013cea:	4630      	mov	r0, r6
 8013cec:	f004 f898 	bl	8017e20 <ucdr_serialize_string>
 8013cf0:	6863      	ldr	r3, [r4, #4]
 8013cf2:	2b04      	cmp	r3, #4
 8013cf4:	d938      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013cf6:	2800      	cmp	r0, #0
 8013cf8:	d043      	beq.n	8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013cfa:	69a1      	ldr	r1, [r4, #24]
 8013cfc:	4630      	mov	r0, r6
 8013cfe:	f004 f88f 	bl	8017e20 <ucdr_serialize_string>
 8013d02:	6863      	ldr	r3, [r4, #4]
 8013d04:	2b05      	cmp	r3, #5
 8013d06:	d92f      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013d08:	2800      	cmp	r0, #0
 8013d0a:	d03a      	beq.n	8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013d0c:	69e1      	ldr	r1, [r4, #28]
 8013d0e:	4630      	mov	r0, r6
 8013d10:	f004 f886 	bl	8017e20 <ucdr_serialize_string>
 8013d14:	6863      	ldr	r3, [r4, #4]
 8013d16:	2b06      	cmp	r3, #6
 8013d18:	d926      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013d1a:	b390      	cbz	r0, 8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013d1c:	6a21      	ldr	r1, [r4, #32]
 8013d1e:	4630      	mov	r0, r6
 8013d20:	f004 f87e 	bl	8017e20 <ucdr_serialize_string>
 8013d24:	6863      	ldr	r3, [r4, #4]
 8013d26:	2b07      	cmp	r3, #7
 8013d28:	d91e      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013d2a:	b350      	cbz	r0, 8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013d2c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8013d2e:	4630      	mov	r0, r6
 8013d30:	f004 f876 	bl	8017e20 <ucdr_serialize_string>
 8013d34:	6863      	ldr	r3, [r4, #4]
 8013d36:	2b08      	cmp	r3, #8
 8013d38:	d916      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013d3a:	b310      	cbz	r0, 8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013d3c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8013d3e:	4630      	mov	r0, r6
 8013d40:	f004 f86e 	bl	8017e20 <ucdr_serialize_string>
 8013d44:	6863      	ldr	r3, [r4, #4]
 8013d46:	2b09      	cmp	r3, #9
 8013d48:	d90e      	bls.n	8013d68 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013d4a:	b1d0      	cbz	r0, 8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013d4c:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8013d50:	2709      	movs	r7, #9
 8013d52:	e000      	b.n	8013d56 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8013d54:	b1a8      	cbz	r0, 8013d82 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013d56:	f858 1b04 	ldr.w	r1, [r8], #4
 8013d5a:	4630      	mov	r0, r6
 8013d5c:	f004 f860 	bl	8017e20 <ucdr_serialize_string>
 8013d60:	6862      	ldr	r2, [r4, #4]
 8013d62:	3701      	adds	r7, #1
 8013d64:	4297      	cmp	r7, r2
 8013d66:	d3f5      	bcc.n	8013d54 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8013d68:	4005      	ands	r5, r0
 8013d6a:	b2ed      	uxtb	r5, r5
 8013d6c:	e78a      	b.n	8013c84 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013d6e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013d70:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013d74:	4630      	mov	r0, r6
 8013d76:	f7fc ff2d 	bl	8010bd4 <ucdr_serialize_sequence_uint8_t>
 8013d7a:	4005      	ands	r5, r0
 8013d7c:	4628      	mov	r0, r5
 8013d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d82:	2500      	movs	r5, #0
 8013d84:	e77e      	b.n	8013c84 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013d86:	4028      	ands	r0, r5
 8013d88:	b2c5      	uxtb	r5, r0
 8013d8a:	e77b      	b.n	8013c84 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08013d8c <uxr_serialize_OBJK_Publisher_Binary>:
 8013d8c:	b570      	push	{r4, r5, r6, lr}
 8013d8e:	460d      	mov	r5, r1
 8013d90:	7809      	ldrb	r1, [r1, #0]
 8013d92:	4606      	mov	r6, r0
 8013d94:	f7f6 fd92 	bl	800a8bc <ucdr_serialize_bool>
 8013d98:	782b      	ldrb	r3, [r5, #0]
 8013d9a:	4604      	mov	r4, r0
 8013d9c:	b94b      	cbnz	r3, 8013db2 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8013d9e:	7a29      	ldrb	r1, [r5, #8]
 8013da0:	4630      	mov	r0, r6
 8013da2:	f7f6 fd8b 	bl	800a8bc <ucdr_serialize_bool>
 8013da6:	7a2b      	ldrb	r3, [r5, #8]
 8013da8:	4004      	ands	r4, r0
 8013daa:	b2e4      	uxtb	r4, r4
 8013dac:	b943      	cbnz	r3, 8013dc0 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8013dae:	4620      	mov	r0, r4
 8013db0:	bd70      	pop	{r4, r5, r6, pc}
 8013db2:	6869      	ldr	r1, [r5, #4]
 8013db4:	4630      	mov	r0, r6
 8013db6:	f004 f833 	bl	8017e20 <ucdr_serialize_string>
 8013dba:	4004      	ands	r4, r0
 8013dbc:	b2e4      	uxtb	r4, r4
 8013dbe:	e7ee      	b.n	8013d9e <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8013dc0:	f105 010c 	add.w	r1, r5, #12
 8013dc4:	4630      	mov	r0, r6
 8013dc6:	f7ff ff53 	bl	8013c70 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8013dca:	4004      	ands	r4, r0
 8013dcc:	4620      	mov	r0, r4
 8013dce:	bd70      	pop	{r4, r5, r6, pc}

08013dd0 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8013dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013dd4:	460c      	mov	r4, r1
 8013dd6:	7809      	ldrb	r1, [r1, #0]
 8013dd8:	4606      	mov	r6, r0
 8013dda:	f7f6 fd6f 	bl	800a8bc <ucdr_serialize_bool>
 8013dde:	7823      	ldrb	r3, [r4, #0]
 8013de0:	4605      	mov	r5, r0
 8013de2:	b96b      	cbnz	r3, 8013e00 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8013de4:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013de8:	4630      	mov	r0, r6
 8013dea:	f7f6 fd67 	bl	800a8bc <ucdr_serialize_bool>
 8013dee:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013df2:	4005      	ands	r5, r0
 8013df4:	b2ed      	uxtb	r5, r5
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	d169      	bne.n	8013ece <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8013dfa:	4628      	mov	r0, r5
 8013dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e00:	6861      	ldr	r1, [r4, #4]
 8013e02:	4630      	mov	r0, r6
 8013e04:	f7f6 ff9e 	bl	800ad44 <ucdr_serialize_uint32_t>
 8013e08:	6863      	ldr	r3, [r4, #4]
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d06b      	beq.n	8013ee6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8013e0e:	2800      	cmp	r0, #0
 8013e10:	d067      	beq.n	8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e12:	68a1      	ldr	r1, [r4, #8]
 8013e14:	4630      	mov	r0, r6
 8013e16:	f004 f803 	bl	8017e20 <ucdr_serialize_string>
 8013e1a:	6863      	ldr	r3, [r4, #4]
 8013e1c:	2b01      	cmp	r3, #1
 8013e1e:	d953      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013e20:	2800      	cmp	r0, #0
 8013e22:	d05e      	beq.n	8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e24:	68e1      	ldr	r1, [r4, #12]
 8013e26:	4630      	mov	r0, r6
 8013e28:	f003 fffa 	bl	8017e20 <ucdr_serialize_string>
 8013e2c:	6863      	ldr	r3, [r4, #4]
 8013e2e:	2b02      	cmp	r3, #2
 8013e30:	d94a      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013e32:	2800      	cmp	r0, #0
 8013e34:	d055      	beq.n	8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e36:	6921      	ldr	r1, [r4, #16]
 8013e38:	4630      	mov	r0, r6
 8013e3a:	f003 fff1 	bl	8017e20 <ucdr_serialize_string>
 8013e3e:	6863      	ldr	r3, [r4, #4]
 8013e40:	2b03      	cmp	r3, #3
 8013e42:	d941      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013e44:	2800      	cmp	r0, #0
 8013e46:	d04c      	beq.n	8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e48:	6961      	ldr	r1, [r4, #20]
 8013e4a:	4630      	mov	r0, r6
 8013e4c:	f003 ffe8 	bl	8017e20 <ucdr_serialize_string>
 8013e50:	6863      	ldr	r3, [r4, #4]
 8013e52:	2b04      	cmp	r3, #4
 8013e54:	d938      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013e56:	2800      	cmp	r0, #0
 8013e58:	d043      	beq.n	8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e5a:	69a1      	ldr	r1, [r4, #24]
 8013e5c:	4630      	mov	r0, r6
 8013e5e:	f003 ffdf 	bl	8017e20 <ucdr_serialize_string>
 8013e62:	6863      	ldr	r3, [r4, #4]
 8013e64:	2b05      	cmp	r3, #5
 8013e66:	d92f      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013e68:	2800      	cmp	r0, #0
 8013e6a:	d03a      	beq.n	8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e6c:	69e1      	ldr	r1, [r4, #28]
 8013e6e:	4630      	mov	r0, r6
 8013e70:	f003 ffd6 	bl	8017e20 <ucdr_serialize_string>
 8013e74:	6863      	ldr	r3, [r4, #4]
 8013e76:	2b06      	cmp	r3, #6
 8013e78:	d926      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013e7a:	b390      	cbz	r0, 8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e7c:	6a21      	ldr	r1, [r4, #32]
 8013e7e:	4630      	mov	r0, r6
 8013e80:	f003 ffce 	bl	8017e20 <ucdr_serialize_string>
 8013e84:	6863      	ldr	r3, [r4, #4]
 8013e86:	2b07      	cmp	r3, #7
 8013e88:	d91e      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013e8a:	b350      	cbz	r0, 8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e8c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8013e8e:	4630      	mov	r0, r6
 8013e90:	f003 ffc6 	bl	8017e20 <ucdr_serialize_string>
 8013e94:	6863      	ldr	r3, [r4, #4]
 8013e96:	2b08      	cmp	r3, #8
 8013e98:	d916      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013e9a:	b310      	cbz	r0, 8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013e9c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8013e9e:	4630      	mov	r0, r6
 8013ea0:	f003 ffbe 	bl	8017e20 <ucdr_serialize_string>
 8013ea4:	6863      	ldr	r3, [r4, #4]
 8013ea6:	2b09      	cmp	r3, #9
 8013ea8:	d90e      	bls.n	8013ec8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013eaa:	b1d0      	cbz	r0, 8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013eac:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8013eb0:	2709      	movs	r7, #9
 8013eb2:	e000      	b.n	8013eb6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8013eb4:	b1a8      	cbz	r0, 8013ee2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013eb6:	f858 1b04 	ldr.w	r1, [r8], #4
 8013eba:	4630      	mov	r0, r6
 8013ebc:	f003 ffb0 	bl	8017e20 <ucdr_serialize_string>
 8013ec0:	6862      	ldr	r2, [r4, #4]
 8013ec2:	3701      	adds	r7, #1
 8013ec4:	4297      	cmp	r7, r2
 8013ec6:	d3f5      	bcc.n	8013eb4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8013ec8:	4005      	ands	r5, r0
 8013eca:	b2ed      	uxtb	r5, r5
 8013ecc:	e78a      	b.n	8013de4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8013ece:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013ed0:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013ed4:	4630      	mov	r0, r6
 8013ed6:	f7fc fe7d 	bl	8010bd4 <ucdr_serialize_sequence_uint8_t>
 8013eda:	4005      	ands	r5, r0
 8013edc:	4628      	mov	r0, r5
 8013ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ee2:	2500      	movs	r5, #0
 8013ee4:	e77e      	b.n	8013de4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8013ee6:	4028      	ands	r0, r5
 8013ee8:	b2c5      	uxtb	r5, r0
 8013eea:	e77b      	b.n	8013de4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

08013eec <uxr_serialize_OBJK_Subscriber_Binary>:
 8013eec:	b570      	push	{r4, r5, r6, lr}
 8013eee:	460d      	mov	r5, r1
 8013ef0:	7809      	ldrb	r1, [r1, #0]
 8013ef2:	4606      	mov	r6, r0
 8013ef4:	f7f6 fce2 	bl	800a8bc <ucdr_serialize_bool>
 8013ef8:	782b      	ldrb	r3, [r5, #0]
 8013efa:	4604      	mov	r4, r0
 8013efc:	b94b      	cbnz	r3, 8013f12 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8013efe:	7a29      	ldrb	r1, [r5, #8]
 8013f00:	4630      	mov	r0, r6
 8013f02:	f7f6 fcdb 	bl	800a8bc <ucdr_serialize_bool>
 8013f06:	7a2b      	ldrb	r3, [r5, #8]
 8013f08:	4004      	ands	r4, r0
 8013f0a:	b2e4      	uxtb	r4, r4
 8013f0c:	b943      	cbnz	r3, 8013f20 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8013f0e:	4620      	mov	r0, r4
 8013f10:	bd70      	pop	{r4, r5, r6, pc}
 8013f12:	6869      	ldr	r1, [r5, #4]
 8013f14:	4630      	mov	r0, r6
 8013f16:	f003 ff83 	bl	8017e20 <ucdr_serialize_string>
 8013f1a:	4004      	ands	r4, r0
 8013f1c:	b2e4      	uxtb	r4, r4
 8013f1e:	e7ee      	b.n	8013efe <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8013f20:	f105 010c 	add.w	r1, r5, #12
 8013f24:	4630      	mov	r0, r6
 8013f26:	f7ff ff53 	bl	8013dd0 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8013f2a:	4004      	ands	r4, r0
 8013f2c:	4620      	mov	r0, r4
 8013f2e:	bd70      	pop	{r4, r5, r6, pc}

08013f30 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8013f30:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8013f34:	4688      	mov	r8, r1
 8013f36:	8809      	ldrh	r1, [r1, #0]
 8013f38:	4681      	mov	r9, r0
 8013f3a:	f7f6 fd19 	bl	800a970 <ucdr_serialize_uint16_t>
 8013f3e:	f898 1002 	ldrb.w	r1, [r8, #2]
 8013f42:	4606      	mov	r6, r0
 8013f44:	4648      	mov	r0, r9
 8013f46:	f7f6 fcb9 	bl	800a8bc <ucdr_serialize_bool>
 8013f4a:	f898 3002 	ldrb.w	r3, [r8, #2]
 8013f4e:	4006      	ands	r6, r0
 8013f50:	b2f5      	uxtb	r5, r6
 8013f52:	b9eb      	cbnz	r3, 8013f90 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8013f54:	f898 1006 	ldrb.w	r1, [r8, #6]
 8013f58:	4648      	mov	r0, r9
 8013f5a:	f7f6 fcaf 	bl	800a8bc <ucdr_serialize_bool>
 8013f5e:	f898 3006 	ldrb.w	r3, [r8, #6]
 8013f62:	4005      	ands	r5, r0
 8013f64:	bb7b      	cbnz	r3, 8013fc6 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8013f66:	f898 100c 	ldrb.w	r1, [r8, #12]
 8013f6a:	4648      	mov	r0, r9
 8013f6c:	f7f6 fca6 	bl	800a8bc <ucdr_serialize_bool>
 8013f70:	f898 300c 	ldrb.w	r3, [r8, #12]
 8013f74:	4005      	ands	r5, r0
 8013f76:	b9f3      	cbnz	r3, 8013fb6 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8013f78:	f898 1014 	ldrb.w	r1, [r8, #20]
 8013f7c:	4648      	mov	r0, r9
 8013f7e:	f7f6 fc9d 	bl	800a8bc <ucdr_serialize_bool>
 8013f82:	f898 3014 	ldrb.w	r3, [r8, #20]
 8013f86:	4005      	ands	r5, r0
 8013f88:	b94b      	cbnz	r3, 8013f9e <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8013f8a:	4628      	mov	r0, r5
 8013f8c:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013f90:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8013f94:	4648      	mov	r0, r9
 8013f96:	f7f6 fceb 	bl	800a970 <ucdr_serialize_uint16_t>
 8013f9a:	4005      	ands	r5, r0
 8013f9c:	e7da      	b.n	8013f54 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8013f9e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8013fa2:	f108 011c 	add.w	r1, r8, #28
 8013fa6:	4648      	mov	r0, r9
 8013fa8:	f7fc fe14 	bl	8010bd4 <ucdr_serialize_sequence_uint8_t>
 8013fac:	4028      	ands	r0, r5
 8013fae:	b2c5      	uxtb	r5, r0
 8013fb0:	4628      	mov	r0, r5
 8013fb2:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013fb6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013fba:	4648      	mov	r0, r9
 8013fbc:	f7f6 fec2 	bl	800ad44 <ucdr_serialize_uint32_t>
 8013fc0:	4028      	ands	r0, r5
 8013fc2:	b2c5      	uxtb	r5, r0
 8013fc4:	e7d8      	b.n	8013f78 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8013fc6:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8013fca:	4648      	mov	r0, r9
 8013fcc:	f7f6 feba 	bl	800ad44 <ucdr_serialize_uint32_t>
 8013fd0:	4028      	ands	r0, r5
 8013fd2:	b2c5      	uxtb	r5, r0
 8013fd4:	e7c7      	b.n	8013f66 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8013fd6:	bf00      	nop

08013fd8 <uxr_serialize_OBJK_DataReader_Binary>:
 8013fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fda:	2202      	movs	r2, #2
 8013fdc:	460c      	mov	r4, r1
 8013fde:	4606      	mov	r6, r0
 8013fe0:	f7fc fc5a 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8013fe4:	78a1      	ldrb	r1, [r4, #2]
 8013fe6:	4605      	mov	r5, r0
 8013fe8:	4630      	mov	r0, r6
 8013fea:	f7f6 fc67 	bl	800a8bc <ucdr_serialize_bool>
 8013fee:	78a3      	ldrb	r3, [r4, #2]
 8013ff0:	4005      	ands	r5, r0
 8013ff2:	b2ed      	uxtb	r5, r5
 8013ff4:	b90b      	cbnz	r3, 8013ffa <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8013ff6:	4628      	mov	r0, r5
 8013ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ffa:	f104 0108 	add.w	r1, r4, #8
 8013ffe:	4630      	mov	r0, r6
 8014000:	f7ff ff96 	bl	8013f30 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8014004:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014008:	4607      	mov	r7, r0
 801400a:	4630      	mov	r0, r6
 801400c:	f7f6 fc56 	bl	800a8bc <ucdr_serialize_bool>
 8014010:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8014014:	4038      	ands	r0, r7
 8014016:	b2c7      	uxtb	r7, r0
 8014018:	b95b      	cbnz	r3, 8014032 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 801401a:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 801401e:	4630      	mov	r0, r6
 8014020:	f7f6 fc4c 	bl	800a8bc <ucdr_serialize_bool>
 8014024:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8014028:	4007      	ands	r7, r0
 801402a:	b94b      	cbnz	r3, 8014040 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 801402c:	403d      	ands	r5, r7
 801402e:	4628      	mov	r0, r5
 8014030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014032:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8014036:	4630      	mov	r0, r6
 8014038:	f7f7 f8da 	bl	800b1f0 <ucdr_serialize_uint64_t>
 801403c:	4007      	ands	r7, r0
 801403e:	e7ec      	b.n	801401a <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8014040:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8014042:	4630      	mov	r0, r6
 8014044:	f003 feec 	bl	8017e20 <ucdr_serialize_string>
 8014048:	4007      	ands	r7, r0
 801404a:	b2ff      	uxtb	r7, r7
 801404c:	e7ee      	b.n	801402c <uxr_serialize_OBJK_DataReader_Binary+0x54>
 801404e:	bf00      	nop

08014050 <uxr_serialize_OBJK_DataWriter_Binary>:
 8014050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014052:	2202      	movs	r2, #2
 8014054:	460d      	mov	r5, r1
 8014056:	4606      	mov	r6, r0
 8014058:	f7fc fc1e 	bl	8010898 <ucdr_serialize_array_uint8_t>
 801405c:	78a9      	ldrb	r1, [r5, #2]
 801405e:	4604      	mov	r4, r0
 8014060:	4630      	mov	r0, r6
 8014062:	f7f6 fc2b 	bl	800a8bc <ucdr_serialize_bool>
 8014066:	78ab      	ldrb	r3, [r5, #2]
 8014068:	4004      	ands	r4, r0
 801406a:	b2e4      	uxtb	r4, r4
 801406c:	b90b      	cbnz	r3, 8014072 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801406e:	4620      	mov	r0, r4
 8014070:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014072:	f105 0108 	add.w	r1, r5, #8
 8014076:	4630      	mov	r0, r6
 8014078:	f7ff ff5a 	bl	8013f30 <uxr_serialize_OBJK_Endpoint_QosBinary>
 801407c:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8014080:	4607      	mov	r7, r0
 8014082:	4630      	mov	r0, r6
 8014084:	f7f6 fc1a 	bl	800a8bc <ucdr_serialize_bool>
 8014088:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 801408c:	4038      	ands	r0, r7
 801408e:	b2c7      	uxtb	r7, r0
 8014090:	b913      	cbnz	r3, 8014098 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8014092:	403c      	ands	r4, r7
 8014094:	4620      	mov	r0, r4
 8014096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014098:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801409c:	4630      	mov	r0, r6
 801409e:	f7f7 f8a7 	bl	800b1f0 <ucdr_serialize_uint64_t>
 80140a2:	4007      	ands	r7, r0
 80140a4:	e7f5      	b.n	8014092 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 80140a6:	bf00      	nop

080140a8 <uxr_deserialize_ObjectVariant>:
 80140a8:	b570      	push	{r4, r5, r6, lr}
 80140aa:	4605      	mov	r5, r0
 80140ac:	460e      	mov	r6, r1
 80140ae:	f7f6 fc49 	bl	800a944 <ucdr_deserialize_uint8_t>
 80140b2:	b168      	cbz	r0, 80140d0 <uxr_deserialize_ObjectVariant+0x28>
 80140b4:	7833      	ldrb	r3, [r6, #0]
 80140b6:	3b01      	subs	r3, #1
 80140b8:	4604      	mov	r4, r0
 80140ba:	2b0d      	cmp	r3, #13
 80140bc:	d809      	bhi.n	80140d2 <uxr_deserialize_ObjectVariant+0x2a>
 80140be:	e8df f003 	tbb	[pc, r3]
 80140c2:	0a41      	.short	0x0a41
 80140c4:	0a0a2323 	.word	0x0a0a2323
 80140c8:	10080a0a 	.word	0x10080a0a
 80140cc:	565c1010 	.word	0x565c1010
 80140d0:	2400      	movs	r4, #0
 80140d2:	4620      	mov	r0, r4
 80140d4:	bd70      	pop	{r4, r5, r6, pc}
 80140d6:	1d31      	adds	r1, r6, #4
 80140d8:	4628      	mov	r0, r5
 80140da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80140de:	f7ff bd55 	b.w	8013b8c <uxr_deserialize_DATAWRITER_Representation>
 80140e2:	1d31      	adds	r1, r6, #4
 80140e4:	4628      	mov	r0, r5
 80140e6:	f7f6 fc2d 	bl	800a944 <ucdr_deserialize_uint8_t>
 80140ea:	2800      	cmp	r0, #0
 80140ec:	d0f0      	beq.n	80140d0 <uxr_deserialize_ObjectVariant+0x28>
 80140ee:	7933      	ldrb	r3, [r6, #4]
 80140f0:	2b01      	cmp	r3, #1
 80140f2:	d001      	beq.n	80140f8 <uxr_deserialize_ObjectVariant+0x50>
 80140f4:	2b02      	cmp	r3, #2
 80140f6:	d1ec      	bne.n	80140d2 <uxr_deserialize_ObjectVariant+0x2a>
 80140f8:	68b1      	ldr	r1, [r6, #8]
 80140fa:	4628      	mov	r0, r5
 80140fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014100:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014104:	f003 be9c 	b.w	8017e40 <ucdr_deserialize_string>
 8014108:	1d31      	adds	r1, r6, #4
 801410a:	4628      	mov	r0, r5
 801410c:	f7f6 fc1a 	bl	800a944 <ucdr_deserialize_uint8_t>
 8014110:	4604      	mov	r4, r0
 8014112:	b170      	cbz	r0, 8014132 <uxr_deserialize_ObjectVariant+0x8a>
 8014114:	7933      	ldrb	r3, [r6, #4]
 8014116:	2b02      	cmp	r3, #2
 8014118:	d04c      	beq.n	80141b4 <uxr_deserialize_ObjectVariant+0x10c>
 801411a:	2b03      	cmp	r3, #3
 801411c:	d109      	bne.n	8014132 <uxr_deserialize_ObjectVariant+0x8a>
 801411e:	f106 0308 	add.w	r3, r6, #8
 8014122:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014126:	f106 010c 	add.w	r1, r6, #12
 801412a:	4628      	mov	r0, r5
 801412c:	f7fc fd64 	bl	8010bf8 <ucdr_deserialize_sequence_uint8_t>
 8014130:	4604      	mov	r4, r0
 8014132:	2202      	movs	r2, #2
 8014134:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8014138:	4628      	mov	r0, r5
 801413a:	f7fc fc11 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 801413e:	4020      	ands	r0, r4
 8014140:	b2c4      	uxtb	r4, r0
 8014142:	e7c6      	b.n	80140d2 <uxr_deserialize_ObjectVariant+0x2a>
 8014144:	1d31      	adds	r1, r6, #4
 8014146:	4628      	mov	r0, r5
 8014148:	f7f6 fbfc 	bl	800a944 <ucdr_deserialize_uint8_t>
 801414c:	4604      	mov	r4, r0
 801414e:	b130      	cbz	r0, 801415e <uxr_deserialize_ObjectVariant+0xb6>
 8014150:	7933      	ldrb	r3, [r6, #4]
 8014152:	2b02      	cmp	r3, #2
 8014154:	d036      	beq.n	80141c4 <uxr_deserialize_ObjectVariant+0x11c>
 8014156:	2b03      	cmp	r3, #3
 8014158:	d03c      	beq.n	80141d4 <uxr_deserialize_ObjectVariant+0x12c>
 801415a:	2b01      	cmp	r3, #1
 801415c:	d032      	beq.n	80141c4 <uxr_deserialize_ObjectVariant+0x11c>
 801415e:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8014162:	4628      	mov	r0, r5
 8014164:	f7f7 f994 	bl	800b490 <ucdr_deserialize_int16_t>
 8014168:	4020      	ands	r0, r4
 801416a:	b2c4      	uxtb	r4, r0
 801416c:	e7b1      	b.n	80140d2 <uxr_deserialize_ObjectVariant+0x2a>
 801416e:	1d31      	adds	r1, r6, #4
 8014170:	4628      	mov	r0, r5
 8014172:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014176:	f7ff bbbf 	b.w	80138f8 <uxr_deserialize_CLIENT_Representation>
 801417a:	2204      	movs	r2, #4
 801417c:	18b1      	adds	r1, r6, r2
 801417e:	4628      	mov	r0, r5
 8014180:	f7fc fbee 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8014184:	2202      	movs	r2, #2
 8014186:	f106 0108 	add.w	r1, r6, #8
 801418a:	4604      	mov	r4, r0
 801418c:	4628      	mov	r0, r5
 801418e:	f7fc fbe7 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8014192:	2202      	movs	r2, #2
 8014194:	4004      	ands	r4, r0
 8014196:	f106 010a 	add.w	r1, r6, #10
 801419a:	4628      	mov	r0, r5
 801419c:	f7fc fbe0 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 80141a0:	b2e4      	uxtb	r4, r4
 80141a2:	4603      	mov	r3, r0
 80141a4:	f106 010c 	add.w	r1, r6, #12
 80141a8:	4628      	mov	r0, r5
 80141aa:	401c      	ands	r4, r3
 80141ac:	f7f6 fb9c 	bl	800a8e8 <ucdr_deserialize_bool>
 80141b0:	4004      	ands	r4, r0
 80141b2:	e78e      	b.n	80140d2 <uxr_deserialize_ObjectVariant+0x2a>
 80141b4:	68b1      	ldr	r1, [r6, #8]
 80141b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80141ba:	4628      	mov	r0, r5
 80141bc:	f003 fe40 	bl	8017e40 <ucdr_deserialize_string>
 80141c0:	4604      	mov	r4, r0
 80141c2:	e7b6      	b.n	8014132 <uxr_deserialize_ObjectVariant+0x8a>
 80141c4:	68b1      	ldr	r1, [r6, #8]
 80141c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80141ca:	4628      	mov	r0, r5
 80141cc:	f003 fe38 	bl	8017e40 <ucdr_deserialize_string>
 80141d0:	4604      	mov	r4, r0
 80141d2:	e7c4      	b.n	801415e <uxr_deserialize_ObjectVariant+0xb6>
 80141d4:	f106 0308 	add.w	r3, r6, #8
 80141d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80141dc:	f106 010c 	add.w	r1, r6, #12
 80141e0:	4628      	mov	r0, r5
 80141e2:	f7fc fd09 	bl	8010bf8 <ucdr_deserialize_sequence_uint8_t>
 80141e6:	4604      	mov	r4, r0
 80141e8:	e7b9      	b.n	801415e <uxr_deserialize_ObjectVariant+0xb6>
 80141ea:	bf00      	nop

080141ec <uxr_deserialize_BaseObjectRequest>:
 80141ec:	b570      	push	{r4, r5, r6, lr}
 80141ee:	2202      	movs	r2, #2
 80141f0:	4605      	mov	r5, r0
 80141f2:	460e      	mov	r6, r1
 80141f4:	f7fc fbb4 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 80141f8:	2202      	movs	r2, #2
 80141fa:	4604      	mov	r4, r0
 80141fc:	18b1      	adds	r1, r6, r2
 80141fe:	4628      	mov	r0, r5
 8014200:	f7fc fbae 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8014204:	4020      	ands	r0, r4
 8014206:	b2c0      	uxtb	r0, r0
 8014208:	bd70      	pop	{r4, r5, r6, pc}
 801420a:	bf00      	nop

0801420c <uxr_serialize_ActivityInfoVariant>:
 801420c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014210:	460d      	mov	r5, r1
 8014212:	7809      	ldrb	r1, [r1, #0]
 8014214:	4607      	mov	r7, r0
 8014216:	f7f6 fb7f 	bl	800a918 <ucdr_serialize_uint8_t>
 801421a:	4681      	mov	r9, r0
 801421c:	b138      	cbz	r0, 801422e <uxr_serialize_ActivityInfoVariant+0x22>
 801421e:	782b      	ldrb	r3, [r5, #0]
 8014220:	2b06      	cmp	r3, #6
 8014222:	f000 8082 	beq.w	801432a <uxr_serialize_ActivityInfoVariant+0x11e>
 8014226:	2b0d      	cmp	r3, #13
 8014228:	d016      	beq.n	8014258 <uxr_serialize_ActivityInfoVariant+0x4c>
 801422a:	2b05      	cmp	r3, #5
 801422c:	d002      	beq.n	8014234 <uxr_serialize_ActivityInfoVariant+0x28>
 801422e:	4648      	mov	r0, r9
 8014230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014234:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8014238:	4638      	mov	r0, r7
 801423a:	f7f7 f8a9 	bl	800b390 <ucdr_serialize_int16_t>
 801423e:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8014242:	4681      	mov	r9, r0
 8014244:	4638      	mov	r0, r7
 8014246:	f7f6 ffd3 	bl	800b1f0 <ucdr_serialize_uint64_t>
 801424a:	ea09 0000 	and.w	r0, r9, r0
 801424e:	fa5f f980 	uxtb.w	r9, r0
 8014252:	4648      	mov	r0, r9
 8014254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014258:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801425c:	4638      	mov	r0, r7
 801425e:	f7f7 f897 	bl	800b390 <ucdr_serialize_int16_t>
 8014262:	68e9      	ldr	r1, [r5, #12]
 8014264:	4681      	mov	r9, r0
 8014266:	4638      	mov	r0, r7
 8014268:	f7f6 fd6c 	bl	800ad44 <ucdr_serialize_uint32_t>
 801426c:	68eb      	ldr	r3, [r5, #12]
 801426e:	2b00      	cmp	r3, #0
 8014270:	d0eb      	beq.n	801424a <uxr_serialize_ActivityInfoVariant+0x3e>
 8014272:	b320      	cbz	r0, 80142be <uxr_serialize_ActivityInfoVariant+0xb2>
 8014274:	f105 080c 	add.w	r8, r5, #12
 8014278:	2600      	movs	r6, #0
 801427a:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 801427e:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8014282:	f89a 1010 	ldrb.w	r1, [sl, #16]
 8014286:	4638      	mov	r0, r7
 8014288:	f7f6 fb46 	bl	800a918 <ucdr_serialize_uint8_t>
 801428c:	2800      	cmp	r0, #0
 801428e:	d053      	beq.n	8014338 <uxr_serialize_ActivityInfoVariant+0x12c>
 8014290:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8014294:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8014298:	0074      	lsls	r4, r6, #1
 801429a:	00c9      	lsls	r1, r1, #3
 801429c:	2b03      	cmp	r3, #3
 801429e:	d854      	bhi.n	801434a <uxr_serialize_ActivityInfoVariant+0x13e>
 80142a0:	e8df f003 	tbb	[pc, r3]
 80142a4:	02102132 	.word	0x02102132
 80142a8:	4441      	add	r1, r8
 80142aa:	4638      	mov	r0, r7
 80142ac:	6889      	ldr	r1, [r1, #8]
 80142ae:	f003 fdb7 	bl	8017e20 <ucdr_serialize_string>
 80142b2:	68ea      	ldr	r2, [r5, #12]
 80142b4:	3601      	adds	r6, #1
 80142b6:	4296      	cmp	r6, r2
 80142b8:	d242      	bcs.n	8014340 <uxr_serialize_ActivityInfoVariant+0x134>
 80142ba:	2800      	cmp	r0, #0
 80142bc:	d1dd      	bne.n	801427a <uxr_serialize_ActivityInfoVariant+0x6e>
 80142be:	f04f 0900 	mov.w	r9, #0
 80142c2:	e7b4      	b.n	801422e <uxr_serialize_ActivityInfoVariant+0x22>
 80142c4:	3108      	adds	r1, #8
 80142c6:	4441      	add	r1, r8
 80142c8:	2210      	movs	r2, #16
 80142ca:	4638      	mov	r0, r7
 80142cc:	f7fc fae4 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80142d0:	4434      	add	r4, r6
 80142d2:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 80142d6:	4604      	mov	r4, r0
 80142d8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80142da:	4638      	mov	r0, r7
 80142dc:	f7f6 fd32 	bl	800ad44 <ucdr_serialize_uint32_t>
 80142e0:	4020      	ands	r0, r4
 80142e2:	b2c0      	uxtb	r0, r0
 80142e4:	e7e5      	b.n	80142b2 <uxr_serialize_ActivityInfoVariant+0xa6>
 80142e6:	3108      	adds	r1, #8
 80142e8:	4441      	add	r1, r8
 80142ea:	2204      	movs	r2, #4
 80142ec:	4638      	mov	r0, r7
 80142ee:	f7fc fad3 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80142f2:	4434      	add	r4, r6
 80142f4:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 80142f8:	4604      	mov	r4, r0
 80142fa:	8b19      	ldrh	r1, [r3, #24]
 80142fc:	4638      	mov	r0, r7
 80142fe:	f7f6 fb37 	bl	800a970 <ucdr_serialize_uint16_t>
 8014302:	4020      	ands	r0, r4
 8014304:	b2c0      	uxtb	r0, r0
 8014306:	e7d4      	b.n	80142b2 <uxr_serialize_ActivityInfoVariant+0xa6>
 8014308:	3108      	adds	r1, #8
 801430a:	4441      	add	r1, r8
 801430c:	2202      	movs	r2, #2
 801430e:	4638      	mov	r0, r7
 8014310:	f7fc fac2 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014314:	4434      	add	r4, r6
 8014316:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 801431a:	4604      	mov	r4, r0
 801431c:	7d99      	ldrb	r1, [r3, #22]
 801431e:	4638      	mov	r0, r7
 8014320:	f7f6 fafa 	bl	800a918 <ucdr_serialize_uint8_t>
 8014324:	4020      	ands	r0, r4
 8014326:	b2c0      	uxtb	r0, r0
 8014328:	e7c3      	b.n	80142b2 <uxr_serialize_ActivityInfoVariant+0xa6>
 801432a:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801432e:	4638      	mov	r0, r7
 8014330:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014334:	f7f7 b82c 	b.w	800b390 <ucdr_serialize_int16_t>
 8014338:	68ea      	ldr	r2, [r5, #12]
 801433a:	3601      	adds	r6, #1
 801433c:	42b2      	cmp	r2, r6
 801433e:	d8be      	bhi.n	80142be <uxr_serialize_ActivityInfoVariant+0xb2>
 8014340:	ea09 0900 	and.w	r9, r9, r0
 8014344:	fa5f f989 	uxtb.w	r9, r9
 8014348:	e771      	b.n	801422e <uxr_serialize_ActivityInfoVariant+0x22>
 801434a:	68eb      	ldr	r3, [r5, #12]
 801434c:	3601      	adds	r6, #1
 801434e:	429e      	cmp	r6, r3
 8014350:	f10a 0a18 	add.w	sl, sl, #24
 8014354:	d395      	bcc.n	8014282 <uxr_serialize_ActivityInfoVariant+0x76>
 8014356:	e76a      	b.n	801422e <uxr_serialize_ActivityInfoVariant+0x22>

08014358 <uxr_deserialize_BaseObjectReply>:
 8014358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801435c:	2202      	movs	r2, #2
 801435e:	4606      	mov	r6, r0
 8014360:	460f      	mov	r7, r1
 8014362:	f7fc fafd 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8014366:	2202      	movs	r2, #2
 8014368:	18b9      	adds	r1, r7, r2
 801436a:	4605      	mov	r5, r0
 801436c:	4630      	mov	r0, r6
 801436e:	f7fc faf7 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8014372:	1d39      	adds	r1, r7, #4
 8014374:	4680      	mov	r8, r0
 8014376:	4630      	mov	r0, r6
 8014378:	f7f6 fae4 	bl	800a944 <ucdr_deserialize_uint8_t>
 801437c:	1d79      	adds	r1, r7, #5
 801437e:	4604      	mov	r4, r0
 8014380:	4630      	mov	r0, r6
 8014382:	f7f6 fadf 	bl	800a944 <ucdr_deserialize_uint8_t>
 8014386:	ea05 0508 	and.w	r5, r5, r8
 801438a:	402c      	ands	r4, r5
 801438c:	4020      	ands	r0, r4
 801438e:	b2c0      	uxtb	r0, r0
 8014390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014394 <uxr_serialize_ReadSpecification>:
 8014394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014398:	460e      	mov	r6, r1
 801439a:	7809      	ldrb	r1, [r1, #0]
 801439c:	4607      	mov	r7, r0
 801439e:	f7f6 fabb 	bl	800a918 <ucdr_serialize_uint8_t>
 80143a2:	7871      	ldrb	r1, [r6, #1]
 80143a4:	4604      	mov	r4, r0
 80143a6:	4638      	mov	r0, r7
 80143a8:	f7f6 fab6 	bl	800a918 <ucdr_serialize_uint8_t>
 80143ac:	78b1      	ldrb	r1, [r6, #2]
 80143ae:	4004      	ands	r4, r0
 80143b0:	4638      	mov	r0, r7
 80143b2:	f7f6 fa83 	bl	800a8bc <ucdr_serialize_bool>
 80143b6:	78b3      	ldrb	r3, [r6, #2]
 80143b8:	b2e4      	uxtb	r4, r4
 80143ba:	4004      	ands	r4, r0
 80143bc:	b94b      	cbnz	r3, 80143d2 <uxr_serialize_ReadSpecification+0x3e>
 80143be:	7a31      	ldrb	r1, [r6, #8]
 80143c0:	4638      	mov	r0, r7
 80143c2:	f7f6 fa7b 	bl	800a8bc <ucdr_serialize_bool>
 80143c6:	7a33      	ldrb	r3, [r6, #8]
 80143c8:	4004      	ands	r4, r0
 80143ca:	b943      	cbnz	r3, 80143de <uxr_serialize_ReadSpecification+0x4a>
 80143cc:	4620      	mov	r0, r4
 80143ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143d2:	6871      	ldr	r1, [r6, #4]
 80143d4:	4638      	mov	r0, r7
 80143d6:	f003 fd23 	bl	8017e20 <ucdr_serialize_string>
 80143da:	4004      	ands	r4, r0
 80143dc:	e7ef      	b.n	80143be <uxr_serialize_ReadSpecification+0x2a>
 80143de:	8971      	ldrh	r1, [r6, #10]
 80143e0:	4638      	mov	r0, r7
 80143e2:	f7f6 fac5 	bl	800a970 <ucdr_serialize_uint16_t>
 80143e6:	89b1      	ldrh	r1, [r6, #12]
 80143e8:	4605      	mov	r5, r0
 80143ea:	4638      	mov	r0, r7
 80143ec:	f7f6 fac0 	bl	800a970 <ucdr_serialize_uint16_t>
 80143f0:	89f1      	ldrh	r1, [r6, #14]
 80143f2:	4005      	ands	r5, r0
 80143f4:	4638      	mov	r0, r7
 80143f6:	f7f6 fabb 	bl	800a970 <ucdr_serialize_uint16_t>
 80143fa:	8a31      	ldrh	r1, [r6, #16]
 80143fc:	4680      	mov	r8, r0
 80143fe:	4638      	mov	r0, r7
 8014400:	f7f6 fab6 	bl	800a970 <ucdr_serialize_uint16_t>
 8014404:	b2ed      	uxtb	r5, r5
 8014406:	4025      	ands	r5, r4
 8014408:	ea08 0505 	and.w	r5, r8, r5
 801440c:	ea00 0405 	and.w	r4, r0, r5
 8014410:	4620      	mov	r0, r4
 8014412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014416:	bf00      	nop

08014418 <uxr_serialize_CREATE_CLIENT_Payload>:
 8014418:	f7ff ba16 	b.w	8013848 <uxr_serialize_CLIENT_Representation>

0801441c <uxr_serialize_CREATE_Payload>:
 801441c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801441e:	2202      	movs	r2, #2
 8014420:	4607      	mov	r7, r0
 8014422:	460e      	mov	r6, r1
 8014424:	f7fc fa38 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014428:	2202      	movs	r2, #2
 801442a:	18b1      	adds	r1, r6, r2
 801442c:	4605      	mov	r5, r0
 801442e:	4638      	mov	r0, r7
 8014430:	f7fc fa32 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014434:	7931      	ldrb	r1, [r6, #4]
 8014436:	4604      	mov	r4, r0
 8014438:	4638      	mov	r0, r7
 801443a:	f7f6 fa6d 	bl	800a918 <ucdr_serialize_uint8_t>
 801443e:	b170      	cbz	r0, 801445e <uxr_serialize_CREATE_Payload+0x42>
 8014440:	7933      	ldrb	r3, [r6, #4]
 8014442:	402c      	ands	r4, r5
 8014444:	3b01      	subs	r3, #1
 8014446:	b2e4      	uxtb	r4, r4
 8014448:	2b0d      	cmp	r3, #13
 801444a:	d809      	bhi.n	8014460 <uxr_serialize_CREATE_Payload+0x44>
 801444c:	e8df f003 	tbb	[pc, r3]
 8014450:	23230a4c 	.word	0x23230a4c
 8014454:	0a0a0a0a 	.word	0x0a0a0a0a
 8014458:	12121208 	.word	0x12121208
 801445c:	3e45      	.short	0x3e45
 801445e:	2400      	movs	r4, #0
 8014460:	4620      	mov	r0, r4
 8014462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014464:	f106 0108 	add.w	r1, r6, #8
 8014468:	4638      	mov	r0, r7
 801446a:	f7ff faf3 	bl	8013a54 <uxr_serialize_DATAWRITER_Representation>
 801446e:	4004      	ands	r4, r0
 8014470:	4620      	mov	r0, r4
 8014472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014474:	7a31      	ldrb	r1, [r6, #8]
 8014476:	4638      	mov	r0, r7
 8014478:	f7f6 fa4e 	bl	800a918 <ucdr_serialize_uint8_t>
 801447c:	2800      	cmp	r0, #0
 801447e:	d0ee      	beq.n	801445e <uxr_serialize_CREATE_Payload+0x42>
 8014480:	7a33      	ldrb	r3, [r6, #8]
 8014482:	2b01      	cmp	r3, #1
 8014484:	d001      	beq.n	801448a <uxr_serialize_CREATE_Payload+0x6e>
 8014486:	2b02      	cmp	r3, #2
 8014488:	d1ea      	bne.n	8014460 <uxr_serialize_CREATE_Payload+0x44>
 801448a:	68f1      	ldr	r1, [r6, #12]
 801448c:	4638      	mov	r0, r7
 801448e:	f003 fcc7 	bl	8017e20 <ucdr_serialize_string>
 8014492:	4004      	ands	r4, r0
 8014494:	e7e4      	b.n	8014460 <uxr_serialize_CREATE_Payload+0x44>
 8014496:	7a31      	ldrb	r1, [r6, #8]
 8014498:	4638      	mov	r0, r7
 801449a:	f7f6 fa3d 	bl	800a918 <ucdr_serialize_uint8_t>
 801449e:	4605      	mov	r5, r0
 80144a0:	b158      	cbz	r0, 80144ba <uxr_serialize_CREATE_Payload+0x9e>
 80144a2:	7a33      	ldrb	r3, [r6, #8]
 80144a4:	2b02      	cmp	r3, #2
 80144a6:	d034      	beq.n	8014512 <uxr_serialize_CREATE_Payload+0xf6>
 80144a8:	2b03      	cmp	r3, #3
 80144aa:	d106      	bne.n	80144ba <uxr_serialize_CREATE_Payload+0x9e>
 80144ac:	68f2      	ldr	r2, [r6, #12]
 80144ae:	f106 0110 	add.w	r1, r6, #16
 80144b2:	4638      	mov	r0, r7
 80144b4:	f7fc fb8e 	bl	8010bd4 <ucdr_serialize_sequence_uint8_t>
 80144b8:	4605      	mov	r5, r0
 80144ba:	2202      	movs	r2, #2
 80144bc:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 80144c0:	4638      	mov	r0, r7
 80144c2:	f7fc f9e9 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80144c6:	4028      	ands	r0, r5
 80144c8:	4004      	ands	r4, r0
 80144ca:	e7c9      	b.n	8014460 <uxr_serialize_CREATE_Payload+0x44>
 80144cc:	f106 0108 	add.w	r1, r6, #8
 80144d0:	4638      	mov	r0, r7
 80144d2:	f7ff f9b9 	bl	8013848 <uxr_serialize_CLIENT_Representation>
 80144d6:	4004      	ands	r4, r0
 80144d8:	e7c2      	b.n	8014460 <uxr_serialize_CREATE_Payload+0x44>
 80144da:	f106 0108 	add.w	r1, r6, #8
 80144de:	4638      	mov	r0, r7
 80144e0:	f7ff fa6e 	bl	80139c0 <uxr_serialize_AGENT_Representation>
 80144e4:	4004      	ands	r4, r0
 80144e6:	e7bb      	b.n	8014460 <uxr_serialize_CREATE_Payload+0x44>
 80144e8:	7a31      	ldrb	r1, [r6, #8]
 80144ea:	4638      	mov	r0, r7
 80144ec:	f7f6 fa14 	bl	800a918 <ucdr_serialize_uint8_t>
 80144f0:	4605      	mov	r5, r0
 80144f2:	b130      	cbz	r0, 8014502 <uxr_serialize_CREATE_Payload+0xe6>
 80144f4:	7a33      	ldrb	r3, [r6, #8]
 80144f6:	2b02      	cmp	r3, #2
 80144f8:	d011      	beq.n	801451e <uxr_serialize_CREATE_Payload+0x102>
 80144fa:	2b03      	cmp	r3, #3
 80144fc:	d015      	beq.n	801452a <uxr_serialize_CREATE_Payload+0x10e>
 80144fe:	2b01      	cmp	r3, #1
 8014500:	d00d      	beq.n	801451e <uxr_serialize_CREATE_Payload+0x102>
 8014502:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 8014506:	4638      	mov	r0, r7
 8014508:	f7f6 ff42 	bl	800b390 <ucdr_serialize_int16_t>
 801450c:	4028      	ands	r0, r5
 801450e:	4004      	ands	r4, r0
 8014510:	e7a6      	b.n	8014460 <uxr_serialize_CREATE_Payload+0x44>
 8014512:	68f1      	ldr	r1, [r6, #12]
 8014514:	4638      	mov	r0, r7
 8014516:	f003 fc83 	bl	8017e20 <ucdr_serialize_string>
 801451a:	4605      	mov	r5, r0
 801451c:	e7cd      	b.n	80144ba <uxr_serialize_CREATE_Payload+0x9e>
 801451e:	68f1      	ldr	r1, [r6, #12]
 8014520:	4638      	mov	r0, r7
 8014522:	f003 fc7d 	bl	8017e20 <ucdr_serialize_string>
 8014526:	4605      	mov	r5, r0
 8014528:	e7eb      	b.n	8014502 <uxr_serialize_CREATE_Payload+0xe6>
 801452a:	68f2      	ldr	r2, [r6, #12]
 801452c:	f106 0110 	add.w	r1, r6, #16
 8014530:	4638      	mov	r0, r7
 8014532:	f7fc fb4f 	bl	8010bd4 <ucdr_serialize_sequence_uint8_t>
 8014536:	4605      	mov	r5, r0
 8014538:	e7e3      	b.n	8014502 <uxr_serialize_CREATE_Payload+0xe6>
 801453a:	bf00      	nop

0801453c <uxr_serialize_GET_INFO_Payload>:
 801453c:	b570      	push	{r4, r5, r6, lr}
 801453e:	2202      	movs	r2, #2
 8014540:	4605      	mov	r5, r0
 8014542:	460e      	mov	r6, r1
 8014544:	f7fc f9a8 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014548:	2202      	movs	r2, #2
 801454a:	18b1      	adds	r1, r6, r2
 801454c:	4604      	mov	r4, r0
 801454e:	4628      	mov	r0, r5
 8014550:	f7fc f9a2 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014554:	6871      	ldr	r1, [r6, #4]
 8014556:	4004      	ands	r4, r0
 8014558:	4628      	mov	r0, r5
 801455a:	f7f6 fbf3 	bl	800ad44 <ucdr_serialize_uint32_t>
 801455e:	b2e4      	uxtb	r4, r4
 8014560:	4020      	ands	r0, r4
 8014562:	bd70      	pop	{r4, r5, r6, pc}

08014564 <uxr_deserialize_GET_INFO_Payload>:
 8014564:	b570      	push	{r4, r5, r6, lr}
 8014566:	2202      	movs	r2, #2
 8014568:	4605      	mov	r5, r0
 801456a:	460e      	mov	r6, r1
 801456c:	f7fc f9f8 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8014570:	2202      	movs	r2, #2
 8014572:	18b1      	adds	r1, r6, r2
 8014574:	4604      	mov	r4, r0
 8014576:	4628      	mov	r0, r5
 8014578:	f7fc f9f2 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 801457c:	1d31      	adds	r1, r6, #4
 801457e:	4004      	ands	r4, r0
 8014580:	4628      	mov	r0, r5
 8014582:	f7f6 fd0f 	bl	800afa4 <ucdr_deserialize_uint32_t>
 8014586:	b2e4      	uxtb	r4, r4
 8014588:	4020      	ands	r0, r4
 801458a:	bd70      	pop	{r4, r5, r6, pc}

0801458c <uxr_serialize_DELETE_Payload>:
 801458c:	b570      	push	{r4, r5, r6, lr}
 801458e:	2202      	movs	r2, #2
 8014590:	4605      	mov	r5, r0
 8014592:	460e      	mov	r6, r1
 8014594:	f7fc f980 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014598:	2202      	movs	r2, #2
 801459a:	4604      	mov	r4, r0
 801459c:	18b1      	adds	r1, r6, r2
 801459e:	4628      	mov	r0, r5
 80145a0:	f7fc f97a 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80145a4:	4020      	ands	r0, r4
 80145a6:	b2c0      	uxtb	r0, r0
 80145a8:	bd70      	pop	{r4, r5, r6, pc}
 80145aa:	bf00      	nop

080145ac <uxr_deserialize_STATUS_AGENT_Payload>:
 80145ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145b0:	4605      	mov	r5, r0
 80145b2:	460e      	mov	r6, r1
 80145b4:	f7f6 f9c6 	bl	800a944 <ucdr_deserialize_uint8_t>
 80145b8:	1c71      	adds	r1, r6, #1
 80145ba:	4604      	mov	r4, r0
 80145bc:	4628      	mov	r0, r5
 80145be:	f7f6 f9c1 	bl	800a944 <ucdr_deserialize_uint8_t>
 80145c2:	2204      	movs	r2, #4
 80145c4:	18b1      	adds	r1, r6, r2
 80145c6:	4680      	mov	r8, r0
 80145c8:	4628      	mov	r0, r5
 80145ca:	f7fc f9c9 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 80145ce:	f106 0108 	add.w	r1, r6, #8
 80145d2:	4607      	mov	r7, r0
 80145d4:	2202      	movs	r2, #2
 80145d6:	4628      	mov	r0, r5
 80145d8:	f7fc f9c2 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 80145dc:	ea04 0308 	and.w	r3, r4, r8
 80145e0:	b2db      	uxtb	r3, r3
 80145e2:	ea03 0407 	and.w	r4, r3, r7
 80145e6:	2202      	movs	r2, #2
 80145e8:	4607      	mov	r7, r0
 80145ea:	f106 010a 	add.w	r1, r6, #10
 80145ee:	4628      	mov	r0, r5
 80145f0:	f7fc f9b6 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 80145f4:	f106 010c 	add.w	r1, r6, #12
 80145f8:	4603      	mov	r3, r0
 80145fa:	4628      	mov	r0, r5
 80145fc:	461d      	mov	r5, r3
 80145fe:	f7f6 f973 	bl	800a8e8 <ucdr_deserialize_bool>
 8014602:	403c      	ands	r4, r7
 8014604:	4025      	ands	r5, r4
 8014606:	4028      	ands	r0, r5
 8014608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801460c <uxr_deserialize_STATUS_Payload>:
 801460c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014610:	2202      	movs	r2, #2
 8014612:	4606      	mov	r6, r0
 8014614:	460f      	mov	r7, r1
 8014616:	f7fc f9a3 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 801461a:	2202      	movs	r2, #2
 801461c:	18b9      	adds	r1, r7, r2
 801461e:	4605      	mov	r5, r0
 8014620:	4630      	mov	r0, r6
 8014622:	f7fc f99d 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8014626:	1d39      	adds	r1, r7, #4
 8014628:	4680      	mov	r8, r0
 801462a:	4630      	mov	r0, r6
 801462c:	f7f6 f98a 	bl	800a944 <ucdr_deserialize_uint8_t>
 8014630:	1d79      	adds	r1, r7, #5
 8014632:	4604      	mov	r4, r0
 8014634:	4630      	mov	r0, r6
 8014636:	f7f6 f985 	bl	800a944 <ucdr_deserialize_uint8_t>
 801463a:	ea05 0508 	and.w	r5, r5, r8
 801463e:	402c      	ands	r4, r5
 8014640:	4020      	ands	r0, r4
 8014642:	b2c0      	uxtb	r0, r0
 8014644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014648 <uxr_serialize_INFO_Payload>:
 8014648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801464c:	2202      	movs	r2, #2
 801464e:	460c      	mov	r4, r1
 8014650:	4605      	mov	r5, r0
 8014652:	f7fc f921 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014656:	2202      	movs	r2, #2
 8014658:	18a1      	adds	r1, r4, r2
 801465a:	4680      	mov	r8, r0
 801465c:	4628      	mov	r0, r5
 801465e:	f7fc f91b 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014662:	7921      	ldrb	r1, [r4, #4]
 8014664:	4607      	mov	r7, r0
 8014666:	4628      	mov	r0, r5
 8014668:	f7f6 f956 	bl	800a918 <ucdr_serialize_uint8_t>
 801466c:	7961      	ldrb	r1, [r4, #5]
 801466e:	4606      	mov	r6, r0
 8014670:	4628      	mov	r0, r5
 8014672:	f7f6 f951 	bl	800a918 <ucdr_serialize_uint8_t>
 8014676:	ea08 0807 	and.w	r8, r8, r7
 801467a:	ea06 0608 	and.w	r6, r6, r8
 801467e:	4006      	ands	r6, r0
 8014680:	7a21      	ldrb	r1, [r4, #8]
 8014682:	4628      	mov	r0, r5
 8014684:	f7f6 f91a 	bl	800a8bc <ucdr_serialize_bool>
 8014688:	7a23      	ldrb	r3, [r4, #8]
 801468a:	b2f7      	uxtb	r7, r6
 801468c:	4606      	mov	r6, r0
 801468e:	b96b      	cbnz	r3, 80146ac <uxr_serialize_INFO_Payload+0x64>
 8014690:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8014694:	4628      	mov	r0, r5
 8014696:	f7f6 f911 	bl	800a8bc <ucdr_serialize_bool>
 801469a:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 801469e:	4030      	ands	r0, r6
 80146a0:	b2c6      	uxtb	r6, r0
 80146a2:	b983      	cbnz	r3, 80146c6 <uxr_serialize_INFO_Payload+0x7e>
 80146a4:	ea06 0007 	and.w	r0, r6, r7
 80146a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146ac:	7b21      	ldrb	r1, [r4, #12]
 80146ae:	4628      	mov	r0, r5
 80146b0:	f7f6 f932 	bl	800a918 <ucdr_serialize_uint8_t>
 80146b4:	b188      	cbz	r0, 80146da <uxr_serialize_INFO_Payload+0x92>
 80146b6:	f104 010c 	add.w	r1, r4, #12
 80146ba:	4628      	mov	r0, r5
 80146bc:	f7ff f9f2 	bl	8013aa4 <uxr_serialize_ObjectVariant.part.0>
 80146c0:	4030      	ands	r0, r6
 80146c2:	b2c6      	uxtb	r6, r0
 80146c4:	e7e4      	b.n	8014690 <uxr_serialize_INFO_Payload+0x48>
 80146c6:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 80146ca:	4628      	mov	r0, r5
 80146cc:	f7ff fd9e 	bl	801420c <uxr_serialize_ActivityInfoVariant>
 80146d0:	4006      	ands	r6, r0
 80146d2:	ea06 0007 	and.w	r0, r6, r7
 80146d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146da:	4606      	mov	r6, r0
 80146dc:	e7d8      	b.n	8014690 <uxr_serialize_INFO_Payload+0x48>
 80146de:	bf00      	nop

080146e0 <uxr_serialize_READ_DATA_Payload>:
 80146e0:	b570      	push	{r4, r5, r6, lr}
 80146e2:	2202      	movs	r2, #2
 80146e4:	4605      	mov	r5, r0
 80146e6:	460e      	mov	r6, r1
 80146e8:	f7fc f8d6 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80146ec:	2202      	movs	r2, #2
 80146ee:	18b1      	adds	r1, r6, r2
 80146f0:	4604      	mov	r4, r0
 80146f2:	4628      	mov	r0, r5
 80146f4:	f7fc f8d0 	bl	8010898 <ucdr_serialize_array_uint8_t>
 80146f8:	1d31      	adds	r1, r6, #4
 80146fa:	4004      	ands	r4, r0
 80146fc:	4628      	mov	r0, r5
 80146fe:	f7ff fe49 	bl	8014394 <uxr_serialize_ReadSpecification>
 8014702:	b2e4      	uxtb	r4, r4
 8014704:	4020      	ands	r0, r4
 8014706:	bd70      	pop	{r4, r5, r6, pc}

08014708 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8014708:	b570      	push	{r4, r5, r6, lr}
 801470a:	2202      	movs	r2, #2
 801470c:	4605      	mov	r5, r0
 801470e:	460e      	mov	r6, r1
 8014710:	f7fc f8c2 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014714:	2202      	movs	r2, #2
 8014716:	4604      	mov	r4, r0
 8014718:	18b1      	adds	r1, r6, r2
 801471a:	4628      	mov	r0, r5
 801471c:	f7fc f8bc 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014720:	4020      	ands	r0, r4
 8014722:	b2c0      	uxtb	r0, r0
 8014724:	bd70      	pop	{r4, r5, r6, pc}
 8014726:	bf00      	nop

08014728 <uxr_serialize_ACKNACK_Payload>:
 8014728:	b570      	push	{r4, r5, r6, lr}
 801472a:	460c      	mov	r4, r1
 801472c:	460e      	mov	r6, r1
 801472e:	f834 1b02 	ldrh.w	r1, [r4], #2
 8014732:	4605      	mov	r5, r0
 8014734:	f7f6 f91c 	bl	800a970 <ucdr_serialize_uint16_t>
 8014738:	2202      	movs	r2, #2
 801473a:	4621      	mov	r1, r4
 801473c:	4604      	mov	r4, r0
 801473e:	4628      	mov	r0, r5
 8014740:	f7fc f8aa 	bl	8010898 <ucdr_serialize_array_uint8_t>
 8014744:	7931      	ldrb	r1, [r6, #4]
 8014746:	4004      	ands	r4, r0
 8014748:	4628      	mov	r0, r5
 801474a:	f7f6 f8e5 	bl	800a918 <ucdr_serialize_uint8_t>
 801474e:	b2e4      	uxtb	r4, r4
 8014750:	4020      	ands	r0, r4
 8014752:	bd70      	pop	{r4, r5, r6, pc}

08014754 <uxr_deserialize_ACKNACK_Payload>:
 8014754:	b570      	push	{r4, r5, r6, lr}
 8014756:	4605      	mov	r5, r0
 8014758:	460e      	mov	r6, r1
 801475a:	f7f6 fa09 	bl	800ab70 <ucdr_deserialize_uint16_t>
 801475e:	2202      	movs	r2, #2
 8014760:	18b1      	adds	r1, r6, r2
 8014762:	4604      	mov	r4, r0
 8014764:	4628      	mov	r0, r5
 8014766:	f7fc f8fb 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 801476a:	1d31      	adds	r1, r6, #4
 801476c:	4004      	ands	r4, r0
 801476e:	4628      	mov	r0, r5
 8014770:	f7f6 f8e8 	bl	800a944 <ucdr_deserialize_uint8_t>
 8014774:	b2e4      	uxtb	r4, r4
 8014776:	4020      	ands	r0, r4
 8014778:	bd70      	pop	{r4, r5, r6, pc}
 801477a:	bf00      	nop

0801477c <uxr_serialize_HEARTBEAT_Payload>:
 801477c:	b570      	push	{r4, r5, r6, lr}
 801477e:	460d      	mov	r5, r1
 8014780:	8809      	ldrh	r1, [r1, #0]
 8014782:	4606      	mov	r6, r0
 8014784:	f7f6 f8f4 	bl	800a970 <ucdr_serialize_uint16_t>
 8014788:	8869      	ldrh	r1, [r5, #2]
 801478a:	4604      	mov	r4, r0
 801478c:	4630      	mov	r0, r6
 801478e:	f7f6 f8ef 	bl	800a970 <ucdr_serialize_uint16_t>
 8014792:	7929      	ldrb	r1, [r5, #4]
 8014794:	4004      	ands	r4, r0
 8014796:	4630      	mov	r0, r6
 8014798:	f7f6 f8be 	bl	800a918 <ucdr_serialize_uint8_t>
 801479c:	b2e4      	uxtb	r4, r4
 801479e:	4020      	ands	r0, r4
 80147a0:	bd70      	pop	{r4, r5, r6, pc}
 80147a2:	bf00      	nop

080147a4 <uxr_deserialize_HEARTBEAT_Payload>:
 80147a4:	b570      	push	{r4, r5, r6, lr}
 80147a6:	4605      	mov	r5, r0
 80147a8:	460e      	mov	r6, r1
 80147aa:	f7f6 f9e1 	bl	800ab70 <ucdr_deserialize_uint16_t>
 80147ae:	1cb1      	adds	r1, r6, #2
 80147b0:	4604      	mov	r4, r0
 80147b2:	4628      	mov	r0, r5
 80147b4:	f7f6 f9dc 	bl	800ab70 <ucdr_deserialize_uint16_t>
 80147b8:	1d31      	adds	r1, r6, #4
 80147ba:	4004      	ands	r4, r0
 80147bc:	4628      	mov	r0, r5
 80147be:	f7f6 f8c1 	bl	800a944 <ucdr_deserialize_uint8_t>
 80147c2:	b2e4      	uxtb	r4, r4
 80147c4:	4020      	ands	r0, r4
 80147c6:	bd70      	pop	{r4, r5, r6, pc}

080147c8 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 80147c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147cc:	4605      	mov	r5, r0
 80147ce:	460e      	mov	r6, r1
 80147d0:	f7f6 ff6a 	bl	800b6a8 <ucdr_deserialize_int32_t>
 80147d4:	1d31      	adds	r1, r6, #4
 80147d6:	4607      	mov	r7, r0
 80147d8:	4628      	mov	r0, r5
 80147da:	f7f6 fbe3 	bl	800afa4 <ucdr_deserialize_uint32_t>
 80147de:	f106 0108 	add.w	r1, r6, #8
 80147e2:	4680      	mov	r8, r0
 80147e4:	4628      	mov	r0, r5
 80147e6:	f7f6 ff5f 	bl	800b6a8 <ucdr_deserialize_int32_t>
 80147ea:	f106 010c 	add.w	r1, r6, #12
 80147ee:	4604      	mov	r4, r0
 80147f0:	4628      	mov	r0, r5
 80147f2:	f7f6 fbd7 	bl	800afa4 <ucdr_deserialize_uint32_t>
 80147f6:	ea07 0708 	and.w	r7, r7, r8
 80147fa:	403c      	ands	r4, r7
 80147fc:	f106 0110 	add.w	r1, r6, #16
 8014800:	4004      	ands	r4, r0
 8014802:	4628      	mov	r0, r5
 8014804:	f7f6 ff50 	bl	800b6a8 <ucdr_deserialize_int32_t>
 8014808:	f106 0114 	add.w	r1, r6, #20
 801480c:	4607      	mov	r7, r0
 801480e:	4628      	mov	r0, r5
 8014810:	f7f6 fbc8 	bl	800afa4 <ucdr_deserialize_uint32_t>
 8014814:	b2e4      	uxtb	r4, r4
 8014816:	403c      	ands	r4, r7
 8014818:	4020      	ands	r0, r4
 801481a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801481e:	bf00      	nop

08014820 <uxr_serialize_SampleIdentity>:
 8014820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014824:	220c      	movs	r2, #12
 8014826:	4604      	mov	r4, r0
 8014828:	460d      	mov	r5, r1
 801482a:	f7fc f835 	bl	8010898 <ucdr_serialize_array_uint8_t>
 801482e:	2203      	movs	r2, #3
 8014830:	f105 010c 	add.w	r1, r5, #12
 8014834:	4607      	mov	r7, r0
 8014836:	4620      	mov	r0, r4
 8014838:	f7fc f82e 	bl	8010898 <ucdr_serialize_array_uint8_t>
 801483c:	7be9      	ldrb	r1, [r5, #15]
 801483e:	4680      	mov	r8, r0
 8014840:	4620      	mov	r0, r4
 8014842:	f7f6 f869 	bl	800a918 <ucdr_serialize_uint8_t>
 8014846:	6929      	ldr	r1, [r5, #16]
 8014848:	4606      	mov	r6, r0
 801484a:	4620      	mov	r0, r4
 801484c:	f7f6 fe94 	bl	800b578 <ucdr_serialize_int32_t>
 8014850:	6969      	ldr	r1, [r5, #20]
 8014852:	4603      	mov	r3, r0
 8014854:	4620      	mov	r0, r4
 8014856:	ea07 0708 	and.w	r7, r7, r8
 801485a:	461c      	mov	r4, r3
 801485c:	f7f6 fa72 	bl	800ad44 <ucdr_serialize_uint32_t>
 8014860:	403e      	ands	r6, r7
 8014862:	4034      	ands	r4, r6
 8014864:	4020      	ands	r0, r4
 8014866:	b2c0      	uxtb	r0, r0
 8014868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801486c <uxr_deserialize_SampleIdentity>:
 801486c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014870:	220c      	movs	r2, #12
 8014872:	4604      	mov	r4, r0
 8014874:	460d      	mov	r5, r1
 8014876:	f7fc f873 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 801487a:	2203      	movs	r2, #3
 801487c:	f105 010c 	add.w	r1, r5, #12
 8014880:	4607      	mov	r7, r0
 8014882:	4620      	mov	r0, r4
 8014884:	f7fc f86c 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8014888:	f105 010f 	add.w	r1, r5, #15
 801488c:	4680      	mov	r8, r0
 801488e:	4620      	mov	r0, r4
 8014890:	f7f6 f858 	bl	800a944 <ucdr_deserialize_uint8_t>
 8014894:	f105 0110 	add.w	r1, r5, #16
 8014898:	4606      	mov	r6, r0
 801489a:	4620      	mov	r0, r4
 801489c:	f7f6 ff04 	bl	800b6a8 <ucdr_deserialize_int32_t>
 80148a0:	f105 0114 	add.w	r1, r5, #20
 80148a4:	4603      	mov	r3, r0
 80148a6:	4620      	mov	r0, r4
 80148a8:	ea07 0708 	and.w	r7, r7, r8
 80148ac:	461c      	mov	r4, r3
 80148ae:	f7f6 fb79 	bl	800afa4 <ucdr_deserialize_uint32_t>
 80148b2:	403e      	ands	r6, r7
 80148b4:	4034      	ands	r4, r6
 80148b6:	4020      	ands	r0, r4
 80148b8:	b2c0      	uxtb	r0, r0
 80148ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148be:	bf00      	nop

080148c0 <nav_msgs__msg__Odometry__init>:
 80148c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148c4:	4605      	mov	r5, r0
 80148c6:	b3c0      	cbz	r0, 801493a <nav_msgs__msg__Odometry__init+0x7a>
 80148c8:	f003 f8e8 	bl	8017a9c <std_msgs__msg__Header__init>
 80148cc:	4604      	mov	r4, r0
 80148ce:	b310      	cbz	r0, 8014916 <nav_msgs__msg__Odometry__init+0x56>
 80148d0:	f105 0614 	add.w	r6, r5, #20
 80148d4:	4630      	mov	r0, r6
 80148d6:	f003 f883 	bl	80179e0 <rosidl_runtime_c__String__init>
 80148da:	4604      	mov	r4, r0
 80148dc:	2800      	cmp	r0, #0
 80148de:	d040      	beq.n	8014962 <nav_msgs__msg__Odometry__init+0xa2>
 80148e0:	f105 0720 	add.w	r7, r5, #32
 80148e4:	4638      	mov	r0, r7
 80148e6:	f003 f915 	bl	8017b14 <geometry_msgs__msg__PoseWithCovariance__init>
 80148ea:	4604      	mov	r4, r0
 80148ec:	b348      	cbz	r0, 8014942 <nav_msgs__msg__Odometry__init+0x82>
 80148ee:	f505 78bc 	add.w	r8, r5, #376	@ 0x178
 80148f2:	4640      	mov	r0, r8
 80148f4:	f003 f924 	bl	8017b40 <geometry_msgs__msg__TwistWithCovariance__init>
 80148f8:	4604      	mov	r4, r0
 80148fa:	b9d8      	cbnz	r0, 8014934 <nav_msgs__msg__Odometry__init+0x74>
 80148fc:	4628      	mov	r0, r5
 80148fe:	f003 f8f1 	bl	8017ae4 <std_msgs__msg__Header__fini>
 8014902:	4630      	mov	r0, r6
 8014904:	f003 f882 	bl	8017a0c <rosidl_runtime_c__String__fini>
 8014908:	4638      	mov	r0, r7
 801490a:	f003 f915 	bl	8017b38 <geometry_msgs__msg__PoseWithCovariance__fini>
 801490e:	4640      	mov	r0, r8
 8014910:	f003 f928 	bl	8017b64 <geometry_msgs__msg__TwistWithCovariance__fini>
 8014914:	e00e      	b.n	8014934 <nav_msgs__msg__Odometry__init+0x74>
 8014916:	4628      	mov	r0, r5
 8014918:	f003 f8e4 	bl	8017ae4 <std_msgs__msg__Header__fini>
 801491c:	f105 0014 	add.w	r0, r5, #20
 8014920:	f003 f874 	bl	8017a0c <rosidl_runtime_c__String__fini>
 8014924:	f105 0020 	add.w	r0, r5, #32
 8014928:	f003 f906 	bl	8017b38 <geometry_msgs__msg__PoseWithCovariance__fini>
 801492c:	f505 70bc 	add.w	r0, r5, #376	@ 0x178
 8014930:	f003 f918 	bl	8017b64 <geometry_msgs__msg__TwistWithCovariance__fini>
 8014934:	4620      	mov	r0, r4
 8014936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801493a:	4604      	mov	r4, r0
 801493c:	4620      	mov	r0, r4
 801493e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014942:	4628      	mov	r0, r5
 8014944:	f003 f8ce 	bl	8017ae4 <std_msgs__msg__Header__fini>
 8014948:	4630      	mov	r0, r6
 801494a:	f003 f85f 	bl	8017a0c <rosidl_runtime_c__String__fini>
 801494e:	4638      	mov	r0, r7
 8014950:	f003 f8f2 	bl	8017b38 <geometry_msgs__msg__PoseWithCovariance__fini>
 8014954:	f505 70bc 	add.w	r0, r5, #376	@ 0x178
 8014958:	f003 f904 	bl	8017b64 <geometry_msgs__msg__TwistWithCovariance__fini>
 801495c:	4620      	mov	r0, r4
 801495e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014962:	4628      	mov	r0, r5
 8014964:	f003 f8be 	bl	8017ae4 <std_msgs__msg__Header__fini>
 8014968:	4630      	mov	r0, r6
 801496a:	e7d9      	b.n	8014920 <nav_msgs__msg__Odometry__init+0x60>

0801496c <nav_msgs__msg__Odometry__fini>:
 801496c:	b188      	cbz	r0, 8014992 <nav_msgs__msg__Odometry__fini+0x26>
 801496e:	b510      	push	{r4, lr}
 8014970:	4604      	mov	r4, r0
 8014972:	f003 f8b7 	bl	8017ae4 <std_msgs__msg__Header__fini>
 8014976:	f104 0014 	add.w	r0, r4, #20
 801497a:	f003 f847 	bl	8017a0c <rosidl_runtime_c__String__fini>
 801497e:	f104 0020 	add.w	r0, r4, #32
 8014982:	f003 f8d9 	bl	8017b38 <geometry_msgs__msg__PoseWithCovariance__fini>
 8014986:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 801498a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801498e:	f003 b8e9 	b.w	8017b64 <geometry_msgs__msg__TwistWithCovariance__fini>
 8014992:	4770      	bx	lr

08014994 <rcl_client_get_rmw_handle>:
 8014994:	b118      	cbz	r0, 801499e <rcl_client_get_rmw_handle+0xa>
 8014996:	6800      	ldr	r0, [r0, #0]
 8014998:	b108      	cbz	r0, 801499e <rcl_client_get_rmw_handle+0xa>
 801499a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801499e:	4770      	bx	lr

080149a0 <rcl_send_request>:
 80149a0:	b570      	push	{r4, r5, r6, lr}
 80149a2:	b082      	sub	sp, #8
 80149a4:	b1e8      	cbz	r0, 80149e2 <rcl_send_request+0x42>
 80149a6:	4604      	mov	r4, r0
 80149a8:	6800      	ldr	r0, [r0, #0]
 80149aa:	b1d0      	cbz	r0, 80149e2 <rcl_send_request+0x42>
 80149ac:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 80149b0:	b1bb      	cbz	r3, 80149e2 <rcl_send_request+0x42>
 80149b2:	460e      	mov	r6, r1
 80149b4:	b1d1      	cbz	r1, 80149ec <rcl_send_request+0x4c>
 80149b6:	4615      	mov	r5, r2
 80149b8:	b1c2      	cbz	r2, 80149ec <rcl_send_request+0x4c>
 80149ba:	2105      	movs	r1, #5
 80149bc:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80149c0:	f7f9 fca8 	bl	800e314 <__atomic_load_8>
 80149c4:	6823      	ldr	r3, [r4, #0]
 80149c6:	e9c5 0100 	strd	r0, r1, [r5]
 80149ca:	462a      	mov	r2, r5
 80149cc:	4631      	mov	r1, r6
 80149ce:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80149d2:	f002 fcff 	bl	80173d4 <rmw_send_request>
 80149d6:	4606      	mov	r6, r0
 80149d8:	b160      	cbz	r0, 80149f4 <rcl_send_request+0x54>
 80149da:	2601      	movs	r6, #1
 80149dc:	4630      	mov	r0, r6
 80149de:	b002      	add	sp, #8
 80149e0:	bd70      	pop	{r4, r5, r6, pc}
 80149e2:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 80149e6:	4630      	mov	r0, r6
 80149e8:	b002      	add	sp, #8
 80149ea:	bd70      	pop	{r4, r5, r6, pc}
 80149ec:	260b      	movs	r6, #11
 80149ee:	4630      	mov	r0, r6
 80149f0:	b002      	add	sp, #8
 80149f2:	bd70      	pop	{r4, r5, r6, pc}
 80149f4:	6820      	ldr	r0, [r4, #0]
 80149f6:	2105      	movs	r1, #5
 80149f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80149fc:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8014a00:	9100      	str	r1, [sp, #0]
 8014a02:	f7f9 fcf3 	bl	800e3ec <__atomic_exchange_8>
 8014a06:	4630      	mov	r0, r6
 8014a08:	b002      	add	sp, #8
 8014a0a:	bd70      	pop	{r4, r5, r6, pc}
 8014a0c:	0000      	movs	r0, r0
	...

08014a10 <rcl_take_response>:
 8014a10:	b570      	push	{r4, r5, r6, lr}
 8014a12:	468e      	mov	lr, r1
 8014a14:	460c      	mov	r4, r1
 8014a16:	4616      	mov	r6, r2
 8014a18:	4605      	mov	r5, r0
 8014a1a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014a1e:	b08c      	sub	sp, #48	@ 0x30
 8014a20:	f10d 0c18 	add.w	ip, sp, #24
 8014a24:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a28:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014a2c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014a30:	b35d      	cbz	r5, 8014a8a <rcl_take_response+0x7a>
 8014a32:	682b      	ldr	r3, [r5, #0]
 8014a34:	b34b      	cbz	r3, 8014a8a <rcl_take_response+0x7a>
 8014a36:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014a3a:	b330      	cbz	r0, 8014a8a <rcl_take_response+0x7a>
 8014a3c:	b346      	cbz	r6, 8014a90 <rcl_take_response+0x80>
 8014a3e:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8014a98 <rcl_take_response+0x88>
 8014a42:	2300      	movs	r3, #0
 8014a44:	f88d 3007 	strb.w	r3, [sp, #7]
 8014a48:	4632      	mov	r2, r6
 8014a4a:	f10d 0307 	add.w	r3, sp, #7
 8014a4e:	a902      	add	r1, sp, #8
 8014a50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014a54:	ed8d 7b04 	vstr	d7, [sp, #16]
 8014a58:	f002 fdc4 	bl	80175e4 <rmw_take_response>
 8014a5c:	4605      	mov	r5, r0
 8014a5e:	b9c8      	cbnz	r0, 8014a94 <rcl_take_response+0x84>
 8014a60:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8014a64:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8014a68:	2a00      	cmp	r2, #0
 8014a6a:	bf08      	it	eq
 8014a6c:	461d      	moveq	r5, r3
 8014a6e:	f10d 0e18 	add.w	lr, sp, #24
 8014a72:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014a76:	46a4      	mov	ip, r4
 8014a78:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a7c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014a80:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014a84:	4628      	mov	r0, r5
 8014a86:	b00c      	add	sp, #48	@ 0x30
 8014a88:	bd70      	pop	{r4, r5, r6, pc}
 8014a8a:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 8014a8e:	e7ee      	b.n	8014a6e <rcl_take_response+0x5e>
 8014a90:	250b      	movs	r5, #11
 8014a92:	e7ec      	b.n	8014a6e <rcl_take_response+0x5e>
 8014a94:	2501      	movs	r5, #1
 8014a96:	e7ea      	b.n	8014a6e <rcl_take_response+0x5e>
	...

08014aa0 <rcl_client_is_valid>:
 8014aa0:	b130      	cbz	r0, 8014ab0 <rcl_client_is_valid+0x10>
 8014aa2:	6800      	ldr	r0, [r0, #0]
 8014aa4:	b120      	cbz	r0, 8014ab0 <rcl_client_is_valid+0x10>
 8014aa6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014aaa:	3800      	subs	r0, #0
 8014aac:	bf18      	it	ne
 8014aae:	2001      	movne	r0, #1
 8014ab0:	4770      	bx	lr
 8014ab2:	bf00      	nop

08014ab4 <rcl_convert_rmw_ret_to_rcl_ret>:
 8014ab4:	280b      	cmp	r0, #11
 8014ab6:	dc0d      	bgt.n	8014ad4 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8014ab8:	2800      	cmp	r0, #0
 8014aba:	db09      	blt.n	8014ad0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8014abc:	280b      	cmp	r0, #11
 8014abe:	d807      	bhi.n	8014ad0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8014ac0:	e8df f000 	tbb	[pc, r0]
 8014ac4:	07060607 	.word	0x07060607
 8014ac8:	06060606 	.word	0x06060606
 8014acc:	07070606 	.word	0x07070606
 8014ad0:	2001      	movs	r0, #1
 8014ad2:	4770      	bx	lr
 8014ad4:	28cb      	cmp	r0, #203	@ 0xcb
 8014ad6:	bf18      	it	ne
 8014ad8:	2001      	movne	r0, #1
 8014ada:	4770      	bx	lr

08014adc <rcl_get_zero_initialized_guard_condition>:
 8014adc:	4a03      	ldr	r2, [pc, #12]	@ (8014aec <rcl_get_zero_initialized_guard_condition+0x10>)
 8014ade:	4603      	mov	r3, r0
 8014ae0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014ae4:	e883 0003 	stmia.w	r3, {r0, r1}
 8014ae8:	4618      	mov	r0, r3
 8014aea:	4770      	bx	lr
 8014aec:	0801b754 	.word	0x0801b754

08014af0 <rcl_guard_condition_init>:
 8014af0:	b082      	sub	sp, #8
 8014af2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014af4:	b087      	sub	sp, #28
 8014af6:	ac0c      	add	r4, sp, #48	@ 0x30
 8014af8:	e884 000c 	stmia.w	r4, {r2, r3}
 8014afc:	46a6      	mov	lr, r4
 8014afe:	460d      	mov	r5, r1
 8014b00:	4604      	mov	r4, r0
 8014b02:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014b06:	f10d 0c04 	add.w	ip, sp, #4
 8014b0a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014b0e:	f8de 3000 	ldr.w	r3, [lr]
 8014b12:	f8cc 3000 	str.w	r3, [ip]
 8014b16:	a801      	add	r0, sp, #4
 8014b18:	f7f9 fbee 	bl	800e2f8 <rcutils_allocator_is_valid>
 8014b1c:	b338      	cbz	r0, 8014b6e <rcl_guard_condition_init+0x7e>
 8014b1e:	b334      	cbz	r4, 8014b6e <rcl_guard_condition_init+0x7e>
 8014b20:	6866      	ldr	r6, [r4, #4]
 8014b22:	b9ee      	cbnz	r6, 8014b60 <rcl_guard_condition_init+0x70>
 8014b24:	b31d      	cbz	r5, 8014b6e <rcl_guard_condition_init+0x7e>
 8014b26:	4628      	mov	r0, r5
 8014b28:	f7f7 fb50 	bl	800c1cc <rcl_context_is_valid>
 8014b2c:	b308      	cbz	r0, 8014b72 <rcl_guard_condition_init+0x82>
 8014b2e:	9b01      	ldr	r3, [sp, #4]
 8014b30:	9905      	ldr	r1, [sp, #20]
 8014b32:	201c      	movs	r0, #28
 8014b34:	4798      	blx	r3
 8014b36:	4607      	mov	r7, r0
 8014b38:	6060      	str	r0, [r4, #4]
 8014b3a:	b310      	cbz	r0, 8014b82 <rcl_guard_condition_init+0x92>
 8014b3c:	6828      	ldr	r0, [r5, #0]
 8014b3e:	3028      	adds	r0, #40	@ 0x28
 8014b40:	f002 fbae 	bl	80172a0 <rmw_create_guard_condition>
 8014b44:	6038      	str	r0, [r7, #0]
 8014b46:	6860      	ldr	r0, [r4, #4]
 8014b48:	6805      	ldr	r5, [r0, #0]
 8014b4a:	b1a5      	cbz	r5, 8014b76 <rcl_guard_condition_init+0x86>
 8014b4c:	2301      	movs	r3, #1
 8014b4e:	ac01      	add	r4, sp, #4
 8014b50:	7103      	strb	r3, [r0, #4]
 8014b52:	f100 0708 	add.w	r7, r0, #8
 8014b56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014b58:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014b5a:	6823      	ldr	r3, [r4, #0]
 8014b5c:	603b      	str	r3, [r7, #0]
 8014b5e:	e000      	b.n	8014b62 <rcl_guard_condition_init+0x72>
 8014b60:	2664      	movs	r6, #100	@ 0x64
 8014b62:	4630      	mov	r0, r6
 8014b64:	b007      	add	sp, #28
 8014b66:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014b6a:	b002      	add	sp, #8
 8014b6c:	4770      	bx	lr
 8014b6e:	260b      	movs	r6, #11
 8014b70:	e7f7      	b.n	8014b62 <rcl_guard_condition_init+0x72>
 8014b72:	2665      	movs	r6, #101	@ 0x65
 8014b74:	e7f5      	b.n	8014b62 <rcl_guard_condition_init+0x72>
 8014b76:	9b02      	ldr	r3, [sp, #8]
 8014b78:	9905      	ldr	r1, [sp, #20]
 8014b7a:	4798      	blx	r3
 8014b7c:	2601      	movs	r6, #1
 8014b7e:	6065      	str	r5, [r4, #4]
 8014b80:	e7ef      	b.n	8014b62 <rcl_guard_condition_init+0x72>
 8014b82:	260a      	movs	r6, #10
 8014b84:	e7ed      	b.n	8014b62 <rcl_guard_condition_init+0x72>
 8014b86:	bf00      	nop

08014b88 <rcl_guard_condition_init_from_rmw>:
 8014b88:	b082      	sub	sp, #8
 8014b8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b8e:	b086      	sub	sp, #24
 8014b90:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8014b94:	4604      	mov	r4, r0
 8014b96:	f84c 3f04 	str.w	r3, [ip, #4]!
 8014b9a:	460e      	mov	r6, r1
 8014b9c:	4617      	mov	r7, r2
 8014b9e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014ba2:	f10d 0e04 	add.w	lr, sp, #4
 8014ba6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014baa:	f8dc 3000 	ldr.w	r3, [ip]
 8014bae:	f8ce 3000 	str.w	r3, [lr]
 8014bb2:	a801      	add	r0, sp, #4
 8014bb4:	f7f9 fba0 	bl	800e2f8 <rcutils_allocator_is_valid>
 8014bb8:	b350      	cbz	r0, 8014c10 <rcl_guard_condition_init_from_rmw+0x88>
 8014bba:	b34c      	cbz	r4, 8014c10 <rcl_guard_condition_init_from_rmw+0x88>
 8014bbc:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8014bc0:	f1b8 0f00 	cmp.w	r8, #0
 8014bc4:	d11e      	bne.n	8014c04 <rcl_guard_condition_init_from_rmw+0x7c>
 8014bc6:	b31f      	cbz	r7, 8014c10 <rcl_guard_condition_init_from_rmw+0x88>
 8014bc8:	4638      	mov	r0, r7
 8014bca:	f7f7 faff 	bl	800c1cc <rcl_context_is_valid>
 8014bce:	b328      	cbz	r0, 8014c1c <rcl_guard_condition_init_from_rmw+0x94>
 8014bd0:	9b01      	ldr	r3, [sp, #4]
 8014bd2:	9905      	ldr	r1, [sp, #20]
 8014bd4:	201c      	movs	r0, #28
 8014bd6:	4798      	blx	r3
 8014bd8:	4605      	mov	r5, r0
 8014bda:	6060      	str	r0, [r4, #4]
 8014bdc:	b358      	cbz	r0, 8014c36 <rcl_guard_condition_init_from_rmw+0xae>
 8014bde:	b1fe      	cbz	r6, 8014c20 <rcl_guard_condition_init_from_rmw+0x98>
 8014be0:	6006      	str	r6, [r0, #0]
 8014be2:	f880 8004 	strb.w	r8, [r0, #4]
 8014be6:	ac01      	add	r4, sp, #4
 8014be8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014bea:	f105 0c08 	add.w	ip, r5, #8
 8014bee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014bf2:	6823      	ldr	r3, [r4, #0]
 8014bf4:	f8cc 3000 	str.w	r3, [ip]
 8014bf8:	2000      	movs	r0, #0
 8014bfa:	b006      	add	sp, #24
 8014bfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014c00:	b002      	add	sp, #8
 8014c02:	4770      	bx	lr
 8014c04:	2064      	movs	r0, #100	@ 0x64
 8014c06:	b006      	add	sp, #24
 8014c08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014c0c:	b002      	add	sp, #8
 8014c0e:	4770      	bx	lr
 8014c10:	200b      	movs	r0, #11
 8014c12:	b006      	add	sp, #24
 8014c14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014c18:	b002      	add	sp, #8
 8014c1a:	4770      	bx	lr
 8014c1c:	2065      	movs	r0, #101	@ 0x65
 8014c1e:	e7f2      	b.n	8014c06 <rcl_guard_condition_init_from_rmw+0x7e>
 8014c20:	6838      	ldr	r0, [r7, #0]
 8014c22:	3028      	adds	r0, #40	@ 0x28
 8014c24:	f002 fb3c 	bl	80172a0 <rmw_create_guard_condition>
 8014c28:	6028      	str	r0, [r5, #0]
 8014c2a:	6865      	ldr	r5, [r4, #4]
 8014c2c:	682e      	ldr	r6, [r5, #0]
 8014c2e:	b126      	cbz	r6, 8014c3a <rcl_guard_condition_init_from_rmw+0xb2>
 8014c30:	2301      	movs	r3, #1
 8014c32:	712b      	strb	r3, [r5, #4]
 8014c34:	e7d7      	b.n	8014be6 <rcl_guard_condition_init_from_rmw+0x5e>
 8014c36:	200a      	movs	r0, #10
 8014c38:	e7e5      	b.n	8014c06 <rcl_guard_condition_init_from_rmw+0x7e>
 8014c3a:	4628      	mov	r0, r5
 8014c3c:	9b02      	ldr	r3, [sp, #8]
 8014c3e:	9905      	ldr	r1, [sp, #20]
 8014c40:	4798      	blx	r3
 8014c42:	6066      	str	r6, [r4, #4]
 8014c44:	2001      	movs	r0, #1
 8014c46:	e7de      	b.n	8014c06 <rcl_guard_condition_init_from_rmw+0x7e>

08014c48 <rcl_guard_condition_fini>:
 8014c48:	b570      	push	{r4, r5, r6, lr}
 8014c4a:	b082      	sub	sp, #8
 8014c4c:	b1f0      	cbz	r0, 8014c8c <rcl_guard_condition_fini+0x44>
 8014c4e:	6843      	ldr	r3, [r0, #4]
 8014c50:	4604      	mov	r4, r0
 8014c52:	b163      	cbz	r3, 8014c6e <rcl_guard_condition_fini+0x26>
 8014c54:	6818      	ldr	r0, [r3, #0]
 8014c56:	68de      	ldr	r6, [r3, #12]
 8014c58:	6999      	ldr	r1, [r3, #24]
 8014c5a:	b160      	cbz	r0, 8014c76 <rcl_guard_condition_fini+0x2e>
 8014c5c:	791d      	ldrb	r5, [r3, #4]
 8014c5e:	b965      	cbnz	r5, 8014c7a <rcl_guard_condition_fini+0x32>
 8014c60:	4618      	mov	r0, r3
 8014c62:	47b0      	blx	r6
 8014c64:	2300      	movs	r3, #0
 8014c66:	4628      	mov	r0, r5
 8014c68:	6063      	str	r3, [r4, #4]
 8014c6a:	b002      	add	sp, #8
 8014c6c:	bd70      	pop	{r4, r5, r6, pc}
 8014c6e:	461d      	mov	r5, r3
 8014c70:	4628      	mov	r0, r5
 8014c72:	b002      	add	sp, #8
 8014c74:	bd70      	pop	{r4, r5, r6, pc}
 8014c76:	4605      	mov	r5, r0
 8014c78:	e7f2      	b.n	8014c60 <rcl_guard_condition_fini+0x18>
 8014c7a:	9101      	str	r1, [sp, #4]
 8014c7c:	f002 fb24 	bl	80172c8 <rmw_destroy_guard_condition>
 8014c80:	1e05      	subs	r5, r0, #0
 8014c82:	6863      	ldr	r3, [r4, #4]
 8014c84:	9901      	ldr	r1, [sp, #4]
 8014c86:	bf18      	it	ne
 8014c88:	2501      	movne	r5, #1
 8014c8a:	e7e9      	b.n	8014c60 <rcl_guard_condition_fini+0x18>
 8014c8c:	250b      	movs	r5, #11
 8014c8e:	4628      	mov	r0, r5
 8014c90:	b002      	add	sp, #8
 8014c92:	bd70      	pop	{r4, r5, r6, pc}

08014c94 <rcl_guard_condition_get_default_options>:
 8014c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014c96:	b087      	sub	sp, #28
 8014c98:	4606      	mov	r6, r0
 8014c9a:	4668      	mov	r0, sp
 8014c9c:	f7f9 fb1e 	bl	800e2dc <rcutils_get_default_allocator>
 8014ca0:	4b09      	ldr	r3, [pc, #36]	@ (8014cc8 <rcl_guard_condition_get_default_options+0x34>)
 8014ca2:	46ee      	mov	lr, sp
 8014ca4:	469c      	mov	ip, r3
 8014ca6:	461d      	mov	r5, r3
 8014ca8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014cac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014cb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014cb2:	4634      	mov	r4, r6
 8014cb4:	f8de 7000 	ldr.w	r7, [lr]
 8014cb8:	f8cc 7000 	str.w	r7, [ip]
 8014cbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014cbe:	4630      	mov	r0, r6
 8014cc0:	6027      	str	r7, [r4, #0]
 8014cc2:	b007      	add	sp, #28
 8014cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014cc6:	bf00      	nop
 8014cc8:	200118e8 	.word	0x200118e8

08014ccc <rcl_trigger_guard_condition>:
 8014ccc:	b148      	cbz	r0, 8014ce2 <rcl_trigger_guard_condition+0x16>
 8014cce:	b508      	push	{r3, lr}
 8014cd0:	6843      	ldr	r3, [r0, #4]
 8014cd2:	b143      	cbz	r3, 8014ce6 <rcl_trigger_guard_condition+0x1a>
 8014cd4:	6818      	ldr	r0, [r3, #0]
 8014cd6:	f002 fccf 	bl	8017678 <rmw_trigger_guard_condition>
 8014cda:	3800      	subs	r0, #0
 8014cdc:	bf18      	it	ne
 8014cde:	2001      	movne	r0, #1
 8014ce0:	bd08      	pop	{r3, pc}
 8014ce2:	200b      	movs	r0, #11
 8014ce4:	4770      	bx	lr
 8014ce6:	200b      	movs	r0, #11
 8014ce8:	bd08      	pop	{r3, pc}
 8014cea:	bf00      	nop

08014cec <rcl_guard_condition_get_rmw_handle>:
 8014cec:	b110      	cbz	r0, 8014cf4 <rcl_guard_condition_get_rmw_handle+0x8>
 8014cee:	6840      	ldr	r0, [r0, #4]
 8014cf0:	b100      	cbz	r0, 8014cf4 <rcl_guard_condition_get_rmw_handle+0x8>
 8014cf2:	6800      	ldr	r0, [r0, #0]
 8014cf4:	4770      	bx	lr
 8014cf6:	bf00      	nop

08014cf8 <rcl_init>:
 8014cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014cfc:	1e05      	subs	r5, r0, #0
 8014cfe:	b09c      	sub	sp, #112	@ 0x70
 8014d00:	460e      	mov	r6, r1
 8014d02:	4690      	mov	r8, r2
 8014d04:	461f      	mov	r7, r3
 8014d06:	f340 8099 	ble.w	8014e3c <rcl_init+0x144>
 8014d0a:	2900      	cmp	r1, #0
 8014d0c:	f000 8099 	beq.w	8014e42 <rcl_init+0x14a>
 8014d10:	f1a1 0e04 	sub.w	lr, r1, #4
 8014d14:	f04f 0c00 	mov.w	ip, #0
 8014d18:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 8014d1c:	f10c 0c01 	add.w	ip, ip, #1
 8014d20:	2c00      	cmp	r4, #0
 8014d22:	f000 808e 	beq.w	8014e42 <rcl_init+0x14a>
 8014d26:	4565      	cmp	r5, ip
 8014d28:	d1f6      	bne.n	8014d18 <rcl_init+0x20>
 8014d2a:	f1b8 0f00 	cmp.w	r8, #0
 8014d2e:	f000 8088 	beq.w	8014e42 <rcl_init+0x14a>
 8014d32:	f8d8 4000 	ldr.w	r4, [r8]
 8014d36:	2c00      	cmp	r4, #0
 8014d38:	f000 8083 	beq.w	8014e42 <rcl_init+0x14a>
 8014d3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014d3e:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8014d42:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014d46:	6823      	ldr	r3, [r4, #0]
 8014d48:	f8cc 3000 	str.w	r3, [ip]
 8014d4c:	a817      	add	r0, sp, #92	@ 0x5c
 8014d4e:	f7f9 fad3 	bl	800e2f8 <rcutils_allocator_is_valid>
 8014d52:	2800      	cmp	r0, #0
 8014d54:	d075      	beq.n	8014e42 <rcl_init+0x14a>
 8014d56:	2f00      	cmp	r7, #0
 8014d58:	d073      	beq.n	8014e42 <rcl_init+0x14a>
 8014d5a:	683b      	ldr	r3, [r7, #0]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d175      	bne.n	8014e4c <rcl_init+0x154>
 8014d60:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 8014d64:	2178      	movs	r1, #120	@ 0x78
 8014d66:	2001      	movs	r0, #1
 8014d68:	4798      	blx	r3
 8014d6a:	4604      	mov	r4, r0
 8014d6c:	6038      	str	r0, [r7, #0]
 8014d6e:	2800      	cmp	r0, #0
 8014d70:	f000 80a0 	beq.w	8014eb4 <rcl_init+0x1bc>
 8014d74:	a802      	add	r0, sp, #8
 8014d76:	f002 f833 	bl	8016de0 <rmw_get_zero_initialized_context>
 8014d7a:	a902      	add	r1, sp, #8
 8014d7c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8014d80:	2250      	movs	r2, #80	@ 0x50
 8014d82:	ac17      	add	r4, sp, #92	@ 0x5c
 8014d84:	f004 fedf 	bl	8019b46 <memcpy>
 8014d88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014d8a:	f8d7 e000 	ldr.w	lr, [r7]
 8014d8e:	46f4      	mov	ip, lr
 8014d90:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014d94:	6823      	ldr	r3, [r4, #0]
 8014d96:	f8cc 3000 	str.w	r3, [ip]
 8014d9a:	f10e 0114 	add.w	r1, lr, #20
 8014d9e:	4640      	mov	r0, r8
 8014da0:	f7f7 fb26 	bl	800c3f0 <rcl_init_options_copy>
 8014da4:	4604      	mov	r4, r0
 8014da6:	2800      	cmp	r0, #0
 8014da8:	d144      	bne.n	8014e34 <rcl_init+0x13c>
 8014daa:	f8d7 9000 	ldr.w	r9, [r7]
 8014dae:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8014db2:	f8c9 0020 	str.w	r0, [r9, #32]
 8014db6:	f8c9 5018 	str.w	r5, [r9, #24]
 8014dba:	f8c9 801c 	str.w	r8, [r9, #28]
 8014dbe:	2d00      	cmp	r5, #0
 8014dc0:	d04b      	beq.n	8014e5a <rcl_init+0x162>
 8014dc2:	2e00      	cmp	r6, #0
 8014dc4:	d049      	beq.n	8014e5a <rcl_init+0x162>
 8014dc6:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 8014dca:	2104      	movs	r1, #4
 8014dcc:	4628      	mov	r0, r5
 8014dce:	4798      	blx	r3
 8014dd0:	f8c9 0020 	str.w	r0, [r9, #32]
 8014dd4:	f8d7 9000 	ldr.w	r9, [r7]
 8014dd8:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8014ddc:	46ca      	mov	sl, r9
 8014dde:	b343      	cbz	r3, 8014e32 <rcl_init+0x13a>
 8014de0:	2d01      	cmp	r5, #1
 8014de2:	f178 0300 	sbcs.w	r3, r8, #0
 8014de6:	db38      	blt.n	8014e5a <rcl_init+0x162>
 8014de8:	2400      	movs	r4, #0
 8014dea:	3e04      	subs	r6, #4
 8014dec:	46a1      	mov	r9, r4
 8014dee:	e00b      	b.n	8014e08 <rcl_init+0x110>
 8014df0:	6831      	ldr	r1, [r6, #0]
 8014df2:	f004 fea8 	bl	8019b46 <memcpy>
 8014df6:	3401      	adds	r4, #1
 8014df8:	f149 0900 	adc.w	r9, r9, #0
 8014dfc:	45c8      	cmp	r8, r9
 8014dfe:	bf08      	it	eq
 8014e00:	42a5      	cmpeq	r5, r4
 8014e02:	d028      	beq.n	8014e56 <rcl_init+0x15e>
 8014e04:	f8d7 a000 	ldr.w	sl, [r7]
 8014e08:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8014e0c:	f7eb fa0a 	bl	8000224 <strlen>
 8014e10:	1c42      	adds	r2, r0, #1
 8014e12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014e14:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8014e16:	f8da a020 	ldr.w	sl, [sl, #32]
 8014e1a:	9201      	str	r2, [sp, #4]
 8014e1c:	4610      	mov	r0, r2
 8014e1e:	4798      	blx	r3
 8014e20:	683b      	ldr	r3, [r7, #0]
 8014e22:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 8014e26:	6a1b      	ldr	r3, [r3, #32]
 8014e28:	9a01      	ldr	r2, [sp, #4]
 8014e2a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8014e2e:	2800      	cmp	r0, #0
 8014e30:	d1de      	bne.n	8014df0 <rcl_init+0xf8>
 8014e32:	240a      	movs	r4, #10
 8014e34:	4638      	mov	r0, r7
 8014e36:	f7f7 f9d5 	bl	800c1e4 <__cleanup_context>
 8014e3a:	e003      	b.n	8014e44 <rcl_init+0x14c>
 8014e3c:	2900      	cmp	r1, #0
 8014e3e:	f43f af74 	beq.w	8014d2a <rcl_init+0x32>
 8014e42:	240b      	movs	r4, #11
 8014e44:	4620      	mov	r0, r4
 8014e46:	b01c      	add	sp, #112	@ 0x70
 8014e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e4c:	2464      	movs	r4, #100	@ 0x64
 8014e4e:	4620      	mov	r0, r4
 8014e50:	b01c      	add	sp, #112	@ 0x70
 8014e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e56:	f8d7 9000 	ldr.w	r9, [r7]
 8014e5a:	491d      	ldr	r1, [pc, #116]	@ (8014ed0 <rcl_init+0x1d8>)
 8014e5c:	680b      	ldr	r3, [r1, #0]
 8014e5e:	3301      	adds	r3, #1
 8014e60:	d023      	beq.n	8014eaa <rcl_init+0x1b2>
 8014e62:	600b      	str	r3, [r1, #0]
 8014e64:	461a      	mov	r2, r3
 8014e66:	2400      	movs	r4, #0
 8014e68:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014e6c:	607b      	str	r3, [r7, #4]
 8014e6e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8014e70:	6182      	str	r2, [r0, #24]
 8014e72:	3301      	adds	r3, #1
 8014e74:	61c4      	str	r4, [r0, #28]
 8014e76:	d01f      	beq.n	8014eb8 <rcl_init+0x1c0>
 8014e78:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8014e7c:	b94b      	cbnz	r3, 8014e92 <rcl_init+0x19a>
 8014e7e:	3030      	adds	r0, #48	@ 0x30
 8014e80:	f000 f846 	bl	8014f10 <rcl_get_localhost_only>
 8014e84:	4604      	mov	r4, r0
 8014e86:	2800      	cmp	r0, #0
 8014e88:	d1d4      	bne.n	8014e34 <rcl_init+0x13c>
 8014e8a:	f8d7 9000 	ldr.w	r9, [r7]
 8014e8e:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014e92:	f109 0128 	add.w	r1, r9, #40	@ 0x28
 8014e96:	3018      	adds	r0, #24
 8014e98:	f7f9 ff5e 	bl	800ed58 <rmw_init>
 8014e9c:	4604      	mov	r4, r0
 8014e9e:	2800      	cmp	r0, #0
 8014ea0:	d0d0      	beq.n	8014e44 <rcl_init+0x14c>
 8014ea2:	f7ff fe07 	bl	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 8014ea6:	4604      	mov	r4, r0
 8014ea8:	e7c4      	b.n	8014e34 <rcl_init+0x13c>
 8014eaa:	2201      	movs	r2, #1
 8014eac:	461c      	mov	r4, r3
 8014eae:	600a      	str	r2, [r1, #0]
 8014eb0:	4613      	mov	r3, r2
 8014eb2:	e7d9      	b.n	8014e68 <rcl_init+0x170>
 8014eb4:	240a      	movs	r4, #10
 8014eb6:	e7c5      	b.n	8014e44 <rcl_init+0x14c>
 8014eb8:	3024      	adds	r0, #36	@ 0x24
 8014eba:	f003 fd31 	bl	8018920 <rcl_get_default_domain_id>
 8014ebe:	4604      	mov	r4, r0
 8014ec0:	2800      	cmp	r0, #0
 8014ec2:	d1b7      	bne.n	8014e34 <rcl_init+0x13c>
 8014ec4:	f8d7 9000 	ldr.w	r9, [r7]
 8014ec8:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014ecc:	e7d4      	b.n	8014e78 <rcl_init+0x180>
 8014ece:	bf00      	nop
 8014ed0:	200118fc 	.word	0x200118fc

08014ed4 <rcl_shutdown>:
 8014ed4:	b1a8      	cbz	r0, 8014f02 <rcl_shutdown+0x2e>
 8014ed6:	6803      	ldr	r3, [r0, #0]
 8014ed8:	b510      	push	{r4, lr}
 8014eda:	4604      	mov	r4, r0
 8014edc:	b173      	cbz	r3, 8014efc <rcl_shutdown+0x28>
 8014ede:	f7f7 f975 	bl	800c1cc <rcl_context_is_valid>
 8014ee2:	b140      	cbz	r0, 8014ef6 <rcl_shutdown+0x22>
 8014ee4:	6820      	ldr	r0, [r4, #0]
 8014ee6:	3028      	adds	r0, #40	@ 0x28
 8014ee8:	f7fa f86c 	bl	800efc4 <rmw_shutdown>
 8014eec:	4603      	mov	r3, r0
 8014eee:	b958      	cbnz	r0, 8014f08 <rcl_shutdown+0x34>
 8014ef0:	6060      	str	r0, [r4, #4]
 8014ef2:	4618      	mov	r0, r3
 8014ef4:	bd10      	pop	{r4, pc}
 8014ef6:	236a      	movs	r3, #106	@ 0x6a
 8014ef8:	4618      	mov	r0, r3
 8014efa:	bd10      	pop	{r4, pc}
 8014efc:	230b      	movs	r3, #11
 8014efe:	4618      	mov	r0, r3
 8014f00:	bd10      	pop	{r4, pc}
 8014f02:	230b      	movs	r3, #11
 8014f04:	4618      	mov	r0, r3
 8014f06:	4770      	bx	lr
 8014f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f0c:	f7ff bdd2 	b.w	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>

08014f10 <rcl_get_localhost_only>:
 8014f10:	b510      	push	{r4, lr}
 8014f12:	b082      	sub	sp, #8
 8014f14:	2300      	movs	r3, #0
 8014f16:	9301      	str	r3, [sp, #4]
 8014f18:	b1b8      	cbz	r0, 8014f4a <rcl_get_localhost_only+0x3a>
 8014f1a:	4604      	mov	r4, r0
 8014f1c:	a901      	add	r1, sp, #4
 8014f1e:	480c      	ldr	r0, [pc, #48]	@ (8014f50 <rcl_get_localhost_only+0x40>)
 8014f20:	f7f9 fa9c 	bl	800e45c <rcutils_get_env>
 8014f24:	b110      	cbz	r0, 8014f2c <rcl_get_localhost_only+0x1c>
 8014f26:	2001      	movs	r0, #1
 8014f28:	b002      	add	sp, #8
 8014f2a:	bd10      	pop	{r4, pc}
 8014f2c:	9b01      	ldr	r3, [sp, #4]
 8014f2e:	b113      	cbz	r3, 8014f36 <rcl_get_localhost_only+0x26>
 8014f30:	781a      	ldrb	r2, [r3, #0]
 8014f32:	2a31      	cmp	r2, #49	@ 0x31
 8014f34:	d004      	beq.n	8014f40 <rcl_get_localhost_only+0x30>
 8014f36:	2302      	movs	r3, #2
 8014f38:	2000      	movs	r0, #0
 8014f3a:	7023      	strb	r3, [r4, #0]
 8014f3c:	b002      	add	sp, #8
 8014f3e:	bd10      	pop	{r4, pc}
 8014f40:	785b      	ldrb	r3, [r3, #1]
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d1f7      	bne.n	8014f36 <rcl_get_localhost_only+0x26>
 8014f46:	2301      	movs	r3, #1
 8014f48:	e7f6      	b.n	8014f38 <rcl_get_localhost_only+0x28>
 8014f4a:	200b      	movs	r0, #11
 8014f4c:	b002      	add	sp, #8
 8014f4e:	bd10      	pop	{r4, pc}
 8014f50:	0801b044 	.word	0x0801b044

08014f54 <rcl_node_resolve_name>:
 8014f54:	b082      	sub	sp, #8
 8014f56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f5a:	b091      	sub	sp, #68	@ 0x44
 8014f5c:	ac1a      	add	r4, sp, #104	@ 0x68
 8014f5e:	e884 000c 	stmia.w	r4, {r2, r3}
 8014f62:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8014f66:	2800      	cmp	r0, #0
 8014f68:	d03b      	beq.n	8014fe2 <rcl_node_resolve_name+0x8e>
 8014f6a:	460c      	mov	r4, r1
 8014f6c:	4605      	mov	r5, r0
 8014f6e:	f7f7 fc4f 	bl	800c810 <rcl_node_get_options>
 8014f72:	2800      	cmp	r0, #0
 8014f74:	d037      	beq.n	8014fe6 <rcl_node_resolve_name+0x92>
 8014f76:	4628      	mov	r0, r5
 8014f78:	f7f7 fc3a 	bl	800c7f0 <rcl_node_get_name>
 8014f7c:	4606      	mov	r6, r0
 8014f7e:	4628      	mov	r0, r5
 8014f80:	f7f7 fc3e 	bl	800c800 <rcl_node_get_namespace>
 8014f84:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014f88:	4681      	mov	r9, r0
 8014f8a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014f8e:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014f90:	46ac      	mov	ip, r5
 8014f92:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014f96:	f8de 3000 	ldr.w	r3, [lr]
 8014f9a:	f8cc 3000 	str.w	r3, [ip]
 8014f9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014fa0:	b1fb      	cbz	r3, 8014fe2 <rcl_node_resolve_name+0x8e>
 8014fa2:	468a      	mov	sl, r1
 8014fa4:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014fa8:	f001 fdee 	bl	8016b88 <rcutils_get_zero_initialized_string_map>
 8014fac:	ab10      	add	r3, sp, #64	@ 0x40
 8014fae:	9008      	str	r0, [sp, #32]
 8014fb0:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8014fb4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014fb8:	2100      	movs	r1, #0
 8014fba:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014fbe:	a808      	add	r0, sp, #32
 8014fc0:	f001 fe5a 	bl	8016c78 <rcutils_string_map_init>
 8014fc4:	4607      	mov	r7, r0
 8014fc6:	b180      	cbz	r0, 8014fea <rcl_node_resolve_name+0x96>
 8014fc8:	f7f9 fa60 	bl	800e48c <rcutils_get_error_string>
 8014fcc:	f7f9 fa74 	bl	800e4b8 <rcutils_reset_error>
 8014fd0:	2f0a      	cmp	r7, #10
 8014fd2:	bf18      	it	ne
 8014fd4:	2701      	movne	r7, #1
 8014fd6:	4638      	mov	r0, r7
 8014fd8:	b011      	add	sp, #68	@ 0x44
 8014fda:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fde:	b002      	add	sp, #8
 8014fe0:	4770      	bx	lr
 8014fe2:	270b      	movs	r7, #11
 8014fe4:	e7f7      	b.n	8014fd6 <rcl_node_resolve_name+0x82>
 8014fe6:	2701      	movs	r7, #1
 8014fe8:	e7f5      	b.n	8014fd6 <rcl_node_resolve_name+0x82>
 8014fea:	9009      	str	r0, [sp, #36]	@ 0x24
 8014fec:	9007      	str	r0, [sp, #28]
 8014fee:	a808      	add	r0, sp, #32
 8014ff0:	f003 fe28 	bl	8018c44 <rcl_get_default_topic_name_substitutions>
 8014ff4:	4607      	mov	r7, r0
 8014ff6:	b1a8      	cbz	r0, 8015024 <rcl_node_resolve_name+0xd0>
 8014ff8:	280a      	cmp	r0, #10
 8014ffa:	9c07      	ldr	r4, [sp, #28]
 8014ffc:	d000      	beq.n	8015000 <rcl_node_resolve_name+0xac>
 8014ffe:	2701      	movs	r7, #1
 8015000:	a808      	add	r0, sp, #32
 8015002:	f001 fe79 	bl	8016cf8 <rcutils_string_map_fini>
 8015006:	2800      	cmp	r0, #0
 8015008:	d13d      	bne.n	8015086 <rcl_node_resolve_name+0x132>
 801500a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801500c:	4659      	mov	r1, fp
 801500e:	47d0      	blx	sl
 8015010:	4659      	mov	r1, fp
 8015012:	4620      	mov	r0, r4
 8015014:	47d0      	blx	sl
 8015016:	f1b8 0f00 	cmp.w	r8, #0
 801501a:	d0dc      	beq.n	8014fd6 <rcl_node_resolve_name+0x82>
 801501c:	2f67      	cmp	r7, #103	@ 0x67
 801501e:	bf08      	it	eq
 8015020:	2768      	moveq	r7, #104	@ 0x68
 8015022:	e7d8      	b.n	8014fd6 <rcl_node_resolve_name+0x82>
 8015024:	ab09      	add	r3, sp, #36	@ 0x24
 8015026:	9305      	str	r3, [sp, #20]
 8015028:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801502a:	46ec      	mov	ip, sp
 801502c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015030:	682b      	ldr	r3, [r5, #0]
 8015032:	f8cc 3000 	str.w	r3, [ip]
 8015036:	464a      	mov	r2, r9
 8015038:	4631      	mov	r1, r6
 801503a:	4620      	mov	r0, r4
 801503c:	ab08      	add	r3, sp, #32
 801503e:	f003 fca3 	bl	8018988 <rcl_expand_topic_name>
 8015042:	4607      	mov	r7, r0
 8015044:	b9b8      	cbnz	r0, 8015076 <rcl_node_resolve_name+0x122>
 8015046:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8015048:	9009      	str	r0, [sp, #36]	@ 0x24
 801504a:	4602      	mov	r2, r0
 801504c:	a90a      	add	r1, sp, #40	@ 0x28
 801504e:	4620      	mov	r0, r4
 8015050:	f001 ff5a 	bl	8016f08 <rmw_validate_full_topic_name>
 8015054:	b988      	cbnz	r0, 801507a <rcl_node_resolve_name+0x126>
 8015056:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8015058:	b9d5      	cbnz	r5, 8015090 <rcl_node_resolve_name+0x13c>
 801505a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801505c:	a808      	add	r0, sp, #32
 801505e:	601c      	str	r4, [r3, #0]
 8015060:	f001 fe4a 	bl	8016cf8 <rcutils_string_map_fini>
 8015064:	4607      	mov	r7, r0
 8015066:	b1a8      	cbz	r0, 8015094 <rcl_node_resolve_name+0x140>
 8015068:	f7f9 fa10 	bl	800e48c <rcutils_get_error_string>
 801506c:	462c      	mov	r4, r5
 801506e:	f7f9 fa23 	bl	800e4b8 <rcutils_reset_error>
 8015072:	2701      	movs	r7, #1
 8015074:	e7c9      	b.n	801500a <rcl_node_resolve_name+0xb6>
 8015076:	9c07      	ldr	r4, [sp, #28]
 8015078:	e7c2      	b.n	8015000 <rcl_node_resolve_name+0xac>
 801507a:	f7f9 fa07 	bl	800e48c <rcutils_get_error_string>
 801507e:	2701      	movs	r7, #1
 8015080:	f7f9 fa1a 	bl	800e4b8 <rcutils_reset_error>
 8015084:	e7bc      	b.n	8015000 <rcl_node_resolve_name+0xac>
 8015086:	f7f9 fa01 	bl	800e48c <rcutils_get_error_string>
 801508a:	f7f9 fa15 	bl	800e4b8 <rcutils_reset_error>
 801508e:	e7bc      	b.n	801500a <rcl_node_resolve_name+0xb6>
 8015090:	2767      	movs	r7, #103	@ 0x67
 8015092:	e7b5      	b.n	8015000 <rcl_node_resolve_name+0xac>
 8015094:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015096:	4659      	mov	r1, fp
 8015098:	47d0      	blx	sl
 801509a:	4659      	mov	r1, fp
 801509c:	4638      	mov	r0, r7
 801509e:	47d0      	blx	sl
 80150a0:	e799      	b.n	8014fd6 <rcl_node_resolve_name+0x82>
 80150a2:	bf00      	nop

080150a4 <rcl_service_get_rmw_handle>:
 80150a4:	b118      	cbz	r0, 80150ae <rcl_service_get_rmw_handle+0xa>
 80150a6:	6800      	ldr	r0, [r0, #0]
 80150a8:	b108      	cbz	r0, 80150ae <rcl_service_get_rmw_handle+0xa>
 80150aa:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80150ae:	4770      	bx	lr

080150b0 <rcl_take_request>:
 80150b0:	b570      	push	{r4, r5, r6, lr}
 80150b2:	468e      	mov	lr, r1
 80150b4:	460c      	mov	r4, r1
 80150b6:	4616      	mov	r6, r2
 80150b8:	4605      	mov	r5, r0
 80150ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80150be:	b08c      	sub	sp, #48	@ 0x30
 80150c0:	f10d 0c18 	add.w	ip, sp, #24
 80150c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80150c8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80150cc:	e88c 0003 	stmia.w	ip, {r0, r1}
 80150d0:	b30d      	cbz	r5, 8015116 <rcl_take_request+0x66>
 80150d2:	682b      	ldr	r3, [r5, #0]
 80150d4:	b1fb      	cbz	r3, 8015116 <rcl_take_request+0x66>
 80150d6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80150da:	b1e0      	cbz	r0, 8015116 <rcl_take_request+0x66>
 80150dc:	b336      	cbz	r6, 801512c <rcl_take_request+0x7c>
 80150de:	2300      	movs	r3, #0
 80150e0:	f88d 3007 	strb.w	r3, [sp, #7]
 80150e4:	4632      	mov	r2, r6
 80150e6:	f10d 0307 	add.w	r3, sp, #7
 80150ea:	a902      	add	r1, sp, #8
 80150ec:	f002 f9c0 	bl	8017470 <rmw_take_request>
 80150f0:	4605      	mov	r5, r0
 80150f2:	b198      	cbz	r0, 801511c <rcl_take_request+0x6c>
 80150f4:	280a      	cmp	r0, #10
 80150f6:	bf18      	it	ne
 80150f8:	2501      	movne	r5, #1
 80150fa:	f10d 0e18 	add.w	lr, sp, #24
 80150fe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015102:	46a4      	mov	ip, r4
 8015104:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015108:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801510c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015110:	4628      	mov	r0, r5
 8015112:	b00c      	add	sp, #48	@ 0x30
 8015114:	bd70      	pop	{r4, r5, r6, pc}
 8015116:	f44f 7516 	mov.w	r5, #600	@ 0x258
 801511a:	e7ee      	b.n	80150fa <rcl_take_request+0x4a>
 801511c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8015120:	f240 2359 	movw	r3, #601	@ 0x259
 8015124:	2a00      	cmp	r2, #0
 8015126:	bf08      	it	eq
 8015128:	461d      	moveq	r5, r3
 801512a:	e7e6      	b.n	80150fa <rcl_take_request+0x4a>
 801512c:	250b      	movs	r5, #11
 801512e:	e7e4      	b.n	80150fa <rcl_take_request+0x4a>

08015130 <rcl_send_response>:
 8015130:	b170      	cbz	r0, 8015150 <rcl_send_response+0x20>
 8015132:	6800      	ldr	r0, [r0, #0]
 8015134:	b160      	cbz	r0, 8015150 <rcl_send_response+0x20>
 8015136:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801513a:	b148      	cbz	r0, 8015150 <rcl_send_response+0x20>
 801513c:	b159      	cbz	r1, 8015156 <rcl_send_response+0x26>
 801513e:	b510      	push	{r4, lr}
 8015140:	b15a      	cbz	r2, 801515a <rcl_send_response+0x2a>
 8015142:	f002 f9f3 	bl	801752c <rmw_send_response>
 8015146:	b110      	cbz	r0, 801514e <rcl_send_response+0x1e>
 8015148:	2802      	cmp	r0, #2
 801514a:	bf18      	it	ne
 801514c:	2001      	movne	r0, #1
 801514e:	bd10      	pop	{r4, pc}
 8015150:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8015154:	4770      	bx	lr
 8015156:	200b      	movs	r0, #11
 8015158:	4770      	bx	lr
 801515a:	200b      	movs	r0, #11
 801515c:	bd10      	pop	{r4, pc}
 801515e:	bf00      	nop

08015160 <rcl_service_is_valid>:
 8015160:	b130      	cbz	r0, 8015170 <rcl_service_is_valid+0x10>
 8015162:	6800      	ldr	r0, [r0, #0]
 8015164:	b120      	cbz	r0, 8015170 <rcl_service_is_valid+0x10>
 8015166:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801516a:	3800      	subs	r0, #0
 801516c:	bf18      	it	ne
 801516e:	2001      	movne	r0, #1
 8015170:	4770      	bx	lr
 8015172:	bf00      	nop

08015174 <rcl_get_system_time>:
 8015174:	4608      	mov	r0, r1
 8015176:	f7f9 bb13 	b.w	800e7a0 <rcutils_system_time_now>
 801517a:	bf00      	nop

0801517c <rcl_get_steady_time>:
 801517c:	4608      	mov	r0, r1
 801517e:	f7f9 bb37 	b.w	800e7f0 <rcutils_steady_time_now>
 8015182:	bf00      	nop

08015184 <rcl_get_ros_time>:
 8015184:	7a03      	ldrb	r3, [r0, #8]
 8015186:	b510      	push	{r4, lr}
 8015188:	460c      	mov	r4, r1
 801518a:	b133      	cbz	r3, 801519a <rcl_get_ros_time+0x16>
 801518c:	2105      	movs	r1, #5
 801518e:	f7f9 f8c1 	bl	800e314 <__atomic_load_8>
 8015192:	e9c4 0100 	strd	r0, r1, [r4]
 8015196:	2000      	movs	r0, #0
 8015198:	bd10      	pop	{r4, pc}
 801519a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801519e:	4608      	mov	r0, r1
 80151a0:	f7f9 bafe 	b.w	800e7a0 <rcutils_system_time_now>

080151a4 <rcl_clock_init>:
 80151a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151a6:	4605      	mov	r5, r0
 80151a8:	4610      	mov	r0, r2
 80151aa:	4614      	mov	r4, r2
 80151ac:	460e      	mov	r6, r1
 80151ae:	f7f9 f8a3 	bl	800e2f8 <rcutils_allocator_is_valid>
 80151b2:	b128      	cbz	r0, 80151c0 <rcl_clock_init+0x1c>
 80151b4:	2d03      	cmp	r5, #3
 80151b6:	d803      	bhi.n	80151c0 <rcl_clock_init+0x1c>
 80151b8:	e8df f005 	tbb	[pc, r5]
 80151bc:	06532e1d 	.word	0x06532e1d
 80151c0:	f04f 0c0b 	mov.w	ip, #11
 80151c4:	4660      	mov	r0, ip
 80151c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80151c8:	2e00      	cmp	r6, #0
 80151ca:	d0f9      	beq.n	80151c0 <rcl_clock_init+0x1c>
 80151cc:	2c00      	cmp	r4, #0
 80151ce:	d0f7      	beq.n	80151c0 <rcl_clock_init+0x1c>
 80151d0:	2300      	movs	r3, #0
 80151d2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80151d6:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 801528c <rcl_clock_init+0xe8>
 80151da:	6133      	str	r3, [r6, #16]
 80151dc:	f106 0514 	add.w	r5, r6, #20
 80151e0:	469c      	mov	ip, r3
 80151e2:	2703      	movs	r7, #3
 80151e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80151e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80151e8:	6823      	ldr	r3, [r4, #0]
 80151ea:	602b      	str	r3, [r5, #0]
 80151ec:	7037      	strb	r7, [r6, #0]
 80151ee:	f8c6 e00c 	str.w	lr, [r6, #12]
 80151f2:	4660      	mov	r0, ip
 80151f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80151f6:	2e00      	cmp	r6, #0
 80151f8:	d0e2      	beq.n	80151c0 <rcl_clock_init+0x1c>
 80151fa:	2300      	movs	r3, #0
 80151fc:	7033      	strb	r3, [r6, #0]
 80151fe:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8015202:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8015206:	469c      	mov	ip, r3
 8015208:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801520a:	f106 0514 	add.w	r5, r6, #20
 801520e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015210:	6823      	ldr	r3, [r4, #0]
 8015212:	602b      	str	r3, [r5, #0]
 8015214:	4660      	mov	r0, ip
 8015216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015218:	2e00      	cmp	r6, #0
 801521a:	d0d1      	beq.n	80151c0 <rcl_clock_init+0x1c>
 801521c:	2c00      	cmp	r4, #0
 801521e:	d0cf      	beq.n	80151c0 <rcl_clock_init+0x1c>
 8015220:	2700      	movs	r7, #0
 8015222:	7037      	strb	r7, [r6, #0]
 8015224:	46a4      	mov	ip, r4
 8015226:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801522a:	f106 0514 	add.w	r5, r6, #20
 801522e:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8015232:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8015236:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015238:	f8dc 3000 	ldr.w	r3, [ip]
 801523c:	602b      	str	r3, [r5, #0]
 801523e:	6921      	ldr	r1, [r4, #16]
 8015240:	6823      	ldr	r3, [r4, #0]
 8015242:	2010      	movs	r0, #16
 8015244:	4798      	blx	r3
 8015246:	6130      	str	r0, [r6, #16]
 8015248:	b1d0      	cbz	r0, 8015280 <rcl_clock_init+0xdc>
 801524a:	2200      	movs	r2, #0
 801524c:	2300      	movs	r3, #0
 801524e:	e9c0 2300 	strd	r2, r3, [r0]
 8015252:	2301      	movs	r3, #1
 8015254:	7207      	strb	r7, [r0, #8]
 8015256:	4a0c      	ldr	r2, [pc, #48]	@ (8015288 <rcl_clock_init+0xe4>)
 8015258:	7033      	strb	r3, [r6, #0]
 801525a:	46bc      	mov	ip, r7
 801525c:	60f2      	str	r2, [r6, #12]
 801525e:	4660      	mov	r0, ip
 8015260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015262:	2e00      	cmp	r6, #0
 8015264:	d0ac      	beq.n	80151c0 <rcl_clock_init+0x1c>
 8015266:	2c00      	cmp	r4, #0
 8015268:	d0aa      	beq.n	80151c0 <rcl_clock_init+0x1c>
 801526a:	2300      	movs	r3, #0
 801526c:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8015270:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 8015290 <rcl_clock_init+0xec>
 8015274:	6133      	str	r3, [r6, #16]
 8015276:	f106 0514 	add.w	r5, r6, #20
 801527a:	469c      	mov	ip, r3
 801527c:	2702      	movs	r7, #2
 801527e:	e7b1      	b.n	80151e4 <rcl_clock_init+0x40>
 8015280:	f04f 0c0a 	mov.w	ip, #10
 8015284:	e79e      	b.n	80151c4 <rcl_clock_init+0x20>
 8015286:	bf00      	nop
 8015288:	08015185 	.word	0x08015185
 801528c:	0801517d 	.word	0x0801517d
 8015290:	08015175 	.word	0x08015175

08015294 <rcl_clock_fini>:
 8015294:	2800      	cmp	r0, #0
 8015296:	d02c      	beq.n	80152f2 <rcl_clock_fini+0x5e>
 8015298:	b538      	push	{r3, r4, r5, lr}
 801529a:	4604      	mov	r4, r0
 801529c:	3014      	adds	r0, #20
 801529e:	f7f9 f82b 	bl	800e2f8 <rcutils_allocator_is_valid>
 80152a2:	b140      	cbz	r0, 80152b6 <rcl_clock_fini+0x22>
 80152a4:	7823      	ldrb	r3, [r4, #0]
 80152a6:	2b02      	cmp	r3, #2
 80152a8:	d007      	beq.n	80152ba <rcl_clock_fini+0x26>
 80152aa:	2b03      	cmp	r3, #3
 80152ac:	d005      	beq.n	80152ba <rcl_clock_fini+0x26>
 80152ae:	2b01      	cmp	r3, #1
 80152b0:	d00f      	beq.n	80152d2 <rcl_clock_fini+0x3e>
 80152b2:	200b      	movs	r0, #11
 80152b4:	bd38      	pop	{r3, r4, r5, pc}
 80152b6:	2001      	movs	r0, #1
 80152b8:	bd38      	pop	{r3, r4, r5, pc}
 80152ba:	68a0      	ldr	r0, [r4, #8]
 80152bc:	2800      	cmp	r0, #0
 80152be:	d0f9      	beq.n	80152b4 <rcl_clock_fini+0x20>
 80152c0:	2500      	movs	r5, #0
 80152c2:	6860      	ldr	r0, [r4, #4]
 80152c4:	69a3      	ldr	r3, [r4, #24]
 80152c6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80152c8:	60a5      	str	r5, [r4, #8]
 80152ca:	4798      	blx	r3
 80152cc:	6065      	str	r5, [r4, #4]
 80152ce:	4628      	mov	r0, r5
 80152d0:	bd38      	pop	{r3, r4, r5, pc}
 80152d2:	68a3      	ldr	r3, [r4, #8]
 80152d4:	b133      	cbz	r3, 80152e4 <rcl_clock_fini+0x50>
 80152d6:	2500      	movs	r5, #0
 80152d8:	69a3      	ldr	r3, [r4, #24]
 80152da:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80152dc:	6860      	ldr	r0, [r4, #4]
 80152de:	60a5      	str	r5, [r4, #8]
 80152e0:	4798      	blx	r3
 80152e2:	6065      	str	r5, [r4, #4]
 80152e4:	6920      	ldr	r0, [r4, #16]
 80152e6:	69a3      	ldr	r3, [r4, #24]
 80152e8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80152ea:	4798      	blx	r3
 80152ec:	2000      	movs	r0, #0
 80152ee:	6120      	str	r0, [r4, #16]
 80152f0:	bd38      	pop	{r3, r4, r5, pc}
 80152f2:	200b      	movs	r0, #11
 80152f4:	4770      	bx	lr
 80152f6:	bf00      	nop

080152f8 <rcl_clock_get_now>:
 80152f8:	b140      	cbz	r0, 801530c <rcl_clock_get_now+0x14>
 80152fa:	b139      	cbz	r1, 801530c <rcl_clock_get_now+0x14>
 80152fc:	7803      	ldrb	r3, [r0, #0]
 80152fe:	b11b      	cbz	r3, 8015308 <rcl_clock_get_now+0x10>
 8015300:	68c3      	ldr	r3, [r0, #12]
 8015302:	b10b      	cbz	r3, 8015308 <rcl_clock_get_now+0x10>
 8015304:	6900      	ldr	r0, [r0, #16]
 8015306:	4718      	bx	r3
 8015308:	2001      	movs	r0, #1
 801530a:	4770      	bx	lr
 801530c:	200b      	movs	r0, #11
 801530e:	4770      	bx	lr

08015310 <rcl_clock_add_jump_callback>:
 8015310:	b082      	sub	sp, #8
 8015312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015316:	a906      	add	r1, sp, #24
 8015318:	e881 000c 	stmia.w	r1, {r2, r3}
 801531c:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 8015320:	b320      	cbz	r0, 801536c <rcl_clock_add_jump_callback+0x5c>
 8015322:	4604      	mov	r4, r0
 8015324:	3014      	adds	r0, #20
 8015326:	f7f8 ffe7 	bl	800e2f8 <rcutils_allocator_is_valid>
 801532a:	b1f8      	cbz	r0, 801536c <rcl_clock_add_jump_callback+0x5c>
 801532c:	b1f6      	cbz	r6, 801536c <rcl_clock_add_jump_callback+0x5c>
 801532e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015330:	2b00      	cmp	r3, #0
 8015332:	db1b      	blt.n	801536c <rcl_clock_add_jump_callback+0x5c>
 8015334:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8015338:	2a01      	cmp	r2, #1
 801533a:	f173 0300 	sbcs.w	r3, r3, #0
 801533e:	da15      	bge.n	801536c <rcl_clock_add_jump_callback+0x5c>
 8015340:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 8015344:	2f00      	cmp	r7, #0
 8015346:	d042      	beq.n	80153ce <rcl_clock_add_jump_callback+0xbe>
 8015348:	2300      	movs	r3, #0
 801534a:	4602      	mov	r2, r0
 801534c:	e003      	b.n	8015356 <rcl_clock_add_jump_callback+0x46>
 801534e:	42bb      	cmp	r3, r7
 8015350:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8015354:	d011      	beq.n	801537a <rcl_clock_add_jump_callback+0x6a>
 8015356:	6811      	ldr	r1, [r2, #0]
 8015358:	42b1      	cmp	r1, r6
 801535a:	f103 0301 	add.w	r3, r3, #1
 801535e:	d1f6      	bne.n	801534e <rcl_clock_add_jump_callback+0x3e>
 8015360:	6a11      	ldr	r1, [r2, #32]
 8015362:	42a9      	cmp	r1, r5
 8015364:	d1f3      	bne.n	801534e <rcl_clock_add_jump_callback+0x3e>
 8015366:	f04f 0e01 	mov.w	lr, #1
 801536a:	e001      	b.n	8015370 <rcl_clock_add_jump_callback+0x60>
 801536c:	f04f 0e0b 	mov.w	lr, #11
 8015370:	4670      	mov	r0, lr
 8015372:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015376:	b002      	add	sp, #8
 8015378:	4770      	bx	lr
 801537a:	3301      	adds	r3, #1
 801537c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8015380:	00d9      	lsls	r1, r3, #3
 8015382:	69e3      	ldr	r3, [r4, #28]
 8015384:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8015386:	4798      	blx	r3
 8015388:	b1f0      	cbz	r0, 80153c8 <rcl_clock_add_jump_callback+0xb8>
 801538a:	68a3      	ldr	r3, [r4, #8]
 801538c:	6060      	str	r0, [r4, #4]
 801538e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8015392:	f10d 0c18 	add.w	ip, sp, #24
 8015396:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 801539a:	f103 0801 	add.w	r8, r3, #1
 801539e:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 80153a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80153a6:	f106 0708 	add.w	r7, r6, #8
 80153aa:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80153ac:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80153b0:	f04f 0e00 	mov.w	lr, #0
 80153b4:	e887 0003 	stmia.w	r7, {r0, r1}
 80153b8:	6235      	str	r5, [r6, #32]
 80153ba:	4670      	mov	r0, lr
 80153bc:	f8c4 8008 	str.w	r8, [r4, #8]
 80153c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80153c4:	b002      	add	sp, #8
 80153c6:	4770      	bx	lr
 80153c8:	f04f 0e0a 	mov.w	lr, #10
 80153cc:	e7d0      	b.n	8015370 <rcl_clock_add_jump_callback+0x60>
 80153ce:	2128      	movs	r1, #40	@ 0x28
 80153d0:	e7d7      	b.n	8015382 <rcl_clock_add_jump_callback+0x72>
 80153d2:	bf00      	nop

080153d4 <rcl_clock_remove_jump_callback>:
 80153d4:	2800      	cmp	r0, #0
 80153d6:	d057      	beq.n	8015488 <rcl_clock_remove_jump_callback+0xb4>
 80153d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80153dc:	4605      	mov	r5, r0
 80153de:	3014      	adds	r0, #20
 80153e0:	4688      	mov	r8, r1
 80153e2:	4692      	mov	sl, r2
 80153e4:	f7f8 ff88 	bl	800e2f8 <rcutils_allocator_is_valid>
 80153e8:	2800      	cmp	r0, #0
 80153ea:	d03b      	beq.n	8015464 <rcl_clock_remove_jump_callback+0x90>
 80153ec:	f1b8 0f00 	cmp.w	r8, #0
 80153f0:	d038      	beq.n	8015464 <rcl_clock_remove_jump_callback+0x90>
 80153f2:	68ae      	ldr	r6, [r5, #8]
 80153f4:	b166      	cbz	r6, 8015410 <rcl_clock_remove_jump_callback+0x3c>
 80153f6:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80153fa:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 80153fe:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 8015402:	464c      	mov	r4, r9
 8015404:	6823      	ldr	r3, [r4, #0]
 8015406:	4543      	cmp	r3, r8
 8015408:	d005      	beq.n	8015416 <rcl_clock_remove_jump_callback+0x42>
 801540a:	3428      	adds	r4, #40	@ 0x28
 801540c:	42a7      	cmp	r7, r4
 801540e:	d1f9      	bne.n	8015404 <rcl_clock_remove_jump_callback+0x30>
 8015410:	2001      	movs	r0, #1
 8015412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015416:	6a23      	ldr	r3, [r4, #32]
 8015418:	3428      	adds	r4, #40	@ 0x28
 801541a:	42bc      	cmp	r4, r7
 801541c:	d02d      	beq.n	801547a <rcl_clock_remove_jump_callback+0xa6>
 801541e:	4553      	cmp	r3, sl
 8015420:	d1f0      	bne.n	8015404 <rcl_clock_remove_jump_callback+0x30>
 8015422:	46a6      	mov	lr, r4
 8015424:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015428:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 801542c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015430:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015434:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015438:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801543c:	3428      	adds	r4, #40	@ 0x28
 801543e:	42a7      	cmp	r7, r4
 8015440:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015444:	d1ed      	bne.n	8015422 <rcl_clock_remove_jump_callback+0x4e>
 8015446:	3e01      	subs	r6, #1
 8015448:	60ae      	str	r6, [r5, #8]
 801544a:	b176      	cbz	r6, 801546a <rcl_clock_remove_jump_callback+0x96>
 801544c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8015450:	69eb      	ldr	r3, [r5, #28]
 8015452:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8015454:	00f1      	lsls	r1, r6, #3
 8015456:	4648      	mov	r0, r9
 8015458:	4798      	blx	r3
 801545a:	b1b8      	cbz	r0, 801548c <rcl_clock_remove_jump_callback+0xb8>
 801545c:	6068      	str	r0, [r5, #4]
 801545e:	2000      	movs	r0, #0
 8015460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015464:	200b      	movs	r0, #11
 8015466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801546a:	4648      	mov	r0, r9
 801546c:	69ab      	ldr	r3, [r5, #24]
 801546e:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8015470:	4798      	blx	r3
 8015472:	606e      	str	r6, [r5, #4]
 8015474:	4630      	mov	r0, r6
 8015476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801547a:	4553      	cmp	r3, sl
 801547c:	d1c8      	bne.n	8015410 <rcl_clock_remove_jump_callback+0x3c>
 801547e:	3e01      	subs	r6, #1
 8015480:	60ae      	str	r6, [r5, #8]
 8015482:	2e00      	cmp	r6, #0
 8015484:	d1e2      	bne.n	801544c <rcl_clock_remove_jump_callback+0x78>
 8015486:	e7f0      	b.n	801546a <rcl_clock_remove_jump_callback+0x96>
 8015488:	200b      	movs	r0, #11
 801548a:	4770      	bx	lr
 801548c:	200a      	movs	r0, #10
 801548e:	e7ea      	b.n	8015466 <rcl_clock_remove_jump_callback+0x92>

08015490 <rcl_get_zero_initialized_wait_set>:
 8015490:	b510      	push	{r4, lr}
 8015492:	4c08      	ldr	r4, [pc, #32]	@ (80154b4 <rcl_get_zero_initialized_wait_set+0x24>)
 8015494:	4686      	mov	lr, r0
 8015496:	4684      	mov	ip, r0
 8015498:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801549a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801549e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80154a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80154a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80154a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80154aa:	6823      	ldr	r3, [r4, #0]
 80154ac:	f8cc 3000 	str.w	r3, [ip]
 80154b0:	4670      	mov	r0, lr
 80154b2:	bd10      	pop	{r4, pc}
 80154b4:	0801b75c 	.word	0x0801b75c

080154b8 <rcl_wait_set_is_valid>:
 80154b8:	b118      	cbz	r0, 80154c2 <rcl_wait_set_is_valid+0xa>
 80154ba:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80154bc:	3800      	subs	r0, #0
 80154be:	bf18      	it	ne
 80154c0:	2001      	movne	r0, #1
 80154c2:	4770      	bx	lr

080154c4 <rcl_wait_set_fini>:
 80154c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154c8:	b082      	sub	sp, #8
 80154ca:	2800      	cmp	r0, #0
 80154cc:	f000 8095 	beq.w	80155fa <rcl_wait_set_fini+0x136>
 80154d0:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 80154d2:	4604      	mov	r4, r0
 80154d4:	2e00      	cmp	r6, #0
 80154d6:	f000 808c 	beq.w	80155f2 <rcl_wait_set_fini+0x12e>
 80154da:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 80154dc:	f002 fa5e 	bl	801799c <rmw_destroy_wait_set>
 80154e0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80154e2:	1e06      	subs	r6, r0, #0
 80154e4:	bf18      	it	ne
 80154e6:	f44f 7661 	movne.w	r6, #900	@ 0x384
 80154ea:	2d00      	cmp	r5, #0
 80154ec:	f000 8081 	beq.w	80155f2 <rcl_wait_set_fini+0x12e>
 80154f0:	6820      	ldr	r0, [r4, #0]
 80154f2:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 80154f6:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80154f8:	2700      	movs	r7, #0
 80154fa:	6067      	str	r7, [r4, #4]
 80154fc:	602f      	str	r7, [r5, #0]
 80154fe:	b120      	cbz	r0, 801550a <rcl_wait_set_fini+0x46>
 8015500:	9101      	str	r1, [sp, #4]
 8015502:	47c0      	blx	r8
 8015504:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015506:	9901      	ldr	r1, [sp, #4]
 8015508:	6027      	str	r7, [r4, #0]
 801550a:	68a8      	ldr	r0, [r5, #8]
 801550c:	b120      	cbz	r0, 8015518 <rcl_wait_set_fini+0x54>
 801550e:	47c0      	blx	r8
 8015510:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015512:	2300      	movs	r3, #0
 8015514:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8015518:	68a0      	ldr	r0, [r4, #8]
 801551a:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801551c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801551e:	f04f 0800 	mov.w	r8, #0
 8015522:	f8c4 800c 	str.w	r8, [r4, #12]
 8015526:	f8c5 800c 	str.w	r8, [r5, #12]
 801552a:	b128      	cbz	r0, 8015538 <rcl_wait_set_fini+0x74>
 801552c:	47b8      	blx	r7
 801552e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015530:	f8c4 8008 	str.w	r8, [r4, #8]
 8015534:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8015536:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015538:	6968      	ldr	r0, [r5, #20]
 801553a:	f04f 0800 	mov.w	r8, #0
 801553e:	f8c5 8010 	str.w	r8, [r5, #16]
 8015542:	b128      	cbz	r0, 8015550 <rcl_wait_set_fini+0x8c>
 8015544:	47b8      	blx	r7
 8015546:	f8c5 8014 	str.w	r8, [r5, #20]
 801554a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801554c:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801554e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8015550:	6920      	ldr	r0, [r4, #16]
 8015552:	f04f 0800 	mov.w	r8, #0
 8015556:	f8c4 8014 	str.w	r8, [r4, #20]
 801555a:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 801555e:	b128      	cbz	r0, 801556c <rcl_wait_set_fini+0xa8>
 8015560:	47b8      	blx	r7
 8015562:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015564:	f8c4 8010 	str.w	r8, [r4, #16]
 8015568:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 801556a:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801556c:	69a0      	ldr	r0, [r4, #24]
 801556e:	f04f 0800 	mov.w	r8, #0
 8015572:	f8c4 801c 	str.w	r8, [r4, #28]
 8015576:	f8c5 8018 	str.w	r8, [r5, #24]
 801557a:	b128      	cbz	r0, 8015588 <rcl_wait_set_fini+0xc4>
 801557c:	9101      	str	r1, [sp, #4]
 801557e:	47b8      	blx	r7
 8015580:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015582:	9901      	ldr	r1, [sp, #4]
 8015584:	f8c4 8018 	str.w	r8, [r4, #24]
 8015588:	6a28      	ldr	r0, [r5, #32]
 801558a:	b120      	cbz	r0, 8015596 <rcl_wait_set_fini+0xd2>
 801558c:	47b8      	blx	r7
 801558e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015590:	2300      	movs	r3, #0
 8015592:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8015596:	6a20      	ldr	r0, [r4, #32]
 8015598:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801559c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801559e:	2700      	movs	r7, #0
 80155a0:	6267      	str	r7, [r4, #36]	@ 0x24
 80155a2:	626f      	str	r7, [r5, #36]	@ 0x24
 80155a4:	b120      	cbz	r0, 80155b0 <rcl_wait_set_fini+0xec>
 80155a6:	9101      	str	r1, [sp, #4]
 80155a8:	47c0      	blx	r8
 80155aa:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80155ac:	9901      	ldr	r1, [sp, #4]
 80155ae:	6227      	str	r7, [r4, #32]
 80155b0:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80155b2:	b120      	cbz	r0, 80155be <rcl_wait_set_fini+0xfa>
 80155b4:	47c0      	blx	r8
 80155b6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80155b8:	2300      	movs	r3, #0
 80155ba:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 80155be:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80155c0:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 80155c4:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80155c6:	2700      	movs	r7, #0
 80155c8:	62e7      	str	r7, [r4, #44]	@ 0x2c
 80155ca:	632f      	str	r7, [r5, #48]	@ 0x30
 80155cc:	b120      	cbz	r0, 80155d8 <rcl_wait_set_fini+0x114>
 80155ce:	9101      	str	r1, [sp, #4]
 80155d0:	47c0      	blx	r8
 80155d2:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80155d4:	9901      	ldr	r1, [sp, #4]
 80155d6:	62a7      	str	r7, [r4, #40]	@ 0x28
 80155d8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80155da:	b120      	cbz	r0, 80155e6 <rcl_wait_set_fini+0x122>
 80155dc:	47c0      	blx	r8
 80155de:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80155e0:	2300      	movs	r3, #0
 80155e2:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 80155e6:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80155e8:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80155ea:	4628      	mov	r0, r5
 80155ec:	4798      	blx	r3
 80155ee:	2300      	movs	r3, #0
 80155f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80155f2:	4630      	mov	r0, r6
 80155f4:	b002      	add	sp, #8
 80155f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155fa:	260b      	movs	r6, #11
 80155fc:	4630      	mov	r0, r6
 80155fe:	b002      	add	sp, #8
 8015600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015604 <rcl_wait_set_add_subscription>:
 8015604:	b318      	cbz	r0, 801564e <rcl_wait_set_add_subscription+0x4a>
 8015606:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015608:	b570      	push	{r4, r5, r6, lr}
 801560a:	4604      	mov	r4, r0
 801560c:	b30b      	cbz	r3, 8015652 <rcl_wait_set_add_subscription+0x4e>
 801560e:	b319      	cbz	r1, 8015658 <rcl_wait_set_add_subscription+0x54>
 8015610:	681d      	ldr	r5, [r3, #0]
 8015612:	6840      	ldr	r0, [r0, #4]
 8015614:	4285      	cmp	r5, r0
 8015616:	d217      	bcs.n	8015648 <rcl_wait_set_add_subscription+0x44>
 8015618:	6820      	ldr	r0, [r4, #0]
 801561a:	1c6e      	adds	r6, r5, #1
 801561c:	601e      	str	r6, [r3, #0]
 801561e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015622:	b102      	cbz	r2, 8015626 <rcl_wait_set_add_subscription+0x22>
 8015624:	6015      	str	r5, [r2, #0]
 8015626:	4608      	mov	r0, r1
 8015628:	f7f7 fbf6 	bl	800ce18 <rcl_subscription_get_rmw_handle>
 801562c:	b150      	cbz	r0, 8015644 <rcl_wait_set_add_subscription+0x40>
 801562e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015630:	6842      	ldr	r2, [r0, #4]
 8015632:	689b      	ldr	r3, [r3, #8]
 8015634:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015638:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801563a:	6853      	ldr	r3, [r2, #4]
 801563c:	3301      	adds	r3, #1
 801563e:	2000      	movs	r0, #0
 8015640:	6053      	str	r3, [r2, #4]
 8015642:	bd70      	pop	{r4, r5, r6, pc}
 8015644:	2001      	movs	r0, #1
 8015646:	bd70      	pop	{r4, r5, r6, pc}
 8015648:	f240 3086 	movw	r0, #902	@ 0x386
 801564c:	bd70      	pop	{r4, r5, r6, pc}
 801564e:	200b      	movs	r0, #11
 8015650:	4770      	bx	lr
 8015652:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015656:	bd70      	pop	{r4, r5, r6, pc}
 8015658:	200b      	movs	r0, #11
 801565a:	bd70      	pop	{r4, r5, r6, pc}

0801565c <rcl_wait_set_clear>:
 801565c:	2800      	cmp	r0, #0
 801565e:	d073      	beq.n	8015748 <rcl_wait_set_clear+0xec>
 8015660:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015662:	b510      	push	{r4, lr}
 8015664:	4604      	mov	r4, r0
 8015666:	2b00      	cmp	r3, #0
 8015668:	d070      	beq.n	801574c <rcl_wait_set_clear+0xf0>
 801566a:	6800      	ldr	r0, [r0, #0]
 801566c:	b138      	cbz	r0, 801567e <rcl_wait_set_clear+0x22>
 801566e:	6862      	ldr	r2, [r4, #4]
 8015670:	2100      	movs	r1, #0
 8015672:	0092      	lsls	r2, r2, #2
 8015674:	f004 f99e 	bl	80199b4 <memset>
 8015678:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801567a:	2200      	movs	r2, #0
 801567c:	601a      	str	r2, [r3, #0]
 801567e:	68a0      	ldr	r0, [r4, #8]
 8015680:	b138      	cbz	r0, 8015692 <rcl_wait_set_clear+0x36>
 8015682:	68e2      	ldr	r2, [r4, #12]
 8015684:	2100      	movs	r1, #0
 8015686:	0092      	lsls	r2, r2, #2
 8015688:	f004 f994 	bl	80199b4 <memset>
 801568c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801568e:	2200      	movs	r2, #0
 8015690:	60da      	str	r2, [r3, #12]
 8015692:	69a0      	ldr	r0, [r4, #24]
 8015694:	b138      	cbz	r0, 80156a6 <rcl_wait_set_clear+0x4a>
 8015696:	69e2      	ldr	r2, [r4, #28]
 8015698:	2100      	movs	r1, #0
 801569a:	0092      	lsls	r2, r2, #2
 801569c:	f004 f98a 	bl	80199b4 <memset>
 80156a0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80156a2:	2200      	movs	r2, #0
 80156a4:	619a      	str	r2, [r3, #24]
 80156a6:	6a20      	ldr	r0, [r4, #32]
 80156a8:	b138      	cbz	r0, 80156ba <rcl_wait_set_clear+0x5e>
 80156aa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80156ac:	2100      	movs	r1, #0
 80156ae:	0092      	lsls	r2, r2, #2
 80156b0:	f004 f980 	bl	80199b4 <memset>
 80156b4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80156b6:	2200      	movs	r2, #0
 80156b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80156ba:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80156bc:	b138      	cbz	r0, 80156ce <rcl_wait_set_clear+0x72>
 80156be:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80156c0:	2100      	movs	r1, #0
 80156c2:	0092      	lsls	r2, r2, #2
 80156c4:	f004 f976 	bl	80199b4 <memset>
 80156c8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80156ca:	2200      	movs	r2, #0
 80156cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80156ce:	6920      	ldr	r0, [r4, #16]
 80156d0:	b138      	cbz	r0, 80156e2 <rcl_wait_set_clear+0x86>
 80156d2:	6962      	ldr	r2, [r4, #20]
 80156d4:	2100      	movs	r1, #0
 80156d6:	0092      	lsls	r2, r2, #2
 80156d8:	f004 f96c 	bl	80199b4 <memset>
 80156dc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80156de:	2200      	movs	r2, #0
 80156e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80156e2:	6898      	ldr	r0, [r3, #8]
 80156e4:	b138      	cbz	r0, 80156f6 <rcl_wait_set_clear+0x9a>
 80156e6:	685a      	ldr	r2, [r3, #4]
 80156e8:	2100      	movs	r1, #0
 80156ea:	0092      	lsls	r2, r2, #2
 80156ec:	f004 f962 	bl	80199b4 <memset>
 80156f0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80156f2:	2200      	movs	r2, #0
 80156f4:	605a      	str	r2, [r3, #4]
 80156f6:	6958      	ldr	r0, [r3, #20]
 80156f8:	b138      	cbz	r0, 801570a <rcl_wait_set_clear+0xae>
 80156fa:	691a      	ldr	r2, [r3, #16]
 80156fc:	2100      	movs	r1, #0
 80156fe:	0092      	lsls	r2, r2, #2
 8015700:	f004 f958 	bl	80199b4 <memset>
 8015704:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015706:	2200      	movs	r2, #0
 8015708:	611a      	str	r2, [r3, #16]
 801570a:	6a18      	ldr	r0, [r3, #32]
 801570c:	b138      	cbz	r0, 801571e <rcl_wait_set_clear+0xc2>
 801570e:	69da      	ldr	r2, [r3, #28]
 8015710:	2100      	movs	r1, #0
 8015712:	0092      	lsls	r2, r2, #2
 8015714:	f004 f94e 	bl	80199b4 <memset>
 8015718:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801571a:	2200      	movs	r2, #0
 801571c:	61da      	str	r2, [r3, #28]
 801571e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8015720:	b138      	cbz	r0, 8015732 <rcl_wait_set_clear+0xd6>
 8015722:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015724:	2100      	movs	r1, #0
 8015726:	0092      	lsls	r2, r2, #2
 8015728:	f004 f944 	bl	80199b4 <memset>
 801572c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801572e:	2200      	movs	r2, #0
 8015730:	629a      	str	r2, [r3, #40]	@ 0x28
 8015732:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8015734:	b138      	cbz	r0, 8015746 <rcl_wait_set_clear+0xea>
 8015736:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015738:	2100      	movs	r1, #0
 801573a:	0092      	lsls	r2, r2, #2
 801573c:	f004 f93a 	bl	80199b4 <memset>
 8015740:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015742:	2000      	movs	r0, #0
 8015744:	6358      	str	r0, [r3, #52]	@ 0x34
 8015746:	bd10      	pop	{r4, pc}
 8015748:	200b      	movs	r0, #11
 801574a:	4770      	bx	lr
 801574c:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015750:	bd10      	pop	{r4, pc}
 8015752:	bf00      	nop

08015754 <rcl_wait_set_resize>:
 8015754:	2800      	cmp	r0, #0
 8015756:	f000 8185 	beq.w	8015a64 <rcl_wait_set_resize+0x310>
 801575a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801575e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8015760:	b083      	sub	sp, #12
 8015762:	4605      	mov	r5, r0
 8015764:	2c00      	cmp	r4, #0
 8015766:	f000 817f 	beq.w	8015a68 <rcl_wait_set_resize+0x314>
 801576a:	f04f 0900 	mov.w	r9, #0
 801576e:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 8015772:	461f      	mov	r7, r3
 8015774:	4688      	mov	r8, r1
 8015776:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 801577a:	4616      	mov	r6, r2
 801577c:	f8c0 9004 	str.w	r9, [r0, #4]
 8015780:	f8c4 9000 	str.w	r9, [r4]
 8015784:	2900      	cmp	r1, #0
 8015786:	f000 80bd 	beq.w	8015904 <rcl_wait_set_resize+0x1b0>
 801578a:	008c      	lsls	r4, r1, #2
 801578c:	6800      	ldr	r0, [r0, #0]
 801578e:	9301      	str	r3, [sp, #4]
 8015790:	4652      	mov	r2, sl
 8015792:	4621      	mov	r1, r4
 8015794:	4798      	blx	r3
 8015796:	9b01      	ldr	r3, [sp, #4]
 8015798:	6028      	str	r0, [r5, #0]
 801579a:	2800      	cmp	r0, #0
 801579c:	f000 80cb 	beq.w	8015936 <rcl_wait_set_resize+0x1e2>
 80157a0:	4622      	mov	r2, r4
 80157a2:	4649      	mov	r1, r9
 80157a4:	9301      	str	r3, [sp, #4]
 80157a6:	f004 f905 	bl	80199b4 <memset>
 80157aa:	f8c5 8004 	str.w	r8, [r5, #4]
 80157ae:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 80157b2:	9b01      	ldr	r3, [sp, #4]
 80157b4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80157b8:	f8c8 9004 	str.w	r9, [r8, #4]
 80157bc:	4652      	mov	r2, sl
 80157be:	4621      	mov	r1, r4
 80157c0:	4798      	blx	r3
 80157c2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80157c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80157c8:	689b      	ldr	r3, [r3, #8]
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	f000 80ac 	beq.w	8015928 <rcl_wait_set_resize+0x1d4>
 80157d0:	4622      	mov	r2, r4
 80157d2:	4649      	mov	r1, r9
 80157d4:	4618      	mov	r0, r3
 80157d6:	f004 f8ed 	bl	80199b4 <memset>
 80157da:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80157dc:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80157e0:	f04f 0800 	mov.w	r8, #0
 80157e4:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 80157e8:	f8c5 800c 	str.w	r8, [r5, #12]
 80157ec:	f8c4 800c 	str.w	r8, [r4, #12]
 80157f0:	2e00      	cmp	r6, #0
 80157f2:	f040 80a4 	bne.w	801593e <rcl_wait_set_resize+0x1ea>
 80157f6:	68a8      	ldr	r0, [r5, #8]
 80157f8:	b128      	cbz	r0, 8015806 <rcl_wait_set_resize+0xb2>
 80157fa:	4649      	mov	r1, r9
 80157fc:	4790      	blx	r2
 80157fe:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015800:	60ae      	str	r6, [r5, #8]
 8015802:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015806:	f04f 0800 	mov.w	r8, #0
 801580a:	19f6      	adds	r6, r6, r7
 801580c:	f8c4 8010 	str.w	r8, [r4, #16]
 8015810:	f040 80ac 	bne.w	801596c <rcl_wait_set_resize+0x218>
 8015814:	6960      	ldr	r0, [r4, #20]
 8015816:	b130      	cbz	r0, 8015826 <rcl_wait_set_resize+0xd2>
 8015818:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 801581a:	4649      	mov	r1, r9
 801581c:	4798      	blx	r3
 801581e:	6166      	str	r6, [r4, #20]
 8015820:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015822:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015826:	2600      	movs	r6, #0
 8015828:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 801582c:	616e      	str	r6, [r5, #20]
 801582e:	6426      	str	r6, [r4, #64]	@ 0x40
 8015830:	2f00      	cmp	r7, #0
 8015832:	f040 80ad 	bne.w	8015990 <rcl_wait_set_resize+0x23c>
 8015836:	6928      	ldr	r0, [r5, #16]
 8015838:	b138      	cbz	r0, 801584a <rcl_wait_set_resize+0xf6>
 801583a:	4649      	mov	r1, r9
 801583c:	47d0      	blx	sl
 801583e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015840:	612f      	str	r7, [r5, #16]
 8015842:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8015846:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801584a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801584c:	2600      	movs	r6, #0
 801584e:	61ee      	str	r6, [r5, #28]
 8015850:	61a6      	str	r6, [r4, #24]
 8015852:	2b00      	cmp	r3, #0
 8015854:	f040 80af 	bne.w	80159b6 <rcl_wait_set_resize+0x262>
 8015858:	69a8      	ldr	r0, [r5, #24]
 801585a:	b120      	cbz	r0, 8015866 <rcl_wait_set_resize+0x112>
 801585c:	4649      	mov	r1, r9
 801585e:	47d0      	blx	sl
 8015860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015862:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015864:	61ab      	str	r3, [r5, #24]
 8015866:	6a20      	ldr	r0, [r4, #32]
 8015868:	b128      	cbz	r0, 8015876 <rcl_wait_set_resize+0x122>
 801586a:	4649      	mov	r1, r9
 801586c:	47d0      	blx	sl
 801586e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015870:	2300      	movs	r3, #0
 8015872:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8015876:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015878:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801587a:	2600      	movs	r6, #0
 801587c:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8015880:	626e      	str	r6, [r5, #36]	@ 0x24
 8015882:	6266      	str	r6, [r4, #36]	@ 0x24
 8015884:	2b00      	cmp	r3, #0
 8015886:	f000 80b6 	beq.w	80159f6 <rcl_wait_set_resize+0x2a2>
 801588a:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 801588e:	6a28      	ldr	r0, [r5, #32]
 8015890:	463a      	mov	r2, r7
 8015892:	4651      	mov	r1, sl
 8015894:	47c8      	blx	r9
 8015896:	6228      	str	r0, [r5, #32]
 8015898:	2800      	cmp	r0, #0
 801589a:	d04c      	beq.n	8015936 <rcl_wait_set_resize+0x1e2>
 801589c:	4652      	mov	r2, sl
 801589e:	4631      	mov	r1, r6
 80158a0:	f004 f888 	bl	80199b4 <memset>
 80158a4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80158a8:	626b      	str	r3, [r5, #36]	@ 0x24
 80158aa:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80158ac:	62a6      	str	r6, [r4, #40]	@ 0x28
 80158ae:	463a      	mov	r2, r7
 80158b0:	4651      	mov	r1, sl
 80158b2:	47c8      	blx	r9
 80158b4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80158b6:	62e0      	str	r0, [r4, #44]	@ 0x2c
 80158b8:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 80158ba:	2c00      	cmp	r4, #0
 80158bc:	f000 80f0 	beq.w	8015aa0 <rcl_wait_set_resize+0x34c>
 80158c0:	4620      	mov	r0, r4
 80158c2:	4652      	mov	r2, sl
 80158c4:	4631      	mov	r1, r6
 80158c6:	f004 f875 	bl	80199b4 <memset>
 80158ca:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80158ce:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80158d0:	2600      	movs	r6, #0
 80158d2:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 80158d6:	62ee      	str	r6, [r5, #44]	@ 0x2c
 80158d8:	6326      	str	r6, [r4, #48]	@ 0x30
 80158da:	2b00      	cmp	r3, #0
 80158dc:	f040 809d 	bne.w	8015a1a <rcl_wait_set_resize+0x2c6>
 80158e0:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80158e2:	b120      	cbz	r0, 80158ee <rcl_wait_set_resize+0x19a>
 80158e4:	4639      	mov	r1, r7
 80158e6:	47c0      	blx	r8
 80158e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80158ea:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158ec:	62ab      	str	r3, [r5, #40]	@ 0x28
 80158ee:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80158f0:	b310      	cbz	r0, 8015938 <rcl_wait_set_resize+0x1e4>
 80158f2:	4639      	mov	r1, r7
 80158f4:	47c0      	blx	r8
 80158f6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80158f8:	2000      	movs	r0, #0
 80158fa:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 80158fe:	b003      	add	sp, #12
 8015900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015904:	6800      	ldr	r0, [r0, #0]
 8015906:	b120      	cbz	r0, 8015912 <rcl_wait_set_resize+0x1be>
 8015908:	4651      	mov	r1, sl
 801590a:	47d8      	blx	fp
 801590c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801590e:	f8c5 8000 	str.w	r8, [r5]
 8015912:	68a0      	ldr	r0, [r4, #8]
 8015914:	2800      	cmp	r0, #0
 8015916:	f43f af61 	beq.w	80157dc <rcl_wait_set_resize+0x88>
 801591a:	4651      	mov	r1, sl
 801591c:	47d8      	blx	fp
 801591e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015920:	2300      	movs	r3, #0
 8015922:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8015926:	e759      	b.n	80157dc <rcl_wait_set_resize+0x88>
 8015928:	6828      	ldr	r0, [r5, #0]
 801592a:	9301      	str	r3, [sp, #4]
 801592c:	4651      	mov	r1, sl
 801592e:	47d8      	blx	fp
 8015930:	9b01      	ldr	r3, [sp, #4]
 8015932:	e9c5 3300 	strd	r3, r3, [r5]
 8015936:	200a      	movs	r0, #10
 8015938:	b003      	add	sp, #12
 801593a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801593e:	00b4      	lsls	r4, r6, #2
 8015940:	68a8      	ldr	r0, [r5, #8]
 8015942:	464a      	mov	r2, r9
 8015944:	4621      	mov	r1, r4
 8015946:	4798      	blx	r3
 8015948:	60a8      	str	r0, [r5, #8]
 801594a:	2800      	cmp	r0, #0
 801594c:	d0f3      	beq.n	8015936 <rcl_wait_set_resize+0x1e2>
 801594e:	4622      	mov	r2, r4
 8015950:	4641      	mov	r1, r8
 8015952:	f004 f82f 	bl	80199b4 <memset>
 8015956:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015958:	60ee      	str	r6, [r5, #12]
 801595a:	f04f 0800 	mov.w	r8, #0
 801595e:	19f6      	adds	r6, r6, r7
 8015960:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015964:	f8c4 8010 	str.w	r8, [r4, #16]
 8015968:	f43f af54 	beq.w	8015814 <rcl_wait_set_resize+0xc0>
 801596c:	00b6      	lsls	r6, r6, #2
 801596e:	464a      	mov	r2, r9
 8015970:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8015972:	6960      	ldr	r0, [r4, #20]
 8015974:	4631      	mov	r1, r6
 8015976:	4798      	blx	r3
 8015978:	4681      	mov	r9, r0
 801597a:	6160      	str	r0, [r4, #20]
 801597c:	2800      	cmp	r0, #0
 801597e:	d076      	beq.n	8015a6e <rcl_wait_set_resize+0x31a>
 8015980:	4632      	mov	r2, r6
 8015982:	4641      	mov	r1, r8
 8015984:	f004 f816 	bl	80199b4 <memset>
 8015988:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801598a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801598e:	e74a      	b.n	8015826 <rcl_wait_set_resize+0xd2>
 8015990:	00bc      	lsls	r4, r7, #2
 8015992:	6928      	ldr	r0, [r5, #16]
 8015994:	464a      	mov	r2, r9
 8015996:	4621      	mov	r1, r4
 8015998:	47c0      	blx	r8
 801599a:	6128      	str	r0, [r5, #16]
 801599c:	2800      	cmp	r0, #0
 801599e:	d0ca      	beq.n	8015936 <rcl_wait_set_resize+0x1e2>
 80159a0:	4622      	mov	r2, r4
 80159a2:	4631      	mov	r1, r6
 80159a4:	f004 f806 	bl	80199b4 <memset>
 80159a8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159aa:	616f      	str	r7, [r5, #20]
 80159ac:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 80159b0:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80159b4:	e749      	b.n	801584a <rcl_wait_set_resize+0xf6>
 80159b6:	009c      	lsls	r4, r3, #2
 80159b8:	69a8      	ldr	r0, [r5, #24]
 80159ba:	464a      	mov	r2, r9
 80159bc:	4621      	mov	r1, r4
 80159be:	47c0      	blx	r8
 80159c0:	61a8      	str	r0, [r5, #24]
 80159c2:	2800      	cmp	r0, #0
 80159c4:	d0b7      	beq.n	8015936 <rcl_wait_set_resize+0x1e2>
 80159c6:	4622      	mov	r2, r4
 80159c8:	4631      	mov	r1, r6
 80159ca:	f003 fff3 	bl	80199b4 <memset>
 80159ce:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 80159d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80159d2:	61eb      	str	r3, [r5, #28]
 80159d4:	6a38      	ldr	r0, [r7, #32]
 80159d6:	61fe      	str	r6, [r7, #28]
 80159d8:	464a      	mov	r2, r9
 80159da:	4621      	mov	r1, r4
 80159dc:	47c0      	blx	r8
 80159de:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80159e0:	6238      	str	r0, [r7, #32]
 80159e2:	6a1f      	ldr	r7, [r3, #32]
 80159e4:	2f00      	cmp	r7, #0
 80159e6:	d054      	beq.n	8015a92 <rcl_wait_set_resize+0x33e>
 80159e8:	4622      	mov	r2, r4
 80159ea:	4631      	mov	r1, r6
 80159ec:	4638      	mov	r0, r7
 80159ee:	f003 ffe1 	bl	80199b4 <memset>
 80159f2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159f4:	e73f      	b.n	8015876 <rcl_wait_set_resize+0x122>
 80159f6:	6a28      	ldr	r0, [r5, #32]
 80159f8:	b120      	cbz	r0, 8015a04 <rcl_wait_set_resize+0x2b0>
 80159fa:	4639      	mov	r1, r7
 80159fc:	47c0      	blx	r8
 80159fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015a00:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015a02:	622b      	str	r3, [r5, #32]
 8015a04:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8015a06:	2800      	cmp	r0, #0
 8015a08:	f43f af60 	beq.w	80158cc <rcl_wait_set_resize+0x178>
 8015a0c:	4639      	mov	r1, r7
 8015a0e:	47c0      	blx	r8
 8015a10:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015a12:	2300      	movs	r3, #0
 8015a14:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8015a18:	e758      	b.n	80158cc <rcl_wait_set_resize+0x178>
 8015a1a:	009c      	lsls	r4, r3, #2
 8015a1c:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8015a1e:	463a      	mov	r2, r7
 8015a20:	4621      	mov	r1, r4
 8015a22:	47c8      	blx	r9
 8015a24:	62a8      	str	r0, [r5, #40]	@ 0x28
 8015a26:	2800      	cmp	r0, #0
 8015a28:	d085      	beq.n	8015936 <rcl_wait_set_resize+0x1e2>
 8015a2a:	4622      	mov	r2, r4
 8015a2c:	4631      	mov	r1, r6
 8015a2e:	f003 ffc1 	bl	80199b4 <memset>
 8015a32:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8015a36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015a38:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8015a3a:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015a3e:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 8015a42:	463a      	mov	r2, r7
 8015a44:	4621      	mov	r1, r4
 8015a46:	47c8      	blx	r9
 8015a48:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015a4a:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8015a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a50:	b36b      	cbz	r3, 8015aae <rcl_wait_set_resize+0x35a>
 8015a52:	4622      	mov	r2, r4
 8015a54:	4631      	mov	r1, r6
 8015a56:	4618      	mov	r0, r3
 8015a58:	f003 ffac 	bl	80199b4 <memset>
 8015a5c:	4630      	mov	r0, r6
 8015a5e:	b003      	add	sp, #12
 8015a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a64:	200b      	movs	r0, #11
 8015a66:	4770      	bx	lr
 8015a68:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015a6c:	e764      	b.n	8015938 <rcl_wait_set_resize+0x1e4>
 8015a6e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015a70:	68a8      	ldr	r0, [r5, #8]
 8015a72:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015a76:	4798      	blx	r3
 8015a78:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015a7a:	6928      	ldr	r0, [r5, #16]
 8015a7c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015a7e:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015a80:	f8c5 900c 	str.w	r9, [r5, #12]
 8015a84:	f8c5 9008 	str.w	r9, [r5, #8]
 8015a88:	4790      	blx	r2
 8015a8a:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8015a8e:	200a      	movs	r0, #10
 8015a90:	e752      	b.n	8015938 <rcl_wait_set_resize+0x1e4>
 8015a92:	69a8      	ldr	r0, [r5, #24]
 8015a94:	4649      	mov	r1, r9
 8015a96:	47d0      	blx	sl
 8015a98:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8015a9c:	200a      	movs	r0, #10
 8015a9e:	e74b      	b.n	8015938 <rcl_wait_set_resize+0x1e4>
 8015aa0:	6a28      	ldr	r0, [r5, #32]
 8015aa2:	4639      	mov	r1, r7
 8015aa4:	47c0      	blx	r8
 8015aa6:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8015aaa:	200a      	movs	r0, #10
 8015aac:	e744      	b.n	8015938 <rcl_wait_set_resize+0x1e4>
 8015aae:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8015ab0:	9301      	str	r3, [sp, #4]
 8015ab2:	4639      	mov	r1, r7
 8015ab4:	47c0      	blx	r8
 8015ab6:	9b01      	ldr	r3, [sp, #4]
 8015ab8:	200a      	movs	r0, #10
 8015aba:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8015abe:	e73b      	b.n	8015938 <rcl_wait_set_resize+0x1e4>

08015ac0 <rcl_wait_set_init>:
 8015ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015ac4:	b084      	sub	sp, #16
 8015ac6:	4604      	mov	r4, r0
 8015ac8:	a810      	add	r0, sp, #64	@ 0x40
 8015aca:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 8015ace:	460f      	mov	r7, r1
 8015ad0:	4690      	mov	r8, r2
 8015ad2:	4699      	mov	r9, r3
 8015ad4:	f7f8 fc10 	bl	800e2f8 <rcutils_allocator_is_valid>
 8015ad8:	2800      	cmp	r0, #0
 8015ada:	d06b      	beq.n	8015bb4 <rcl_wait_set_init+0xf4>
 8015adc:	2c00      	cmp	r4, #0
 8015ade:	d069      	beq.n	8015bb4 <rcl_wait_set_init+0xf4>
 8015ae0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8015ae2:	b125      	cbz	r5, 8015aee <rcl_wait_set_init+0x2e>
 8015ae4:	2564      	movs	r5, #100	@ 0x64
 8015ae6:	4628      	mov	r0, r5
 8015ae8:	b004      	add	sp, #16
 8015aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015aee:	f1ba 0f00 	cmp.w	sl, #0
 8015af2:	d05f      	beq.n	8015bb4 <rcl_wait_set_init+0xf4>
 8015af4:	4650      	mov	r0, sl
 8015af6:	f7f6 fb69 	bl	800c1cc <rcl_context_is_valid>
 8015afa:	2800      	cmp	r0, #0
 8015afc:	d067      	beq.n	8015bce <rcl_wait_set_init+0x10e>
 8015afe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015b00:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8015b02:	205c      	movs	r0, #92	@ 0x5c
 8015b04:	4798      	blx	r3
 8015b06:	6320      	str	r0, [r4, #48]	@ 0x30
 8015b08:	2800      	cmp	r0, #0
 8015b0a:	d062      	beq.n	8015bd2 <rcl_wait_set_init+0x112>
 8015b0c:	4629      	mov	r1, r5
 8015b0e:	225c      	movs	r2, #92	@ 0x5c
 8015b10:	f003 ff50 	bl	80199b4 <memset>
 8015b14:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8015b18:	eb03 0e02 	add.w	lr, r3, r2
 8015b1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015b1e:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8015b20:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8015b24:	449e      	add	lr, r3
 8015b26:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015b2a:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8015b2e:	e9c6 5504 	strd	r5, r5, [r6, #16]
 8015b32:	e9c6 5507 	strd	r5, r5, [r6, #28]
 8015b36:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 8015b3a:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 8015b3e:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 8015b42:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 8015b46:	f8da a000 	ldr.w	sl, [sl]
 8015b4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015b4c:	44c6      	add	lr, r8
 8015b4e:	f8dc 3000 	ldr.w	r3, [ip]
 8015b52:	602b      	str	r3, [r5, #0]
 8015b54:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 8015b58:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8015b5c:	f001 ff14 	bl	8017988 <rmw_create_wait_set>
 8015b60:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b62:	63f0      	str	r0, [r6, #60]	@ 0x3c
 8015b64:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8015b66:	b350      	cbz	r0, 8015bbe <rcl_wait_set_init+0xfe>
 8015b68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015b6a:	9302      	str	r3, [sp, #8]
 8015b6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015b6e:	9301      	str	r3, [sp, #4]
 8015b70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015b72:	9300      	str	r3, [sp, #0]
 8015b74:	4642      	mov	r2, r8
 8015b76:	464b      	mov	r3, r9
 8015b78:	4639      	mov	r1, r7
 8015b7a:	4620      	mov	r0, r4
 8015b7c:	f7ff fdea 	bl	8015754 <rcl_wait_set_resize>
 8015b80:	4605      	mov	r5, r0
 8015b82:	2800      	cmp	r0, #0
 8015b84:	d0af      	beq.n	8015ae6 <rcl_wait_set_init+0x26>
 8015b86:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b88:	bb2b      	cbnz	r3, 8015bd6 <rcl_wait_set_init+0x116>
 8015b8a:	2600      	movs	r6, #0
 8015b8c:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8015b90:	9600      	str	r6, [sp, #0]
 8015b92:	4633      	mov	r3, r6
 8015b94:	4632      	mov	r2, r6
 8015b96:	4631      	mov	r1, r6
 8015b98:	4620      	mov	r0, r4
 8015b9a:	f7ff fddb 	bl	8015754 <rcl_wait_set_resize>
 8015b9e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015ba0:	2800      	cmp	r0, #0
 8015ba2:	d0a0      	beq.n	8015ae6 <rcl_wait_set_init+0x26>
 8015ba4:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8015ba6:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8015ba8:	4798      	blx	r3
 8015baa:	4628      	mov	r0, r5
 8015bac:	6326      	str	r6, [r4, #48]	@ 0x30
 8015bae:	b004      	add	sp, #16
 8015bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015bb4:	250b      	movs	r5, #11
 8015bb6:	4628      	mov	r0, r5
 8015bb8:	b004      	add	sp, #16
 8015bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015bbe:	2501      	movs	r5, #1
 8015bc0:	f001 feec 	bl	801799c <rmw_destroy_wait_set>
 8015bc4:	2800      	cmp	r0, #0
 8015bc6:	bf18      	it	ne
 8015bc8:	f44f 7561 	movne.w	r5, #900	@ 0x384
 8015bcc:	e7dd      	b.n	8015b8a <rcl_wait_set_init+0xca>
 8015bce:	2565      	movs	r5, #101	@ 0x65
 8015bd0:	e789      	b.n	8015ae6 <rcl_wait_set_init+0x26>
 8015bd2:	250a      	movs	r5, #10
 8015bd4:	e787      	b.n	8015ae6 <rcl_wait_set_init+0x26>
 8015bd6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8015bd8:	e7f2      	b.n	8015bc0 <rcl_wait_set_init+0x100>
 8015bda:	bf00      	nop

08015bdc <rcl_wait_set_add_guard_condition>:
 8015bdc:	b318      	cbz	r0, 8015c26 <rcl_wait_set_add_guard_condition+0x4a>
 8015bde:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015be0:	b570      	push	{r4, r5, r6, lr}
 8015be2:	4604      	mov	r4, r0
 8015be4:	b30b      	cbz	r3, 8015c2a <rcl_wait_set_add_guard_condition+0x4e>
 8015be6:	b319      	cbz	r1, 8015c30 <rcl_wait_set_add_guard_condition+0x54>
 8015be8:	68dd      	ldr	r5, [r3, #12]
 8015bea:	68c0      	ldr	r0, [r0, #12]
 8015bec:	4285      	cmp	r5, r0
 8015bee:	d217      	bcs.n	8015c20 <rcl_wait_set_add_guard_condition+0x44>
 8015bf0:	68a0      	ldr	r0, [r4, #8]
 8015bf2:	1c6e      	adds	r6, r5, #1
 8015bf4:	60de      	str	r6, [r3, #12]
 8015bf6:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015bfa:	b102      	cbz	r2, 8015bfe <rcl_wait_set_add_guard_condition+0x22>
 8015bfc:	6015      	str	r5, [r2, #0]
 8015bfe:	4608      	mov	r0, r1
 8015c00:	f7ff f874 	bl	8014cec <rcl_guard_condition_get_rmw_handle>
 8015c04:	b150      	cbz	r0, 8015c1c <rcl_wait_set_add_guard_condition+0x40>
 8015c06:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015c08:	6842      	ldr	r2, [r0, #4]
 8015c0a:	695b      	ldr	r3, [r3, #20]
 8015c0c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015c10:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015c12:	6913      	ldr	r3, [r2, #16]
 8015c14:	3301      	adds	r3, #1
 8015c16:	2000      	movs	r0, #0
 8015c18:	6113      	str	r3, [r2, #16]
 8015c1a:	bd70      	pop	{r4, r5, r6, pc}
 8015c1c:	2001      	movs	r0, #1
 8015c1e:	bd70      	pop	{r4, r5, r6, pc}
 8015c20:	f240 3086 	movw	r0, #902	@ 0x386
 8015c24:	bd70      	pop	{r4, r5, r6, pc}
 8015c26:	200b      	movs	r0, #11
 8015c28:	4770      	bx	lr
 8015c2a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015c2e:	bd70      	pop	{r4, r5, r6, pc}
 8015c30:	200b      	movs	r0, #11
 8015c32:	bd70      	pop	{r4, r5, r6, pc}

08015c34 <rcl_wait_set_add_timer>:
 8015c34:	b328      	cbz	r0, 8015c82 <rcl_wait_set_add_timer+0x4e>
 8015c36:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015c38:	b570      	push	{r4, r5, r6, lr}
 8015c3a:	4604      	mov	r4, r0
 8015c3c:	b31b      	cbz	r3, 8015c86 <rcl_wait_set_add_timer+0x52>
 8015c3e:	b329      	cbz	r1, 8015c8c <rcl_wait_set_add_timer+0x58>
 8015c40:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8015c42:	6965      	ldr	r5, [r4, #20]
 8015c44:	42a8      	cmp	r0, r5
 8015c46:	d219      	bcs.n	8015c7c <rcl_wait_set_add_timer+0x48>
 8015c48:	6925      	ldr	r5, [r4, #16]
 8015c4a:	1c46      	adds	r6, r0, #1
 8015c4c:	641e      	str	r6, [r3, #64]	@ 0x40
 8015c4e:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8015c52:	b102      	cbz	r2, 8015c56 <rcl_wait_set_add_timer+0x22>
 8015c54:	6010      	str	r0, [r2, #0]
 8015c56:	4608      	mov	r0, r1
 8015c58:	f7f7 fb5e 	bl	800d318 <rcl_timer_get_guard_condition>
 8015c5c:	b168      	cbz	r0, 8015c7a <rcl_wait_set_add_timer+0x46>
 8015c5e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015c60:	68e3      	ldr	r3, [r4, #12]
 8015c62:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 8015c64:	3b01      	subs	r3, #1
 8015c66:	441d      	add	r5, r3
 8015c68:	f7ff f840 	bl	8014cec <rcl_guard_condition_get_rmw_handle>
 8015c6c:	b180      	cbz	r0, 8015c90 <rcl_wait_set_add_timer+0x5c>
 8015c6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015c70:	6842      	ldr	r2, [r0, #4]
 8015c72:	695b      	ldr	r3, [r3, #20]
 8015c74:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015c78:	2000      	movs	r0, #0
 8015c7a:	bd70      	pop	{r4, r5, r6, pc}
 8015c7c:	f240 3086 	movw	r0, #902	@ 0x386
 8015c80:	bd70      	pop	{r4, r5, r6, pc}
 8015c82:	200b      	movs	r0, #11
 8015c84:	4770      	bx	lr
 8015c86:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015c8a:	bd70      	pop	{r4, r5, r6, pc}
 8015c8c:	200b      	movs	r0, #11
 8015c8e:	bd70      	pop	{r4, r5, r6, pc}
 8015c90:	2001      	movs	r0, #1
 8015c92:	bd70      	pop	{r4, r5, r6, pc}

08015c94 <rcl_wait_set_add_client>:
 8015c94:	b318      	cbz	r0, 8015cde <rcl_wait_set_add_client+0x4a>
 8015c96:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015c98:	b570      	push	{r4, r5, r6, lr}
 8015c9a:	4604      	mov	r4, r0
 8015c9c:	b30b      	cbz	r3, 8015ce2 <rcl_wait_set_add_client+0x4e>
 8015c9e:	b319      	cbz	r1, 8015ce8 <rcl_wait_set_add_client+0x54>
 8015ca0:	699d      	ldr	r5, [r3, #24]
 8015ca2:	69c0      	ldr	r0, [r0, #28]
 8015ca4:	4285      	cmp	r5, r0
 8015ca6:	d217      	bcs.n	8015cd8 <rcl_wait_set_add_client+0x44>
 8015ca8:	69a0      	ldr	r0, [r4, #24]
 8015caa:	1c6e      	adds	r6, r5, #1
 8015cac:	619e      	str	r6, [r3, #24]
 8015cae:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015cb2:	b102      	cbz	r2, 8015cb6 <rcl_wait_set_add_client+0x22>
 8015cb4:	6015      	str	r5, [r2, #0]
 8015cb6:	4608      	mov	r0, r1
 8015cb8:	f7fe fe6c 	bl	8014994 <rcl_client_get_rmw_handle>
 8015cbc:	b150      	cbz	r0, 8015cd4 <rcl_wait_set_add_client+0x40>
 8015cbe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015cc0:	6842      	ldr	r2, [r0, #4]
 8015cc2:	6a1b      	ldr	r3, [r3, #32]
 8015cc4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015cc8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015cca:	69d3      	ldr	r3, [r2, #28]
 8015ccc:	3301      	adds	r3, #1
 8015cce:	2000      	movs	r0, #0
 8015cd0:	61d3      	str	r3, [r2, #28]
 8015cd2:	bd70      	pop	{r4, r5, r6, pc}
 8015cd4:	2001      	movs	r0, #1
 8015cd6:	bd70      	pop	{r4, r5, r6, pc}
 8015cd8:	f240 3086 	movw	r0, #902	@ 0x386
 8015cdc:	bd70      	pop	{r4, r5, r6, pc}
 8015cde:	200b      	movs	r0, #11
 8015ce0:	4770      	bx	lr
 8015ce2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015ce6:	bd70      	pop	{r4, r5, r6, pc}
 8015ce8:	200b      	movs	r0, #11
 8015cea:	bd70      	pop	{r4, r5, r6, pc}

08015cec <rcl_wait_set_add_service>:
 8015cec:	b318      	cbz	r0, 8015d36 <rcl_wait_set_add_service+0x4a>
 8015cee:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015cf0:	b570      	push	{r4, r5, r6, lr}
 8015cf2:	4604      	mov	r4, r0
 8015cf4:	b30b      	cbz	r3, 8015d3a <rcl_wait_set_add_service+0x4e>
 8015cf6:	b319      	cbz	r1, 8015d40 <rcl_wait_set_add_service+0x54>
 8015cf8:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8015cfa:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8015cfc:	4285      	cmp	r5, r0
 8015cfe:	d217      	bcs.n	8015d30 <rcl_wait_set_add_service+0x44>
 8015d00:	6a20      	ldr	r0, [r4, #32]
 8015d02:	1c6e      	adds	r6, r5, #1
 8015d04:	625e      	str	r6, [r3, #36]	@ 0x24
 8015d06:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015d0a:	b102      	cbz	r2, 8015d0e <rcl_wait_set_add_service+0x22>
 8015d0c:	6015      	str	r5, [r2, #0]
 8015d0e:	4608      	mov	r0, r1
 8015d10:	f7ff f9c8 	bl	80150a4 <rcl_service_get_rmw_handle>
 8015d14:	b150      	cbz	r0, 8015d2c <rcl_wait_set_add_service+0x40>
 8015d16:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d18:	6842      	ldr	r2, [r0, #4]
 8015d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d1c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015d20:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015d22:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8015d24:	3301      	adds	r3, #1
 8015d26:	2000      	movs	r0, #0
 8015d28:	6293      	str	r3, [r2, #40]	@ 0x28
 8015d2a:	bd70      	pop	{r4, r5, r6, pc}
 8015d2c:	2001      	movs	r0, #1
 8015d2e:	bd70      	pop	{r4, r5, r6, pc}
 8015d30:	f240 3086 	movw	r0, #902	@ 0x386
 8015d34:	bd70      	pop	{r4, r5, r6, pc}
 8015d36:	200b      	movs	r0, #11
 8015d38:	4770      	bx	lr
 8015d3a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015d3e:	bd70      	pop	{r4, r5, r6, pc}
 8015d40:	200b      	movs	r0, #11
 8015d42:	bd70      	pop	{r4, r5, r6, pc}
 8015d44:	0000      	movs	r0, r0
	...

08015d48 <rcl_wait>:
 8015d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d4c:	ed2d 8b02 	vpush	{d8}
 8015d50:	b08d      	sub	sp, #52	@ 0x34
 8015d52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015d56:	2800      	cmp	r0, #0
 8015d58:	f000 8143 	beq.w	8015fe2 <rcl_wait+0x29a>
 8015d5c:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8015d5e:	4605      	mov	r5, r0
 8015d60:	2e00      	cmp	r6, #0
 8015d62:	f000 8112 	beq.w	8015f8a <rcl_wait+0x242>
 8015d66:	6843      	ldr	r3, [r0, #4]
 8015d68:	b983      	cbnz	r3, 8015d8c <rcl_wait+0x44>
 8015d6a:	68eb      	ldr	r3, [r5, #12]
 8015d6c:	b973      	cbnz	r3, 8015d8c <rcl_wait+0x44>
 8015d6e:	696b      	ldr	r3, [r5, #20]
 8015d70:	b963      	cbnz	r3, 8015d8c <rcl_wait+0x44>
 8015d72:	69eb      	ldr	r3, [r5, #28]
 8015d74:	b953      	cbnz	r3, 8015d8c <rcl_wait+0x44>
 8015d76:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8015d78:	b943      	cbnz	r3, 8015d8c <rcl_wait+0x44>
 8015d7a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8015d7c:	b933      	cbnz	r3, 8015d8c <rcl_wait+0x44>
 8015d7e:	f240 3085 	movw	r0, #901	@ 0x385
 8015d82:	b00d      	add	sp, #52	@ 0x34
 8015d84:	ecbd 8b02 	vpop	{d8}
 8015d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d8c:	9b04      	ldr	r3, [sp, #16]
 8015d8e:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8015d90:	2b01      	cmp	r3, #1
 8015d92:	9b05      	ldr	r3, [sp, #20]
 8015d94:	f173 0300 	sbcs.w	r3, r3, #0
 8015d98:	f2c0 80f0 	blt.w	8015f7c <rcl_wait+0x234>
 8015d9c:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8015da0:	4643      	mov	r3, r8
 8015da2:	2a00      	cmp	r2, #0
 8015da4:	f000 8133 	beq.w	801600e <rcl_wait+0x2c6>
 8015da8:	2400      	movs	r4, #0
 8015daa:	4613      	mov	r3, r2
 8015dac:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 8016020 <rcl_wait+0x2d8>
 8015db0:	46a2      	mov	sl, r4
 8015db2:	46a3      	mov	fp, r4
 8015db4:	f240 3921 	movw	r9, #801	@ 0x321
 8015db8:	4632      	mov	r2, r6
 8015dba:	e014      	b.n	8015de6 <rcl_wait+0x9e>
 8015dbc:	2800      	cmp	r0, #0
 8015dbe:	d1e0      	bne.n	8015d82 <rcl_wait+0x3a>
 8015dc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015dc4:	4542      	cmp	r2, r8
 8015dc6:	eb73 0107 	sbcs.w	r1, r3, r7
 8015dca:	da03      	bge.n	8015dd4 <rcl_wait+0x8c>
 8015dcc:	4690      	mov	r8, r2
 8015dce:	461f      	mov	r7, r3
 8015dd0:	f04f 0b01 	mov.w	fp, #1
 8015dd4:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8015dd6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015dd8:	3401      	adds	r4, #1
 8015dda:	f14a 0a00 	adc.w	sl, sl, #0
 8015dde:	429c      	cmp	r4, r3
 8015de0:	f17a 0100 	sbcs.w	r1, sl, #0
 8015de4:	d228      	bcs.n	8015e38 <rcl_wait+0xf0>
 8015de6:	6928      	ldr	r0, [r5, #16]
 8015de8:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8015dec:	a908      	add	r1, sp, #32
 8015dee:	00a6      	lsls	r6, r4, #2
 8015df0:	2800      	cmp	r0, #0
 8015df2:	d0f1      	beq.n	8015dd8 <rcl_wait+0x90>
 8015df4:	68eb      	ldr	r3, [r5, #12]
 8015df6:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8015dfa:	4423      	add	r3, r4
 8015dfc:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8015e00:	f1be 0f00 	cmp.w	lr, #0
 8015e04:	d006      	beq.n	8015e14 <rcl_wait+0xcc>
 8015e06:	6913      	ldr	r3, [r2, #16]
 8015e08:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 8015e0c:	3301      	adds	r3, #1
 8015e0e:	6113      	str	r3, [r2, #16]
 8015e10:	692b      	ldr	r3, [r5, #16]
 8015e12:	5998      	ldr	r0, [r3, r6]
 8015e14:	ed8d 8b08 	vstr	d8, [sp, #32]
 8015e18:	f7f7 fa4c 	bl	800d2b4 <rcl_timer_get_time_until_next_call>
 8015e1c:	4548      	cmp	r0, r9
 8015e1e:	d1cd      	bne.n	8015dbc <rcl_wait+0x74>
 8015e20:	692b      	ldr	r3, [r5, #16]
 8015e22:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8015e24:	2100      	movs	r1, #0
 8015e26:	5199      	str	r1, [r3, r6]
 8015e28:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015e2a:	3401      	adds	r4, #1
 8015e2c:	f14a 0a00 	adc.w	sl, sl, #0
 8015e30:	429c      	cmp	r4, r3
 8015e32:	f17a 0100 	sbcs.w	r1, sl, #0
 8015e36:	d3d6      	bcc.n	8015de6 <rcl_wait+0x9e>
 8015e38:	4616      	mov	r6, r2
 8015e3a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8015e3e:	4313      	orrs	r3, r2
 8015e40:	46d9      	mov	r9, fp
 8015e42:	f040 80a9 	bne.w	8015f98 <rcl_wait+0x250>
 8015e46:	2300      	movs	r3, #0
 8015e48:	2200      	movs	r2, #0
 8015e4a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8015e4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8015e52:	ab08      	add	r3, sp, #32
 8015e54:	9302      	str	r3, [sp, #8]
 8015e56:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 8015e58:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 8015e5c:	e9cd 3200 	strd	r3, r2, [sp]
 8015e60:	f106 0110 	add.w	r1, r6, #16
 8015e64:	f106 031c 	add.w	r3, r6, #28
 8015e68:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 8015e6c:	1d30      	adds	r0, r6, #4
 8015e6e:	f001 fc13 	bl	8017698 <rmw_wait>
 8015e72:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015e74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015e76:	4680      	mov	r8, r0
 8015e78:	b1ca      	cbz	r2, 8015eae <rcl_wait+0x166>
 8015e7a:	2400      	movs	r4, #0
 8015e7c:	4627      	mov	r7, r4
 8015e7e:	692a      	ldr	r2, [r5, #16]
 8015e80:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8015e84:	f10d 011f 	add.w	r1, sp, #31
 8015e88:	00a6      	lsls	r6, r4, #2
 8015e8a:	b160      	cbz	r0, 8015ea6 <rcl_wait+0x15e>
 8015e8c:	f88d 701f 	strb.w	r7, [sp, #31]
 8015e90:	f7f7 f9d6 	bl	800d240 <rcl_timer_is_ready>
 8015e94:	2800      	cmp	r0, #0
 8015e96:	f47f af74 	bne.w	8015d82 <rcl_wait+0x3a>
 8015e9a:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8015e9e:	b90b      	cbnz	r3, 8015ea4 <rcl_wait+0x15c>
 8015ea0:	692a      	ldr	r2, [r5, #16]
 8015ea2:	5193      	str	r3, [r2, r6]
 8015ea4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015ea6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015ea8:	3401      	adds	r4, #1
 8015eaa:	42a2      	cmp	r2, r4
 8015eac:	d8e7      	bhi.n	8015e7e <rcl_wait+0x136>
 8015eae:	f038 0002 	bics.w	r0, r8, #2
 8015eb2:	f040 8090 	bne.w	8015fd6 <rcl_wait+0x28e>
 8015eb6:	686e      	ldr	r6, [r5, #4]
 8015eb8:	4602      	mov	r2, r0
 8015eba:	b91e      	cbnz	r6, 8015ec4 <rcl_wait+0x17c>
 8015ebc:	e00d      	b.n	8015eda <rcl_wait+0x192>
 8015ebe:	3201      	adds	r2, #1
 8015ec0:	42b2      	cmp	r2, r6
 8015ec2:	d00a      	beq.n	8015eda <rcl_wait+0x192>
 8015ec4:	6899      	ldr	r1, [r3, #8]
 8015ec6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015eca:	2900      	cmp	r1, #0
 8015ecc:	d1f7      	bne.n	8015ebe <rcl_wait+0x176>
 8015ece:	682c      	ldr	r4, [r5, #0]
 8015ed0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015ed4:	3201      	adds	r2, #1
 8015ed6:	42b2      	cmp	r2, r6
 8015ed8:	d1f4      	bne.n	8015ec4 <rcl_wait+0x17c>
 8015eda:	68ee      	ldr	r6, [r5, #12]
 8015edc:	2200      	movs	r2, #0
 8015ede:	b91e      	cbnz	r6, 8015ee8 <rcl_wait+0x1a0>
 8015ee0:	e00d      	b.n	8015efe <rcl_wait+0x1b6>
 8015ee2:	3201      	adds	r2, #1
 8015ee4:	42b2      	cmp	r2, r6
 8015ee6:	d00a      	beq.n	8015efe <rcl_wait+0x1b6>
 8015ee8:	6959      	ldr	r1, [r3, #20]
 8015eea:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015eee:	2900      	cmp	r1, #0
 8015ef0:	d1f7      	bne.n	8015ee2 <rcl_wait+0x19a>
 8015ef2:	68ac      	ldr	r4, [r5, #8]
 8015ef4:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015ef8:	3201      	adds	r2, #1
 8015efa:	42b2      	cmp	r2, r6
 8015efc:	d1f4      	bne.n	8015ee8 <rcl_wait+0x1a0>
 8015efe:	69ee      	ldr	r6, [r5, #28]
 8015f00:	2200      	movs	r2, #0
 8015f02:	b91e      	cbnz	r6, 8015f0c <rcl_wait+0x1c4>
 8015f04:	e00d      	b.n	8015f22 <rcl_wait+0x1da>
 8015f06:	3201      	adds	r2, #1
 8015f08:	42b2      	cmp	r2, r6
 8015f0a:	d00a      	beq.n	8015f22 <rcl_wait+0x1da>
 8015f0c:	6a19      	ldr	r1, [r3, #32]
 8015f0e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015f12:	2900      	cmp	r1, #0
 8015f14:	d1f7      	bne.n	8015f06 <rcl_wait+0x1be>
 8015f16:	69ac      	ldr	r4, [r5, #24]
 8015f18:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015f1c:	3201      	adds	r2, #1
 8015f1e:	42b2      	cmp	r2, r6
 8015f20:	d1f4      	bne.n	8015f0c <rcl_wait+0x1c4>
 8015f22:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 8015f24:	2200      	movs	r2, #0
 8015f26:	b91e      	cbnz	r6, 8015f30 <rcl_wait+0x1e8>
 8015f28:	e00d      	b.n	8015f46 <rcl_wait+0x1fe>
 8015f2a:	3201      	adds	r2, #1
 8015f2c:	4296      	cmp	r6, r2
 8015f2e:	d00a      	beq.n	8015f46 <rcl_wait+0x1fe>
 8015f30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015f32:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015f36:	2900      	cmp	r1, #0
 8015f38:	d1f7      	bne.n	8015f2a <rcl_wait+0x1e2>
 8015f3a:	6a2c      	ldr	r4, [r5, #32]
 8015f3c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015f40:	3201      	adds	r2, #1
 8015f42:	4296      	cmp	r6, r2
 8015f44:	d1f4      	bne.n	8015f30 <rcl_wait+0x1e8>
 8015f46:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 8015f48:	2200      	movs	r2, #0
 8015f4a:	b91e      	cbnz	r6, 8015f54 <rcl_wait+0x20c>
 8015f4c:	e00d      	b.n	8015f6a <rcl_wait+0x222>
 8015f4e:	3201      	adds	r2, #1
 8015f50:	42b2      	cmp	r2, r6
 8015f52:	d00a      	beq.n	8015f6a <rcl_wait+0x222>
 8015f54:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8015f56:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015f5a:	2900      	cmp	r1, #0
 8015f5c:	d1f7      	bne.n	8015f4e <rcl_wait+0x206>
 8015f5e:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 8015f60:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015f64:	3201      	adds	r2, #1
 8015f66:	42b2      	cmp	r2, r6
 8015f68:	d1f4      	bne.n	8015f54 <rcl_wait+0x20c>
 8015f6a:	f1b8 0f02 	cmp.w	r8, #2
 8015f6e:	f47f af08 	bne.w	8015d82 <rcl_wait+0x3a>
 8015f72:	464b      	mov	r3, r9
 8015f74:	2b00      	cmp	r3, #0
 8015f76:	bf08      	it	eq
 8015f78:	2002      	moveq	r0, #2
 8015f7a:	e702      	b.n	8015d82 <rcl_wait+0x3a>
 8015f7c:	2a00      	cmp	r2, #0
 8015f7e:	d03a      	beq.n	8015ff6 <rcl_wait+0x2ae>
 8015f80:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8015f84:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015f88:	e70e      	b.n	8015da8 <rcl_wait+0x60>
 8015f8a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015f8e:	b00d      	add	sp, #52	@ 0x34
 8015f90:	ecbd 8b02 	vpop	{d8}
 8015f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f98:	9b04      	ldr	r3, [sp, #16]
 8015f9a:	2b01      	cmp	r3, #1
 8015f9c:	9b05      	ldr	r3, [sp, #20]
 8015f9e:	f173 0300 	sbcs.w	r3, r3, #0
 8015fa2:	db24      	blt.n	8015fee <rcl_wait+0x2a6>
 8015fa4:	2f00      	cmp	r7, #0
 8015fa6:	bfbc      	itt	lt
 8015fa8:	f04f 0800 	movlt.w	r8, #0
 8015fac:	4647      	movlt	r7, r8
 8015fae:	a31e      	add	r3, pc, #120	@ (adr r3, 8016028 <rcl_wait+0x2e0>)
 8015fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fb4:	4640      	mov	r0, r8
 8015fb6:	4639      	mov	r1, r7
 8015fb8:	f7ea fdb0 	bl	8000b1c <__aeabi_ldivmod>
 8015fbc:	a31a      	add	r3, pc, #104	@ (adr r3, 8016028 <rcl_wait+0x2e0>)
 8015fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fc2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015fc6:	4640      	mov	r0, r8
 8015fc8:	4639      	mov	r1, r7
 8015fca:	f7ea fda7 	bl	8000b1c <__aeabi_ldivmod>
 8015fce:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8015fd2:	ab08      	add	r3, sp, #32
 8015fd4:	e73e      	b.n	8015e54 <rcl_wait+0x10c>
 8015fd6:	2001      	movs	r0, #1
 8015fd8:	b00d      	add	sp, #52	@ 0x34
 8015fda:	ecbd 8b02 	vpop	{d8}
 8015fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fe2:	200b      	movs	r0, #11
 8015fe4:	b00d      	add	sp, #52	@ 0x34
 8015fe6:	ecbd 8b02 	vpop	{d8}
 8015fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fee:	465b      	mov	r3, fp
 8015ff0:	2b00      	cmp	r3, #0
 8015ff2:	d1d7      	bne.n	8015fa4 <rcl_wait+0x25c>
 8015ff4:	e72e      	b.n	8015e54 <rcl_wait+0x10c>
 8015ff6:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8015ffa:	430b      	orrs	r3, r1
 8015ffc:	bf08      	it	eq
 8015ffe:	4691      	moveq	r9, r2
 8016000:	f43f af21 	beq.w	8015e46 <rcl_wait+0xfe>
 8016004:	9b04      	ldr	r3, [sp, #16]
 8016006:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801600a:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801600e:	2b01      	cmp	r3, #1
 8016010:	9b05      	ldr	r3, [sp, #20]
 8016012:	f173 0300 	sbcs.w	r3, r3, #0
 8016016:	f04f 0300 	mov.w	r3, #0
 801601a:	4699      	mov	r9, r3
 801601c:	dac2      	bge.n	8015fa4 <rcl_wait+0x25c>
 801601e:	e719      	b.n	8015e54 <rcl_wait+0x10c>
 8016020:	ffffffff 	.word	0xffffffff
 8016024:	7fffffff 	.word	0x7fffffff
 8016028:	3b9aca00 	.word	0x3b9aca00
 801602c:	00000000 	.word	0x00000000

08016030 <rcl_action_take_goal_response>:
 8016030:	2800      	cmp	r0, #0
 8016032:	d039      	beq.n	80160a8 <rcl_action_take_goal_response+0x78>
 8016034:	b570      	push	{r4, r5, r6, lr}
 8016036:	4604      	mov	r4, r0
 8016038:	6800      	ldr	r0, [r0, #0]
 801603a:	b380      	cbz	r0, 801609e <rcl_action_take_goal_response+0x6e>
 801603c:	460d      	mov	r5, r1
 801603e:	4616      	mov	r6, r2
 8016040:	f7fe fd2e 	bl	8014aa0 <rcl_client_is_valid>
 8016044:	b330      	cbz	r0, 8016094 <rcl_action_take_goal_response+0x64>
 8016046:	6820      	ldr	r0, [r4, #0]
 8016048:	3004      	adds	r0, #4
 801604a:	f7fe fd29 	bl	8014aa0 <rcl_client_is_valid>
 801604e:	b308      	cbz	r0, 8016094 <rcl_action_take_goal_response+0x64>
 8016050:	6820      	ldr	r0, [r4, #0]
 8016052:	3008      	adds	r0, #8
 8016054:	f7fe fd24 	bl	8014aa0 <rcl_client_is_valid>
 8016058:	b1e0      	cbz	r0, 8016094 <rcl_action_take_goal_response+0x64>
 801605a:	6820      	ldr	r0, [r4, #0]
 801605c:	300c      	adds	r0, #12
 801605e:	f7f6 fee1 	bl	800ce24 <rcl_subscription_is_valid>
 8016062:	b1b8      	cbz	r0, 8016094 <rcl_action_take_goal_response+0x64>
 8016064:	6820      	ldr	r0, [r4, #0]
 8016066:	3010      	adds	r0, #16
 8016068:	f7f6 fedc 	bl	800ce24 <rcl_subscription_is_valid>
 801606c:	b190      	cbz	r0, 8016094 <rcl_action_take_goal_response+0x64>
 801606e:	b1cd      	cbz	r5, 80160a4 <rcl_action_take_goal_response+0x74>
 8016070:	b1c6      	cbz	r6, 80160a4 <rcl_action_take_goal_response+0x74>
 8016072:	6820      	ldr	r0, [r4, #0]
 8016074:	4632      	mov	r2, r6
 8016076:	4629      	mov	r1, r5
 8016078:	f7fe fcca 	bl	8014a10 <rcl_take_response>
 801607c:	b148      	cbz	r0, 8016092 <rcl_action_take_goal_response+0x62>
 801607e:	280a      	cmp	r0, #10
 8016080:	d007      	beq.n	8016092 <rcl_action_take_goal_response+0x62>
 8016082:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8016086:	f640 0337 	movw	r3, #2103	@ 0x837
 801608a:	4290      	cmp	r0, r2
 801608c:	bf0c      	ite	eq
 801608e:	4618      	moveq	r0, r3
 8016090:	2001      	movne	r0, #1
 8016092:	bd70      	pop	{r4, r5, r6, pc}
 8016094:	f7f8 fa10 	bl	800e4b8 <rcutils_reset_error>
 8016098:	f640 0036 	movw	r0, #2102	@ 0x836
 801609c:	bd70      	pop	{r4, r5, r6, pc}
 801609e:	f640 0036 	movw	r0, #2102	@ 0x836
 80160a2:	bd70      	pop	{r4, r5, r6, pc}
 80160a4:	200b      	movs	r0, #11
 80160a6:	bd70      	pop	{r4, r5, r6, pc}
 80160a8:	f640 0036 	movw	r0, #2102	@ 0x836
 80160ac:	4770      	bx	lr
 80160ae:	bf00      	nop

080160b0 <rcl_action_send_result_request>:
 80160b0:	b390      	cbz	r0, 8016118 <rcl_action_send_result_request+0x68>
 80160b2:	b570      	push	{r4, r5, r6, lr}
 80160b4:	4604      	mov	r4, r0
 80160b6:	6800      	ldr	r0, [r0, #0]
 80160b8:	b348      	cbz	r0, 801610e <rcl_action_send_result_request+0x5e>
 80160ba:	460d      	mov	r5, r1
 80160bc:	4616      	mov	r6, r2
 80160be:	f7fe fcef 	bl	8014aa0 <rcl_client_is_valid>
 80160c2:	b1f8      	cbz	r0, 8016104 <rcl_action_send_result_request+0x54>
 80160c4:	6820      	ldr	r0, [r4, #0]
 80160c6:	3004      	adds	r0, #4
 80160c8:	f7fe fcea 	bl	8014aa0 <rcl_client_is_valid>
 80160cc:	b1d0      	cbz	r0, 8016104 <rcl_action_send_result_request+0x54>
 80160ce:	6820      	ldr	r0, [r4, #0]
 80160d0:	3008      	adds	r0, #8
 80160d2:	f7fe fce5 	bl	8014aa0 <rcl_client_is_valid>
 80160d6:	b1a8      	cbz	r0, 8016104 <rcl_action_send_result_request+0x54>
 80160d8:	6820      	ldr	r0, [r4, #0]
 80160da:	300c      	adds	r0, #12
 80160dc:	f7f6 fea2 	bl	800ce24 <rcl_subscription_is_valid>
 80160e0:	b180      	cbz	r0, 8016104 <rcl_action_send_result_request+0x54>
 80160e2:	6820      	ldr	r0, [r4, #0]
 80160e4:	3010      	adds	r0, #16
 80160e6:	f7f6 fe9d 	bl	800ce24 <rcl_subscription_is_valid>
 80160ea:	b158      	cbz	r0, 8016104 <rcl_action_send_result_request+0x54>
 80160ec:	b195      	cbz	r5, 8016114 <rcl_action_send_result_request+0x64>
 80160ee:	b18e      	cbz	r6, 8016114 <rcl_action_send_result_request+0x64>
 80160f0:	6820      	ldr	r0, [r4, #0]
 80160f2:	4632      	mov	r2, r6
 80160f4:	4629      	mov	r1, r5
 80160f6:	3008      	adds	r0, #8
 80160f8:	f7fe fc52 	bl	80149a0 <rcl_send_request>
 80160fc:	3800      	subs	r0, #0
 80160fe:	bf18      	it	ne
 8016100:	2001      	movne	r0, #1
 8016102:	bd70      	pop	{r4, r5, r6, pc}
 8016104:	f7f8 f9d8 	bl	800e4b8 <rcutils_reset_error>
 8016108:	f640 0036 	movw	r0, #2102	@ 0x836
 801610c:	bd70      	pop	{r4, r5, r6, pc}
 801610e:	f640 0036 	movw	r0, #2102	@ 0x836
 8016112:	bd70      	pop	{r4, r5, r6, pc}
 8016114:	200b      	movs	r0, #11
 8016116:	bd70      	pop	{r4, r5, r6, pc}
 8016118:	f640 0036 	movw	r0, #2102	@ 0x836
 801611c:	4770      	bx	lr
 801611e:	bf00      	nop

08016120 <rcl_action_take_result_response>:
 8016120:	2800      	cmp	r0, #0
 8016122:	d03a      	beq.n	801619a <rcl_action_take_result_response+0x7a>
 8016124:	b570      	push	{r4, r5, r6, lr}
 8016126:	4604      	mov	r4, r0
 8016128:	6800      	ldr	r0, [r0, #0]
 801612a:	b388      	cbz	r0, 8016190 <rcl_action_take_result_response+0x70>
 801612c:	460d      	mov	r5, r1
 801612e:	4616      	mov	r6, r2
 8016130:	f7fe fcb6 	bl	8014aa0 <rcl_client_is_valid>
 8016134:	b338      	cbz	r0, 8016186 <rcl_action_take_result_response+0x66>
 8016136:	6820      	ldr	r0, [r4, #0]
 8016138:	3004      	adds	r0, #4
 801613a:	f7fe fcb1 	bl	8014aa0 <rcl_client_is_valid>
 801613e:	b310      	cbz	r0, 8016186 <rcl_action_take_result_response+0x66>
 8016140:	6820      	ldr	r0, [r4, #0]
 8016142:	3008      	adds	r0, #8
 8016144:	f7fe fcac 	bl	8014aa0 <rcl_client_is_valid>
 8016148:	b1e8      	cbz	r0, 8016186 <rcl_action_take_result_response+0x66>
 801614a:	6820      	ldr	r0, [r4, #0]
 801614c:	300c      	adds	r0, #12
 801614e:	f7f6 fe69 	bl	800ce24 <rcl_subscription_is_valid>
 8016152:	b1c0      	cbz	r0, 8016186 <rcl_action_take_result_response+0x66>
 8016154:	6820      	ldr	r0, [r4, #0]
 8016156:	3010      	adds	r0, #16
 8016158:	f7f6 fe64 	bl	800ce24 <rcl_subscription_is_valid>
 801615c:	b198      	cbz	r0, 8016186 <rcl_action_take_result_response+0x66>
 801615e:	b1d5      	cbz	r5, 8016196 <rcl_action_take_result_response+0x76>
 8016160:	b1ce      	cbz	r6, 8016196 <rcl_action_take_result_response+0x76>
 8016162:	6820      	ldr	r0, [r4, #0]
 8016164:	4632      	mov	r2, r6
 8016166:	4629      	mov	r1, r5
 8016168:	3008      	adds	r0, #8
 801616a:	f7fe fc51 	bl	8014a10 <rcl_take_response>
 801616e:	b148      	cbz	r0, 8016184 <rcl_action_take_result_response+0x64>
 8016170:	280a      	cmp	r0, #10
 8016172:	d007      	beq.n	8016184 <rcl_action_take_result_response+0x64>
 8016174:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8016178:	f640 0337 	movw	r3, #2103	@ 0x837
 801617c:	4290      	cmp	r0, r2
 801617e:	bf0c      	ite	eq
 8016180:	4618      	moveq	r0, r3
 8016182:	2001      	movne	r0, #1
 8016184:	bd70      	pop	{r4, r5, r6, pc}
 8016186:	f7f8 f997 	bl	800e4b8 <rcutils_reset_error>
 801618a:	f640 0036 	movw	r0, #2102	@ 0x836
 801618e:	bd70      	pop	{r4, r5, r6, pc}
 8016190:	f640 0036 	movw	r0, #2102	@ 0x836
 8016194:	bd70      	pop	{r4, r5, r6, pc}
 8016196:	200b      	movs	r0, #11
 8016198:	bd70      	pop	{r4, r5, r6, pc}
 801619a:	f640 0036 	movw	r0, #2102	@ 0x836
 801619e:	4770      	bx	lr

080161a0 <rcl_action_take_cancel_response>:
 80161a0:	2800      	cmp	r0, #0
 80161a2:	d03a      	beq.n	801621a <rcl_action_take_cancel_response+0x7a>
 80161a4:	b570      	push	{r4, r5, r6, lr}
 80161a6:	4604      	mov	r4, r0
 80161a8:	6800      	ldr	r0, [r0, #0]
 80161aa:	b388      	cbz	r0, 8016210 <rcl_action_take_cancel_response+0x70>
 80161ac:	460d      	mov	r5, r1
 80161ae:	4616      	mov	r6, r2
 80161b0:	f7fe fc76 	bl	8014aa0 <rcl_client_is_valid>
 80161b4:	b338      	cbz	r0, 8016206 <rcl_action_take_cancel_response+0x66>
 80161b6:	6820      	ldr	r0, [r4, #0]
 80161b8:	3004      	adds	r0, #4
 80161ba:	f7fe fc71 	bl	8014aa0 <rcl_client_is_valid>
 80161be:	b310      	cbz	r0, 8016206 <rcl_action_take_cancel_response+0x66>
 80161c0:	6820      	ldr	r0, [r4, #0]
 80161c2:	3008      	adds	r0, #8
 80161c4:	f7fe fc6c 	bl	8014aa0 <rcl_client_is_valid>
 80161c8:	b1e8      	cbz	r0, 8016206 <rcl_action_take_cancel_response+0x66>
 80161ca:	6820      	ldr	r0, [r4, #0]
 80161cc:	300c      	adds	r0, #12
 80161ce:	f7f6 fe29 	bl	800ce24 <rcl_subscription_is_valid>
 80161d2:	b1c0      	cbz	r0, 8016206 <rcl_action_take_cancel_response+0x66>
 80161d4:	6820      	ldr	r0, [r4, #0]
 80161d6:	3010      	adds	r0, #16
 80161d8:	f7f6 fe24 	bl	800ce24 <rcl_subscription_is_valid>
 80161dc:	b198      	cbz	r0, 8016206 <rcl_action_take_cancel_response+0x66>
 80161de:	b1d5      	cbz	r5, 8016216 <rcl_action_take_cancel_response+0x76>
 80161e0:	b1ce      	cbz	r6, 8016216 <rcl_action_take_cancel_response+0x76>
 80161e2:	6820      	ldr	r0, [r4, #0]
 80161e4:	4632      	mov	r2, r6
 80161e6:	4629      	mov	r1, r5
 80161e8:	3004      	adds	r0, #4
 80161ea:	f7fe fc11 	bl	8014a10 <rcl_take_response>
 80161ee:	b148      	cbz	r0, 8016204 <rcl_action_take_cancel_response+0x64>
 80161f0:	280a      	cmp	r0, #10
 80161f2:	d007      	beq.n	8016204 <rcl_action_take_cancel_response+0x64>
 80161f4:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80161f8:	f640 0337 	movw	r3, #2103	@ 0x837
 80161fc:	4290      	cmp	r0, r2
 80161fe:	bf0c      	ite	eq
 8016200:	4618      	moveq	r0, r3
 8016202:	2001      	movne	r0, #1
 8016204:	bd70      	pop	{r4, r5, r6, pc}
 8016206:	f7f8 f957 	bl	800e4b8 <rcutils_reset_error>
 801620a:	f640 0036 	movw	r0, #2102	@ 0x836
 801620e:	bd70      	pop	{r4, r5, r6, pc}
 8016210:	f640 0036 	movw	r0, #2102	@ 0x836
 8016214:	bd70      	pop	{r4, r5, r6, pc}
 8016216:	200b      	movs	r0, #11
 8016218:	bd70      	pop	{r4, r5, r6, pc}
 801621a:	f640 0036 	movw	r0, #2102	@ 0x836
 801621e:	4770      	bx	lr

08016220 <rcl_action_take_feedback>:
 8016220:	2800      	cmp	r0, #0
 8016222:	d038      	beq.n	8016296 <rcl_action_take_feedback+0x76>
 8016224:	b530      	push	{r4, r5, lr}
 8016226:	4604      	mov	r4, r0
 8016228:	6800      	ldr	r0, [r0, #0]
 801622a:	b091      	sub	sp, #68	@ 0x44
 801622c:	b378      	cbz	r0, 801628e <rcl_action_take_feedback+0x6e>
 801622e:	460d      	mov	r5, r1
 8016230:	f7fe fc36 	bl	8014aa0 <rcl_client_is_valid>
 8016234:	b328      	cbz	r0, 8016282 <rcl_action_take_feedback+0x62>
 8016236:	6820      	ldr	r0, [r4, #0]
 8016238:	3004      	adds	r0, #4
 801623a:	f7fe fc31 	bl	8014aa0 <rcl_client_is_valid>
 801623e:	b300      	cbz	r0, 8016282 <rcl_action_take_feedback+0x62>
 8016240:	6820      	ldr	r0, [r4, #0]
 8016242:	3008      	adds	r0, #8
 8016244:	f7fe fc2c 	bl	8014aa0 <rcl_client_is_valid>
 8016248:	b1d8      	cbz	r0, 8016282 <rcl_action_take_feedback+0x62>
 801624a:	6820      	ldr	r0, [r4, #0]
 801624c:	300c      	adds	r0, #12
 801624e:	f7f6 fde9 	bl	800ce24 <rcl_subscription_is_valid>
 8016252:	b1b0      	cbz	r0, 8016282 <rcl_action_take_feedback+0x62>
 8016254:	6820      	ldr	r0, [r4, #0]
 8016256:	3010      	adds	r0, #16
 8016258:	f7f6 fde4 	bl	800ce24 <rcl_subscription_is_valid>
 801625c:	b188      	cbz	r0, 8016282 <rcl_action_take_feedback+0x62>
 801625e:	b1ed      	cbz	r5, 801629c <rcl_action_take_feedback+0x7c>
 8016260:	6820      	ldr	r0, [r4, #0]
 8016262:	2300      	movs	r3, #0
 8016264:	466a      	mov	r2, sp
 8016266:	4629      	mov	r1, r5
 8016268:	300c      	adds	r0, #12
 801626a:	f7f6 fd7d 	bl	800cd68 <rcl_take>
 801626e:	b160      	cbz	r0, 801628a <rcl_action_take_feedback+0x6a>
 8016270:	f240 1391 	movw	r3, #401	@ 0x191
 8016274:	4298      	cmp	r0, r3
 8016276:	d014      	beq.n	80162a2 <rcl_action_take_feedback+0x82>
 8016278:	280a      	cmp	r0, #10
 801627a:	bf18      	it	ne
 801627c:	2001      	movne	r0, #1
 801627e:	b011      	add	sp, #68	@ 0x44
 8016280:	bd30      	pop	{r4, r5, pc}
 8016282:	f7f8 f919 	bl	800e4b8 <rcutils_reset_error>
 8016286:	f640 0036 	movw	r0, #2102	@ 0x836
 801628a:	b011      	add	sp, #68	@ 0x44
 801628c:	bd30      	pop	{r4, r5, pc}
 801628e:	f640 0036 	movw	r0, #2102	@ 0x836
 8016292:	b011      	add	sp, #68	@ 0x44
 8016294:	bd30      	pop	{r4, r5, pc}
 8016296:	f640 0036 	movw	r0, #2102	@ 0x836
 801629a:	4770      	bx	lr
 801629c:	200b      	movs	r0, #11
 801629e:	b011      	add	sp, #68	@ 0x44
 80162a0:	bd30      	pop	{r4, r5, pc}
 80162a2:	f640 0037 	movw	r0, #2103	@ 0x837
 80162a6:	e7f0      	b.n	801628a <rcl_action_take_feedback+0x6a>

080162a8 <rcl_action_wait_set_add_action_client>:
 80162a8:	2800      	cmp	r0, #0
 80162aa:	d048      	beq.n	801633e <rcl_action_wait_set_add_action_client+0x96>
 80162ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162ae:	460c      	mov	r4, r1
 80162b0:	2900      	cmp	r1, #0
 80162b2:	d03c      	beq.n	801632e <rcl_action_wait_set_add_action_client+0x86>
 80162b4:	4605      	mov	r5, r0
 80162b6:	6808      	ldr	r0, [r1, #0]
 80162b8:	2800      	cmp	r0, #0
 80162ba:	d038      	beq.n	801632e <rcl_action_wait_set_add_action_client+0x86>
 80162bc:	4617      	mov	r7, r2
 80162be:	461e      	mov	r6, r3
 80162c0:	f7fe fbee 	bl	8014aa0 <rcl_client_is_valid>
 80162c4:	b3b0      	cbz	r0, 8016334 <rcl_action_wait_set_add_action_client+0x8c>
 80162c6:	6820      	ldr	r0, [r4, #0]
 80162c8:	3004      	adds	r0, #4
 80162ca:	f7fe fbe9 	bl	8014aa0 <rcl_client_is_valid>
 80162ce:	b388      	cbz	r0, 8016334 <rcl_action_wait_set_add_action_client+0x8c>
 80162d0:	6820      	ldr	r0, [r4, #0]
 80162d2:	3008      	adds	r0, #8
 80162d4:	f7fe fbe4 	bl	8014aa0 <rcl_client_is_valid>
 80162d8:	b360      	cbz	r0, 8016334 <rcl_action_wait_set_add_action_client+0x8c>
 80162da:	6820      	ldr	r0, [r4, #0]
 80162dc:	300c      	adds	r0, #12
 80162de:	f7f6 fda1 	bl	800ce24 <rcl_subscription_is_valid>
 80162e2:	b338      	cbz	r0, 8016334 <rcl_action_wait_set_add_action_client+0x8c>
 80162e4:	6820      	ldr	r0, [r4, #0]
 80162e6:	3010      	adds	r0, #16
 80162e8:	f7f6 fd9c 	bl	800ce24 <rcl_subscription_is_valid>
 80162ec:	b310      	cbz	r0, 8016334 <rcl_action_wait_set_add_action_client+0x8c>
 80162ee:	6821      	ldr	r1, [r4, #0]
 80162f0:	4628      	mov	r0, r5
 80162f2:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 80162f6:	f7ff fccd 	bl	8015c94 <rcl_wait_set_add_client>
 80162fa:	b9b8      	cbnz	r0, 801632c <rcl_action_wait_set_add_action_client+0x84>
 80162fc:	6821      	ldr	r1, [r4, #0]
 80162fe:	4628      	mov	r0, r5
 8016300:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8016304:	3104      	adds	r1, #4
 8016306:	f7ff fcc5 	bl	8015c94 <rcl_wait_set_add_client>
 801630a:	b978      	cbnz	r0, 801632c <rcl_action_wait_set_add_action_client+0x84>
 801630c:	6821      	ldr	r1, [r4, #0]
 801630e:	4628      	mov	r0, r5
 8016310:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8016314:	3108      	adds	r1, #8
 8016316:	f7ff fcbd 	bl	8015c94 <rcl_wait_set_add_client>
 801631a:	b938      	cbnz	r0, 801632c <rcl_action_wait_set_add_action_client+0x84>
 801631c:	6821      	ldr	r1, [r4, #0]
 801631e:	4628      	mov	r0, r5
 8016320:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 8016324:	310c      	adds	r1, #12
 8016326:	f7ff f96d 	bl	8015604 <rcl_wait_set_add_subscription>
 801632a:	b158      	cbz	r0, 8016344 <rcl_action_wait_set_add_action_client+0x9c>
 801632c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801632e:	f640 0036 	movw	r0, #2102	@ 0x836
 8016332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016334:	f7f8 f8c0 	bl	800e4b8 <rcutils_reset_error>
 8016338:	f640 0036 	movw	r0, #2102	@ 0x836
 801633c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801633e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016342:	4770      	bx	lr
 8016344:	6821      	ldr	r1, [r4, #0]
 8016346:	4628      	mov	r0, r5
 8016348:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 801634c:	3110      	adds	r1, #16
 801634e:	f7ff f959 	bl	8015604 <rcl_wait_set_add_subscription>
 8016352:	2800      	cmp	r0, #0
 8016354:	d1ea      	bne.n	801632c <rcl_action_wait_set_add_action_client+0x84>
 8016356:	b11f      	cbz	r7, 8016360 <rcl_action_wait_set_add_action_client+0xb8>
 8016358:	6823      	ldr	r3, [r4, #0]
 801635a:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 801635e:	603b      	str	r3, [r7, #0]
 8016360:	2e00      	cmp	r6, #0
 8016362:	d0e3      	beq.n	801632c <rcl_action_wait_set_add_action_client+0x84>
 8016364:	6823      	ldr	r3, [r4, #0]
 8016366:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 801636a:	6033      	str	r3, [r6, #0]
 801636c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801636e:	bf00      	nop

08016370 <rcl_action_client_wait_set_get_entities_ready>:
 8016370:	2800      	cmp	r0, #0
 8016372:	f000 808d 	beq.w	8016490 <rcl_action_client_wait_set_get_entities_ready+0x120>
 8016376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801637a:	460c      	mov	r4, r1
 801637c:	2900      	cmp	r1, #0
 801637e:	d077      	beq.n	8016470 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016380:	4605      	mov	r5, r0
 8016382:	6808      	ldr	r0, [r1, #0]
 8016384:	2800      	cmp	r0, #0
 8016386:	d073      	beq.n	8016470 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016388:	4616      	mov	r6, r2
 801638a:	461f      	mov	r7, r3
 801638c:	f7fe fb88 	bl	8014aa0 <rcl_client_is_valid>
 8016390:	2800      	cmp	r0, #0
 8016392:	d071      	beq.n	8016478 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8016394:	6820      	ldr	r0, [r4, #0]
 8016396:	3004      	adds	r0, #4
 8016398:	f7fe fb82 	bl	8014aa0 <rcl_client_is_valid>
 801639c:	2800      	cmp	r0, #0
 801639e:	d06b      	beq.n	8016478 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80163a0:	6820      	ldr	r0, [r4, #0]
 80163a2:	3008      	adds	r0, #8
 80163a4:	f7fe fb7c 	bl	8014aa0 <rcl_client_is_valid>
 80163a8:	2800      	cmp	r0, #0
 80163aa:	d065      	beq.n	8016478 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80163ac:	6820      	ldr	r0, [r4, #0]
 80163ae:	300c      	adds	r0, #12
 80163b0:	f7f6 fd38 	bl	800ce24 <rcl_subscription_is_valid>
 80163b4:	2800      	cmp	r0, #0
 80163b6:	d05f      	beq.n	8016478 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80163b8:	6820      	ldr	r0, [r4, #0]
 80163ba:	3010      	adds	r0, #16
 80163bc:	f7f6 fd32 	bl	800ce24 <rcl_subscription_is_valid>
 80163c0:	2800      	cmp	r0, #0
 80163c2:	d059      	beq.n	8016478 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80163c4:	2e00      	cmp	r6, #0
 80163c6:	d060      	beq.n	801648a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80163c8:	2f00      	cmp	r7, #0
 80163ca:	d05e      	beq.n	801648a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80163cc:	9b06      	ldr	r3, [sp, #24]
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d05b      	beq.n	801648a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80163d2:	9b07      	ldr	r3, [sp, #28]
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	d058      	beq.n	801648a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80163d8:	9b08      	ldr	r3, [sp, #32]
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d055      	beq.n	801648a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 80163de:	6823      	ldr	r3, [r4, #0]
 80163e0:	686a      	ldr	r2, [r5, #4]
 80163e2:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80163e6:	428a      	cmp	r2, r1
 80163e8:	d94c      	bls.n	8016484 <rcl_action_client_wait_set_get_entities_ready+0x114>
 80163ea:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 80163ee:	4282      	cmp	r2, r0
 80163f0:	d948      	bls.n	8016484 <rcl_action_client_wait_set_get_entities_ready+0x114>
 80163f2:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 80163f6:	69ea      	ldr	r2, [r5, #28]
 80163f8:	42a2      	cmp	r2, r4
 80163fa:	d943      	bls.n	8016484 <rcl_action_client_wait_set_get_entities_ready+0x114>
 80163fc:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8016400:	4562      	cmp	r2, ip
 8016402:	d93f      	bls.n	8016484 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8016404:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8016408:	4572      	cmp	r2, lr
 801640a:	d93b      	bls.n	8016484 <rcl_action_client_wait_set_get_entities_ready+0x114>
 801640c:	69aa      	ldr	r2, [r5, #24]
 801640e:	682d      	ldr	r5, [r5, #0]
 8016410:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8016414:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8016418:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 801641c:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8016420:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8016424:	f103 0c0c 	add.w	ip, r3, #12
 8016428:	eba5 050c 	sub.w	r5, r5, ip
 801642c:	fab5 f585 	clz	r5, r5
 8016430:	096d      	lsrs	r5, r5, #5
 8016432:	7035      	strb	r5, [r6, #0]
 8016434:	f103 0510 	add.w	r5, r3, #16
 8016438:	1b64      	subs	r4, r4, r5
 801643a:	fab4 f484 	clz	r4, r4
 801643e:	0964      	lsrs	r4, r4, #5
 8016440:	703c      	strb	r4, [r7, #0]
 8016442:	eba3 0008 	sub.w	r0, r3, r8
 8016446:	1d1c      	adds	r4, r3, #4
 8016448:	3308      	adds	r3, #8
 801644a:	1ad3      	subs	r3, r2, r3
 801644c:	fab0 f080 	clz	r0, r0
 8016450:	9a06      	ldr	r2, [sp, #24]
 8016452:	0940      	lsrs	r0, r0, #5
 8016454:	1b09      	subs	r1, r1, r4
 8016456:	7010      	strb	r0, [r2, #0]
 8016458:	fab1 f181 	clz	r1, r1
 801645c:	9a07      	ldr	r2, [sp, #28]
 801645e:	0949      	lsrs	r1, r1, #5
 8016460:	7011      	strb	r1, [r2, #0]
 8016462:	fab3 f383 	clz	r3, r3
 8016466:	9a08      	ldr	r2, [sp, #32]
 8016468:	095b      	lsrs	r3, r3, #5
 801646a:	2000      	movs	r0, #0
 801646c:	7013      	strb	r3, [r2, #0]
 801646e:	e001      	b.n	8016474 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016470:	f640 0036 	movw	r0, #2102	@ 0x836
 8016474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016478:	f7f8 f81e 	bl	800e4b8 <rcutils_reset_error>
 801647c:	f640 0036 	movw	r0, #2102	@ 0x836
 8016480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016484:	2001      	movs	r0, #1
 8016486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801648a:	200b      	movs	r0, #11
 801648c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016490:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016494:	4770      	bx	lr
 8016496:	bf00      	nop

08016498 <rcl_action_take_goal_request>:
 8016498:	2800      	cmp	r0, #0
 801649a:	d039      	beq.n	8016510 <rcl_action_take_goal_request+0x78>
 801649c:	b570      	push	{r4, r5, r6, lr}
 801649e:	4604      	mov	r4, r0
 80164a0:	6800      	ldr	r0, [r0, #0]
 80164a2:	b380      	cbz	r0, 8016506 <rcl_action_take_goal_request+0x6e>
 80164a4:	460d      	mov	r5, r1
 80164a6:	4616      	mov	r6, r2
 80164a8:	f7fe fe5a 	bl	8015160 <rcl_service_is_valid>
 80164ac:	b330      	cbz	r0, 80164fc <rcl_action_take_goal_request+0x64>
 80164ae:	6820      	ldr	r0, [r4, #0]
 80164b0:	3004      	adds	r0, #4
 80164b2:	f7fe fe55 	bl	8015160 <rcl_service_is_valid>
 80164b6:	b308      	cbz	r0, 80164fc <rcl_action_take_goal_request+0x64>
 80164b8:	6820      	ldr	r0, [r4, #0]
 80164ba:	3008      	adds	r0, #8
 80164bc:	f7fe fe50 	bl	8015160 <rcl_service_is_valid>
 80164c0:	b1e0      	cbz	r0, 80164fc <rcl_action_take_goal_request+0x64>
 80164c2:	6820      	ldr	r0, [r4, #0]
 80164c4:	300c      	adds	r0, #12
 80164c6:	f7f6 fafd 	bl	800cac4 <rcl_publisher_is_valid>
 80164ca:	b1b8      	cbz	r0, 80164fc <rcl_action_take_goal_request+0x64>
 80164cc:	6820      	ldr	r0, [r4, #0]
 80164ce:	3010      	adds	r0, #16
 80164d0:	f7f6 faf8 	bl	800cac4 <rcl_publisher_is_valid>
 80164d4:	b190      	cbz	r0, 80164fc <rcl_action_take_goal_request+0x64>
 80164d6:	b1cd      	cbz	r5, 801650c <rcl_action_take_goal_request+0x74>
 80164d8:	b1c6      	cbz	r6, 801650c <rcl_action_take_goal_request+0x74>
 80164da:	6820      	ldr	r0, [r4, #0]
 80164dc:	4632      	mov	r2, r6
 80164de:	4629      	mov	r1, r5
 80164e0:	f7fe fde6 	bl	80150b0 <rcl_take_request>
 80164e4:	b148      	cbz	r0, 80164fa <rcl_action_take_goal_request+0x62>
 80164e6:	280a      	cmp	r0, #10
 80164e8:	d007      	beq.n	80164fa <rcl_action_take_goal_request+0x62>
 80164ea:	f240 2259 	movw	r2, #601	@ 0x259
 80164ee:	f640 0399 	movw	r3, #2201	@ 0x899
 80164f2:	4290      	cmp	r0, r2
 80164f4:	bf0c      	ite	eq
 80164f6:	4618      	moveq	r0, r3
 80164f8:	2001      	movne	r0, #1
 80164fa:	bd70      	pop	{r4, r5, r6, pc}
 80164fc:	f7f7 ffdc 	bl	800e4b8 <rcutils_reset_error>
 8016500:	f640 0098 	movw	r0, #2200	@ 0x898
 8016504:	bd70      	pop	{r4, r5, r6, pc}
 8016506:	f640 0098 	movw	r0, #2200	@ 0x898
 801650a:	bd70      	pop	{r4, r5, r6, pc}
 801650c:	200b      	movs	r0, #11
 801650e:	bd70      	pop	{r4, r5, r6, pc}
 8016510:	f640 0098 	movw	r0, #2200	@ 0x898
 8016514:	4770      	bx	lr
 8016516:	bf00      	nop

08016518 <rcl_action_send_goal_response>:
 8016518:	b390      	cbz	r0, 8016580 <rcl_action_send_goal_response+0x68>
 801651a:	b570      	push	{r4, r5, r6, lr}
 801651c:	4604      	mov	r4, r0
 801651e:	6800      	ldr	r0, [r0, #0]
 8016520:	b348      	cbz	r0, 8016576 <rcl_action_send_goal_response+0x5e>
 8016522:	460d      	mov	r5, r1
 8016524:	4616      	mov	r6, r2
 8016526:	f7fe fe1b 	bl	8015160 <rcl_service_is_valid>
 801652a:	b1f8      	cbz	r0, 801656c <rcl_action_send_goal_response+0x54>
 801652c:	6820      	ldr	r0, [r4, #0]
 801652e:	3004      	adds	r0, #4
 8016530:	f7fe fe16 	bl	8015160 <rcl_service_is_valid>
 8016534:	b1d0      	cbz	r0, 801656c <rcl_action_send_goal_response+0x54>
 8016536:	6820      	ldr	r0, [r4, #0]
 8016538:	3008      	adds	r0, #8
 801653a:	f7fe fe11 	bl	8015160 <rcl_service_is_valid>
 801653e:	b1a8      	cbz	r0, 801656c <rcl_action_send_goal_response+0x54>
 8016540:	6820      	ldr	r0, [r4, #0]
 8016542:	300c      	adds	r0, #12
 8016544:	f7f6 fabe 	bl	800cac4 <rcl_publisher_is_valid>
 8016548:	b180      	cbz	r0, 801656c <rcl_action_send_goal_response+0x54>
 801654a:	6820      	ldr	r0, [r4, #0]
 801654c:	3010      	adds	r0, #16
 801654e:	f7f6 fab9 	bl	800cac4 <rcl_publisher_is_valid>
 8016552:	b158      	cbz	r0, 801656c <rcl_action_send_goal_response+0x54>
 8016554:	b195      	cbz	r5, 801657c <rcl_action_send_goal_response+0x64>
 8016556:	b18e      	cbz	r6, 801657c <rcl_action_send_goal_response+0x64>
 8016558:	6820      	ldr	r0, [r4, #0]
 801655a:	4632      	mov	r2, r6
 801655c:	4629      	mov	r1, r5
 801655e:	f7fe fde7 	bl	8015130 <rcl_send_response>
 8016562:	b110      	cbz	r0, 801656a <rcl_action_send_goal_response+0x52>
 8016564:	2802      	cmp	r0, #2
 8016566:	bf18      	it	ne
 8016568:	2001      	movne	r0, #1
 801656a:	bd70      	pop	{r4, r5, r6, pc}
 801656c:	f7f7 ffa4 	bl	800e4b8 <rcutils_reset_error>
 8016570:	f640 0098 	movw	r0, #2200	@ 0x898
 8016574:	bd70      	pop	{r4, r5, r6, pc}
 8016576:	f640 0098 	movw	r0, #2200	@ 0x898
 801657a:	bd70      	pop	{r4, r5, r6, pc}
 801657c:	200b      	movs	r0, #11
 801657e:	bd70      	pop	{r4, r5, r6, pc}
 8016580:	f640 0098 	movw	r0, #2200	@ 0x898
 8016584:	4770      	bx	lr
 8016586:	bf00      	nop

08016588 <rcl_action_take_result_request>:
 8016588:	2800      	cmp	r0, #0
 801658a:	d03a      	beq.n	8016602 <rcl_action_take_result_request+0x7a>
 801658c:	b570      	push	{r4, r5, r6, lr}
 801658e:	4604      	mov	r4, r0
 8016590:	6800      	ldr	r0, [r0, #0]
 8016592:	b388      	cbz	r0, 80165f8 <rcl_action_take_result_request+0x70>
 8016594:	460d      	mov	r5, r1
 8016596:	4616      	mov	r6, r2
 8016598:	f7fe fde2 	bl	8015160 <rcl_service_is_valid>
 801659c:	b338      	cbz	r0, 80165ee <rcl_action_take_result_request+0x66>
 801659e:	6820      	ldr	r0, [r4, #0]
 80165a0:	3004      	adds	r0, #4
 80165a2:	f7fe fddd 	bl	8015160 <rcl_service_is_valid>
 80165a6:	b310      	cbz	r0, 80165ee <rcl_action_take_result_request+0x66>
 80165a8:	6820      	ldr	r0, [r4, #0]
 80165aa:	3008      	adds	r0, #8
 80165ac:	f7fe fdd8 	bl	8015160 <rcl_service_is_valid>
 80165b0:	b1e8      	cbz	r0, 80165ee <rcl_action_take_result_request+0x66>
 80165b2:	6820      	ldr	r0, [r4, #0]
 80165b4:	300c      	adds	r0, #12
 80165b6:	f7f6 fa85 	bl	800cac4 <rcl_publisher_is_valid>
 80165ba:	b1c0      	cbz	r0, 80165ee <rcl_action_take_result_request+0x66>
 80165bc:	6820      	ldr	r0, [r4, #0]
 80165be:	3010      	adds	r0, #16
 80165c0:	f7f6 fa80 	bl	800cac4 <rcl_publisher_is_valid>
 80165c4:	b198      	cbz	r0, 80165ee <rcl_action_take_result_request+0x66>
 80165c6:	b1d5      	cbz	r5, 80165fe <rcl_action_take_result_request+0x76>
 80165c8:	b1ce      	cbz	r6, 80165fe <rcl_action_take_result_request+0x76>
 80165ca:	6820      	ldr	r0, [r4, #0]
 80165cc:	4632      	mov	r2, r6
 80165ce:	4629      	mov	r1, r5
 80165d0:	3008      	adds	r0, #8
 80165d2:	f7fe fd6d 	bl	80150b0 <rcl_take_request>
 80165d6:	b148      	cbz	r0, 80165ec <rcl_action_take_result_request+0x64>
 80165d8:	280a      	cmp	r0, #10
 80165da:	d007      	beq.n	80165ec <rcl_action_take_result_request+0x64>
 80165dc:	f240 2259 	movw	r2, #601	@ 0x259
 80165e0:	f640 0399 	movw	r3, #2201	@ 0x899
 80165e4:	4290      	cmp	r0, r2
 80165e6:	bf0c      	ite	eq
 80165e8:	4618      	moveq	r0, r3
 80165ea:	2001      	movne	r0, #1
 80165ec:	bd70      	pop	{r4, r5, r6, pc}
 80165ee:	f7f7 ff63 	bl	800e4b8 <rcutils_reset_error>
 80165f2:	f640 0098 	movw	r0, #2200	@ 0x898
 80165f6:	bd70      	pop	{r4, r5, r6, pc}
 80165f8:	f640 0098 	movw	r0, #2200	@ 0x898
 80165fc:	bd70      	pop	{r4, r5, r6, pc}
 80165fe:	200b      	movs	r0, #11
 8016600:	bd70      	pop	{r4, r5, r6, pc}
 8016602:	f640 0098 	movw	r0, #2200	@ 0x898
 8016606:	4770      	bx	lr

08016608 <rcl_action_take_cancel_request>:
 8016608:	2800      	cmp	r0, #0
 801660a:	d03a      	beq.n	8016682 <rcl_action_take_cancel_request+0x7a>
 801660c:	b570      	push	{r4, r5, r6, lr}
 801660e:	4604      	mov	r4, r0
 8016610:	6800      	ldr	r0, [r0, #0]
 8016612:	b388      	cbz	r0, 8016678 <rcl_action_take_cancel_request+0x70>
 8016614:	460d      	mov	r5, r1
 8016616:	4616      	mov	r6, r2
 8016618:	f7fe fda2 	bl	8015160 <rcl_service_is_valid>
 801661c:	b338      	cbz	r0, 801666e <rcl_action_take_cancel_request+0x66>
 801661e:	6820      	ldr	r0, [r4, #0]
 8016620:	3004      	adds	r0, #4
 8016622:	f7fe fd9d 	bl	8015160 <rcl_service_is_valid>
 8016626:	b310      	cbz	r0, 801666e <rcl_action_take_cancel_request+0x66>
 8016628:	6820      	ldr	r0, [r4, #0]
 801662a:	3008      	adds	r0, #8
 801662c:	f7fe fd98 	bl	8015160 <rcl_service_is_valid>
 8016630:	b1e8      	cbz	r0, 801666e <rcl_action_take_cancel_request+0x66>
 8016632:	6820      	ldr	r0, [r4, #0]
 8016634:	300c      	adds	r0, #12
 8016636:	f7f6 fa45 	bl	800cac4 <rcl_publisher_is_valid>
 801663a:	b1c0      	cbz	r0, 801666e <rcl_action_take_cancel_request+0x66>
 801663c:	6820      	ldr	r0, [r4, #0]
 801663e:	3010      	adds	r0, #16
 8016640:	f7f6 fa40 	bl	800cac4 <rcl_publisher_is_valid>
 8016644:	b198      	cbz	r0, 801666e <rcl_action_take_cancel_request+0x66>
 8016646:	b1d5      	cbz	r5, 801667e <rcl_action_take_cancel_request+0x76>
 8016648:	b1ce      	cbz	r6, 801667e <rcl_action_take_cancel_request+0x76>
 801664a:	6820      	ldr	r0, [r4, #0]
 801664c:	4632      	mov	r2, r6
 801664e:	4629      	mov	r1, r5
 8016650:	3004      	adds	r0, #4
 8016652:	f7fe fd2d 	bl	80150b0 <rcl_take_request>
 8016656:	b148      	cbz	r0, 801666c <rcl_action_take_cancel_request+0x64>
 8016658:	280a      	cmp	r0, #10
 801665a:	d007      	beq.n	801666c <rcl_action_take_cancel_request+0x64>
 801665c:	f240 2259 	movw	r2, #601	@ 0x259
 8016660:	f640 0399 	movw	r3, #2201	@ 0x899
 8016664:	4290      	cmp	r0, r2
 8016666:	bf0c      	ite	eq
 8016668:	4618      	moveq	r0, r3
 801666a:	2001      	movne	r0, #1
 801666c:	bd70      	pop	{r4, r5, r6, pc}
 801666e:	f7f7 ff23 	bl	800e4b8 <rcutils_reset_error>
 8016672:	f640 0098 	movw	r0, #2200	@ 0x898
 8016676:	bd70      	pop	{r4, r5, r6, pc}
 8016678:	f640 0098 	movw	r0, #2200	@ 0x898
 801667c:	bd70      	pop	{r4, r5, r6, pc}
 801667e:	200b      	movs	r0, #11
 8016680:	bd70      	pop	{r4, r5, r6, pc}
 8016682:	f640 0098 	movw	r0, #2200	@ 0x898
 8016686:	4770      	bx	lr

08016688 <rcl_action_send_cancel_response>:
 8016688:	b398      	cbz	r0, 80166f2 <rcl_action_send_cancel_response+0x6a>
 801668a:	b570      	push	{r4, r5, r6, lr}
 801668c:	4604      	mov	r4, r0
 801668e:	6800      	ldr	r0, [r0, #0]
 8016690:	b350      	cbz	r0, 80166e8 <rcl_action_send_cancel_response+0x60>
 8016692:	460d      	mov	r5, r1
 8016694:	4616      	mov	r6, r2
 8016696:	f7fe fd63 	bl	8015160 <rcl_service_is_valid>
 801669a:	b300      	cbz	r0, 80166de <rcl_action_send_cancel_response+0x56>
 801669c:	6820      	ldr	r0, [r4, #0]
 801669e:	3004      	adds	r0, #4
 80166a0:	f7fe fd5e 	bl	8015160 <rcl_service_is_valid>
 80166a4:	b1d8      	cbz	r0, 80166de <rcl_action_send_cancel_response+0x56>
 80166a6:	6820      	ldr	r0, [r4, #0]
 80166a8:	3008      	adds	r0, #8
 80166aa:	f7fe fd59 	bl	8015160 <rcl_service_is_valid>
 80166ae:	b1b0      	cbz	r0, 80166de <rcl_action_send_cancel_response+0x56>
 80166b0:	6820      	ldr	r0, [r4, #0]
 80166b2:	300c      	adds	r0, #12
 80166b4:	f7f6 fa06 	bl	800cac4 <rcl_publisher_is_valid>
 80166b8:	b188      	cbz	r0, 80166de <rcl_action_send_cancel_response+0x56>
 80166ba:	6820      	ldr	r0, [r4, #0]
 80166bc:	3010      	adds	r0, #16
 80166be:	f7f6 fa01 	bl	800cac4 <rcl_publisher_is_valid>
 80166c2:	b160      	cbz	r0, 80166de <rcl_action_send_cancel_response+0x56>
 80166c4:	b19d      	cbz	r5, 80166ee <rcl_action_send_cancel_response+0x66>
 80166c6:	b196      	cbz	r6, 80166ee <rcl_action_send_cancel_response+0x66>
 80166c8:	6820      	ldr	r0, [r4, #0]
 80166ca:	4632      	mov	r2, r6
 80166cc:	4629      	mov	r1, r5
 80166ce:	3004      	adds	r0, #4
 80166d0:	f7fe fd2e 	bl	8015130 <rcl_send_response>
 80166d4:	b110      	cbz	r0, 80166dc <rcl_action_send_cancel_response+0x54>
 80166d6:	2802      	cmp	r0, #2
 80166d8:	bf18      	it	ne
 80166da:	2001      	movne	r0, #1
 80166dc:	bd70      	pop	{r4, r5, r6, pc}
 80166de:	f7f7 feeb 	bl	800e4b8 <rcutils_reset_error>
 80166e2:	f640 0098 	movw	r0, #2200	@ 0x898
 80166e6:	bd70      	pop	{r4, r5, r6, pc}
 80166e8:	f640 0098 	movw	r0, #2200	@ 0x898
 80166ec:	bd70      	pop	{r4, r5, r6, pc}
 80166ee:	200b      	movs	r0, #11
 80166f0:	bd70      	pop	{r4, r5, r6, pc}
 80166f2:	f640 0098 	movw	r0, #2200	@ 0x898
 80166f6:	4770      	bx	lr

080166f8 <rcl_action_wait_set_add_action_server>:
 80166f8:	2800      	cmp	r0, #0
 80166fa:	d04d      	beq.n	8016798 <rcl_action_wait_set_add_action_server+0xa0>
 80166fc:	b570      	push	{r4, r5, r6, lr}
 80166fe:	460c      	mov	r4, r1
 8016700:	b159      	cbz	r1, 801671a <rcl_action_wait_set_add_action_server+0x22>
 8016702:	4605      	mov	r5, r0
 8016704:	6808      	ldr	r0, [r1, #0]
 8016706:	b140      	cbz	r0, 801671a <rcl_action_wait_set_add_action_server+0x22>
 8016708:	4616      	mov	r6, r2
 801670a:	f7fe fd29 	bl	8015160 <rcl_service_is_valid>
 801670e:	b120      	cbz	r0, 801671a <rcl_action_wait_set_add_action_server+0x22>
 8016710:	6820      	ldr	r0, [r4, #0]
 8016712:	3004      	adds	r0, #4
 8016714:	f7fe fd24 	bl	8015160 <rcl_service_is_valid>
 8016718:	b910      	cbnz	r0, 8016720 <rcl_action_wait_set_add_action_server+0x28>
 801671a:	f640 0098 	movw	r0, #2200	@ 0x898
 801671e:	bd70      	pop	{r4, r5, r6, pc}
 8016720:	6820      	ldr	r0, [r4, #0]
 8016722:	3008      	adds	r0, #8
 8016724:	f7fe fd1c 	bl	8015160 <rcl_service_is_valid>
 8016728:	2800      	cmp	r0, #0
 801672a:	d0f6      	beq.n	801671a <rcl_action_wait_set_add_action_server+0x22>
 801672c:	6820      	ldr	r0, [r4, #0]
 801672e:	300c      	adds	r0, #12
 8016730:	f7f6 f9e0 	bl	800caf4 <rcl_publisher_is_valid_except_context>
 8016734:	2800      	cmp	r0, #0
 8016736:	d0f0      	beq.n	801671a <rcl_action_wait_set_add_action_server+0x22>
 8016738:	6820      	ldr	r0, [r4, #0]
 801673a:	3010      	adds	r0, #16
 801673c:	f7f6 f9da 	bl	800caf4 <rcl_publisher_is_valid_except_context>
 8016740:	2800      	cmp	r0, #0
 8016742:	d0ea      	beq.n	801671a <rcl_action_wait_set_add_action_server+0x22>
 8016744:	6821      	ldr	r1, [r4, #0]
 8016746:	4628      	mov	r0, r5
 8016748:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 801674c:	f7ff face 	bl	8015cec <rcl_wait_set_add_service>
 8016750:	2800      	cmp	r0, #0
 8016752:	d1e4      	bne.n	801671e <rcl_action_wait_set_add_action_server+0x26>
 8016754:	6821      	ldr	r1, [r4, #0]
 8016756:	4628      	mov	r0, r5
 8016758:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 801675c:	3104      	adds	r1, #4
 801675e:	f7ff fac5 	bl	8015cec <rcl_wait_set_add_service>
 8016762:	2800      	cmp	r0, #0
 8016764:	d1db      	bne.n	801671e <rcl_action_wait_set_add_action_server+0x26>
 8016766:	6821      	ldr	r1, [r4, #0]
 8016768:	4628      	mov	r0, r5
 801676a:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 801676e:	3108      	adds	r1, #8
 8016770:	f7ff fabc 	bl	8015cec <rcl_wait_set_add_service>
 8016774:	2800      	cmp	r0, #0
 8016776:	d1d2      	bne.n	801671e <rcl_action_wait_set_add_action_server+0x26>
 8016778:	6821      	ldr	r1, [r4, #0]
 801677a:	4628      	mov	r0, r5
 801677c:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8016780:	3114      	adds	r1, #20
 8016782:	f7ff fa57 	bl	8015c34 <rcl_wait_set_add_timer>
 8016786:	2800      	cmp	r0, #0
 8016788:	d1c9      	bne.n	801671e <rcl_action_wait_set_add_action_server+0x26>
 801678a:	2e00      	cmp	r6, #0
 801678c:	d0c7      	beq.n	801671e <rcl_action_wait_set_add_action_server+0x26>
 801678e:	6823      	ldr	r3, [r4, #0]
 8016790:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8016794:	6033      	str	r3, [r6, #0]
 8016796:	bd70      	pop	{r4, r5, r6, pc}
 8016798:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801679c:	4770      	bx	lr
 801679e:	bf00      	nop

080167a0 <rcl_action_server_wait_set_get_entities_ready>:
 80167a0:	2800      	cmp	r0, #0
 80167a2:	d05a      	beq.n	801685a <rcl_action_server_wait_set_get_entities_ready+0xba>
 80167a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167a6:	460c      	mov	r4, r1
 80167a8:	b161      	cbz	r1, 80167c4 <rcl_action_server_wait_set_get_entities_ready+0x24>
 80167aa:	4605      	mov	r5, r0
 80167ac:	6808      	ldr	r0, [r1, #0]
 80167ae:	b148      	cbz	r0, 80167c4 <rcl_action_server_wait_set_get_entities_ready+0x24>
 80167b0:	4616      	mov	r6, r2
 80167b2:	461f      	mov	r7, r3
 80167b4:	f7fe fcd4 	bl	8015160 <rcl_service_is_valid>
 80167b8:	b120      	cbz	r0, 80167c4 <rcl_action_server_wait_set_get_entities_ready+0x24>
 80167ba:	6820      	ldr	r0, [r4, #0]
 80167bc:	3004      	adds	r0, #4
 80167be:	f7fe fccf 	bl	8015160 <rcl_service_is_valid>
 80167c2:	b910      	cbnz	r0, 80167ca <rcl_action_server_wait_set_get_entities_ready+0x2a>
 80167c4:	f640 0098 	movw	r0, #2200	@ 0x898
 80167c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80167ca:	6820      	ldr	r0, [r4, #0]
 80167cc:	3008      	adds	r0, #8
 80167ce:	f7fe fcc7 	bl	8015160 <rcl_service_is_valid>
 80167d2:	2800      	cmp	r0, #0
 80167d4:	d0f6      	beq.n	80167c4 <rcl_action_server_wait_set_get_entities_ready+0x24>
 80167d6:	6820      	ldr	r0, [r4, #0]
 80167d8:	300c      	adds	r0, #12
 80167da:	f7f6 f98b 	bl	800caf4 <rcl_publisher_is_valid_except_context>
 80167de:	2800      	cmp	r0, #0
 80167e0:	d0f0      	beq.n	80167c4 <rcl_action_server_wait_set_get_entities_ready+0x24>
 80167e2:	6820      	ldr	r0, [r4, #0]
 80167e4:	3010      	adds	r0, #16
 80167e6:	f7f6 f985 	bl	800caf4 <rcl_publisher_is_valid_except_context>
 80167ea:	2800      	cmp	r0, #0
 80167ec:	d0ea      	beq.n	80167c4 <rcl_action_server_wait_set_get_entities_ready+0x24>
 80167ee:	b3be      	cbz	r6, 8016860 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 80167f0:	b3b7      	cbz	r7, 8016860 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 80167f2:	9b06      	ldr	r3, [sp, #24]
 80167f4:	b3a3      	cbz	r3, 8016860 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 80167f6:	9b07      	ldr	r3, [sp, #28]
 80167f8:	b393      	cbz	r3, 8016860 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 80167fa:	6821      	ldr	r1, [r4, #0]
 80167fc:	692a      	ldr	r2, [r5, #16]
 80167fe:	6a2c      	ldr	r4, [r5, #32]
 8016800:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 8016804:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8016808:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 801680c:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8016810:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 8016814:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8016818:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 801681c:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8016820:	1a64      	subs	r4, r4, r1
 8016822:	fab4 f484 	clz	r4, r4
 8016826:	0964      	lsrs	r4, r4, #5
 8016828:	7034      	strb	r4, [r6, #0]
 801682a:	1d0c      	adds	r4, r1, #4
 801682c:	1b1b      	subs	r3, r3, r4
 801682e:	fab3 f383 	clz	r3, r3
 8016832:	095b      	lsrs	r3, r3, #5
 8016834:	f101 0408 	add.w	r4, r1, #8
 8016838:	703b      	strb	r3, [r7, #0]
 801683a:	f101 0314 	add.w	r3, r1, #20
 801683e:	1b01      	subs	r1, r0, r4
 8016840:	1ad3      	subs	r3, r2, r3
 8016842:	fab1 f181 	clz	r1, r1
 8016846:	9a06      	ldr	r2, [sp, #24]
 8016848:	0949      	lsrs	r1, r1, #5
 801684a:	7011      	strb	r1, [r2, #0]
 801684c:	fab3 f383 	clz	r3, r3
 8016850:	9a07      	ldr	r2, [sp, #28]
 8016852:	095b      	lsrs	r3, r3, #5
 8016854:	2000      	movs	r0, #0
 8016856:	7013      	strb	r3, [r2, #0]
 8016858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801685a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801685e:	4770      	bx	lr
 8016860:	200b      	movs	r0, #11
 8016862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016864 <_execute_event_handler>:
 8016864:	2002      	movs	r0, #2
 8016866:	4770      	bx	lr

08016868 <_cancel_goal_event_handler>:
 8016868:	2003      	movs	r0, #3
 801686a:	4770      	bx	lr

0801686c <_succeed_event_handler>:
 801686c:	2004      	movs	r0, #4
 801686e:	4770      	bx	lr

08016870 <_abort_event_handler>:
 8016870:	2006      	movs	r0, #6
 8016872:	4770      	bx	lr

08016874 <_canceled_event_handler>:
 8016874:	2005      	movs	r0, #5
 8016876:	4770      	bx	lr

08016878 <rcl_action_transition_goal_state>:
 8016878:	b2c2      	uxtb	r2, r0
 801687a:	2a06      	cmp	r2, #6
 801687c:	d80c      	bhi.n	8016898 <rcl_action_transition_goal_state+0x20>
 801687e:	2904      	cmp	r1, #4
 8016880:	d80a      	bhi.n	8016898 <rcl_action_transition_goal_state+0x20>
 8016882:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8016886:	b410      	push	{r4}
 8016888:	1853      	adds	r3, r2, r1
 801688a:	4c06      	ldr	r4, [pc, #24]	@ (80168a4 <rcl_action_transition_goal_state+0x2c>)
 801688c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016890:	b123      	cbz	r3, 801689c <rcl_action_transition_goal_state+0x24>
 8016892:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016896:	4718      	bx	r3
 8016898:	2000      	movs	r0, #0
 801689a:	4770      	bx	lr
 801689c:	2000      	movs	r0, #0
 801689e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80168a2:	4770      	bx	lr
 80168a4:	0801b790 	.word	0x0801b790

080168a8 <rcl_action_get_zero_initialized_cancel_response>:
 80168a8:	b510      	push	{r4, lr}
 80168aa:	4c07      	ldr	r4, [pc, #28]	@ (80168c8 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 80168ac:	4686      	mov	lr, r0
 80168ae:	4684      	mov	ip, r0
 80168b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80168b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80168b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80168b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80168bc:	6823      	ldr	r3, [r4, #0]
 80168be:	f8cc 3000 	str.w	r3, [ip]
 80168c2:	4670      	mov	r0, lr
 80168c4:	bd10      	pop	{r4, pc}
 80168c6:	bf00      	nop
 80168c8:	0801b81c 	.word	0x0801b81c

080168cc <rclc_action_send_result_request>:
 80168cc:	b1d0      	cbz	r0, 8016904 <rclc_action_send_result_request+0x38>
 80168ce:	b500      	push	{lr}
 80168d0:	4684      	mov	ip, r0
 80168d2:	b087      	sub	sp, #28
 80168d4:	f8d0 0009 	ldr.w	r0, [r0, #9]
 80168d8:	f8dc 100d 	ldr.w	r1, [ip, #13]
 80168dc:	f8dc 2011 	ldr.w	r2, [ip, #17]
 80168e0:	f8dc 3015 	ldr.w	r3, [ip, #21]
 80168e4:	f10d 0e08 	add.w	lr, sp, #8
 80168e8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80168ec:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80168f0:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 80168f4:	a902      	add	r1, sp, #8
 80168f6:	3010      	adds	r0, #16
 80168f8:	f7ff fbda 	bl	80160b0 <rcl_action_send_result_request>
 80168fc:	b920      	cbnz	r0, 8016908 <rclc_action_send_result_request+0x3c>
 80168fe:	b007      	add	sp, #28
 8016900:	f85d fb04 	ldr.w	pc, [sp], #4
 8016904:	200b      	movs	r0, #11
 8016906:	4770      	bx	lr
 8016908:	9001      	str	r0, [sp, #4]
 801690a:	f7f7 fdd5 	bl	800e4b8 <rcutils_reset_error>
 801690e:	9801      	ldr	r0, [sp, #4]
 8016910:	b007      	add	sp, #28
 8016912:	f85d fb04 	ldr.w	pc, [sp], #4
 8016916:	bf00      	nop

08016918 <rclc_action_take_goal_handle>:
 8016918:	b160      	cbz	r0, 8016934 <rclc_action_take_goal_handle+0x1c>
 801691a:	6883      	ldr	r3, [r0, #8]
 801691c:	b143      	cbz	r3, 8016930 <rclc_action_take_goal_handle+0x18>
 801691e:	6819      	ldr	r1, [r3, #0]
 8016920:	6081      	str	r1, [r0, #8]
 8016922:	2200      	movs	r2, #0
 8016924:	721a      	strb	r2, [r3, #8]
 8016926:	68c1      	ldr	r1, [r0, #12]
 8016928:	6019      	str	r1, [r3, #0]
 801692a:	621a      	str	r2, [r3, #32]
 801692c:	849a      	strh	r2, [r3, #36]	@ 0x24
 801692e:	60c3      	str	r3, [r0, #12]
 8016930:	4618      	mov	r0, r3
 8016932:	4770      	bx	lr
 8016934:	4603      	mov	r3, r0
 8016936:	e7fb      	b.n	8016930 <rclc_action_take_goal_handle+0x18>

08016938 <rclc_action_remove_used_goal_handle>:
 8016938:	b180      	cbz	r0, 801695c <rclc_action_remove_used_goal_handle+0x24>
 801693a:	b179      	cbz	r1, 801695c <rclc_action_remove_used_goal_handle+0x24>
 801693c:	68c3      	ldr	r3, [r0, #12]
 801693e:	4299      	cmp	r1, r3
 8016940:	d00d      	beq.n	801695e <rclc_action_remove_used_goal_handle+0x26>
 8016942:	b12b      	cbz	r3, 8016950 <rclc_action_remove_used_goal_handle+0x18>
 8016944:	681a      	ldr	r2, [r3, #0]
 8016946:	4291      	cmp	r1, r2
 8016948:	d003      	beq.n	8016952 <rclc_action_remove_used_goal_handle+0x1a>
 801694a:	4613      	mov	r3, r2
 801694c:	2b00      	cmp	r3, #0
 801694e:	d1f9      	bne.n	8016944 <rclc_action_remove_used_goal_handle+0xc>
 8016950:	4770      	bx	lr
 8016952:	680a      	ldr	r2, [r1, #0]
 8016954:	601a      	str	r2, [r3, #0]
 8016956:	6883      	ldr	r3, [r0, #8]
 8016958:	600b      	str	r3, [r1, #0]
 801695a:	6081      	str	r1, [r0, #8]
 801695c:	4770      	bx	lr
 801695e:	680b      	ldr	r3, [r1, #0]
 8016960:	60c3      	str	r3, [r0, #12]
 8016962:	e7f8      	b.n	8016956 <rclc_action_remove_used_goal_handle+0x1e>

08016964 <rclc_action_find_goal_handle_by_uuid>:
 8016964:	b538      	push	{r3, r4, r5, lr}
 8016966:	b180      	cbz	r0, 801698a <rclc_action_find_goal_handle_by_uuid+0x26>
 8016968:	460d      	mov	r5, r1
 801696a:	b181      	cbz	r1, 801698e <rclc_action_find_goal_handle_by_uuid+0x2a>
 801696c:	68c4      	ldr	r4, [r0, #12]
 801696e:	b914      	cbnz	r4, 8016976 <rclc_action_find_goal_handle_by_uuid+0x12>
 8016970:	e009      	b.n	8016986 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016972:	6824      	ldr	r4, [r4, #0]
 8016974:	b13c      	cbz	r4, 8016986 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016976:	f104 0009 	add.w	r0, r4, #9
 801697a:	2210      	movs	r2, #16
 801697c:	4629      	mov	r1, r5
 801697e:	f002 ffef 	bl	8019960 <memcmp>
 8016982:	2800      	cmp	r0, #0
 8016984:	d1f5      	bne.n	8016972 <rclc_action_find_goal_handle_by_uuid+0xe>
 8016986:	4620      	mov	r0, r4
 8016988:	bd38      	pop	{r3, r4, r5, pc}
 801698a:	4604      	mov	r4, r0
 801698c:	e7fb      	b.n	8016986 <rclc_action_find_goal_handle_by_uuid+0x22>
 801698e:	460c      	mov	r4, r1
 8016990:	e7f9      	b.n	8016986 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016992:	bf00      	nop

08016994 <rclc_action_find_first_handle_by_status>:
 8016994:	b140      	cbz	r0, 80169a8 <rclc_action_find_first_handle_by_status+0x14>
 8016996:	68c0      	ldr	r0, [r0, #12]
 8016998:	b910      	cbnz	r0, 80169a0 <rclc_action_find_first_handle_by_status+0xc>
 801699a:	e005      	b.n	80169a8 <rclc_action_find_first_handle_by_status+0x14>
 801699c:	6800      	ldr	r0, [r0, #0]
 801699e:	b118      	cbz	r0, 80169a8 <rclc_action_find_first_handle_by_status+0x14>
 80169a0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 80169a4:	428b      	cmp	r3, r1
 80169a6:	d1f9      	bne.n	801699c <rclc_action_find_first_handle_by_status+0x8>
 80169a8:	4770      	bx	lr
 80169aa:	bf00      	nop

080169ac <rclc_action_find_first_terminated_handle>:
 80169ac:	b140      	cbz	r0, 80169c0 <rclc_action_find_first_terminated_handle+0x14>
 80169ae:	68c0      	ldr	r0, [r0, #12]
 80169b0:	b910      	cbnz	r0, 80169b8 <rclc_action_find_first_terminated_handle+0xc>
 80169b2:	e005      	b.n	80169c0 <rclc_action_find_first_terminated_handle+0x14>
 80169b4:	6800      	ldr	r0, [r0, #0]
 80169b6:	b118      	cbz	r0, 80169c0 <rclc_action_find_first_terminated_handle+0x14>
 80169b8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 80169bc:	2b03      	cmp	r3, #3
 80169be:	ddf9      	ble.n	80169b4 <rclc_action_find_first_terminated_handle+0x8>
 80169c0:	4770      	bx	lr
 80169c2:	bf00      	nop

080169c4 <rclc_action_find_handle_by_goal_request_sequence_number>:
 80169c4:	b170      	cbz	r0, 80169e4 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 80169c6:	68c0      	ldr	r0, [r0, #12]
 80169c8:	b160      	cbz	r0, 80169e4 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 80169ca:	b410      	push	{r4}
 80169cc:	e001      	b.n	80169d2 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 80169ce:	6800      	ldr	r0, [r0, #0]
 80169d0:	b128      	cbz	r0, 80169de <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 80169d2:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 80169d6:	4299      	cmp	r1, r3
 80169d8:	bf08      	it	eq
 80169da:	4294      	cmpeq	r4, r2
 80169dc:	d1f7      	bne.n	80169ce <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 80169de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80169e2:	4770      	bx	lr
 80169e4:	4770      	bx	lr
 80169e6:	bf00      	nop

080169e8 <rclc_action_find_handle_by_result_request_sequence_number>:
 80169e8:	b170      	cbz	r0, 8016a08 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 80169ea:	68c0      	ldr	r0, [r0, #12]
 80169ec:	b160      	cbz	r0, 8016a08 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 80169ee:	b410      	push	{r4}
 80169f0:	e001      	b.n	80169f6 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 80169f2:	6800      	ldr	r0, [r0, #0]
 80169f4:	b128      	cbz	r0, 8016a02 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 80169f6:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 80169fa:	4299      	cmp	r1, r3
 80169fc:	bf08      	it	eq
 80169fe:	4294      	cmpeq	r4, r2
 8016a00:	d1f7      	bne.n	80169f2 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8016a02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016a06:	4770      	bx	lr
 8016a08:	4770      	bx	lr
 8016a0a:	bf00      	nop

08016a0c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8016a0c:	b170      	cbz	r0, 8016a2c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016a0e:	68c0      	ldr	r0, [r0, #12]
 8016a10:	b160      	cbz	r0, 8016a2c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016a12:	b410      	push	{r4}
 8016a14:	e001      	b.n	8016a1a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8016a16:	6800      	ldr	r0, [r0, #0]
 8016a18:	b128      	cbz	r0, 8016a26 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8016a1a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8016a1e:	4299      	cmp	r1, r3
 8016a20:	bf08      	it	eq
 8016a22:	4294      	cmpeq	r4, r2
 8016a24:	d1f7      	bne.n	8016a16 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8016a26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016a2a:	4770      	bx	lr
 8016a2c:	4770      	bx	lr
 8016a2e:	bf00      	nop

08016a30 <rclc_action_find_first_handle_with_goal_response>:
 8016a30:	b140      	cbz	r0, 8016a44 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016a32:	68c0      	ldr	r0, [r0, #12]
 8016a34:	b910      	cbnz	r0, 8016a3c <rclc_action_find_first_handle_with_goal_response+0xc>
 8016a36:	e005      	b.n	8016a44 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016a38:	6800      	ldr	r0, [r0, #0]
 8016a3a:	b118      	cbz	r0, 8016a44 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016a3c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d0f9      	beq.n	8016a38 <rclc_action_find_first_handle_with_goal_response+0x8>
 8016a44:	4770      	bx	lr
 8016a46:	bf00      	nop

08016a48 <rclc_action_find_first_handle_with_result_response>:
 8016a48:	b140      	cbz	r0, 8016a5c <rclc_action_find_first_handle_with_result_response+0x14>
 8016a4a:	68c0      	ldr	r0, [r0, #12]
 8016a4c:	b910      	cbnz	r0, 8016a54 <rclc_action_find_first_handle_with_result_response+0xc>
 8016a4e:	e005      	b.n	8016a5c <rclc_action_find_first_handle_with_result_response+0x14>
 8016a50:	6800      	ldr	r0, [r0, #0]
 8016a52:	b118      	cbz	r0, 8016a5c <rclc_action_find_first_handle_with_result_response+0x14>
 8016a54:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d0f9      	beq.n	8016a50 <rclc_action_find_first_handle_with_result_response+0x8>
 8016a5c:	4770      	bx	lr
 8016a5e:	bf00      	nop

08016a60 <rclc_action_server_response_goal_request>:
 8016a60:	b198      	cbz	r0, 8016a8a <rclc_action_server_response_goal_request+0x2a>
 8016a62:	b510      	push	{r4, lr}
 8016a64:	6844      	ldr	r4, [r0, #4]
 8016a66:	b086      	sub	sp, #24
 8016a68:	2200      	movs	r2, #0
 8016a6a:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8016a6e:	460b      	mov	r3, r1
 8016a70:	9205      	str	r2, [sp, #20]
 8016a72:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8016a76:	aa03      	add	r2, sp, #12
 8016a78:	f104 0010 	add.w	r0, r4, #16
 8016a7c:	f88d 300c 	strb.w	r3, [sp, #12]
 8016a80:	f7ff fd4a 	bl	8016518 <rcl_action_send_goal_response>
 8016a84:	b918      	cbnz	r0, 8016a8e <rclc_action_server_response_goal_request+0x2e>
 8016a86:	b006      	add	sp, #24
 8016a88:	bd10      	pop	{r4, pc}
 8016a8a:	200b      	movs	r0, #11
 8016a8c:	4770      	bx	lr
 8016a8e:	9001      	str	r0, [sp, #4]
 8016a90:	f7f7 fd12 	bl	800e4b8 <rcutils_reset_error>
 8016a94:	9801      	ldr	r0, [sp, #4]
 8016a96:	b006      	add	sp, #24
 8016a98:	bd10      	pop	{r4, pc}
 8016a9a:	bf00      	nop
 8016a9c:	0000      	movs	r0, r0
	...

08016aa0 <rclc_action_server_goal_cancel_accept>:
 8016aa0:	b310      	cbz	r0, 8016ae8 <rclc_action_server_goal_cancel_accept+0x48>
 8016aa2:	b510      	push	{r4, lr}
 8016aa4:	b090      	sub	sp, #64	@ 0x40
 8016aa6:	4604      	mov	r4, r0
 8016aa8:	a806      	add	r0, sp, #24
 8016aaa:	f7ff fefd 	bl	80168a8 <rcl_action_get_zero_initialized_cancel_response>
 8016aae:	2300      	movs	r3, #0
 8016ab0:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8016ab4:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8016ab8:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8016abc:	f88d 3018 	strb.w	r3, [sp, #24]
 8016ac0:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8016ac4:	f8cd d01c 	str.w	sp, [sp, #28]
 8016ac8:	46ec      	mov	ip, sp
 8016aca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016ace:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8016af0 <rclc_action_server_goal_cancel_accept+0x50>
 8016ad2:	6860      	ldr	r0, [r4, #4]
 8016ad4:	aa06      	add	r2, sp, #24
 8016ad6:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8016ada:	3010      	adds	r0, #16
 8016adc:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016ae0:	f7ff fdd2 	bl	8016688 <rcl_action_send_cancel_response>
 8016ae4:	b010      	add	sp, #64	@ 0x40
 8016ae6:	bd10      	pop	{r4, pc}
 8016ae8:	200b      	movs	r0, #11
 8016aea:	4770      	bx	lr
 8016aec:	f3af 8000 	nop.w
 8016af0:	00000001 	.word	0x00000001
 8016af4:	00000001 	.word	0x00000001

08016af8 <rclc_action_server_goal_cancel_reject>:
 8016af8:	b082      	sub	sp, #8
 8016afa:	b530      	push	{r4, r5, lr}
 8016afc:	b08b      	sub	sp, #44	@ 0x2c
 8016afe:	ac0e      	add	r4, sp, #56	@ 0x38
 8016b00:	e884 000c 	stmia.w	r4, {r2, r3}
 8016b04:	b188      	cbz	r0, 8016b2a <rclc_action_server_goal_cancel_reject+0x32>
 8016b06:	4604      	mov	r4, r0
 8016b08:	a801      	add	r0, sp, #4
 8016b0a:	460d      	mov	r5, r1
 8016b0c:	f7ff fecc 	bl	80168a8 <rcl_action_get_zero_initialized_cancel_response>
 8016b10:	aa01      	add	r2, sp, #4
 8016b12:	a90e      	add	r1, sp, #56	@ 0x38
 8016b14:	f104 0010 	add.w	r0, r4, #16
 8016b18:	f88d 5004 	strb.w	r5, [sp, #4]
 8016b1c:	f7ff fdb4 	bl	8016688 <rcl_action_send_cancel_response>
 8016b20:	b00b      	add	sp, #44	@ 0x2c
 8016b22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b26:	b002      	add	sp, #8
 8016b28:	4770      	bx	lr
 8016b2a:	200b      	movs	r0, #11
 8016b2c:	b00b      	add	sp, #44	@ 0x2c
 8016b2e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b32:	b002      	add	sp, #8
 8016b34:	4770      	bx	lr
 8016b36:	bf00      	nop

08016b38 <rcutils_string_array_fini>:
 8016b38:	b320      	cbz	r0, 8016b84 <rcutils_string_array_fini+0x4c>
 8016b3a:	b570      	push	{r4, r5, r6, lr}
 8016b3c:	4604      	mov	r4, r0
 8016b3e:	6840      	ldr	r0, [r0, #4]
 8016b40:	b1d8      	cbz	r0, 8016b7a <rcutils_string_array_fini+0x42>
 8016b42:	f104 0008 	add.w	r0, r4, #8
 8016b46:	f7f7 fbd7 	bl	800e2f8 <rcutils_allocator_is_valid>
 8016b4a:	b1b8      	cbz	r0, 8016b7c <rcutils_string_array_fini+0x44>
 8016b4c:	6823      	ldr	r3, [r4, #0]
 8016b4e:	b1bb      	cbz	r3, 8016b80 <rcutils_string_array_fini+0x48>
 8016b50:	2500      	movs	r5, #0
 8016b52:	6860      	ldr	r0, [r4, #4]
 8016b54:	462e      	mov	r6, r5
 8016b56:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8016b5a:	68e3      	ldr	r3, [r4, #12]
 8016b5c:	69a1      	ldr	r1, [r4, #24]
 8016b5e:	4798      	blx	r3
 8016b60:	e9d4 3000 	ldrd	r3, r0, [r4]
 8016b64:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8016b68:	3501      	adds	r5, #1
 8016b6a:	429d      	cmp	r5, r3
 8016b6c:	d3f3      	bcc.n	8016b56 <rcutils_string_array_fini+0x1e>
 8016b6e:	68e3      	ldr	r3, [r4, #12]
 8016b70:	69a1      	ldr	r1, [r4, #24]
 8016b72:	4798      	blx	r3
 8016b74:	2000      	movs	r0, #0
 8016b76:	e9c4 0000 	strd	r0, r0, [r4]
 8016b7a:	bd70      	pop	{r4, r5, r6, pc}
 8016b7c:	200b      	movs	r0, #11
 8016b7e:	bd70      	pop	{r4, r5, r6, pc}
 8016b80:	6860      	ldr	r0, [r4, #4]
 8016b82:	e7f4      	b.n	8016b6e <rcutils_string_array_fini+0x36>
 8016b84:	200b      	movs	r0, #11
 8016b86:	4770      	bx	lr

08016b88 <rcutils_get_zero_initialized_string_map>:
 8016b88:	4b01      	ldr	r3, [pc, #4]	@ (8016b90 <rcutils_get_zero_initialized_string_map+0x8>)
 8016b8a:	2000      	movs	r0, #0
 8016b8c:	6018      	str	r0, [r3, #0]
 8016b8e:	4770      	bx	lr
 8016b90:	20011900 	.word	0x20011900

08016b94 <rcutils_string_map_reserve>:
 8016b94:	2800      	cmp	r0, #0
 8016b96:	d05f      	beq.n	8016c58 <rcutils_string_map_reserve+0xc4>
 8016b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b9c:	460c      	mov	r4, r1
 8016b9e:	6801      	ldr	r1, [r0, #0]
 8016ba0:	b082      	sub	sp, #8
 8016ba2:	4605      	mov	r5, r0
 8016ba4:	b129      	cbz	r1, 8016bb2 <rcutils_string_map_reserve+0x1e>
 8016ba6:	68cb      	ldr	r3, [r1, #12]
 8016ba8:	42a3      	cmp	r3, r4
 8016baa:	d906      	bls.n	8016bba <rcutils_string_map_reserve+0x26>
 8016bac:	461c      	mov	r4, r3
 8016bae:	2900      	cmp	r1, #0
 8016bb0:	d1f9      	bne.n	8016ba6 <rcutils_string_map_reserve+0x12>
 8016bb2:	201f      	movs	r0, #31
 8016bb4:	b002      	add	sp, #8
 8016bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016bba:	688b      	ldr	r3, [r1, #8]
 8016bbc:	42a3      	cmp	r3, r4
 8016bbe:	d047      	beq.n	8016c50 <rcutils_string_map_reserve+0xbc>
 8016bc0:	6a0e      	ldr	r6, [r1, #32]
 8016bc2:	2c00      	cmp	r4, #0
 8016bc4:	d034      	beq.n	8016c30 <rcutils_string_map_reserve+0x9c>
 8016bc6:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8016bca:	d243      	bcs.n	8016c54 <rcutils_string_map_reserve+0xc0>
 8016bcc:	00a7      	lsls	r7, r4, #2
 8016bce:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8016bd2:	6808      	ldr	r0, [r1, #0]
 8016bd4:	4632      	mov	r2, r6
 8016bd6:	4639      	mov	r1, r7
 8016bd8:	47c0      	blx	r8
 8016bda:	2800      	cmp	r0, #0
 8016bdc:	d03a      	beq.n	8016c54 <rcutils_string_map_reserve+0xc0>
 8016bde:	682b      	ldr	r3, [r5, #0]
 8016be0:	4632      	mov	r2, r6
 8016be2:	6018      	str	r0, [r3, #0]
 8016be4:	4639      	mov	r1, r7
 8016be6:	6858      	ldr	r0, [r3, #4]
 8016be8:	47c0      	blx	r8
 8016bea:	2800      	cmp	r0, #0
 8016bec:	d032      	beq.n	8016c54 <rcutils_string_map_reserve+0xc0>
 8016bee:	682d      	ldr	r5, [r5, #0]
 8016bf0:	68ab      	ldr	r3, [r5, #8]
 8016bf2:	6068      	str	r0, [r5, #4]
 8016bf4:	42a3      	cmp	r3, r4
 8016bf6:	d226      	bcs.n	8016c46 <rcutils_string_map_reserve+0xb2>
 8016bf8:	682a      	ldr	r2, [r5, #0]
 8016bfa:	eb00 0c07 	add.w	ip, r0, r7
 8016bfe:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8016c02:	45e6      	cmp	lr, ip
 8016c04:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8016c08:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8016c0c:	d203      	bcs.n	8016c16 <rcutils_string_map_reserve+0x82>
 8016c0e:	eb02 0c07 	add.w	ip, r2, r7
 8016c12:	4566      	cmp	r6, ip
 8016c14:	d322      	bcc.n	8016c5c <rcutils_string_map_reserve+0xc8>
 8016c16:	1ae3      	subs	r3, r4, r3
 8016c18:	009a      	lsls	r2, r3, #2
 8016c1a:	4670      	mov	r0, lr
 8016c1c:	2100      	movs	r1, #0
 8016c1e:	9201      	str	r2, [sp, #4]
 8016c20:	f002 fec8 	bl	80199b4 <memset>
 8016c24:	9a01      	ldr	r2, [sp, #4]
 8016c26:	2100      	movs	r1, #0
 8016c28:	4630      	mov	r0, r6
 8016c2a:	f002 fec3 	bl	80199b4 <memset>
 8016c2e:	e00a      	b.n	8016c46 <rcutils_string_map_reserve+0xb2>
 8016c30:	694f      	ldr	r7, [r1, #20]
 8016c32:	6808      	ldr	r0, [r1, #0]
 8016c34:	4631      	mov	r1, r6
 8016c36:	47b8      	blx	r7
 8016c38:	682b      	ldr	r3, [r5, #0]
 8016c3a:	4631      	mov	r1, r6
 8016c3c:	6858      	ldr	r0, [r3, #4]
 8016c3e:	601c      	str	r4, [r3, #0]
 8016c40:	47b8      	blx	r7
 8016c42:	682d      	ldr	r5, [r5, #0]
 8016c44:	606c      	str	r4, [r5, #4]
 8016c46:	2000      	movs	r0, #0
 8016c48:	60ac      	str	r4, [r5, #8]
 8016c4a:	b002      	add	sp, #8
 8016c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c50:	2000      	movs	r0, #0
 8016c52:	e7af      	b.n	8016bb4 <rcutils_string_map_reserve+0x20>
 8016c54:	200a      	movs	r0, #10
 8016c56:	e7ad      	b.n	8016bb4 <rcutils_string_map_reserve+0x20>
 8016c58:	200b      	movs	r0, #11
 8016c5a:	4770      	bx	lr
 8016c5c:	1f0b      	subs	r3, r1, #4
 8016c5e:	4418      	add	r0, r3
 8016c60:	4413      	add	r3, r2
 8016c62:	3a04      	subs	r2, #4
 8016c64:	4417      	add	r7, r2
 8016c66:	2200      	movs	r2, #0
 8016c68:	f843 2f04 	str.w	r2, [r3, #4]!
 8016c6c:	42bb      	cmp	r3, r7
 8016c6e:	f840 2f04 	str.w	r2, [r0, #4]!
 8016c72:	d1f9      	bne.n	8016c68 <rcutils_string_map_reserve+0xd4>
 8016c74:	e7e7      	b.n	8016c46 <rcutils_string_map_reserve+0xb2>
 8016c76:	bf00      	nop

08016c78 <rcutils_string_map_init>:
 8016c78:	b082      	sub	sp, #8
 8016c7a:	b570      	push	{r4, r5, r6, lr}
 8016c7c:	ac04      	add	r4, sp, #16
 8016c7e:	e884 000c 	stmia.w	r4, {r2, r3}
 8016c82:	b380      	cbz	r0, 8016ce6 <rcutils_string_map_init+0x6e>
 8016c84:	6806      	ldr	r6, [r0, #0]
 8016c86:	4604      	mov	r4, r0
 8016c88:	b12e      	cbz	r6, 8016c96 <rcutils_string_map_init+0x1e>
 8016c8a:	251e      	movs	r5, #30
 8016c8c:	4628      	mov	r0, r5
 8016c8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016c92:	b002      	add	sp, #8
 8016c94:	4770      	bx	lr
 8016c96:	a804      	add	r0, sp, #16
 8016c98:	460d      	mov	r5, r1
 8016c9a:	f7f7 fb2d 	bl	800e2f8 <rcutils_allocator_is_valid>
 8016c9e:	b310      	cbz	r0, 8016ce6 <rcutils_string_map_init+0x6e>
 8016ca0:	9b04      	ldr	r3, [sp, #16]
 8016ca2:	9908      	ldr	r1, [sp, #32]
 8016ca4:	2024      	movs	r0, #36	@ 0x24
 8016ca6:	4798      	blx	r3
 8016ca8:	6020      	str	r0, [r4, #0]
 8016caa:	b310      	cbz	r0, 8016cf2 <rcutils_string_map_init+0x7a>
 8016cac:	f10d 0e10 	add.w	lr, sp, #16
 8016cb0:	e9c0 6600 	strd	r6, r6, [r0]
 8016cb4:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8016cb8:	f100 0c10 	add.w	ip, r0, #16
 8016cbc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016cc0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016cc4:	f8de 3000 	ldr.w	r3, [lr]
 8016cc8:	f8cc 3000 	str.w	r3, [ip]
 8016ccc:	4629      	mov	r1, r5
 8016cce:	4620      	mov	r0, r4
 8016cd0:	f7ff ff60 	bl	8016b94 <rcutils_string_map_reserve>
 8016cd4:	4605      	mov	r5, r0
 8016cd6:	2800      	cmp	r0, #0
 8016cd8:	d0d8      	beq.n	8016c8c <rcutils_string_map_init+0x14>
 8016cda:	9b05      	ldr	r3, [sp, #20]
 8016cdc:	9908      	ldr	r1, [sp, #32]
 8016cde:	6820      	ldr	r0, [r4, #0]
 8016ce0:	4798      	blx	r3
 8016ce2:	6026      	str	r6, [r4, #0]
 8016ce4:	e7d2      	b.n	8016c8c <rcutils_string_map_init+0x14>
 8016ce6:	250b      	movs	r5, #11
 8016ce8:	4628      	mov	r0, r5
 8016cea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016cee:	b002      	add	sp, #8
 8016cf0:	4770      	bx	lr
 8016cf2:	250a      	movs	r5, #10
 8016cf4:	e7ca      	b.n	8016c8c <rcutils_string_map_init+0x14>
 8016cf6:	bf00      	nop

08016cf8 <rcutils_string_map_fini>:
 8016cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016cfc:	b082      	sub	sp, #8
 8016cfe:	2800      	cmp	r0, #0
 8016d00:	d03a      	beq.n	8016d78 <rcutils_string_map_fini+0x80>
 8016d02:	6804      	ldr	r4, [r0, #0]
 8016d04:	4606      	mov	r6, r0
 8016d06:	2c00      	cmp	r4, #0
 8016d08:	d032      	beq.n	8016d70 <rcutils_string_map_fini+0x78>
 8016d0a:	68a3      	ldr	r3, [r4, #8]
 8016d0c:	b32b      	cbz	r3, 8016d5a <rcutils_string_map_fini+0x62>
 8016d0e:	2500      	movs	r5, #0
 8016d10:	6822      	ldr	r2, [r4, #0]
 8016d12:	462f      	mov	r7, r5
 8016d14:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016d18:	b1e0      	cbz	r0, 8016d54 <rcutils_string_map_fini+0x5c>
 8016d1a:	6a21      	ldr	r1, [r4, #32]
 8016d1c:	f8d4 8014 	ldr.w	r8, [r4, #20]
 8016d20:	9101      	str	r1, [sp, #4]
 8016d22:	47c0      	blx	r8
 8016d24:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016d28:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016d2c:	9901      	ldr	r1, [sp, #4]
 8016d2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016d32:	47c0      	blx	r8
 8016d34:	68e3      	ldr	r3, [r4, #12]
 8016d36:	6862      	ldr	r2, [r4, #4]
 8016d38:	3b01      	subs	r3, #1
 8016d3a:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016d3e:	60e3      	str	r3, [r4, #12]
 8016d40:	6834      	ldr	r4, [r6, #0]
 8016d42:	68a3      	ldr	r3, [r4, #8]
 8016d44:	3501      	adds	r5, #1
 8016d46:	429d      	cmp	r5, r3
 8016d48:	d207      	bcs.n	8016d5a <rcutils_string_map_fini+0x62>
 8016d4a:	6822      	ldr	r2, [r4, #0]
 8016d4c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016d50:	2800      	cmp	r0, #0
 8016d52:	d1e2      	bne.n	8016d1a <rcutils_string_map_fini+0x22>
 8016d54:	3501      	adds	r5, #1
 8016d56:	429d      	cmp	r5, r3
 8016d58:	d3dc      	bcc.n	8016d14 <rcutils_string_map_fini+0x1c>
 8016d5a:	2100      	movs	r1, #0
 8016d5c:	4630      	mov	r0, r6
 8016d5e:	f7ff ff19 	bl	8016b94 <rcutils_string_map_reserve>
 8016d62:	4604      	mov	r4, r0
 8016d64:	b920      	cbnz	r0, 8016d70 <rcutils_string_map_fini+0x78>
 8016d66:	6830      	ldr	r0, [r6, #0]
 8016d68:	6943      	ldr	r3, [r0, #20]
 8016d6a:	6a01      	ldr	r1, [r0, #32]
 8016d6c:	4798      	blx	r3
 8016d6e:	6034      	str	r4, [r6, #0]
 8016d70:	4620      	mov	r0, r4
 8016d72:	b002      	add	sp, #8
 8016d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d78:	240b      	movs	r4, #11
 8016d7a:	4620      	mov	r0, r4
 8016d7c:	b002      	add	sp, #8
 8016d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d82:	bf00      	nop

08016d84 <rcutils_string_map_getn>:
 8016d84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d88:	b300      	cbz	r0, 8016dcc <rcutils_string_map_getn+0x48>
 8016d8a:	6807      	ldr	r7, [r0, #0]
 8016d8c:	b1ff      	cbz	r7, 8016dce <rcutils_string_map_getn+0x4a>
 8016d8e:	4688      	mov	r8, r1
 8016d90:	b1e1      	cbz	r1, 8016dcc <rcutils_string_map_getn+0x48>
 8016d92:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8016d96:	683e      	ldr	r6, [r7, #0]
 8016d98:	f1ba 0f00 	cmp.w	sl, #0
 8016d9c:	d016      	beq.n	8016dcc <rcutils_string_map_getn+0x48>
 8016d9e:	4691      	mov	r9, r2
 8016da0:	3e04      	subs	r6, #4
 8016da2:	2400      	movs	r4, #0
 8016da4:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8016da8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016dac:	4628      	mov	r0, r5
 8016dae:	3401      	adds	r4, #1
 8016db0:	b155      	cbz	r5, 8016dc8 <rcutils_string_map_getn+0x44>
 8016db2:	f7e9 fa37 	bl	8000224 <strlen>
 8016db6:	4548      	cmp	r0, r9
 8016db8:	4602      	mov	r2, r0
 8016dba:	4629      	mov	r1, r5
 8016dbc:	bf38      	it	cc
 8016dbe:	464a      	movcc	r2, r9
 8016dc0:	4640      	mov	r0, r8
 8016dc2:	f002 fe0c 	bl	80199de <strncmp>
 8016dc6:	b128      	cbz	r0, 8016dd4 <rcutils_string_map_getn+0x50>
 8016dc8:	45a2      	cmp	sl, r4
 8016dca:	d1eb      	bne.n	8016da4 <rcutils_string_map_getn+0x20>
 8016dcc:	2700      	movs	r7, #0
 8016dce:	4638      	mov	r0, r7
 8016dd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	f853 700b 	ldr.w	r7, [r3, fp]
 8016dda:	4638      	mov	r0, r7
 8016ddc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016de0 <rmw_get_zero_initialized_context>:
 8016de0:	b510      	push	{r4, lr}
 8016de2:	4604      	mov	r4, r0
 8016de4:	3010      	adds	r0, #16
 8016de6:	f7f7 fd2b 	bl	800e840 <rmw_get_zero_initialized_init_options>
 8016dea:	2300      	movs	r3, #0
 8016dec:	2000      	movs	r0, #0
 8016dee:	2100      	movs	r1, #0
 8016df0:	e9c4 0100 	strd	r0, r1, [r4]
 8016df4:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 8016df8:	60a3      	str	r3, [r4, #8]
 8016dfa:	4620      	mov	r0, r4
 8016dfc:	bd10      	pop	{r4, pc}
 8016dfe:	bf00      	nop

08016e00 <rmw_time_equal>:
 8016e00:	b4f0      	push	{r4, r5, r6, r7}
 8016e02:	b084      	sub	sp, #16
 8016e04:	ac04      	add	r4, sp, #16
 8016e06:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016e0a:	4603      	mov	r3, r0
 8016e0c:	4924      	ldr	r1, [pc, #144]	@ (8016ea0 <rmw_time_equal+0xa0>)
 8016e0e:	9e03      	ldr	r6, [sp, #12]
 8016e10:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016e14:	2202      	movs	r2, #2
 8016e16:	4299      	cmp	r1, r3
 8016e18:	41aa      	sbcs	r2, r5
 8016e1a:	d330      	bcc.n	8016e7e <rmw_time_equal+0x7e>
 8016e1c:	4c21      	ldr	r4, [pc, #132]	@ (8016ea4 <rmw_time_equal+0xa4>)
 8016e1e:	fba3 3204 	umull	r3, r2, r3, r4
 8016e22:	fb04 2205 	mla	r2, r4, r5, r2
 8016e26:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016e2a:	43dd      	mvns	r5, r3
 8016e2c:	1a8c      	subs	r4, r1, r2
 8016e2e:	4285      	cmp	r5, r0
 8016e30:	41b4      	sbcs	r4, r6
 8016e32:	d332      	bcc.n	8016e9a <rmw_time_equal+0x9a>
 8016e34:	eb10 0c03 	adds.w	ip, r0, r3
 8016e38:	eb42 0106 	adc.w	r1, r2, r6
 8016e3c:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8016e40:	4817      	ldr	r0, [pc, #92]	@ (8016ea0 <rmw_time_equal+0xa0>)
 8016e42:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8016e44:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8016e46:	2202      	movs	r2, #2
 8016e48:	4298      	cmp	r0, r3
 8016e4a:	41b2      	sbcs	r2, r6
 8016e4c:	d31c      	bcc.n	8016e88 <rmw_time_equal+0x88>
 8016e4e:	4c15      	ldr	r4, [pc, #84]	@ (8016ea4 <rmw_time_equal+0xa4>)
 8016e50:	fba3 3204 	umull	r3, r2, r3, r4
 8016e54:	fb04 2206 	mla	r2, r4, r6, r2
 8016e58:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016e5c:	43de      	mvns	r6, r3
 8016e5e:	1a84      	subs	r4, r0, r2
 8016e60:	42ae      	cmp	r6, r5
 8016e62:	41bc      	sbcs	r4, r7
 8016e64:	d315      	bcc.n	8016e92 <rmw_time_equal+0x92>
 8016e66:	195b      	adds	r3, r3, r5
 8016e68:	eb42 0207 	adc.w	r2, r2, r7
 8016e6c:	428a      	cmp	r2, r1
 8016e6e:	bf08      	it	eq
 8016e70:	4563      	cmpeq	r3, ip
 8016e72:	bf0c      	ite	eq
 8016e74:	2001      	moveq	r0, #1
 8016e76:	2000      	movne	r0, #0
 8016e78:	b004      	add	sp, #16
 8016e7a:	bcf0      	pop	{r4, r5, r6, r7}
 8016e7c:	4770      	bx	lr
 8016e7e:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8016e82:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016e86:	e7d9      	b.n	8016e3c <rmw_time_equal+0x3c>
 8016e88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016e8c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8016e90:	e7ec      	b.n	8016e6c <rmw_time_equal+0x6c>
 8016e92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016e96:	4602      	mov	r2, r0
 8016e98:	e7e8      	b.n	8016e6c <rmw_time_equal+0x6c>
 8016e9a:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8016e9e:	e7cd      	b.n	8016e3c <rmw_time_equal+0x3c>
 8016ea0:	25c17d04 	.word	0x25c17d04
 8016ea4:	3b9aca00 	.word	0x3b9aca00

08016ea8 <rmw_time_total_nsec>:
 8016ea8:	b470      	push	{r4, r5, r6}
 8016eaa:	b085      	sub	sp, #20
 8016eac:	ac04      	add	r4, sp, #16
 8016eae:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016eb2:	4603      	mov	r3, r0
 8016eb4:	4912      	ldr	r1, [pc, #72]	@ (8016f00 <rmw_time_total_nsec+0x58>)
 8016eb6:	9e03      	ldr	r6, [sp, #12]
 8016eb8:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016ebc:	2202      	movs	r2, #2
 8016ebe:	4299      	cmp	r1, r3
 8016ec0:	41aa      	sbcs	r2, r5
 8016ec2:	d311      	bcc.n	8016ee8 <rmw_time_total_nsec+0x40>
 8016ec4:	4c0f      	ldr	r4, [pc, #60]	@ (8016f04 <rmw_time_total_nsec+0x5c>)
 8016ec6:	fba3 3204 	umull	r3, r2, r3, r4
 8016eca:	fb04 2205 	mla	r2, r4, r5, r2
 8016ece:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016ed2:	43dd      	mvns	r5, r3
 8016ed4:	1a8c      	subs	r4, r1, r2
 8016ed6:	4285      	cmp	r5, r0
 8016ed8:	41b4      	sbcs	r4, r6
 8016eda:	d30c      	bcc.n	8016ef6 <rmw_time_total_nsec+0x4e>
 8016edc:	1818      	adds	r0, r3, r0
 8016ede:	eb42 0106 	adc.w	r1, r2, r6
 8016ee2:	b005      	add	sp, #20
 8016ee4:	bc70      	pop	{r4, r5, r6}
 8016ee6:	4770      	bx	lr
 8016ee8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016eec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016ef0:	b005      	add	sp, #20
 8016ef2:	bc70      	pop	{r4, r5, r6}
 8016ef4:	4770      	bx	lr
 8016ef6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016efa:	b005      	add	sp, #20
 8016efc:	bc70      	pop	{r4, r5, r6}
 8016efe:	4770      	bx	lr
 8016f00:	25c17d04 	.word	0x25c17d04
 8016f04:	3b9aca00 	.word	0x3b9aca00

08016f08 <rmw_validate_full_topic_name>:
 8016f08:	2800      	cmp	r0, #0
 8016f0a:	d057      	beq.n	8016fbc <rmw_validate_full_topic_name+0xb4>
 8016f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f10:	460d      	mov	r5, r1
 8016f12:	2900      	cmp	r1, #0
 8016f14:	d054      	beq.n	8016fc0 <rmw_validate_full_topic_name+0xb8>
 8016f16:	4616      	mov	r6, r2
 8016f18:	4604      	mov	r4, r0
 8016f1a:	f7e9 f983 	bl	8000224 <strlen>
 8016f1e:	b148      	cbz	r0, 8016f34 <rmw_validate_full_topic_name+0x2c>
 8016f20:	7823      	ldrb	r3, [r4, #0]
 8016f22:	2b2f      	cmp	r3, #47	@ 0x2f
 8016f24:	d00d      	beq.n	8016f42 <rmw_validate_full_topic_name+0x3a>
 8016f26:	2302      	movs	r3, #2
 8016f28:	602b      	str	r3, [r5, #0]
 8016f2a:	b13e      	cbz	r6, 8016f3c <rmw_validate_full_topic_name+0x34>
 8016f2c:	2000      	movs	r0, #0
 8016f2e:	6030      	str	r0, [r6, #0]
 8016f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f34:	2301      	movs	r3, #1
 8016f36:	602b      	str	r3, [r5, #0]
 8016f38:	2e00      	cmp	r6, #0
 8016f3a:	d1f7      	bne.n	8016f2c <rmw_validate_full_topic_name+0x24>
 8016f3c:	2000      	movs	r0, #0
 8016f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f42:	1e43      	subs	r3, r0, #1
 8016f44:	5ce2      	ldrb	r2, [r4, r3]
 8016f46:	2a2f      	cmp	r2, #47	@ 0x2f
 8016f48:	d03c      	beq.n	8016fc4 <rmw_validate_full_topic_name+0xbc>
 8016f4a:	1e63      	subs	r3, r4, #1
 8016f4c:	eb03 0800 	add.w	r8, r3, r0
 8016f50:	f1c4 0e01 	rsb	lr, r4, #1
 8016f54:	eb0e 0703 	add.w	r7, lr, r3
 8016f58:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8016f5c:	f021 0220 	bic.w	r2, r1, #32
 8016f60:	3a41      	subs	r2, #65	@ 0x41
 8016f62:	2a19      	cmp	r2, #25
 8016f64:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 8016f68:	d90b      	bls.n	8016f82 <rmw_validate_full_topic_name+0x7a>
 8016f6a:	295f      	cmp	r1, #95	@ 0x5f
 8016f6c:	d009      	beq.n	8016f82 <rmw_validate_full_topic_name+0x7a>
 8016f6e:	f1bc 0f0a 	cmp.w	ip, #10
 8016f72:	d906      	bls.n	8016f82 <rmw_validate_full_topic_name+0x7a>
 8016f74:	2304      	movs	r3, #4
 8016f76:	602b      	str	r3, [r5, #0]
 8016f78:	2e00      	cmp	r6, #0
 8016f7a:	d0df      	beq.n	8016f3c <rmw_validate_full_topic_name+0x34>
 8016f7c:	6037      	str	r7, [r6, #0]
 8016f7e:	2000      	movs	r0, #0
 8016f80:	e7d6      	b.n	8016f30 <rmw_validate_full_topic_name+0x28>
 8016f82:	4543      	cmp	r3, r8
 8016f84:	d1e6      	bne.n	8016f54 <rmw_validate_full_topic_name+0x4c>
 8016f86:	4f1a      	ldr	r7, [pc, #104]	@ (8016ff0 <rmw_validate_full_topic_name+0xe8>)
 8016f88:	2301      	movs	r3, #1
 8016f8a:	e004      	b.n	8016f96 <rmw_validate_full_topic_name+0x8e>
 8016f8c:	4298      	cmp	r0, r3
 8016f8e:	f104 0401 	add.w	r4, r4, #1
 8016f92:	d91c      	bls.n	8016fce <rmw_validate_full_topic_name+0xc6>
 8016f94:	4613      	mov	r3, r2
 8016f96:	4298      	cmp	r0, r3
 8016f98:	f103 0201 	add.w	r2, r3, #1
 8016f9c:	d0f6      	beq.n	8016f8c <rmw_validate_full_topic_name+0x84>
 8016f9e:	7821      	ldrb	r1, [r4, #0]
 8016fa0:	292f      	cmp	r1, #47	@ 0x2f
 8016fa2:	d1f3      	bne.n	8016f8c <rmw_validate_full_topic_name+0x84>
 8016fa4:	7861      	ldrb	r1, [r4, #1]
 8016fa6:	292f      	cmp	r1, #47	@ 0x2f
 8016fa8:	d01c      	beq.n	8016fe4 <rmw_validate_full_topic_name+0xdc>
 8016faa:	5dc9      	ldrb	r1, [r1, r7]
 8016fac:	0749      	lsls	r1, r1, #29
 8016fae:	d5ed      	bpl.n	8016f8c <rmw_validate_full_topic_name+0x84>
 8016fb0:	2206      	movs	r2, #6
 8016fb2:	602a      	str	r2, [r5, #0]
 8016fb4:	2e00      	cmp	r6, #0
 8016fb6:	d0c1      	beq.n	8016f3c <rmw_validate_full_topic_name+0x34>
 8016fb8:	6033      	str	r3, [r6, #0]
 8016fba:	e7bf      	b.n	8016f3c <rmw_validate_full_topic_name+0x34>
 8016fbc:	200b      	movs	r0, #11
 8016fbe:	4770      	bx	lr
 8016fc0:	200b      	movs	r0, #11
 8016fc2:	e7b5      	b.n	8016f30 <rmw_validate_full_topic_name+0x28>
 8016fc4:	2203      	movs	r2, #3
 8016fc6:	602a      	str	r2, [r5, #0]
 8016fc8:	2e00      	cmp	r6, #0
 8016fca:	d1f5      	bne.n	8016fb8 <rmw_validate_full_topic_name+0xb0>
 8016fcc:	e7b6      	b.n	8016f3c <rmw_validate_full_topic_name+0x34>
 8016fce:	28f7      	cmp	r0, #247	@ 0xf7
 8016fd0:	d802      	bhi.n	8016fd8 <rmw_validate_full_topic_name+0xd0>
 8016fd2:	2000      	movs	r0, #0
 8016fd4:	6028      	str	r0, [r5, #0]
 8016fd6:	e7ab      	b.n	8016f30 <rmw_validate_full_topic_name+0x28>
 8016fd8:	2307      	movs	r3, #7
 8016fda:	602b      	str	r3, [r5, #0]
 8016fdc:	2e00      	cmp	r6, #0
 8016fde:	d0ad      	beq.n	8016f3c <rmw_validate_full_topic_name+0x34>
 8016fe0:	23f6      	movs	r3, #246	@ 0xf6
 8016fe2:	e7e9      	b.n	8016fb8 <rmw_validate_full_topic_name+0xb0>
 8016fe4:	2205      	movs	r2, #5
 8016fe6:	602a      	str	r2, [r5, #0]
 8016fe8:	2e00      	cmp	r6, #0
 8016fea:	d1e5      	bne.n	8016fb8 <rmw_validate_full_topic_name+0xb0>
 8016fec:	e7a6      	b.n	8016f3c <rmw_validate_full_topic_name+0x34>
 8016fee:	bf00      	nop
 8016ff0:	0801b977 	.word	0x0801b977

08016ff4 <on_status>:
 8016ff4:	b082      	sub	sp, #8
 8016ff6:	b002      	add	sp, #8
 8016ff8:	4770      	bx	lr
 8016ffa:	bf00      	nop

08016ffc <on_topic>:
 8016ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017000:	4a22      	ldr	r2, [pc, #136]	@ (801708c <on_topic+0x90>)
 8017002:	b094      	sub	sp, #80	@ 0x50
 8017004:	6812      	ldr	r2, [r2, #0]
 8017006:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8017008:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801700c:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8017010:	b3c2      	cbz	r2, 8017084 <on_topic+0x88>
 8017012:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8017016:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 801701a:	e001      	b.n	8017020 <on_topic+0x24>
 801701c:	6852      	ldr	r2, [r2, #4]
 801701e:	b38a      	cbz	r2, 8017084 <on_topic+0x88>
 8017020:	6894      	ldr	r4, [r2, #8]
 8017022:	8aa3      	ldrh	r3, [r4, #20]
 8017024:	428b      	cmp	r3, r1
 8017026:	d1f9      	bne.n	801701c <on_topic+0x20>
 8017028:	7da3      	ldrb	r3, [r4, #22]
 801702a:	4283      	cmp	r3, r0
 801702c:	d1f6      	bne.n	801701c <on_topic+0x20>
 801702e:	2248      	movs	r2, #72	@ 0x48
 8017030:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8017034:	4668      	mov	r0, sp
 8017036:	f002 fd86 	bl	8019b46 <memcpy>
 801703a:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 801703e:	cb0c      	ldmia	r3, {r2, r3}
 8017040:	4620      	mov	r0, r4
 8017042:	f7f8 ff09 	bl	800fe58 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017046:	4607      	mov	r7, r0
 8017048:	b1e0      	cbz	r0, 8017084 <on_topic+0x88>
 801704a:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801704e:	4632      	mov	r2, r6
 8017050:	4628      	mov	r0, r5
 8017052:	f108 0110 	add.w	r1, r8, #16
 8017056:	f7f9 fc83 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 801705a:	b930      	cbnz	r0, 801706a <on_topic+0x6e>
 801705c:	480c      	ldr	r0, [pc, #48]	@ (8017090 <on_topic+0x94>)
 801705e:	4639      	mov	r1, r7
 8017060:	b014      	add	sp, #80	@ 0x50
 8017062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017066:	f000 b8bd 	b.w	80171e4 <put_memory>
 801706a:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 801706e:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8017072:	f000 fca7 	bl	80179c4 <rmw_uros_epoch_nanos>
 8017076:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 801707a:	2305      	movs	r3, #5
 801707c:	e942 0102 	strd	r0, r1, [r2, #-8]
 8017080:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8017084:	b014      	add	sp, #80	@ 0x50
 8017086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801708a:	bf00      	nop
 801708c:	200118b4 	.word	0x200118b4
 8017090:	200118a4 	.word	0x200118a4

08017094 <on_request>:
 8017094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017098:	4823      	ldr	r0, [pc, #140]	@ (8017128 <on_request+0x94>)
 801709a:	b094      	sub	sp, #80	@ 0x50
 801709c:	6800      	ldr	r0, [r0, #0]
 801709e:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 80170a0:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 80170a4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80170a6:	2800      	cmp	r0, #0
 80170a8:	d03b      	beq.n	8017122 <on_request+0x8e>
 80170aa:	461d      	mov	r5, r3
 80170ac:	e001      	b.n	80170b2 <on_request+0x1e>
 80170ae:	6840      	ldr	r0, [r0, #4]
 80170b0:	b3b8      	cbz	r0, 8017122 <on_request+0x8e>
 80170b2:	6884      	ldr	r4, [r0, #8]
 80170b4:	8b21      	ldrh	r1, [r4, #24]
 80170b6:	4291      	cmp	r1, r2
 80170b8:	d1f9      	bne.n	80170ae <on_request+0x1a>
 80170ba:	2248      	movs	r2, #72	@ 0x48
 80170bc:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 80170c0:	4668      	mov	r0, sp
 80170c2:	f002 fd40 	bl	8019b46 <memcpy>
 80170c6:	f104 0320 	add.w	r3, r4, #32
 80170ca:	cb0c      	ldmia	r3, {r2, r3}
 80170cc:	4620      	mov	r0, r4
 80170ce:	f7f8 fec3 	bl	800fe58 <rmw_uxrce_get_static_input_buffer_for_entity>
 80170d2:	4680      	mov	r8, r0
 80170d4:	b328      	cbz	r0, 8017122 <on_request+0x8e>
 80170d6:	4638      	mov	r0, r7
 80170d8:	f8d8 7008 	ldr.w	r7, [r8, #8]
 80170dc:	4632      	mov	r2, r6
 80170de:	f107 0110 	add.w	r1, r7, #16
 80170e2:	f7f9 fc3d 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 80170e6:	b930      	cbnz	r0, 80170f6 <on_request+0x62>
 80170e8:	4810      	ldr	r0, [pc, #64]	@ (801712c <on_request+0x98>)
 80170ea:	4641      	mov	r1, r8
 80170ec:	b014      	add	sp, #80	@ 0x50
 80170ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80170f2:	f000 b877 	b.w	80171e4 <put_memory>
 80170f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80170f8:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 80170fc:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8017100:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8017104:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017108:	e895 0003 	ldmia.w	r5, {r0, r1}
 801710c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017110:	f000 fc58 	bl	80179c4 <rmw_uros_epoch_nanos>
 8017114:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8017118:	2303      	movs	r3, #3
 801711a:	e942 0102 	strd	r0, r1, [r2, #-8]
 801711e:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8017122:	b014      	add	sp, #80	@ 0x50
 8017124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017128:	20011884 	.word	0x20011884
 801712c:	200118a4 	.word	0x200118a4

08017130 <on_reply>:
 8017130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017134:	4821      	ldr	r0, [pc, #132]	@ (80171bc <on_reply+0x8c>)
 8017136:	b094      	sub	sp, #80	@ 0x50
 8017138:	6800      	ldr	r0, [r0, #0]
 801713a:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801713c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8017140:	9113      	str	r1, [sp, #76]	@ 0x4c
 8017142:	b3b8      	cbz	r0, 80171b4 <on_reply+0x84>
 8017144:	461d      	mov	r5, r3
 8017146:	e001      	b.n	801714c <on_reply+0x1c>
 8017148:	6840      	ldr	r0, [r0, #4]
 801714a:	b398      	cbz	r0, 80171b4 <on_reply+0x84>
 801714c:	6884      	ldr	r4, [r0, #8]
 801714e:	8b21      	ldrh	r1, [r4, #24]
 8017150:	4291      	cmp	r1, r2
 8017152:	d1f9      	bne.n	8017148 <on_reply+0x18>
 8017154:	2248      	movs	r2, #72	@ 0x48
 8017156:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801715a:	4668      	mov	r0, sp
 801715c:	f002 fcf3 	bl	8019b46 <memcpy>
 8017160:	f104 0320 	add.w	r3, r4, #32
 8017164:	cb0c      	ldmia	r3, {r2, r3}
 8017166:	4620      	mov	r0, r4
 8017168:	f7f8 fe76 	bl	800fe58 <rmw_uxrce_get_static_input_buffer_for_entity>
 801716c:	4680      	mov	r8, r0
 801716e:	b308      	cbz	r0, 80171b4 <on_reply+0x84>
 8017170:	4638      	mov	r0, r7
 8017172:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8017176:	4632      	mov	r2, r6
 8017178:	f107 0110 	add.w	r1, r7, #16
 801717c:	f7f9 fbf0 	bl	8010960 <ucdr_deserialize_array_uint8_t>
 8017180:	b930      	cbnz	r0, 8017190 <on_reply+0x60>
 8017182:	480f      	ldr	r0, [pc, #60]	@ (80171c0 <on_reply+0x90>)
 8017184:	4641      	mov	r1, r8
 8017186:	b014      	add	sp, #80	@ 0x50
 8017188:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801718c:	f000 b82a 	b.w	80171e4 <put_memory>
 8017190:	2200      	movs	r2, #0
 8017192:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 8017196:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801719a:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801719e:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 80171a2:	f000 fc0f 	bl	80179c4 <rmw_uros_epoch_nanos>
 80171a6:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 80171aa:	2304      	movs	r3, #4
 80171ac:	e942 0102 	strd	r0, r1, [r2, #-8]
 80171b0:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 80171b4:	b014      	add	sp, #80	@ 0x50
 80171b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80171ba:	bf00      	nop
 80171bc:	2000cf94 	.word	0x2000cf94
 80171c0:	200118a4 	.word	0x200118a4

080171c4 <get_memory>:
 80171c4:	4603      	mov	r3, r0
 80171c6:	6840      	ldr	r0, [r0, #4]
 80171c8:	b158      	cbz	r0, 80171e2 <get_memory+0x1e>
 80171ca:	6842      	ldr	r2, [r0, #4]
 80171cc:	605a      	str	r2, [r3, #4]
 80171ce:	b10a      	cbz	r2, 80171d4 <get_memory+0x10>
 80171d0:	2100      	movs	r1, #0
 80171d2:	6011      	str	r1, [r2, #0]
 80171d4:	681a      	ldr	r2, [r3, #0]
 80171d6:	6042      	str	r2, [r0, #4]
 80171d8:	b102      	cbz	r2, 80171dc <get_memory+0x18>
 80171da:	6010      	str	r0, [r2, #0]
 80171dc:	2200      	movs	r2, #0
 80171de:	6002      	str	r2, [r0, #0]
 80171e0:	6018      	str	r0, [r3, #0]
 80171e2:	4770      	bx	lr

080171e4 <put_memory>:
 80171e4:	680b      	ldr	r3, [r1, #0]
 80171e6:	b10b      	cbz	r3, 80171ec <put_memory+0x8>
 80171e8:	684a      	ldr	r2, [r1, #4]
 80171ea:	605a      	str	r2, [r3, #4]
 80171ec:	684a      	ldr	r2, [r1, #4]
 80171ee:	b102      	cbz	r2, 80171f2 <put_memory+0xe>
 80171f0:	6013      	str	r3, [r2, #0]
 80171f2:	6803      	ldr	r3, [r0, #0]
 80171f4:	428b      	cmp	r3, r1
 80171f6:	6843      	ldr	r3, [r0, #4]
 80171f8:	bf08      	it	eq
 80171fa:	6002      	streq	r2, [r0, #0]
 80171fc:	604b      	str	r3, [r1, #4]
 80171fe:	b103      	cbz	r3, 8017202 <put_memory+0x1e>
 8017200:	6019      	str	r1, [r3, #0]
 8017202:	2300      	movs	r3, #0
 8017204:	600b      	str	r3, [r1, #0]
 8017206:	6041      	str	r1, [r0, #4]
 8017208:	4770      	bx	lr
 801720a:	bf00      	nop

0801720c <rmw_destroy_client>:
 801720c:	b570      	push	{r4, r5, r6, lr}
 801720e:	b128      	cbz	r0, 801721c <rmw_destroy_client+0x10>
 8017210:	4604      	mov	r4, r0
 8017212:	6800      	ldr	r0, [r0, #0]
 8017214:	460d      	mov	r5, r1
 8017216:	f7f8 ff95 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 801721a:	b910      	cbnz	r0, 8017222 <rmw_destroy_client+0x16>
 801721c:	2401      	movs	r4, #1
 801721e:	4620      	mov	r0, r4
 8017220:	bd70      	pop	{r4, r5, r6, pc}
 8017222:	6863      	ldr	r3, [r4, #4]
 8017224:	2b00      	cmp	r3, #0
 8017226:	d0f9      	beq.n	801721c <rmw_destroy_client+0x10>
 8017228:	2d00      	cmp	r5, #0
 801722a:	d0f7      	beq.n	801721c <rmw_destroy_client+0x10>
 801722c:	6828      	ldr	r0, [r5, #0]
 801722e:	f7f8 ff89 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 8017232:	2800      	cmp	r0, #0
 8017234:	d0f2      	beq.n	801721c <rmw_destroy_client+0x10>
 8017236:	686e      	ldr	r6, [r5, #4]
 8017238:	2e00      	cmp	r6, #0
 801723a:	d0ef      	beq.n	801721c <rmw_destroy_client+0x10>
 801723c:	6864      	ldr	r4, [r4, #4]
 801723e:	6932      	ldr	r2, [r6, #16]
 8017240:	6920      	ldr	r0, [r4, #16]
 8017242:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017246:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801724a:	6819      	ldr	r1, [r3, #0]
 801724c:	f7fa f920 	bl	8011490 <uxr_buffer_cancel_data>
 8017250:	4602      	mov	r2, r0
 8017252:	6920      	ldr	r0, [r4, #16]
 8017254:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017258:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801725c:	f7f8 fef2 	bl	8010044 <run_xrce_session>
 8017260:	6920      	ldr	r0, [r4, #16]
 8017262:	6932      	ldr	r2, [r6, #16]
 8017264:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017268:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801726c:	6819      	ldr	r1, [r3, #0]
 801726e:	f7f9 fcdd 	bl	8010c2c <uxr_buffer_delete_entity>
 8017272:	4602      	mov	r2, r0
 8017274:	6920      	ldr	r0, [r4, #16]
 8017276:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801727a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801727e:	f7f8 fee1 	bl	8010044 <run_xrce_session>
 8017282:	2800      	cmp	r0, #0
 8017284:	4628      	mov	r0, r5
 8017286:	bf14      	ite	ne
 8017288:	2400      	movne	r4, #0
 801728a:	2402      	moveq	r4, #2
 801728c:	f7f8 fdc2 	bl	800fe14 <rmw_uxrce_fini_client_memory>
 8017290:	e7c5      	b.n	801721e <rmw_destroy_client+0x12>
 8017292:	bf00      	nop

08017294 <rmw_get_implementation_identifier>:
 8017294:	4b01      	ldr	r3, [pc, #4]	@ (801729c <rmw_get_implementation_identifier+0x8>)
 8017296:	6818      	ldr	r0, [r3, #0]
 8017298:	4770      	bx	lr
 801729a:	bf00      	nop
 801729c:	0801b840 	.word	0x0801b840

080172a0 <rmw_create_guard_condition>:
 80172a0:	b538      	push	{r3, r4, r5, lr}
 80172a2:	4605      	mov	r5, r0
 80172a4:	4807      	ldr	r0, [pc, #28]	@ (80172c4 <rmw_create_guard_condition+0x24>)
 80172a6:	f7ff ff8d 	bl	80171c4 <get_memory>
 80172aa:	b148      	cbz	r0, 80172c0 <rmw_create_guard_condition+0x20>
 80172ac:	6884      	ldr	r4, [r0, #8]
 80172ae:	2300      	movs	r3, #0
 80172b0:	7423      	strb	r3, [r4, #16]
 80172b2:	61e5      	str	r5, [r4, #28]
 80172b4:	f7ff ffee 	bl	8017294 <rmw_get_implementation_identifier>
 80172b8:	e9c4 0405 	strd	r0, r4, [r4, #20]
 80172bc:	f104 0014 	add.w	r0, r4, #20
 80172c0:	bd38      	pop	{r3, r4, r5, pc}
 80172c2:	bf00      	nop
 80172c4:	20011844 	.word	0x20011844

080172c8 <rmw_destroy_guard_condition>:
 80172c8:	b508      	push	{r3, lr}
 80172ca:	4b08      	ldr	r3, [pc, #32]	@ (80172ec <rmw_destroy_guard_condition+0x24>)
 80172cc:	6819      	ldr	r1, [r3, #0]
 80172ce:	b911      	cbnz	r1, 80172d6 <rmw_destroy_guard_condition+0xe>
 80172d0:	e00a      	b.n	80172e8 <rmw_destroy_guard_condition+0x20>
 80172d2:	6849      	ldr	r1, [r1, #4]
 80172d4:	b141      	cbz	r1, 80172e8 <rmw_destroy_guard_condition+0x20>
 80172d6:	688b      	ldr	r3, [r1, #8]
 80172d8:	3314      	adds	r3, #20
 80172da:	4298      	cmp	r0, r3
 80172dc:	d1f9      	bne.n	80172d2 <rmw_destroy_guard_condition+0xa>
 80172de:	4803      	ldr	r0, [pc, #12]	@ (80172ec <rmw_destroy_guard_condition+0x24>)
 80172e0:	f7ff ff80 	bl	80171e4 <put_memory>
 80172e4:	2000      	movs	r0, #0
 80172e6:	bd08      	pop	{r3, pc}
 80172e8:	2001      	movs	r0, #1
 80172ea:	bd08      	pop	{r3, pc}
 80172ec:	20011844 	.word	0x20011844

080172f0 <create_topic>:
 80172f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80172f4:	4605      	mov	r5, r0
 80172f6:	b084      	sub	sp, #16
 80172f8:	4822      	ldr	r0, [pc, #136]	@ (8017384 <create_topic+0x94>)
 80172fa:	460f      	mov	r7, r1
 80172fc:	4616      	mov	r6, r2
 80172fe:	f7ff ff61 	bl	80171c4 <get_memory>
 8017302:	4604      	mov	r4, r0
 8017304:	2800      	cmp	r0, #0
 8017306:	d039      	beq.n	801737c <create_topic+0x8c>
 8017308:	692b      	ldr	r3, [r5, #16]
 801730a:	6884      	ldr	r4, [r0, #8]
 801730c:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 801738c <create_topic+0x9c>
 8017310:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017314:	e9c4 6505 	strd	r6, r5, [r4, #20]
 8017318:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 801731c:	1c42      	adds	r2, r0, #1
 801731e:	2102      	movs	r1, #2
 8017320:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8017324:	f7f9 ff46 	bl	80111b4 <uxr_object_id>
 8017328:	223c      	movs	r2, #60	@ 0x3c
 801732a:	6120      	str	r0, [r4, #16]
 801732c:	4641      	mov	r1, r8
 801732e:	4638      	mov	r0, r7
 8017330:	f7f8 feee 	bl	8010110 <generate_topic_name>
 8017334:	b1f0      	cbz	r0, 8017374 <create_topic+0x84>
 8017336:	4f14      	ldr	r7, [pc, #80]	@ (8017388 <create_topic+0x98>)
 8017338:	4630      	mov	r0, r6
 801733a:	2264      	movs	r2, #100	@ 0x64
 801733c:	4639      	mov	r1, r7
 801733e:	f7f8 feb7 	bl	80100b0 <generate_type_name>
 8017342:	b1b8      	cbz	r0, 8017374 <create_topic+0x84>
 8017344:	6928      	ldr	r0, [r5, #16]
 8017346:	2306      	movs	r3, #6
 8017348:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 801734c:	f8cd 8000 	str.w	r8, [sp]
 8017350:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8017354:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017358:	6811      	ldr	r1, [r2, #0]
 801735a:	696b      	ldr	r3, [r5, #20]
 801735c:	6922      	ldr	r2, [r4, #16]
 801735e:	f7f9 fce3 	bl	8010d28 <uxr_buffer_create_topic_bin>
 8017362:	4602      	mov	r2, r0
 8017364:	6928      	ldr	r0, [r5, #16]
 8017366:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801736a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801736e:	f7f8 fe69 	bl	8010044 <run_xrce_session>
 8017372:	b918      	cbnz	r0, 801737c <create_topic+0x8c>
 8017374:	4620      	mov	r0, r4
 8017376:	f7f8 fd63 	bl	800fe40 <rmw_uxrce_fini_topic_memory>
 801737a:	2400      	movs	r4, #0
 801737c:	4620      	mov	r0, r4
 801737e:	b004      	add	sp, #16
 8017380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017384:	200118c4 	.word	0x200118c4
 8017388:	20011940 	.word	0x20011940
 801738c:	20011904 	.word	0x20011904

08017390 <destroy_topic>:
 8017390:	b538      	push	{r3, r4, r5, lr}
 8017392:	6985      	ldr	r5, [r0, #24]
 8017394:	b1d5      	cbz	r5, 80173cc <destroy_topic+0x3c>
 8017396:	4604      	mov	r4, r0
 8017398:	6928      	ldr	r0, [r5, #16]
 801739a:	6922      	ldr	r2, [r4, #16]
 801739c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80173a0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80173a4:	6819      	ldr	r1, [r3, #0]
 80173a6:	f7f9 fc41 	bl	8010c2c <uxr_buffer_delete_entity>
 80173aa:	4602      	mov	r2, r0
 80173ac:	6928      	ldr	r0, [r5, #16]
 80173ae:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80173b2:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80173b6:	f7f8 fe45 	bl	8010044 <run_xrce_session>
 80173ba:	2800      	cmp	r0, #0
 80173bc:	4620      	mov	r0, r4
 80173be:	bf14      	ite	ne
 80173c0:	2400      	movne	r4, #0
 80173c2:	2402      	moveq	r4, #2
 80173c4:	f7f8 fd3c 	bl	800fe40 <rmw_uxrce_fini_topic_memory>
 80173c8:	4620      	mov	r0, r4
 80173ca:	bd38      	pop	{r3, r4, r5, pc}
 80173cc:	2401      	movs	r4, #1
 80173ce:	4620      	mov	r0, r4
 80173d0:	bd38      	pop	{r3, r4, r5, pc}
 80173d2:	bf00      	nop

080173d4 <rmw_send_request>:
 80173d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80173d8:	4604      	mov	r4, r0
 80173da:	6800      	ldr	r0, [r0, #0]
 80173dc:	b08b      	sub	sp, #44	@ 0x2c
 80173de:	460e      	mov	r6, r1
 80173e0:	4615      	mov	r5, r2
 80173e2:	b128      	cbz	r0, 80173f0 <rmw_send_request+0x1c>
 80173e4:	4b21      	ldr	r3, [pc, #132]	@ (801746c <rmw_send_request+0x98>)
 80173e6:	6819      	ldr	r1, [r3, #0]
 80173e8:	f7e8 ff12 	bl	8000210 <strcmp>
 80173ec:	2800      	cmp	r0, #0
 80173ee:	d139      	bne.n	8017464 <rmw_send_request+0x90>
 80173f0:	6864      	ldr	r4, [r4, #4]
 80173f2:	6963      	ldr	r3, [r4, #20]
 80173f4:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 80173f8:	689b      	ldr	r3, [r3, #8]
 80173fa:	4798      	blx	r3
 80173fc:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8017400:	4630      	mov	r0, r6
 8017402:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017406:	4798      	blx	r3
 8017408:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801740c:	9000      	str	r0, [sp, #0]
 801740e:	6922      	ldr	r2, [r4, #16]
 8017410:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8017412:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8017416:	ab02      	add	r3, sp, #8
 8017418:	f7fc f8b6 	bl	8013588 <uxr_prepare_output_stream>
 801741c:	2700      	movs	r7, #0
 801741e:	6028      	str	r0, [r5, #0]
 8017420:	606f      	str	r7, [r5, #4]
 8017422:	b198      	cbz	r0, 801744c <rmw_send_request+0x78>
 8017424:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8017428:	a902      	add	r1, sp, #8
 801742a:	4630      	mov	r0, r6
 801742c:	4798      	blx	r3
 801742e:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8017432:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8017436:	2b01      	cmp	r3, #1
 8017438:	d00c      	beq.n	8017454 <rmw_send_request+0x80>
 801743a:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 801743c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017440:	f7fa fdfa 	bl	8012038 <uxr_run_session_until_confirm_delivery>
 8017444:	4638      	mov	r0, r7
 8017446:	b00b      	add	sp, #44	@ 0x2c
 8017448:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801744c:	2001      	movs	r0, #1
 801744e:	b00b      	add	sp, #44	@ 0x2c
 8017450:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017454:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017458:	f7fa fa2e 	bl	80118b8 <uxr_flash_output_streams>
 801745c:	4638      	mov	r0, r7
 801745e:	b00b      	add	sp, #44	@ 0x2c
 8017460:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017464:	200c      	movs	r0, #12
 8017466:	b00b      	add	sp, #44	@ 0x2c
 8017468:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801746c:	0801b840 	.word	0x0801b840

08017470 <rmw_take_request>:
 8017470:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017474:	4605      	mov	r5, r0
 8017476:	6800      	ldr	r0, [r0, #0]
 8017478:	b089      	sub	sp, #36	@ 0x24
 801747a:	460c      	mov	r4, r1
 801747c:	4690      	mov	r8, r2
 801747e:	461e      	mov	r6, r3
 8017480:	b128      	cbz	r0, 801748e <rmw_take_request+0x1e>
 8017482:	4b28      	ldr	r3, [pc, #160]	@ (8017524 <rmw_take_request+0xb4>)
 8017484:	6819      	ldr	r1, [r3, #0]
 8017486:	f7e8 fec3 	bl	8000210 <strcmp>
 801748a:	2800      	cmp	r0, #0
 801748c:	d146      	bne.n	801751c <rmw_take_request+0xac>
 801748e:	b10e      	cbz	r6, 8017494 <rmw_take_request+0x24>
 8017490:	2300      	movs	r3, #0
 8017492:	7033      	strb	r3, [r6, #0]
 8017494:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8017498:	f7f8 fd56 	bl	800ff48 <rmw_uxrce_clean_expired_static_input_buffer>
 801749c:	4648      	mov	r0, r9
 801749e:	f7f8 fd2b 	bl	800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80174a2:	4607      	mov	r7, r0
 80174a4:	b3b0      	cbz	r0, 8017514 <rmw_take_request+0xa4>
 80174a6:	6885      	ldr	r5, [r0, #8]
 80174a8:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 80174ac:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 80174b0:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80174b4:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 80174b8:	7423      	strb	r3, [r4, #16]
 80174ba:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 80174be:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 80174c2:	74e2      	strb	r2, [r4, #19]
 80174c4:	f8a4 3011 	strh.w	r3, [r4, #17]
 80174c8:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 80174cc:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 80174d0:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 80174d4:	61e1      	str	r1, [r4, #28]
 80174d6:	6162      	str	r2, [r4, #20]
 80174d8:	61a3      	str	r3, [r4, #24]
 80174da:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80174de:	689b      	ldr	r3, [r3, #8]
 80174e0:	4798      	blx	r3
 80174e2:	6844      	ldr	r4, [r0, #4]
 80174e4:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 80174e8:	f105 0110 	add.w	r1, r5, #16
 80174ec:	4668      	mov	r0, sp
 80174ee:	f7f4 fcf5 	bl	800bedc <ucdr_init_buffer>
 80174f2:	68e3      	ldr	r3, [r4, #12]
 80174f4:	4641      	mov	r1, r8
 80174f6:	4668      	mov	r0, sp
 80174f8:	4798      	blx	r3
 80174fa:	4639      	mov	r1, r7
 80174fc:	4604      	mov	r4, r0
 80174fe:	480a      	ldr	r0, [pc, #40]	@ (8017528 <rmw_take_request+0xb8>)
 8017500:	f7ff fe70 	bl	80171e4 <put_memory>
 8017504:	b106      	cbz	r6, 8017508 <rmw_take_request+0x98>
 8017506:	7034      	strb	r4, [r6, #0]
 8017508:	f084 0001 	eor.w	r0, r4, #1
 801750c:	b2c0      	uxtb	r0, r0
 801750e:	b009      	add	sp, #36	@ 0x24
 8017510:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017514:	2001      	movs	r0, #1
 8017516:	b009      	add	sp, #36	@ 0x24
 8017518:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801751c:	200c      	movs	r0, #12
 801751e:	b009      	add	sp, #36	@ 0x24
 8017520:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017524:	0801b840 	.word	0x0801b840
 8017528:	200118a4 	.word	0x200118a4

0801752c <rmw_send_response>:
 801752c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801752e:	4605      	mov	r5, r0
 8017530:	6800      	ldr	r0, [r0, #0]
 8017532:	b091      	sub	sp, #68	@ 0x44
 8017534:	460c      	mov	r4, r1
 8017536:	4616      	mov	r6, r2
 8017538:	b128      	cbz	r0, 8017546 <rmw_send_response+0x1a>
 801753a:	4b29      	ldr	r3, [pc, #164]	@ (80175e0 <rmw_send_response+0xb4>)
 801753c:	6819      	ldr	r1, [r3, #0]
 801753e:	f7e8 fe67 	bl	8000210 <strcmp>
 8017542:	2800      	cmp	r0, #0
 8017544:	d141      	bne.n	80175ca <rmw_send_response+0x9e>
 8017546:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 801754a:	9306      	str	r3, [sp, #24]
 801754c:	4623      	mov	r3, r4
 801754e:	9207      	str	r2, [sp, #28]
 8017550:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017554:	686d      	ldr	r5, [r5, #4]
 8017556:	789b      	ldrb	r3, [r3, #2]
 8017558:	68a1      	ldr	r1, [r4, #8]
 801755a:	f88d 2017 	strb.w	r2, [sp, #23]
 801755e:	f88d 3016 	strb.w	r3, [sp, #22]
 8017562:	68e2      	ldr	r2, [r4, #12]
 8017564:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8017568:	6860      	ldr	r0, [r4, #4]
 801756a:	f8ad 3014 	strh.w	r3, [sp, #20]
 801756e:	ab02      	add	r3, sp, #8
 8017570:	c307      	stmia	r3!, {r0, r1, r2}
 8017572:	696b      	ldr	r3, [r5, #20]
 8017574:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8017576:	68db      	ldr	r3, [r3, #12]
 8017578:	4798      	blx	r3
 801757a:	6844      	ldr	r4, [r0, #4]
 801757c:	4630      	mov	r0, r6
 801757e:	6923      	ldr	r3, [r4, #16]
 8017580:	4798      	blx	r3
 8017582:	f100 0318 	add.w	r3, r0, #24
 8017586:	6938      	ldr	r0, [r7, #16]
 8017588:	9300      	str	r3, [sp, #0]
 801758a:	692a      	ldr	r2, [r5, #16]
 801758c:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801758e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017592:	ab08      	add	r3, sp, #32
 8017594:	f7fb fff8 	bl	8013588 <uxr_prepare_output_stream>
 8017598:	b910      	cbnz	r0, 80175a0 <rmw_send_response+0x74>
 801759a:	2001      	movs	r0, #1
 801759c:	b011      	add	sp, #68	@ 0x44
 801759e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80175a0:	a902      	add	r1, sp, #8
 80175a2:	a808      	add	r0, sp, #32
 80175a4:	f7fd f93c 	bl	8014820 <uxr_serialize_SampleIdentity>
 80175a8:	68a3      	ldr	r3, [r4, #8]
 80175aa:	a908      	add	r1, sp, #32
 80175ac:	4630      	mov	r0, r6
 80175ae:	4798      	blx	r3
 80175b0:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 80175b4:	6938      	ldr	r0, [r7, #16]
 80175b6:	2b01      	cmp	r3, #1
 80175b8:	d00a      	beq.n	80175d0 <rmw_send_response+0xa4>
 80175ba:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 80175bc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80175c0:	f7fa fd3a 	bl	8012038 <uxr_run_session_until_confirm_delivery>
 80175c4:	2000      	movs	r0, #0
 80175c6:	b011      	add	sp, #68	@ 0x44
 80175c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80175ca:	200c      	movs	r0, #12
 80175cc:	b011      	add	sp, #68	@ 0x44
 80175ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80175d0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80175d4:	f7fa f970 	bl	80118b8 <uxr_flash_output_streams>
 80175d8:	2000      	movs	r0, #0
 80175da:	b011      	add	sp, #68	@ 0x44
 80175dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80175de:	bf00      	nop
 80175e0:	0801b840 	.word	0x0801b840

080175e4 <rmw_take_response>:
 80175e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80175e8:	4604      	mov	r4, r0
 80175ea:	6800      	ldr	r0, [r0, #0]
 80175ec:	b088      	sub	sp, #32
 80175ee:	4688      	mov	r8, r1
 80175f0:	4617      	mov	r7, r2
 80175f2:	461d      	mov	r5, r3
 80175f4:	b120      	cbz	r0, 8017600 <rmw_take_response+0x1c>
 80175f6:	4b1e      	ldr	r3, [pc, #120]	@ (8017670 <rmw_take_response+0x8c>)
 80175f8:	6819      	ldr	r1, [r3, #0]
 80175fa:	f7e8 fe09 	bl	8000210 <strcmp>
 80175fe:	bb78      	cbnz	r0, 8017660 <rmw_take_response+0x7c>
 8017600:	b10d      	cbz	r5, 8017606 <rmw_take_response+0x22>
 8017602:	2300      	movs	r3, #0
 8017604:	702b      	strb	r3, [r5, #0]
 8017606:	6864      	ldr	r4, [r4, #4]
 8017608:	f7f8 fc9e 	bl	800ff48 <rmw_uxrce_clean_expired_static_input_buffer>
 801760c:	4620      	mov	r0, r4
 801760e:	f7f8 fc73 	bl	800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017612:	4606      	mov	r6, r0
 8017614:	b340      	cbz	r0, 8017668 <rmw_take_response+0x84>
 8017616:	6963      	ldr	r3, [r4, #20]
 8017618:	6884      	ldr	r4, [r0, #8]
 801761a:	68db      	ldr	r3, [r3, #12]
 801761c:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8017620:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8017624:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8017628:	4798      	blx	r3
 801762a:	f8d0 8004 	ldr.w	r8, [r0, #4]
 801762e:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8017632:	f104 0110 	add.w	r1, r4, #16
 8017636:	4668      	mov	r0, sp
 8017638:	f7f4 fc50 	bl	800bedc <ucdr_init_buffer>
 801763c:	4639      	mov	r1, r7
 801763e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017642:	4668      	mov	r0, sp
 8017644:	4798      	blx	r3
 8017646:	4631      	mov	r1, r6
 8017648:	4604      	mov	r4, r0
 801764a:	480a      	ldr	r0, [pc, #40]	@ (8017674 <rmw_take_response+0x90>)
 801764c:	f7ff fdca 	bl	80171e4 <put_memory>
 8017650:	b105      	cbz	r5, 8017654 <rmw_take_response+0x70>
 8017652:	702c      	strb	r4, [r5, #0]
 8017654:	f084 0001 	eor.w	r0, r4, #1
 8017658:	b2c0      	uxtb	r0, r0
 801765a:	b008      	add	sp, #32
 801765c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017660:	200c      	movs	r0, #12
 8017662:	b008      	add	sp, #32
 8017664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017668:	2001      	movs	r0, #1
 801766a:	b008      	add	sp, #32
 801766c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017670:	0801b840 	.word	0x0801b840
 8017674:	200118a4 	.word	0x200118a4

08017678 <rmw_trigger_guard_condition>:
 8017678:	b160      	cbz	r0, 8017694 <rmw_trigger_guard_condition+0x1c>
 801767a:	b510      	push	{r4, lr}
 801767c:	4604      	mov	r4, r0
 801767e:	6800      	ldr	r0, [r0, #0]
 8017680:	f7f8 fd60 	bl	8010144 <is_uxrce_rmw_identifier_valid>
 8017684:	b908      	cbnz	r0, 801768a <rmw_trigger_guard_condition+0x12>
 8017686:	2001      	movs	r0, #1
 8017688:	bd10      	pop	{r4, pc}
 801768a:	6863      	ldr	r3, [r4, #4]
 801768c:	2201      	movs	r2, #1
 801768e:	741a      	strb	r2, [r3, #16]
 8017690:	2000      	movs	r0, #0
 8017692:	bd10      	pop	{r4, pc}
 8017694:	2001      	movs	r0, #1
 8017696:	4770      	bx	lr

08017698 <rmw_wait>:
 8017698:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801769c:	b089      	sub	sp, #36	@ 0x24
 801769e:	4605      	mov	r5, r0
 80176a0:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80176a2:	460e      	mov	r6, r1
 80176a4:	4698      	mov	r8, r3
 80176a6:	4691      	mov	r9, r2
 80176a8:	2a00      	cmp	r2, #0
 80176aa:	f000 810a 	beq.w	80178c2 <rmw_wait+0x22a>
 80176ae:	b16c      	cbz	r4, 80176cc <rmw_wait+0x34>
 80176b0:	4bae      	ldr	r3, [pc, #696]	@ (801796c <rmw_wait+0x2d4>)
 80176b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80176b4:	af04      	add	r7, sp, #16
 80176b6:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 80176ba:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80176be:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80176c2:	f7ff fb9d 	bl	8016e00 <rmw_time_equal>
 80176c6:	2800      	cmp	r0, #0
 80176c8:	f000 8127 	beq.w	801791a <rmw_wait+0x282>
 80176cc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80176d0:	f7f8 fc3a 	bl	800ff48 <rmw_uxrce_clean_expired_static_input_buffer>
 80176d4:	4ba6      	ldr	r3, [pc, #664]	@ (8017970 <rmw_wait+0x2d8>)
 80176d6:	681c      	ldr	r4, [r3, #0]
 80176d8:	b14c      	cbz	r4, 80176ee <rmw_wait+0x56>
 80176da:	4623      	mov	r3, r4
 80176dc:	2100      	movs	r1, #0
 80176de:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 80176e2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80176e6:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 80176ea:	2b00      	cmp	r3, #0
 80176ec:	d1f7      	bne.n	80176de <rmw_wait+0x46>
 80176ee:	f1b9 0f00 	cmp.w	r9, #0
 80176f2:	d011      	beq.n	8017718 <rmw_wait+0x80>
 80176f4:	f8d9 1000 	ldr.w	r1, [r9]
 80176f8:	b171      	cbz	r1, 8017718 <rmw_wait+0x80>
 80176fa:	f8d9 c004 	ldr.w	ip, [r9, #4]
 80176fe:	2300      	movs	r3, #0
 8017700:	2001      	movs	r0, #1
 8017702:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8017706:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8017708:	6912      	ldr	r2, [r2, #16]
 801770a:	3301      	adds	r3, #1
 801770c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8017710:	4299      	cmp	r1, r3
 8017712:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8017716:	d1f4      	bne.n	8017702 <rmw_wait+0x6a>
 8017718:	f1b8 0f00 	cmp.w	r8, #0
 801771c:	d011      	beq.n	8017742 <rmw_wait+0xaa>
 801771e:	f8d8 1000 	ldr.w	r1, [r8]
 8017722:	b171      	cbz	r1, 8017742 <rmw_wait+0xaa>
 8017724:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8017728:	2300      	movs	r3, #0
 801772a:	2001      	movs	r0, #1
 801772c:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8017730:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8017732:	6912      	ldr	r2, [r2, #16]
 8017734:	3301      	adds	r3, #1
 8017736:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801773a:	4299      	cmp	r1, r3
 801773c:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8017740:	d1f4      	bne.n	801772c <rmw_wait+0x94>
 8017742:	b185      	cbz	r5, 8017766 <rmw_wait+0xce>
 8017744:	6829      	ldr	r1, [r5, #0]
 8017746:	b171      	cbz	r1, 8017766 <rmw_wait+0xce>
 8017748:	f8d5 c004 	ldr.w	ip, [r5, #4]
 801774c:	2300      	movs	r3, #0
 801774e:	2001      	movs	r0, #1
 8017750:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8017754:	6a12      	ldr	r2, [r2, #32]
 8017756:	6912      	ldr	r2, [r2, #16]
 8017758:	3301      	adds	r3, #1
 801775a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801775e:	4299      	cmp	r1, r3
 8017760:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8017764:	d1f4      	bne.n	8017750 <rmw_wait+0xb8>
 8017766:	b34c      	cbz	r4, 80177bc <rmw_wait+0x124>
 8017768:	4622      	mov	r2, r4
 801776a:	2300      	movs	r3, #0
 801776c:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8017770:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8017774:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8017778:	440b      	add	r3, r1
 801777a:	b2db      	uxtb	r3, r3
 801777c:	2a00      	cmp	r2, #0
 801777e:	d1f5      	bne.n	801776c <rmw_wait+0xd4>
 8017780:	2b00      	cmp	r3, #0
 8017782:	f000 8084 	beq.w	801788e <rmw_wait+0x1f6>
 8017786:	1c7a      	adds	r2, r7, #1
 8017788:	d00d      	beq.n	80177a6 <rmw_wait+0x10e>
 801778a:	ee07 7a90 	vmov	s15, r7
 801778e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8017792:	ee07 3a90 	vmov	s15, r3
 8017796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801779a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801779e:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80177a2:	ee17 7a90 	vmov	r7, s15
 80177a6:	68a0      	ldr	r0, [r4, #8]
 80177a8:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 80177ac:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	f040 8090 	bne.w	80178d6 <rmw_wait+0x23e>
 80177b6:	6864      	ldr	r4, [r4, #4]
 80177b8:	2c00      	cmp	r4, #0
 80177ba:	d1f4      	bne.n	80177a6 <rmw_wait+0x10e>
 80177bc:	f1b9 0f00 	cmp.w	r9, #0
 80177c0:	f000 80bc 	beq.w	801793c <rmw_wait+0x2a4>
 80177c4:	f8d9 7000 	ldr.w	r7, [r9]
 80177c8:	2f00      	cmp	r7, #0
 80177ca:	f000 808e 	beq.w	80178ea <rmw_wait+0x252>
 80177ce:	2400      	movs	r4, #0
 80177d0:	4627      	mov	r7, r4
 80177d2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80177d6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80177da:	f7f8 fb8d 	bl	800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80177de:	2800      	cmp	r0, #0
 80177e0:	d05f      	beq.n	80178a2 <rmw_wait+0x20a>
 80177e2:	f8d9 3000 	ldr.w	r3, [r9]
 80177e6:	3401      	adds	r4, #1
 80177e8:	42a3      	cmp	r3, r4
 80177ea:	f04f 0701 	mov.w	r7, #1
 80177ee:	d8f0      	bhi.n	80177d2 <rmw_wait+0x13a>
 80177f0:	f1b8 0f00 	cmp.w	r8, #0
 80177f4:	d012      	beq.n	801781c <rmw_wait+0x184>
 80177f6:	f8d8 3000 	ldr.w	r3, [r8]
 80177fa:	b17b      	cbz	r3, 801781c <rmw_wait+0x184>
 80177fc:	2400      	movs	r4, #0
 80177fe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017802:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8017806:	f7f8 fb77 	bl	800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>
 801780a:	2800      	cmp	r0, #0
 801780c:	d051      	beq.n	80178b2 <rmw_wait+0x21a>
 801780e:	f8d8 3000 	ldr.w	r3, [r8]
 8017812:	3401      	adds	r4, #1
 8017814:	42a3      	cmp	r3, r4
 8017816:	f04f 0701 	mov.w	r7, #1
 801781a:	d8f0      	bhi.n	80177fe <rmw_wait+0x166>
 801781c:	b1dd      	cbz	r5, 8017856 <rmw_wait+0x1be>
 801781e:	682b      	ldr	r3, [r5, #0]
 8017820:	b1cb      	cbz	r3, 8017856 <rmw_wait+0x1be>
 8017822:	2400      	movs	r4, #0
 8017824:	686b      	ldr	r3, [r5, #4]
 8017826:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801782a:	f7f8 fb65 	bl	800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>
 801782e:	b158      	cbz	r0, 8017848 <rmw_wait+0x1b0>
 8017830:	682b      	ldr	r3, [r5, #0]
 8017832:	3401      	adds	r4, #1
 8017834:	42a3      	cmp	r3, r4
 8017836:	d969      	bls.n	801790c <rmw_wait+0x274>
 8017838:	686b      	ldr	r3, [r5, #4]
 801783a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801783e:	2701      	movs	r7, #1
 8017840:	f7f8 fb5a 	bl	800fef8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017844:	2800      	cmp	r0, #0
 8017846:	d1f3      	bne.n	8017830 <rmw_wait+0x198>
 8017848:	e9d5 3200 	ldrd	r3, r2, [r5]
 801784c:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8017850:	3401      	adds	r4, #1
 8017852:	42a3      	cmp	r3, r4
 8017854:	d8e6      	bhi.n	8017824 <rmw_wait+0x18c>
 8017856:	b1a6      	cbz	r6, 8017882 <rmw_wait+0x1ea>
 8017858:	6834      	ldr	r4, [r6, #0]
 801785a:	b194      	cbz	r4, 8017882 <rmw_wait+0x1ea>
 801785c:	2300      	movs	r3, #0
 801785e:	461d      	mov	r5, r3
 8017860:	e004      	b.n	801786c <rmw_wait+0x1d4>
 8017862:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8017866:	3301      	adds	r3, #1
 8017868:	42a3      	cmp	r3, r4
 801786a:	d00a      	beq.n	8017882 <rmw_wait+0x1ea>
 801786c:	6870      	ldr	r0, [r6, #4]
 801786e:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8017872:	7c0a      	ldrb	r2, [r1, #16]
 8017874:	2a00      	cmp	r2, #0
 8017876:	d0f4      	beq.n	8017862 <rmw_wait+0x1ca>
 8017878:	3301      	adds	r3, #1
 801787a:	42a3      	cmp	r3, r4
 801787c:	740d      	strb	r5, [r1, #16]
 801787e:	4617      	mov	r7, r2
 8017880:	d1f4      	bne.n	801786c <rmw_wait+0x1d4>
 8017882:	2f00      	cmp	r7, #0
 8017884:	d03e      	beq.n	8017904 <rmw_wait+0x26c>
 8017886:	2000      	movs	r0, #0
 8017888:	b009      	add	sp, #36	@ 0x24
 801788a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801788e:	68a0      	ldr	r0, [r4, #8]
 8017890:	2100      	movs	r1, #0
 8017892:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017896:	f7fa fb95 	bl	8011fc4 <uxr_run_session_timeout>
 801789a:	6864      	ldr	r4, [r4, #4]
 801789c:	2c00      	cmp	r4, #0
 801789e:	d1f6      	bne.n	801788e <rmw_wait+0x1f6>
 80178a0:	e78c      	b.n	80177bc <rmw_wait+0x124>
 80178a2:	e9d9 3200 	ldrd	r3, r2, [r9]
 80178a6:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80178aa:	3401      	adds	r4, #1
 80178ac:	42a3      	cmp	r3, r4
 80178ae:	d890      	bhi.n	80177d2 <rmw_wait+0x13a>
 80178b0:	e79e      	b.n	80177f0 <rmw_wait+0x158>
 80178b2:	e9d8 3200 	ldrd	r3, r2, [r8]
 80178b6:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80178ba:	3401      	adds	r4, #1
 80178bc:	429c      	cmp	r4, r3
 80178be:	d39e      	bcc.n	80177fe <rmw_wait+0x166>
 80178c0:	e7ac      	b.n	801781c <rmw_wait+0x184>
 80178c2:	2b00      	cmp	r3, #0
 80178c4:	f47f aef3 	bne.w	80176ae <rmw_wait+0x16>
 80178c8:	2800      	cmp	r0, #0
 80178ca:	f47f aef0 	bne.w	80176ae <rmw_wait+0x16>
 80178ce:	2900      	cmp	r1, #0
 80178d0:	f47f aeed 	bne.w	80176ae <rmw_wait+0x16>
 80178d4:	e7d7      	b.n	8017886 <rmw_wait+0x1ee>
 80178d6:	4639      	mov	r1, r7
 80178d8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80178dc:	f7fa fb8c 	bl	8011ff8 <uxr_run_session_until_data>
 80178e0:	6864      	ldr	r4, [r4, #4]
 80178e2:	2c00      	cmp	r4, #0
 80178e4:	f47f af5f 	bne.w	80177a6 <rmw_wait+0x10e>
 80178e8:	e768      	b.n	80177bc <rmw_wait+0x124>
 80178ea:	f1b8 0f00 	cmp.w	r8, #0
 80178ee:	d032      	beq.n	8017956 <rmw_wait+0x2be>
 80178f0:	f8d8 3000 	ldr.w	r3, [r8]
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	d181      	bne.n	80177fc <rmw_wait+0x164>
 80178f8:	461f      	mov	r7, r3
 80178fa:	2d00      	cmp	r5, #0
 80178fc:	d18f      	bne.n	801781e <rmw_wait+0x186>
 80178fe:	462f      	mov	r7, r5
 8017900:	2e00      	cmp	r6, #0
 8017902:	d1a9      	bne.n	8017858 <rmw_wait+0x1c0>
 8017904:	2002      	movs	r0, #2
 8017906:	b009      	add	sp, #36	@ 0x24
 8017908:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801790c:	2e00      	cmp	r6, #0
 801790e:	d0ba      	beq.n	8017886 <rmw_wait+0x1ee>
 8017910:	6834      	ldr	r4, [r6, #0]
 8017912:	2701      	movs	r7, #1
 8017914:	2c00      	cmp	r4, #0
 8017916:	d1a1      	bne.n	801785c <rmw_wait+0x1c4>
 8017918:	e7b5      	b.n	8017886 <rmw_wait+0x1ee>
 801791a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801791e:	f7ff fac3 	bl	8016ea8 <rmw_time_total_nsec>
 8017922:	2300      	movs	r3, #0
 8017924:	4a13      	ldr	r2, [pc, #76]	@ (8017974 <rmw_wait+0x2dc>)
 8017926:	f7e9 f949 	bl	8000bbc <__aeabi_uldivmod>
 801792a:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 801792e:	f171 0300 	sbcs.w	r3, r1, #0
 8017932:	4607      	mov	r7, r0
 8017934:	bfa8      	it	ge
 8017936:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 801793a:	e6c9      	b.n	80176d0 <rmw_wait+0x38>
 801793c:	f1b8 0f00 	cmp.w	r8, #0
 8017940:	d009      	beq.n	8017956 <rmw_wait+0x2be>
 8017942:	f8d8 3000 	ldr.w	r3, [r8]
 8017946:	464f      	mov	r7, r9
 8017948:	2b00      	cmp	r3, #0
 801794a:	f47f af57 	bne.w	80177fc <rmw_wait+0x164>
 801794e:	2d00      	cmp	r5, #0
 8017950:	f47f af65 	bne.w	801781e <rmw_wait+0x186>
 8017954:	e7d3      	b.n	80178fe <rmw_wait+0x266>
 8017956:	b17d      	cbz	r5, 8017978 <rmw_wait+0x2e0>
 8017958:	682b      	ldr	r3, [r5, #0]
 801795a:	4647      	mov	r7, r8
 801795c:	2b00      	cmp	r3, #0
 801795e:	f47f af60 	bne.w	8017822 <rmw_wait+0x18a>
 8017962:	2e00      	cmp	r6, #0
 8017964:	f47f af78 	bne.w	8017858 <rmw_wait+0x1c0>
 8017968:	e7cc      	b.n	8017904 <rmw_wait+0x26c>
 801796a:	bf00      	nop
 801796c:	0801a890 	.word	0x0801a890
 8017970:	20011894 	.word	0x20011894
 8017974:	000f4240 	.word	0x000f4240
 8017978:	2e00      	cmp	r6, #0
 801797a:	d0c3      	beq.n	8017904 <rmw_wait+0x26c>
 801797c:	6834      	ldr	r4, [r6, #0]
 801797e:	462f      	mov	r7, r5
 8017980:	2c00      	cmp	r4, #0
 8017982:	f47f af6b 	bne.w	801785c <rmw_wait+0x1c4>
 8017986:	e7bd      	b.n	8017904 <rmw_wait+0x26c>

08017988 <rmw_create_wait_set>:
 8017988:	b508      	push	{r3, lr}
 801798a:	4803      	ldr	r0, [pc, #12]	@ (8017998 <rmw_create_wait_set+0x10>)
 801798c:	f7ff fc1a 	bl	80171c4 <get_memory>
 8017990:	b108      	cbz	r0, 8017996 <rmw_create_wait_set+0xe>
 8017992:	6880      	ldr	r0, [r0, #8]
 8017994:	3010      	adds	r0, #16
 8017996:	bd08      	pop	{r3, pc}
 8017998:	200118d4 	.word	0x200118d4

0801799c <rmw_destroy_wait_set>:
 801799c:	b508      	push	{r3, lr}
 801799e:	4b08      	ldr	r3, [pc, #32]	@ (80179c0 <rmw_destroy_wait_set+0x24>)
 80179a0:	6819      	ldr	r1, [r3, #0]
 80179a2:	b911      	cbnz	r1, 80179aa <rmw_destroy_wait_set+0xe>
 80179a4:	e00a      	b.n	80179bc <rmw_destroy_wait_set+0x20>
 80179a6:	6849      	ldr	r1, [r1, #4]
 80179a8:	b141      	cbz	r1, 80179bc <rmw_destroy_wait_set+0x20>
 80179aa:	688b      	ldr	r3, [r1, #8]
 80179ac:	3310      	adds	r3, #16
 80179ae:	4298      	cmp	r0, r3
 80179b0:	d1f9      	bne.n	80179a6 <rmw_destroy_wait_set+0xa>
 80179b2:	4803      	ldr	r0, [pc, #12]	@ (80179c0 <rmw_destroy_wait_set+0x24>)
 80179b4:	f7ff fc16 	bl	80171e4 <put_memory>
 80179b8:	2000      	movs	r0, #0
 80179ba:	bd08      	pop	{r3, pc}
 80179bc:	2001      	movs	r0, #1
 80179be:	bd08      	pop	{r3, pc}
 80179c0:	200118d4 	.word	0x200118d4

080179c4 <rmw_uros_epoch_nanos>:
 80179c4:	4b05      	ldr	r3, [pc, #20]	@ (80179dc <rmw_uros_epoch_nanos+0x18>)
 80179c6:	681b      	ldr	r3, [r3, #0]
 80179c8:	b123      	cbz	r3, 80179d4 <rmw_uros_epoch_nanos+0x10>
 80179ca:	6898      	ldr	r0, [r3, #8]
 80179cc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80179d0:	f7f9 bf68 	b.w	80118a4 <uxr_epoch_nanos>
 80179d4:	2000      	movs	r0, #0
 80179d6:	2100      	movs	r1, #0
 80179d8:	4770      	bx	lr
 80179da:	bf00      	nop
 80179dc:	20011894 	.word	0x20011894

080179e0 <rosidl_runtime_c__String__init>:
 80179e0:	b510      	push	{r4, lr}
 80179e2:	4604      	mov	r4, r0
 80179e4:	b086      	sub	sp, #24
 80179e6:	b170      	cbz	r0, 8017a06 <rosidl_runtime_c__String__init+0x26>
 80179e8:	a801      	add	r0, sp, #4
 80179ea:	f7f6 fc77 	bl	800e2dc <rcutils_get_default_allocator>
 80179ee:	9b01      	ldr	r3, [sp, #4]
 80179f0:	9905      	ldr	r1, [sp, #20]
 80179f2:	2001      	movs	r0, #1
 80179f4:	4798      	blx	r3
 80179f6:	6020      	str	r0, [r4, #0]
 80179f8:	b128      	cbz	r0, 8017a06 <rosidl_runtime_c__String__init+0x26>
 80179fa:	2100      	movs	r1, #0
 80179fc:	2201      	movs	r2, #1
 80179fe:	7001      	strb	r1, [r0, #0]
 8017a00:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8017a04:	4610      	mov	r0, r2
 8017a06:	b006      	add	sp, #24
 8017a08:	bd10      	pop	{r4, pc}
 8017a0a:	bf00      	nop

08017a0c <rosidl_runtime_c__String__fini>:
 8017a0c:	b320      	cbz	r0, 8017a58 <rosidl_runtime_c__String__fini+0x4c>
 8017a0e:	b510      	push	{r4, lr}
 8017a10:	6803      	ldr	r3, [r0, #0]
 8017a12:	b086      	sub	sp, #24
 8017a14:	4604      	mov	r4, r0
 8017a16:	b173      	cbz	r3, 8017a36 <rosidl_runtime_c__String__fini+0x2a>
 8017a18:	6883      	ldr	r3, [r0, #8]
 8017a1a:	b1f3      	cbz	r3, 8017a5a <rosidl_runtime_c__String__fini+0x4e>
 8017a1c:	a801      	add	r0, sp, #4
 8017a1e:	f7f6 fc5d 	bl	800e2dc <rcutils_get_default_allocator>
 8017a22:	9b02      	ldr	r3, [sp, #8]
 8017a24:	9905      	ldr	r1, [sp, #20]
 8017a26:	6820      	ldr	r0, [r4, #0]
 8017a28:	4798      	blx	r3
 8017a2a:	2300      	movs	r3, #0
 8017a2c:	e9c4 3300 	strd	r3, r3, [r4]
 8017a30:	60a3      	str	r3, [r4, #8]
 8017a32:	b006      	add	sp, #24
 8017a34:	bd10      	pop	{r4, pc}
 8017a36:	6843      	ldr	r3, [r0, #4]
 8017a38:	b9db      	cbnz	r3, 8017a72 <rosidl_runtime_c__String__fini+0x66>
 8017a3a:	6883      	ldr	r3, [r0, #8]
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	d0f8      	beq.n	8017a32 <rosidl_runtime_c__String__fini+0x26>
 8017a40:	4b12      	ldr	r3, [pc, #72]	@ (8017a8c <rosidl_runtime_c__String__fini+0x80>)
 8017a42:	4813      	ldr	r0, [pc, #76]	@ (8017a90 <rosidl_runtime_c__String__fini+0x84>)
 8017a44:	681b      	ldr	r3, [r3, #0]
 8017a46:	2251      	movs	r2, #81	@ 0x51
 8017a48:	68db      	ldr	r3, [r3, #12]
 8017a4a:	2101      	movs	r1, #1
 8017a4c:	f001 fe1e 	bl	801968c <fwrite>
 8017a50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017a54:	f001 fada 	bl	801900c <exit>
 8017a58:	4770      	bx	lr
 8017a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8017a8c <rosidl_runtime_c__String__fini+0x80>)
 8017a5c:	480d      	ldr	r0, [pc, #52]	@ (8017a94 <rosidl_runtime_c__String__fini+0x88>)
 8017a5e:	681b      	ldr	r3, [r3, #0]
 8017a60:	224c      	movs	r2, #76	@ 0x4c
 8017a62:	68db      	ldr	r3, [r3, #12]
 8017a64:	2101      	movs	r1, #1
 8017a66:	f001 fe11 	bl	801968c <fwrite>
 8017a6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017a6e:	f001 facd 	bl	801900c <exit>
 8017a72:	4b06      	ldr	r3, [pc, #24]	@ (8017a8c <rosidl_runtime_c__String__fini+0x80>)
 8017a74:	4808      	ldr	r0, [pc, #32]	@ (8017a98 <rosidl_runtime_c__String__fini+0x8c>)
 8017a76:	681b      	ldr	r3, [r3, #0]
 8017a78:	224e      	movs	r2, #78	@ 0x4e
 8017a7a:	68db      	ldr	r3, [r3, #12]
 8017a7c:	2101      	movs	r1, #1
 8017a7e:	f001 fe05 	bl	801968c <fwrite>
 8017a82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017a86:	f001 fac1 	bl	801900c <exit>
 8017a8a:	bf00      	nop
 8017a8c:	20000924 	.word	0x20000924
 8017a90:	0801b110 	.word	0x0801b110
 8017a94:	0801b070 	.word	0x0801b070
 8017a98:	0801b0c0 	.word	0x0801b0c0

08017a9c <std_msgs__msg__Header__init>:
 8017a9c:	b570      	push	{r4, r5, r6, lr}
 8017a9e:	4605      	mov	r5, r0
 8017aa0:	b1a8      	cbz	r0, 8017ace <std_msgs__msg__Header__init+0x32>
 8017aa2:	f000 f831 	bl	8017b08 <builtin_interfaces__msg__Time__init>
 8017aa6:	4604      	mov	r4, r0
 8017aa8:	b140      	cbz	r0, 8017abc <std_msgs__msg__Header__init+0x20>
 8017aaa:	f105 0608 	add.w	r6, r5, #8
 8017aae:	4630      	mov	r0, r6
 8017ab0:	f7ff ff96 	bl	80179e0 <rosidl_runtime_c__String__init>
 8017ab4:	4604      	mov	r4, r0
 8017ab6:	b168      	cbz	r0, 8017ad4 <std_msgs__msg__Header__init+0x38>
 8017ab8:	4620      	mov	r0, r4
 8017aba:	bd70      	pop	{r4, r5, r6, pc}
 8017abc:	4628      	mov	r0, r5
 8017abe:	f000 f827 	bl	8017b10 <builtin_interfaces__msg__Time__fini>
 8017ac2:	f105 0008 	add.w	r0, r5, #8
 8017ac6:	f7ff ffa1 	bl	8017a0c <rosidl_runtime_c__String__fini>
 8017aca:	4620      	mov	r0, r4
 8017acc:	bd70      	pop	{r4, r5, r6, pc}
 8017ace:	4604      	mov	r4, r0
 8017ad0:	4620      	mov	r0, r4
 8017ad2:	bd70      	pop	{r4, r5, r6, pc}
 8017ad4:	4628      	mov	r0, r5
 8017ad6:	f000 f81b 	bl	8017b10 <builtin_interfaces__msg__Time__fini>
 8017ada:	4630      	mov	r0, r6
 8017adc:	f7ff ff96 	bl	8017a0c <rosidl_runtime_c__String__fini>
 8017ae0:	e7ea      	b.n	8017ab8 <std_msgs__msg__Header__init+0x1c>
 8017ae2:	bf00      	nop

08017ae4 <std_msgs__msg__Header__fini>:
 8017ae4:	b148      	cbz	r0, 8017afa <std_msgs__msg__Header__fini+0x16>
 8017ae6:	b510      	push	{r4, lr}
 8017ae8:	4604      	mov	r4, r0
 8017aea:	f000 f811 	bl	8017b10 <builtin_interfaces__msg__Time__fini>
 8017aee:	f104 0008 	add.w	r0, r4, #8
 8017af2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017af6:	f7ff bf89 	b.w	8017a0c <rosidl_runtime_c__String__fini>
 8017afa:	4770      	bx	lr

08017afc <std_msgs__msg__Int32__init>:
 8017afc:	3800      	subs	r0, #0
 8017afe:	bf18      	it	ne
 8017b00:	2001      	movne	r0, #1
 8017b02:	4770      	bx	lr

08017b04 <std_msgs__msg__Int32__fini>:
 8017b04:	4770      	bx	lr
 8017b06:	bf00      	nop

08017b08 <builtin_interfaces__msg__Time__init>:
 8017b08:	3800      	subs	r0, #0
 8017b0a:	bf18      	it	ne
 8017b0c:	2001      	movne	r0, #1
 8017b0e:	4770      	bx	lr

08017b10 <builtin_interfaces__msg__Time__fini>:
 8017b10:	4770      	bx	lr
 8017b12:	bf00      	nop

08017b14 <geometry_msgs__msg__PoseWithCovariance__init>:
 8017b14:	b538      	push	{r3, r4, r5, lr}
 8017b16:	4604      	mov	r4, r0
 8017b18:	b128      	cbz	r0, 8017b26 <geometry_msgs__msg__PoseWithCovariance__init+0x12>
 8017b1a:	f001 f96b 	bl	8018df4 <geometry_msgs__msg__Pose__init>
 8017b1e:	4605      	mov	r5, r0
 8017b20:	b120      	cbz	r0, 8017b2c <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 8017b22:	4628      	mov	r0, r5
 8017b24:	bd38      	pop	{r3, r4, r5, pc}
 8017b26:	4605      	mov	r5, r0
 8017b28:	4628      	mov	r0, r5
 8017b2a:	bd38      	pop	{r3, r4, r5, pc}
 8017b2c:	4620      	mov	r0, r4
 8017b2e:	f001 f985 	bl	8018e3c <geometry_msgs__msg__Pose__fini>
 8017b32:	4628      	mov	r0, r5
 8017b34:	bd38      	pop	{r3, r4, r5, pc}
 8017b36:	bf00      	nop

08017b38 <geometry_msgs__msg__PoseWithCovariance__fini>:
 8017b38:	b108      	cbz	r0, 8017b3e <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 8017b3a:	f001 b97f 	b.w	8018e3c <geometry_msgs__msg__Pose__fini>
 8017b3e:	4770      	bx	lr

08017b40 <geometry_msgs__msg__TwistWithCovariance__init>:
 8017b40:	b538      	push	{r3, r4, r5, lr}
 8017b42:	4604      	mov	r4, r0
 8017b44:	b128      	cbz	r0, 8017b52 <geometry_msgs__msg__TwistWithCovariance__init+0x12>
 8017b46:	f7f8 fcc5 	bl	80104d4 <geometry_msgs__msg__Twist__init>
 8017b4a:	4605      	mov	r5, r0
 8017b4c:	b120      	cbz	r0, 8017b58 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 8017b4e:	4628      	mov	r0, r5
 8017b50:	bd38      	pop	{r3, r4, r5, pc}
 8017b52:	4605      	mov	r5, r0
 8017b54:	4628      	mov	r0, r5
 8017b56:	bd38      	pop	{r3, r4, r5, pc}
 8017b58:	4620      	mov	r0, r4
 8017b5a:	f7f8 fcdf 	bl	801051c <geometry_msgs__msg__Twist__fini>
 8017b5e:	4628      	mov	r0, r5
 8017b60:	bd38      	pop	{r3, r4, r5, pc}
 8017b62:	bf00      	nop

08017b64 <geometry_msgs__msg__TwistWithCovariance__fini>:
 8017b64:	b108      	cbz	r0, 8017b6a <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 8017b66:	f7f8 bcd9 	b.w	801051c <geometry_msgs__msg__Twist__fini>
 8017b6a:	4770      	bx	lr

08017b6c <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 8017b6c:	f001 b942 	b.w	8018df4 <geometry_msgs__msg__Pose__init>

08017b70 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 8017b70:	f001 b964 	b.w	8018e3c <geometry_msgs__msg__Pose__fini>

08017b74 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8017b74:	b510      	push	{r4, lr}
 8017b76:	f001 f989 	bl	8018e8c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8017b7a:	4c07      	ldr	r4, [pc, #28]	@ (8017b98 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8017b7c:	60e0      	str	r0, [r4, #12]
 8017b7e:	f000 f815 	bl	8017bac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8017b82:	4b06      	ldr	r3, [pc, #24]	@ (8017b9c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8017b84:	64a0      	str	r0, [r4, #72]	@ 0x48
 8017b86:	681a      	ldr	r2, [r3, #0]
 8017b88:	b10a      	cbz	r2, 8017b8e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 8017b8a:	4804      	ldr	r0, [pc, #16]	@ (8017b9c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8017b8c:	bd10      	pop	{r4, pc}
 8017b8e:	4a04      	ldr	r2, [pc, #16]	@ (8017ba0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 8017b90:	4802      	ldr	r0, [pc, #8]	@ (8017b9c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8017b92:	6812      	ldr	r2, [r2, #0]
 8017b94:	601a      	str	r2, [r3, #0]
 8017b96:	bd10      	pop	{r4, pc}
 8017b98:	20000660 	.word	0x20000660
 8017b9c:	200006d8 	.word	0x200006d8
 8017ba0:	20000328 	.word	0x20000328

08017ba4 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8017ba4:	f001 b958 	b.w	8018e58 <geometry_msgs__msg__Quaternion__init>

08017ba8 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 8017ba8:	f001 b96a 	b.w	8018e80 <geometry_msgs__msg__Quaternion__fini>

08017bac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8017bac:	4b04      	ldr	r3, [pc, #16]	@ (8017bc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8017bae:	681a      	ldr	r2, [r3, #0]
 8017bb0:	b10a      	cbz	r2, 8017bb6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 8017bb2:	4803      	ldr	r0, [pc, #12]	@ (8017bc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8017bb4:	4770      	bx	lr
 8017bb6:	4a03      	ldr	r2, [pc, #12]	@ (8017bc4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 8017bb8:	4801      	ldr	r0, [pc, #4]	@ (8017bc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8017bba:	6812      	ldr	r2, [r2, #0]
 8017bbc:	601a      	str	r2, [r3, #0]
 8017bbe:	4770      	bx	lr
 8017bc0:	200007d4 	.word	0x200007d4
 8017bc4:	20000328 	.word	0x20000328

08017bc8 <get_serialized_size_geometry_msgs__msg__Pose>:
 8017bc8:	b570      	push	{r4, r5, r6, lr}
 8017bca:	4604      	mov	r4, r0
 8017bcc:	b148      	cbz	r0, 8017be2 <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 8017bce:	460d      	mov	r5, r1
 8017bd0:	f001 f96a 	bl	8018ea8 <get_serialized_size_geometry_msgs__msg__Point>
 8017bd4:	4606      	mov	r6, r0
 8017bd6:	1829      	adds	r1, r5, r0
 8017bd8:	f104 0018 	add.w	r0, r4, #24
 8017bdc:	f000 f868 	bl	8017cb0 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8017be0:	4430      	add	r0, r6
 8017be2:	bd70      	pop	{r4, r5, r6, pc}

08017be4 <_Pose__cdr_deserialize>:
 8017be4:	b570      	push	{r4, r5, r6, lr}
 8017be6:	460c      	mov	r4, r1
 8017be8:	b189      	cbz	r1, 8017c0e <_Pose__cdr_deserialize+0x2a>
 8017bea:	4605      	mov	r5, r0
 8017bec:	f001 f9e8 	bl	8018fc0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8017bf0:	6843      	ldr	r3, [r0, #4]
 8017bf2:	4621      	mov	r1, r4
 8017bf4:	68db      	ldr	r3, [r3, #12]
 8017bf6:	4628      	mov	r0, r5
 8017bf8:	4798      	blx	r3
 8017bfa:	f000 f90d 	bl	8017e18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8017bfe:	6843      	ldr	r3, [r0, #4]
 8017c00:	f104 0118 	add.w	r1, r4, #24
 8017c04:	4628      	mov	r0, r5
 8017c06:	68db      	ldr	r3, [r3, #12]
 8017c08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017c0c:	4718      	bx	r3
 8017c0e:	4608      	mov	r0, r1
 8017c10:	bd70      	pop	{r4, r5, r6, pc}
 8017c12:	bf00      	nop

08017c14 <_Pose__cdr_serialize>:
 8017c14:	b510      	push	{r4, lr}
 8017c16:	b082      	sub	sp, #8
 8017c18:	9101      	str	r1, [sp, #4]
 8017c1a:	b190      	cbz	r0, 8017c42 <_Pose__cdr_serialize+0x2e>
 8017c1c:	4604      	mov	r4, r0
 8017c1e:	f001 f9cf 	bl	8018fc0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8017c22:	6843      	ldr	r3, [r0, #4]
 8017c24:	9901      	ldr	r1, [sp, #4]
 8017c26:	689b      	ldr	r3, [r3, #8]
 8017c28:	4620      	mov	r0, r4
 8017c2a:	4798      	blx	r3
 8017c2c:	f000 f8f4 	bl	8017e18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8017c30:	6843      	ldr	r3, [r0, #4]
 8017c32:	9901      	ldr	r1, [sp, #4]
 8017c34:	689b      	ldr	r3, [r3, #8]
 8017c36:	f104 0018 	add.w	r0, r4, #24
 8017c3a:	b002      	add	sp, #8
 8017c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017c40:	4718      	bx	r3
 8017c42:	b002      	add	sp, #8
 8017c44:	bd10      	pop	{r4, pc}
 8017c46:	bf00      	nop

08017c48 <_Pose__get_serialized_size>:
 8017c48:	b538      	push	{r3, r4, r5, lr}
 8017c4a:	4604      	mov	r4, r0
 8017c4c:	b148      	cbz	r0, 8017c62 <_Pose__get_serialized_size+0x1a>
 8017c4e:	2100      	movs	r1, #0
 8017c50:	f001 f92a 	bl	8018ea8 <get_serialized_size_geometry_msgs__msg__Point>
 8017c54:	4605      	mov	r5, r0
 8017c56:	4601      	mov	r1, r0
 8017c58:	f104 0018 	add.w	r0, r4, #24
 8017c5c:	f000 f828 	bl	8017cb0 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8017c60:	4428      	add	r0, r5
 8017c62:	bd38      	pop	{r3, r4, r5, pc}

08017c64 <_Pose__max_serialized_size>:
 8017c64:	b510      	push	{r4, lr}
 8017c66:	b082      	sub	sp, #8
 8017c68:	2301      	movs	r3, #1
 8017c6a:	2100      	movs	r1, #0
 8017c6c:	f10d 0007 	add.w	r0, sp, #7
 8017c70:	f88d 3007 	strb.w	r3, [sp, #7]
 8017c74:	f001 f988 	bl	8018f88 <max_serialized_size_geometry_msgs__msg__Point>
 8017c78:	4604      	mov	r4, r0
 8017c7a:	4601      	mov	r1, r0
 8017c7c:	f10d 0007 	add.w	r0, sp, #7
 8017c80:	f000 f8a8 	bl	8017dd4 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8017c84:	4420      	add	r0, r4
 8017c86:	b002      	add	sp, #8
 8017c88:	bd10      	pop	{r4, pc}
 8017c8a:	bf00      	nop

08017c8c <max_serialized_size_geometry_msgs__msg__Pose>:
 8017c8c:	2301      	movs	r3, #1
 8017c8e:	b570      	push	{r4, r5, r6, lr}
 8017c90:	7003      	strb	r3, [r0, #0]
 8017c92:	4605      	mov	r5, r0
 8017c94:	460e      	mov	r6, r1
 8017c96:	f001 f977 	bl	8018f88 <max_serialized_size_geometry_msgs__msg__Point>
 8017c9a:	4604      	mov	r4, r0
 8017c9c:	1831      	adds	r1, r6, r0
 8017c9e:	4628      	mov	r0, r5
 8017ca0:	f000 f898 	bl	8017dd4 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8017ca4:	4420      	add	r0, r4
 8017ca6:	bd70      	pop	{r4, r5, r6, pc}

08017ca8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8017ca8:	4800      	ldr	r0, [pc, #0]	@ (8017cac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 8017caa:	4770      	bx	lr
 8017cac:	200007e0 	.word	0x200007e0

08017cb0 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 8017cb0:	b1f0      	cbz	r0, 8017cf0 <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 8017cb2:	b570      	push	{r4, r5, r6, lr}
 8017cb4:	460d      	mov	r5, r1
 8017cb6:	4628      	mov	r0, r5
 8017cb8:	2108      	movs	r1, #8
 8017cba:	f7f4 f913 	bl	800bee4 <ucdr_alignment>
 8017cbe:	f105 0308 	add.w	r3, r5, #8
 8017cc2:	181e      	adds	r6, r3, r0
 8017cc4:	2108      	movs	r1, #8
 8017cc6:	4630      	mov	r0, r6
 8017cc8:	f7f4 f90c 	bl	800bee4 <ucdr_alignment>
 8017ccc:	f100 0408 	add.w	r4, r0, #8
 8017cd0:	4434      	add	r4, r6
 8017cd2:	2108      	movs	r1, #8
 8017cd4:	4620      	mov	r0, r4
 8017cd6:	f7f4 f905 	bl	800bee4 <ucdr_alignment>
 8017cda:	3008      	adds	r0, #8
 8017cdc:	4404      	add	r4, r0
 8017cde:	2108      	movs	r1, #8
 8017ce0:	4620      	mov	r0, r4
 8017ce2:	f7f4 f8ff 	bl	800bee4 <ucdr_alignment>
 8017ce6:	f1c5 0508 	rsb	r5, r5, #8
 8017cea:	4428      	add	r0, r5
 8017cec:	4420      	add	r0, r4
 8017cee:	bd70      	pop	{r4, r5, r6, pc}
 8017cf0:	4770      	bx	lr
 8017cf2:	bf00      	nop

08017cf4 <_Quaternion__cdr_deserialize>:
 8017cf4:	b538      	push	{r3, r4, r5, lr}
 8017cf6:	460c      	mov	r4, r1
 8017cf8:	b199      	cbz	r1, 8017d22 <_Quaternion__cdr_deserialize+0x2e>
 8017cfa:	4605      	mov	r5, r0
 8017cfc:	f7f3 ff06 	bl	800bb0c <ucdr_deserialize_double>
 8017d00:	f104 0108 	add.w	r1, r4, #8
 8017d04:	4628      	mov	r0, r5
 8017d06:	f7f3 ff01 	bl	800bb0c <ucdr_deserialize_double>
 8017d0a:	f104 0110 	add.w	r1, r4, #16
 8017d0e:	4628      	mov	r0, r5
 8017d10:	f7f3 fefc 	bl	800bb0c <ucdr_deserialize_double>
 8017d14:	f104 0118 	add.w	r1, r4, #24
 8017d18:	4628      	mov	r0, r5
 8017d1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017d1e:	f7f3 bef5 	b.w	800bb0c <ucdr_deserialize_double>
 8017d22:	4608      	mov	r0, r1
 8017d24:	bd38      	pop	{r3, r4, r5, pc}
 8017d26:	bf00      	nop

08017d28 <_Quaternion__cdr_serialize>:
 8017d28:	b1c0      	cbz	r0, 8017d5c <_Quaternion__cdr_serialize+0x34>
 8017d2a:	b538      	push	{r3, r4, r5, lr}
 8017d2c:	ed90 0b00 	vldr	d0, [r0]
 8017d30:	460d      	mov	r5, r1
 8017d32:	4604      	mov	r4, r0
 8017d34:	4608      	mov	r0, r1
 8017d36:	f7f3 fd47 	bl	800b7c8 <ucdr_serialize_double>
 8017d3a:	ed94 0b02 	vldr	d0, [r4, #8]
 8017d3e:	4628      	mov	r0, r5
 8017d40:	f7f3 fd42 	bl	800b7c8 <ucdr_serialize_double>
 8017d44:	ed94 0b04 	vldr	d0, [r4, #16]
 8017d48:	4628      	mov	r0, r5
 8017d4a:	f7f3 fd3d 	bl	800b7c8 <ucdr_serialize_double>
 8017d4e:	ed94 0b06 	vldr	d0, [r4, #24]
 8017d52:	4628      	mov	r0, r5
 8017d54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017d58:	f7f3 bd36 	b.w	800b7c8 <ucdr_serialize_double>
 8017d5c:	4770      	bx	lr
 8017d5e:	bf00      	nop

08017d60 <_Quaternion__get_serialized_size>:
 8017d60:	b1d0      	cbz	r0, 8017d98 <_Quaternion__get_serialized_size+0x38>
 8017d62:	b538      	push	{r3, r4, r5, lr}
 8017d64:	2108      	movs	r1, #8
 8017d66:	2000      	movs	r0, #0
 8017d68:	f7f4 f8bc 	bl	800bee4 <ucdr_alignment>
 8017d6c:	f100 0508 	add.w	r5, r0, #8
 8017d70:	2108      	movs	r1, #8
 8017d72:	4628      	mov	r0, r5
 8017d74:	f7f4 f8b6 	bl	800bee4 <ucdr_alignment>
 8017d78:	f100 0408 	add.w	r4, r0, #8
 8017d7c:	442c      	add	r4, r5
 8017d7e:	2108      	movs	r1, #8
 8017d80:	4620      	mov	r0, r4
 8017d82:	f7f4 f8af 	bl	800bee4 <ucdr_alignment>
 8017d86:	3008      	adds	r0, #8
 8017d88:	4404      	add	r4, r0
 8017d8a:	2108      	movs	r1, #8
 8017d8c:	4620      	mov	r0, r4
 8017d8e:	f7f4 f8a9 	bl	800bee4 <ucdr_alignment>
 8017d92:	3008      	adds	r0, #8
 8017d94:	4420      	add	r0, r4
 8017d96:	bd38      	pop	{r3, r4, r5, pc}
 8017d98:	4770      	bx	lr
 8017d9a:	bf00      	nop

08017d9c <_Quaternion__max_serialized_size>:
 8017d9c:	b538      	push	{r3, r4, r5, lr}
 8017d9e:	2108      	movs	r1, #8
 8017da0:	2000      	movs	r0, #0
 8017da2:	f7f4 f89f 	bl	800bee4 <ucdr_alignment>
 8017da6:	f100 0508 	add.w	r5, r0, #8
 8017daa:	2108      	movs	r1, #8
 8017dac:	4628      	mov	r0, r5
 8017dae:	f7f4 f899 	bl	800bee4 <ucdr_alignment>
 8017db2:	f100 0408 	add.w	r4, r0, #8
 8017db6:	442c      	add	r4, r5
 8017db8:	2108      	movs	r1, #8
 8017dba:	4620      	mov	r0, r4
 8017dbc:	f7f4 f892 	bl	800bee4 <ucdr_alignment>
 8017dc0:	3008      	adds	r0, #8
 8017dc2:	4404      	add	r4, r0
 8017dc4:	2108      	movs	r1, #8
 8017dc6:	4620      	mov	r0, r4
 8017dc8:	f7f4 f88c 	bl	800bee4 <ucdr_alignment>
 8017dcc:	3008      	adds	r0, #8
 8017dce:	4420      	add	r0, r4
 8017dd0:	bd38      	pop	{r3, r4, r5, pc}
 8017dd2:	bf00      	nop

08017dd4 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 8017dd4:	b570      	push	{r4, r5, r6, lr}
 8017dd6:	2301      	movs	r3, #1
 8017dd8:	460c      	mov	r4, r1
 8017dda:	7003      	strb	r3, [r0, #0]
 8017ddc:	2108      	movs	r1, #8
 8017dde:	4620      	mov	r0, r4
 8017de0:	f7f4 f880 	bl	800bee4 <ucdr_alignment>
 8017de4:	f104 0508 	add.w	r5, r4, #8
 8017de8:	1946      	adds	r6, r0, r5
 8017dea:	2108      	movs	r1, #8
 8017dec:	4630      	mov	r0, r6
 8017dee:	f7f4 f879 	bl	800bee4 <ucdr_alignment>
 8017df2:	f100 0508 	add.w	r5, r0, #8
 8017df6:	4435      	add	r5, r6
 8017df8:	2108      	movs	r1, #8
 8017dfa:	4628      	mov	r0, r5
 8017dfc:	f7f4 f872 	bl	800bee4 <ucdr_alignment>
 8017e00:	3008      	adds	r0, #8
 8017e02:	4405      	add	r5, r0
 8017e04:	2108      	movs	r1, #8
 8017e06:	4628      	mov	r0, r5
 8017e08:	f7f4 f86c 	bl	800bee4 <ucdr_alignment>
 8017e0c:	f1c4 0408 	rsb	r4, r4, #8
 8017e10:	4420      	add	r0, r4
 8017e12:	4428      	add	r0, r5
 8017e14:	bd70      	pop	{r4, r5, r6, pc}
 8017e16:	bf00      	nop

08017e18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8017e18:	4800      	ldr	r0, [pc, #0]	@ (8017e1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 8017e1a:	4770      	bx	lr
 8017e1c:	20000808 	.word	0x20000808

08017e20 <ucdr_serialize_string>:
 8017e20:	b510      	push	{r4, lr}
 8017e22:	b082      	sub	sp, #8
 8017e24:	4604      	mov	r4, r0
 8017e26:	4608      	mov	r0, r1
 8017e28:	9101      	str	r1, [sp, #4]
 8017e2a:	f7e8 f9fb 	bl	8000224 <strlen>
 8017e2e:	9901      	ldr	r1, [sp, #4]
 8017e30:	1c42      	adds	r2, r0, #1
 8017e32:	4620      	mov	r0, r4
 8017e34:	b002      	add	sp, #8
 8017e36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017e3a:	f7f8 be9f 	b.w	8010b7c <ucdr_serialize_sequence_char>
 8017e3e:	bf00      	nop

08017e40 <ucdr_deserialize_string>:
 8017e40:	b500      	push	{lr}
 8017e42:	b083      	sub	sp, #12
 8017e44:	ab01      	add	r3, sp, #4
 8017e46:	f7f8 feab 	bl	8010ba0 <ucdr_deserialize_sequence_char>
 8017e4a:	b003      	add	sp, #12
 8017e4c:	f85d fb04 	ldr.w	pc, [sp], #4

08017e50 <uxr_init_input_best_effort_stream>:
 8017e50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017e54:	8003      	strh	r3, [r0, #0]
 8017e56:	4770      	bx	lr

08017e58 <uxr_reset_input_best_effort_stream>:
 8017e58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017e5c:	8003      	strh	r3, [r0, #0]
 8017e5e:	4770      	bx	lr

08017e60 <uxr_receive_best_effort_message>:
 8017e60:	b538      	push	{r3, r4, r5, lr}
 8017e62:	4604      	mov	r4, r0
 8017e64:	8800      	ldrh	r0, [r0, #0]
 8017e66:	460d      	mov	r5, r1
 8017e68:	f000 fd42 	bl	80188f0 <uxr_seq_num_cmp>
 8017e6c:	4603      	mov	r3, r0
 8017e6e:	2b00      	cmp	r3, #0
 8017e70:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8017e74:	bfb8      	it	lt
 8017e76:	8025      	strhlt	r5, [r4, #0]
 8017e78:	bd38      	pop	{r3, r4, r5, pc}
 8017e7a:	bf00      	nop

08017e7c <on_full_input_buffer>:
 8017e7c:	b570      	push	{r4, r5, r6, lr}
 8017e7e:	4605      	mov	r5, r0
 8017e80:	460c      	mov	r4, r1
 8017e82:	682b      	ldr	r3, [r5, #0]
 8017e84:	6809      	ldr	r1, [r1, #0]
 8017e86:	8920      	ldrh	r0, [r4, #8]
 8017e88:	6862      	ldr	r2, [r4, #4]
 8017e8a:	fbb2 f2f0 	udiv	r2, r2, r0
 8017e8e:	eba3 0c01 	sub.w	ip, r3, r1
 8017e92:	fbbc fcf2 	udiv	ip, ip, r2
 8017e96:	f10c 0c01 	add.w	ip, ip, #1
 8017e9a:	fa1f f38c 	uxth.w	r3, ip
 8017e9e:	fbb3 f6f0 	udiv	r6, r3, r0
 8017ea2:	fb00 3316 	mls	r3, r0, r6, r3
 8017ea6:	b29b      	uxth	r3, r3
 8017ea8:	fb02 f303 	mul.w	r3, r2, r3
 8017eac:	1d18      	adds	r0, r3, #4
 8017eae:	4408      	add	r0, r1
 8017eb0:	7d26      	ldrb	r6, [r4, #20]
 8017eb2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8017eb6:	b116      	cbz	r6, 8017ebe <on_full_input_buffer+0x42>
 8017eb8:	2600      	movs	r6, #0
 8017eba:	f840 6c04 	str.w	r6, [r0, #-4]
 8017ebe:	2a03      	cmp	r2, #3
 8017ec0:	d801      	bhi.n	8017ec6 <on_full_input_buffer+0x4a>
 8017ec2:	2001      	movs	r0, #1
 8017ec4:	bd70      	pop	{r4, r5, r6, pc}
 8017ec6:	3308      	adds	r3, #8
 8017ec8:	4419      	add	r1, r3
 8017eca:	4628      	mov	r0, r5
 8017ecc:	692b      	ldr	r3, [r5, #16]
 8017ece:	3a04      	subs	r2, #4
 8017ed0:	f7f3 fffc 	bl	800becc <ucdr_init_buffer_origin>
 8017ed4:	4628      	mov	r0, r5
 8017ed6:	4903      	ldr	r1, [pc, #12]	@ (8017ee4 <on_full_input_buffer+0x68>)
 8017ed8:	4622      	mov	r2, r4
 8017eda:	f7f3 ffd3 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 8017ede:	2000      	movs	r0, #0
 8017ee0:	bd70      	pop	{r4, r5, r6, pc}
 8017ee2:	bf00      	nop
 8017ee4:	08017e7d 	.word	0x08017e7d

08017ee8 <uxr_init_input_reliable_stream>:
 8017ee8:	b500      	push	{lr}
 8017eea:	e9c0 1200 	strd	r1, r2, [r0]
 8017eee:	f04f 0e00 	mov.w	lr, #0
 8017ef2:	9a01      	ldr	r2, [sp, #4]
 8017ef4:	8103      	strh	r3, [r0, #8]
 8017ef6:	6102      	str	r2, [r0, #16]
 8017ef8:	f880 e014 	strb.w	lr, [r0, #20]
 8017efc:	b1d3      	cbz	r3, 8017f34 <uxr_init_input_reliable_stream+0x4c>
 8017efe:	f8c1 e000 	str.w	lr, [r1]
 8017f02:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017f06:	f1bc 0f01 	cmp.w	ip, #1
 8017f0a:	d913      	bls.n	8017f34 <uxr_init_input_reliable_stream+0x4c>
 8017f0c:	2301      	movs	r3, #1
 8017f0e:	fbb3 f1fc 	udiv	r1, r3, ip
 8017f12:	fb0c 3111 	mls	r1, ip, r1, r3
 8017f16:	b289      	uxth	r1, r1
 8017f18:	6842      	ldr	r2, [r0, #4]
 8017f1a:	fbb2 f2fc 	udiv	r2, r2, ip
 8017f1e:	fb01 f202 	mul.w	r2, r1, r2
 8017f22:	6801      	ldr	r1, [r0, #0]
 8017f24:	f841 e002 	str.w	lr, [r1, r2]
 8017f28:	3301      	adds	r3, #1
 8017f2a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017f2e:	b29b      	uxth	r3, r3
 8017f30:	459c      	cmp	ip, r3
 8017f32:	d8ec      	bhi.n	8017f0e <uxr_init_input_reliable_stream+0x26>
 8017f34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017f38:	60c3      	str	r3, [r0, #12]
 8017f3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8017f3e:	bf00      	nop

08017f40 <uxr_reset_input_reliable_stream>:
 8017f40:	8901      	ldrh	r1, [r0, #8]
 8017f42:	b1e9      	cbz	r1, 8017f80 <uxr_reset_input_reliable_stream+0x40>
 8017f44:	f04f 0c00 	mov.w	ip, #0
 8017f48:	b500      	push	{lr}
 8017f4a:	4663      	mov	r3, ip
 8017f4c:	46e6      	mov	lr, ip
 8017f4e:	fbb3 f2f1 	udiv	r2, r3, r1
 8017f52:	fb01 3312 	mls	r3, r1, r2, r3
 8017f56:	b29b      	uxth	r3, r3
 8017f58:	6842      	ldr	r2, [r0, #4]
 8017f5a:	fbb2 f2f1 	udiv	r2, r2, r1
 8017f5e:	fb02 f303 	mul.w	r3, r2, r3
 8017f62:	6802      	ldr	r2, [r0, #0]
 8017f64:	f842 e003 	str.w	lr, [r2, r3]
 8017f68:	f10c 0c01 	add.w	ip, ip, #1
 8017f6c:	8901      	ldrh	r1, [r0, #8]
 8017f6e:	fa1f f38c 	uxth.w	r3, ip
 8017f72:	4299      	cmp	r1, r3
 8017f74:	d8eb      	bhi.n	8017f4e <uxr_reset_input_reliable_stream+0xe>
 8017f76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017f7a:	60c3      	str	r3, [r0, #12]
 8017f7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8017f80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017f84:	60c3      	str	r3, [r0, #12]
 8017f86:	4770      	bx	lr

08017f88 <uxr_receive_reliable_message>:
 8017f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017f8c:	4604      	mov	r4, r0
 8017f8e:	460d      	mov	r5, r1
 8017f90:	8901      	ldrh	r1, [r0, #8]
 8017f92:	8980      	ldrh	r0, [r0, #12]
 8017f94:	4690      	mov	r8, r2
 8017f96:	461f      	mov	r7, r3
 8017f98:	f000 fca2 	bl	80188e0 <uxr_seq_num_add>
 8017f9c:	4629      	mov	r1, r5
 8017f9e:	4606      	mov	r6, r0
 8017fa0:	89a0      	ldrh	r0, [r4, #12]
 8017fa2:	f000 fca5 	bl	80188f0 <uxr_seq_num_cmp>
 8017fa6:	2800      	cmp	r0, #0
 8017fa8:	db0a      	blt.n	8017fc0 <uxr_receive_reliable_message+0x38>
 8017faa:	2600      	movs	r6, #0
 8017fac:	89e0      	ldrh	r0, [r4, #14]
 8017fae:	4629      	mov	r1, r5
 8017fb0:	f000 fc9e 	bl	80188f0 <uxr_seq_num_cmp>
 8017fb4:	2800      	cmp	r0, #0
 8017fb6:	da00      	bge.n	8017fba <uxr_receive_reliable_message+0x32>
 8017fb8:	81e5      	strh	r5, [r4, #14]
 8017fba:	4630      	mov	r0, r6
 8017fbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017fc0:	4630      	mov	r0, r6
 8017fc2:	4629      	mov	r1, r5
 8017fc4:	f000 fc94 	bl	80188f0 <uxr_seq_num_cmp>
 8017fc8:	2800      	cmp	r0, #0
 8017fca:	dbee      	blt.n	8017faa <uxr_receive_reliable_message+0x22>
 8017fcc:	6923      	ldr	r3, [r4, #16]
 8017fce:	4640      	mov	r0, r8
 8017fd0:	4798      	blx	r3
 8017fd2:	2101      	movs	r1, #1
 8017fd4:	4681      	mov	r9, r0
 8017fd6:	89a0      	ldrh	r0, [r4, #12]
 8017fd8:	f000 fc82 	bl	80188e0 <uxr_seq_num_add>
 8017fdc:	f1b9 0f00 	cmp.w	r9, #0
 8017fe0:	d101      	bne.n	8017fe6 <uxr_receive_reliable_message+0x5e>
 8017fe2:	4285      	cmp	r5, r0
 8017fe4:	d047      	beq.n	8018076 <uxr_receive_reliable_message+0xee>
 8017fe6:	8922      	ldrh	r2, [r4, #8]
 8017fe8:	fbb5 f0f2 	udiv	r0, r5, r2
 8017fec:	fb02 5010 	mls	r0, r2, r0, r5
 8017ff0:	b280      	uxth	r0, r0
 8017ff2:	6863      	ldr	r3, [r4, #4]
 8017ff4:	fbb3 f3f2 	udiv	r3, r3, r2
 8017ff8:	fb00 f303 	mul.w	r3, r0, r3
 8017ffc:	6820      	ldr	r0, [r4, #0]
 8017ffe:	3304      	adds	r3, #4
 8018000:	4418      	add	r0, r3
 8018002:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8018006:	2b00      	cmp	r3, #0
 8018008:	d1cf      	bne.n	8017faa <uxr_receive_reliable_message+0x22>
 801800a:	4641      	mov	r1, r8
 801800c:	463a      	mov	r2, r7
 801800e:	f001 fd9a 	bl	8019b46 <memcpy>
 8018012:	8921      	ldrh	r1, [r4, #8]
 8018014:	fbb5 f2f1 	udiv	r2, r5, r1
 8018018:	fb01 5212 	mls	r2, r1, r2, r5
 801801c:	b292      	uxth	r2, r2
 801801e:	6863      	ldr	r3, [r4, #4]
 8018020:	fbb3 f3f1 	udiv	r3, r3, r1
 8018024:	fb02 f303 	mul.w	r3, r2, r3
 8018028:	6822      	ldr	r2, [r4, #0]
 801802a:	50d7      	str	r7, [r2, r3]
 801802c:	9a08      	ldr	r2, [sp, #32]
 801802e:	2301      	movs	r3, #1
 8018030:	7013      	strb	r3, [r2, #0]
 8018032:	f1b9 0f00 	cmp.w	r9, #0
 8018036:	d0b8      	beq.n	8017faa <uxr_receive_reliable_message+0x22>
 8018038:	89a6      	ldrh	r6, [r4, #12]
 801803a:	4630      	mov	r0, r6
 801803c:	2101      	movs	r1, #1
 801803e:	f000 fc4f 	bl	80188e0 <uxr_seq_num_add>
 8018042:	8922      	ldrh	r2, [r4, #8]
 8018044:	6863      	ldr	r3, [r4, #4]
 8018046:	fbb3 f3f2 	udiv	r3, r3, r2
 801804a:	4606      	mov	r6, r0
 801804c:	fbb0 f0f2 	udiv	r0, r0, r2
 8018050:	fb02 6010 	mls	r0, r2, r0, r6
 8018054:	b280      	uxth	r0, r0
 8018056:	fb00 f303 	mul.w	r3, r0, r3
 801805a:	6820      	ldr	r0, [r4, #0]
 801805c:	3304      	adds	r3, #4
 801805e:	4418      	add	r0, r3
 8018060:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8018064:	2b00      	cmp	r3, #0
 8018066:	d0a0      	beq.n	8017faa <uxr_receive_reliable_message+0x22>
 8018068:	6923      	ldr	r3, [r4, #16]
 801806a:	4798      	blx	r3
 801806c:	2802      	cmp	r0, #2
 801806e:	d008      	beq.n	8018082 <uxr_receive_reliable_message+0xfa>
 8018070:	2801      	cmp	r0, #1
 8018072:	d0e2      	beq.n	801803a <uxr_receive_reliable_message+0xb2>
 8018074:	e799      	b.n	8017faa <uxr_receive_reliable_message+0x22>
 8018076:	9b08      	ldr	r3, [sp, #32]
 8018078:	81a5      	strh	r5, [r4, #12]
 801807a:	2601      	movs	r6, #1
 801807c:	f883 9000 	strb.w	r9, [r3]
 8018080:	e794      	b.n	8017fac <uxr_receive_reliable_message+0x24>
 8018082:	2601      	movs	r6, #1
 8018084:	e792      	b.n	8017fac <uxr_receive_reliable_message+0x24>
 8018086:	bf00      	nop

08018088 <uxr_next_input_reliable_buffer_available>:
 8018088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801808c:	4604      	mov	r4, r0
 801808e:	460f      	mov	r7, r1
 8018090:	8980      	ldrh	r0, [r0, #12]
 8018092:	2101      	movs	r1, #1
 8018094:	4690      	mov	r8, r2
 8018096:	f000 fc23 	bl	80188e0 <uxr_seq_num_add>
 801809a:	8922      	ldrh	r2, [r4, #8]
 801809c:	fbb0 f6f2 	udiv	r6, r0, r2
 80180a0:	fb02 0616 	mls	r6, r2, r6, r0
 80180a4:	b2b6      	uxth	r6, r6
 80180a6:	6863      	ldr	r3, [r4, #4]
 80180a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80180ac:	fb06 f303 	mul.w	r3, r6, r3
 80180b0:	6826      	ldr	r6, [r4, #0]
 80180b2:	3304      	adds	r3, #4
 80180b4:	441e      	add	r6, r3
 80180b6:	f856 9c04 	ldr.w	r9, [r6, #-4]
 80180ba:	f1b9 0f00 	cmp.w	r9, #0
 80180be:	d023      	beq.n	8018108 <uxr_next_input_reliable_buffer_available+0x80>
 80180c0:	6923      	ldr	r3, [r4, #16]
 80180c2:	4605      	mov	r5, r0
 80180c4:	4630      	mov	r0, r6
 80180c6:	4798      	blx	r3
 80180c8:	4682      	mov	sl, r0
 80180ca:	b300      	cbz	r0, 801810e <uxr_next_input_reliable_buffer_available+0x86>
 80180cc:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 80180d0:	2101      	movs	r1, #1
 80180d2:	4650      	mov	r0, sl
 80180d4:	f000 fc04 	bl	80188e0 <uxr_seq_num_add>
 80180d8:	8921      	ldrh	r1, [r4, #8]
 80180da:	fbb0 f2f1 	udiv	r2, r0, r1
 80180de:	4682      	mov	sl, r0
 80180e0:	fb01 0212 	mls	r2, r1, r2, r0
 80180e4:	e9d4 0300 	ldrd	r0, r3, [r4]
 80180e8:	b292      	uxth	r2, r2
 80180ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80180ee:	fb02 f303 	mul.w	r3, r2, r3
 80180f2:	3304      	adds	r3, #4
 80180f4:	4418      	add	r0, r3
 80180f6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80180fa:	b12b      	cbz	r3, 8018108 <uxr_next_input_reliable_buffer_available+0x80>
 80180fc:	6923      	ldr	r3, [r4, #16]
 80180fe:	4798      	blx	r3
 8018100:	2802      	cmp	r0, #2
 8018102:	d01b      	beq.n	801813c <uxr_next_input_reliable_buffer_available+0xb4>
 8018104:	2801      	cmp	r0, #1
 8018106:	d0e3      	beq.n	80180d0 <uxr_next_input_reliable_buffer_available+0x48>
 8018108:	2000      	movs	r0, #0
 801810a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801810e:	464a      	mov	r2, r9
 8018110:	4631      	mov	r1, r6
 8018112:	4638      	mov	r0, r7
 8018114:	f7f3 fee2 	bl	800bedc <ucdr_init_buffer>
 8018118:	8921      	ldrh	r1, [r4, #8]
 801811a:	fbb5 f2f1 	udiv	r2, r5, r1
 801811e:	fb01 5212 	mls	r2, r1, r2, r5
 8018122:	b292      	uxth	r2, r2
 8018124:	6863      	ldr	r3, [r4, #4]
 8018126:	fbb3 f3f1 	udiv	r3, r3, r1
 801812a:	fb02 f303 	mul.w	r3, r2, r3
 801812e:	6822      	ldr	r2, [r4, #0]
 8018130:	f842 a003 	str.w	sl, [r2, r3]
 8018134:	2001      	movs	r0, #1
 8018136:	81a5      	strh	r5, [r4, #12]
 8018138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801813c:	8920      	ldrh	r0, [r4, #8]
 801813e:	fbb5 f3f0 	udiv	r3, r5, r0
 8018142:	fb00 5513 	mls	r5, r0, r3, r5
 8018146:	b2ad      	uxth	r5, r5
 8018148:	6863      	ldr	r3, [r4, #4]
 801814a:	fbb3 f3f0 	udiv	r3, r3, r0
 801814e:	fb03 f505 	mul.w	r5, r3, r5
 8018152:	6823      	ldr	r3, [r4, #0]
 8018154:	2000      	movs	r0, #0
 8018156:	5158      	str	r0, [r3, r5]
 8018158:	eb06 0108 	add.w	r1, r6, r8
 801815c:	eba9 0208 	sub.w	r2, r9, r8
 8018160:	4638      	mov	r0, r7
 8018162:	f7f3 febb 	bl	800bedc <ucdr_init_buffer>
 8018166:	4638      	mov	r0, r7
 8018168:	4903      	ldr	r1, [pc, #12]	@ (8018178 <uxr_next_input_reliable_buffer_available+0xf0>)
 801816a:	4622      	mov	r2, r4
 801816c:	f7f3 fe8a 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 8018170:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8018174:	2001      	movs	r0, #1
 8018176:	e7c8      	b.n	801810a <uxr_next_input_reliable_buffer_available+0x82>
 8018178:	08017e7d 	.word	0x08017e7d

0801817c <uxr_process_heartbeat>:
 801817c:	b538      	push	{r3, r4, r5, lr}
 801817e:	4611      	mov	r1, r2
 8018180:	4604      	mov	r4, r0
 8018182:	89c0      	ldrh	r0, [r0, #14]
 8018184:	4615      	mov	r5, r2
 8018186:	f000 fbb3 	bl	80188f0 <uxr_seq_num_cmp>
 801818a:	2800      	cmp	r0, #0
 801818c:	bfb8      	it	lt
 801818e:	81e5      	strhlt	r5, [r4, #14]
 8018190:	bd38      	pop	{r3, r4, r5, pc}
 8018192:	bf00      	nop

08018194 <uxr_compute_acknack>:
 8018194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018198:	8903      	ldrh	r3, [r0, #8]
 801819a:	8985      	ldrh	r5, [r0, #12]
 801819c:	4604      	mov	r4, r0
 801819e:	460e      	mov	r6, r1
 80181a0:	b1d3      	cbz	r3, 80181d8 <uxr_compute_acknack+0x44>
 80181a2:	4628      	mov	r0, r5
 80181a4:	2701      	movs	r7, #1
 80181a6:	e003      	b.n	80181b0 <uxr_compute_acknack+0x1c>
 80181a8:	4567      	cmp	r7, ip
 80181aa:	d215      	bcs.n	80181d8 <uxr_compute_acknack+0x44>
 80181ac:	89a0      	ldrh	r0, [r4, #12]
 80181ae:	3701      	adds	r7, #1
 80181b0:	b2b9      	uxth	r1, r7
 80181b2:	f000 fb95 	bl	80188e0 <uxr_seq_num_add>
 80181b6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80181ba:	fbb0 f3fc 	udiv	r3, r0, ip
 80181be:	fb0c 0313 	mls	r3, ip, r3, r0
 80181c2:	b29a      	uxth	r2, r3
 80181c4:	e9d4 1300 	ldrd	r1, r3, [r4]
 80181c8:	fbb3 f3fc 	udiv	r3, r3, ip
 80181cc:	fb02 f303 	mul.w	r3, r2, r3
 80181d0:	58cb      	ldr	r3, [r1, r3]
 80181d2:	2b00      	cmp	r3, #0
 80181d4:	d1e8      	bne.n	80181a8 <uxr_compute_acknack+0x14>
 80181d6:	4605      	mov	r5, r0
 80181d8:	8035      	strh	r5, [r6, #0]
 80181da:	2101      	movs	r1, #1
 80181dc:	4628      	mov	r0, r5
 80181de:	89e7      	ldrh	r7, [r4, #14]
 80181e0:	f000 fb82 	bl	80188e8 <uxr_seq_num_sub>
 80181e4:	4601      	mov	r1, r0
 80181e6:	4638      	mov	r0, r7
 80181e8:	f000 fb7e 	bl	80188e8 <uxr_seq_num_sub>
 80181ec:	4605      	mov	r5, r0
 80181ee:	b318      	cbz	r0, 8018238 <uxr_compute_acknack+0xa4>
 80181f0:	f04f 0900 	mov.w	r9, #0
 80181f4:	464f      	mov	r7, r9
 80181f6:	f04f 0801 	mov.w	r8, #1
 80181fa:	fa1f f189 	uxth.w	r1, r9
 80181fe:	8830      	ldrh	r0, [r6, #0]
 8018200:	f000 fb6e 	bl	80188e0 <uxr_seq_num_add>
 8018204:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018208:	fbb0 f3fc 	udiv	r3, r0, ip
 801820c:	e9d4 1200 	ldrd	r1, r2, [r4]
 8018210:	fb03 001c 	mls	r0, r3, ip, r0
 8018214:	b283      	uxth	r3, r0
 8018216:	fbb2 f2fc 	udiv	r2, r2, ip
 801821a:	fb02 f303 	mul.w	r3, r2, r3
 801821e:	fa08 f209 	lsl.w	r2, r8, r9
 8018222:	58cb      	ldr	r3, [r1, r3]
 8018224:	f109 0901 	add.w	r9, r9, #1
 8018228:	b90b      	cbnz	r3, 801822e <uxr_compute_acknack+0x9a>
 801822a:	4317      	orrs	r7, r2
 801822c:	b2bf      	uxth	r7, r7
 801822e:	454d      	cmp	r5, r9
 8018230:	d1e3      	bne.n	80181fa <uxr_compute_acknack+0x66>
 8018232:	4638      	mov	r0, r7
 8018234:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018238:	4607      	mov	r7, r0
 801823a:	4638      	mov	r0, r7
 801823c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08018240 <uxr_init_output_best_effort_stream>:
 8018240:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8018244:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8018248:	6001      	str	r1, [r0, #0]
 801824a:	7303      	strb	r3, [r0, #12]
 801824c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8018250:	4770      	bx	lr
 8018252:	bf00      	nop

08018254 <uxr_reset_output_best_effort_stream>:
 8018254:	7b02      	ldrb	r2, [r0, #12]
 8018256:	6042      	str	r2, [r0, #4]
 8018258:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801825c:	81c3      	strh	r3, [r0, #14]
 801825e:	4770      	bx	lr

08018260 <uxr_prepare_best_effort_buffer_to_write>:
 8018260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018262:	4604      	mov	r4, r0
 8018264:	b083      	sub	sp, #12
 8018266:	6840      	ldr	r0, [r0, #4]
 8018268:	460d      	mov	r5, r1
 801826a:	4616      	mov	r6, r2
 801826c:	f7fb f8cc 	bl	8013408 <uxr_submessage_padding>
 8018270:	6863      	ldr	r3, [r4, #4]
 8018272:	4418      	add	r0, r3
 8018274:	68a3      	ldr	r3, [r4, #8]
 8018276:	1942      	adds	r2, r0, r5
 8018278:	4293      	cmp	r3, r2
 801827a:	bf2c      	ite	cs
 801827c:	2701      	movcs	r7, #1
 801827e:	2700      	movcc	r7, #0
 8018280:	d202      	bcs.n	8018288 <uxr_prepare_best_effort_buffer_to_write+0x28>
 8018282:	4638      	mov	r0, r7
 8018284:	b003      	add	sp, #12
 8018286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018288:	9000      	str	r0, [sp, #0]
 801828a:	6821      	ldr	r1, [r4, #0]
 801828c:	4630      	mov	r0, r6
 801828e:	2300      	movs	r3, #0
 8018290:	f7f3 fe12 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 8018294:	6861      	ldr	r1, [r4, #4]
 8018296:	4638      	mov	r0, r7
 8018298:	4429      	add	r1, r5
 801829a:	6061      	str	r1, [r4, #4]
 801829c:	b003      	add	sp, #12
 801829e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080182a0 <uxr_prepare_best_effort_buffer_to_send>:
 80182a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80182a4:	4604      	mov	r4, r0
 80182a6:	461d      	mov	r5, r3
 80182a8:	6840      	ldr	r0, [r0, #4]
 80182aa:	7b23      	ldrb	r3, [r4, #12]
 80182ac:	4298      	cmp	r0, r3
 80182ae:	bf8c      	ite	hi
 80182b0:	2601      	movhi	r6, #1
 80182b2:	2600      	movls	r6, #0
 80182b4:	d802      	bhi.n	80182bc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 80182b6:	4630      	mov	r0, r6
 80182b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80182bc:	4688      	mov	r8, r1
 80182be:	89e0      	ldrh	r0, [r4, #14]
 80182c0:	2101      	movs	r1, #1
 80182c2:	4617      	mov	r7, r2
 80182c4:	f000 fb0c 	bl	80188e0 <uxr_seq_num_add>
 80182c8:	6823      	ldr	r3, [r4, #0]
 80182ca:	81e0      	strh	r0, [r4, #14]
 80182cc:	8028      	strh	r0, [r5, #0]
 80182ce:	f8c8 3000 	str.w	r3, [r8]
 80182d2:	6863      	ldr	r3, [r4, #4]
 80182d4:	603b      	str	r3, [r7, #0]
 80182d6:	7b23      	ldrb	r3, [r4, #12]
 80182d8:	6063      	str	r3, [r4, #4]
 80182da:	4630      	mov	r0, r6
 80182dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080182e0 <on_full_output_buffer>:
 80182e0:	b538      	push	{r3, r4, r5, lr}
 80182e2:	6802      	ldr	r2, [r0, #0]
 80182e4:	460c      	mov	r4, r1
 80182e6:	6809      	ldr	r1, [r1, #0]
 80182e8:	8923      	ldrh	r3, [r4, #8]
 80182ea:	eba2 0c01 	sub.w	ip, r2, r1
 80182ee:	6862      	ldr	r2, [r4, #4]
 80182f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80182f4:	fbbc fcf2 	udiv	ip, ip, r2
 80182f8:	f10c 0c01 	add.w	ip, ip, #1
 80182fc:	fa1f fc8c 	uxth.w	ip, ip
 8018300:	fbbc fef3 	udiv	lr, ip, r3
 8018304:	fb03 c31e 	mls	r3, r3, lr, ip
 8018308:	b29b      	uxth	r3, r3
 801830a:	fb02 f303 	mul.w	r3, r2, r3
 801830e:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8018312:	58ca      	ldr	r2, [r1, r3]
 8018314:	4463      	add	r3, ip
 8018316:	eba2 020c 	sub.w	r2, r2, ip
 801831a:	3308      	adds	r3, #8
 801831c:	4605      	mov	r5, r0
 801831e:	4419      	add	r1, r3
 8018320:	3a04      	subs	r2, #4
 8018322:	6903      	ldr	r3, [r0, #16]
 8018324:	f7f3 fdd2 	bl	800becc <ucdr_init_buffer_origin>
 8018328:	4628      	mov	r0, r5
 801832a:	4903      	ldr	r1, [pc, #12]	@ (8018338 <on_full_output_buffer+0x58>)
 801832c:	4622      	mov	r2, r4
 801832e:	f7f3 fda9 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 8018332:	2000      	movs	r0, #0
 8018334:	bd38      	pop	{r3, r4, r5, pc}
 8018336:	bf00      	nop
 8018338:	080182e1 	.word	0x080182e1

0801833c <uxr_init_output_reliable_stream>:
 801833c:	b410      	push	{r4}
 801833e:	f89d c004 	ldrb.w	ip, [sp, #4]
 8018342:	8103      	strh	r3, [r0, #8]
 8018344:	e9c0 1200 	strd	r1, r2, [r0]
 8018348:	f880 c00c 	strb.w	ip, [r0, #12]
 801834c:	b1d3      	cbz	r3, 8018384 <uxr_init_output_reliable_stream+0x48>
 801834e:	f8c1 c000 	str.w	ip, [r1]
 8018352:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8018356:	f1bc 0f01 	cmp.w	ip, #1
 801835a:	d913      	bls.n	8018384 <uxr_init_output_reliable_stream+0x48>
 801835c:	2301      	movs	r3, #1
 801835e:	fbb3 f1fc 	udiv	r1, r3, ip
 8018362:	fb0c 3111 	mls	r1, ip, r1, r3
 8018366:	b289      	uxth	r1, r1
 8018368:	6842      	ldr	r2, [r0, #4]
 801836a:	6804      	ldr	r4, [r0, #0]
 801836c:	fbb2 f2fc 	udiv	r2, r2, ip
 8018370:	fb01 f202 	mul.w	r2, r1, r2
 8018374:	7b01      	ldrb	r1, [r0, #12]
 8018376:	50a1      	str	r1, [r4, r2]
 8018378:	3301      	adds	r3, #1
 801837a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801837e:	b29b      	uxth	r3, r3
 8018380:	459c      	cmp	ip, r3
 8018382:	d8ec      	bhi.n	801835e <uxr_init_output_reliable_stream+0x22>
 8018384:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018388:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801838c:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8018390:	4905      	ldr	r1, [pc, #20]	@ (80183a8 <uxr_init_output_reliable_stream+0x6c>)
 8018392:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018396:	f8c0 100e 	str.w	r1, [r0, #14]
 801839a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801839e:	2300      	movs	r3, #0
 80183a0:	8242      	strh	r2, [r0, #18]
 80183a2:	8403      	strh	r3, [r0, #32]
 80183a4:	4770      	bx	lr
 80183a6:	bf00      	nop
 80183a8:	ffff0000 	.word	0xffff0000

080183ac <uxr_reset_output_reliable_stream>:
 80183ac:	8901      	ldrh	r1, [r0, #8]
 80183ae:	b1b1      	cbz	r1, 80183de <uxr_reset_output_reliable_stream+0x32>
 80183b0:	f04f 0c00 	mov.w	ip, #0
 80183b4:	4663      	mov	r3, ip
 80183b6:	fbb3 f2f1 	udiv	r2, r3, r1
 80183ba:	fb01 3312 	mls	r3, r1, r2, r3
 80183be:	b29b      	uxth	r3, r3
 80183c0:	6842      	ldr	r2, [r0, #4]
 80183c2:	fbb2 f2f1 	udiv	r2, r2, r1
 80183c6:	6801      	ldr	r1, [r0, #0]
 80183c8:	fb02 f303 	mul.w	r3, r2, r3
 80183cc:	7b02      	ldrb	r2, [r0, #12]
 80183ce:	50ca      	str	r2, [r1, r3]
 80183d0:	f10c 0c01 	add.w	ip, ip, #1
 80183d4:	8901      	ldrh	r1, [r0, #8]
 80183d6:	fa1f f38c 	uxth.w	r3, ip
 80183da:	4299      	cmp	r1, r3
 80183dc:	d8eb      	bhi.n	80183b6 <uxr_reset_output_reliable_stream+0xa>
 80183de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80183e2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80183e6:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80183ea:	4904      	ldr	r1, [pc, #16]	@ (80183fc <uxr_reset_output_reliable_stream+0x50>)
 80183ec:	f8c0 100e 	str.w	r1, [r0, #14]
 80183f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80183f4:	2300      	movs	r3, #0
 80183f6:	8242      	strh	r2, [r0, #18]
 80183f8:	8403      	strh	r3, [r0, #32]
 80183fa:	4770      	bx	lr
 80183fc:	ffff0000 	.word	0xffff0000

08018400 <uxr_prepare_reliable_buffer_to_write>:
 8018400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018404:	4604      	mov	r4, r0
 8018406:	b091      	sub	sp, #68	@ 0x44
 8018408:	8900      	ldrh	r0, [r0, #8]
 801840a:	89e6      	ldrh	r6, [r4, #14]
 801840c:	6823      	ldr	r3, [r4, #0]
 801840e:	9204      	str	r2, [sp, #16]
 8018410:	fbb6 f2f0 	udiv	r2, r6, r0
 8018414:	fb00 6212 	mls	r2, r0, r2, r6
 8018418:	b292      	uxth	r2, r2
 801841a:	6865      	ldr	r5, [r4, #4]
 801841c:	fbb5 f5f0 	udiv	r5, r5, r0
 8018420:	fb05 3202 	mla	r2, r5, r2, r3
 8018424:	3204      	adds	r2, #4
 8018426:	f852 8c04 	ldr.w	r8, [r2, #-4]
 801842a:	f894 900c 	ldrb.w	r9, [r4, #12]
 801842e:	9203      	str	r2, [sp, #12]
 8018430:	468b      	mov	fp, r1
 8018432:	1f2f      	subs	r7, r5, #4
 8018434:	2800      	cmp	r0, #0
 8018436:	f000 814c 	beq.w	80186d2 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801843a:	f04f 0c00 	mov.w	ip, #0
 801843e:	46e2      	mov	sl, ip
 8018440:	4661      	mov	r1, ip
 8018442:	fbb1 f2f0 	udiv	r2, r1, r0
 8018446:	fb00 1212 	mls	r2, r0, r2, r1
 801844a:	b292      	uxth	r2, r2
 801844c:	fb05 f202 	mul.w	r2, r5, r2
 8018450:	f10c 0c01 	add.w	ip, ip, #1
 8018454:	589a      	ldr	r2, [r3, r2]
 8018456:	454a      	cmp	r2, r9
 8018458:	bf08      	it	eq
 801845a:	f10a 0a01 	addeq.w	sl, sl, #1
 801845e:	fa1f f18c 	uxth.w	r1, ip
 8018462:	bf08      	it	eq
 8018464:	fa1f fa8a 	uxtheq.w	sl, sl
 8018468:	4281      	cmp	r1, r0
 801846a:	d3ea      	bcc.n	8018442 <uxr_prepare_reliable_buffer_to_write+0x42>
 801846c:	4640      	mov	r0, r8
 801846e:	2104      	movs	r1, #4
 8018470:	f8cd a014 	str.w	sl, [sp, #20]
 8018474:	f7f3 fd36 	bl	800bee4 <ucdr_alignment>
 8018478:	4480      	add	r8, r0
 801847a:	eb08 020b 	add.w	r2, r8, fp
 801847e:	42ba      	cmp	r2, r7
 8018480:	f240 80cd 	bls.w	801861e <uxr_prepare_reliable_buffer_to_write+0x21e>
 8018484:	7b22      	ldrb	r2, [r4, #12]
 8018486:	445a      	add	r2, fp
 8018488:	42ba      	cmp	r2, r7
 801848a:	f240 80b5 	bls.w	80185f8 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 801848e:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 8018492:	33fc      	adds	r3, #252	@ 0xfc
 8018494:	b2ba      	uxth	r2, r7
 8018496:	4413      	add	r3, r2
 8018498:	b29b      	uxth	r3, r3
 801849a:	fb0a f903 	mul.w	r9, sl, r3
 801849e:	45d9      	cmp	r9, fp
 80184a0:	9305      	str	r3, [sp, #20]
 80184a2:	9306      	str	r3, [sp, #24]
 80184a4:	f0c0 80b7 	bcc.w	8018616 <uxr_prepare_reliable_buffer_to_write+0x216>
 80184a8:	f108 0304 	add.w	r3, r8, #4
 80184ac:	42bb      	cmp	r3, r7
 80184ae:	f080 80db 	bcs.w	8018668 <uxr_prepare_reliable_buffer_to_write+0x268>
 80184b2:	f1a2 0904 	sub.w	r9, r2, #4
 80184b6:	eba9 0908 	sub.w	r9, r9, r8
 80184ba:	9b05      	ldr	r3, [sp, #20]
 80184bc:	fa1f f989 	uxth.w	r9, r9
 80184c0:	ebab 0b09 	sub.w	fp, fp, r9
 80184c4:	fbbb f2f3 	udiv	r2, fp, r3
 80184c8:	fb03 b312 	mls	r3, r3, r2, fp
 80184cc:	2b00      	cmp	r3, #0
 80184ce:	f000 80c8 	beq.w	8018662 <uxr_prepare_reliable_buffer_to_write+0x262>
 80184d2:	3201      	adds	r2, #1
 80184d4:	b292      	uxth	r2, r2
 80184d6:	9306      	str	r3, [sp, #24]
 80184d8:	4552      	cmp	r2, sl
 80184da:	f200 809c 	bhi.w	8018616 <uxr_prepare_reliable_buffer_to_write+0x216>
 80184de:	f10d 0b20 	add.w	fp, sp, #32
 80184e2:	2a00      	cmp	r2, #0
 80184e4:	d042      	beq.n	801856c <uxr_prepare_reliable_buffer_to_write+0x16c>
 80184e6:	f8cd 801c 	str.w	r8, [sp, #28]
 80184ea:	f04f 0a00 	mov.w	sl, #0
 80184ee:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80184f2:	9505      	str	r5, [sp, #20]
 80184f4:	f10d 0b20 	add.w	fp, sp, #32
 80184f8:	4615      	mov	r5, r2
 80184fa:	e000      	b.n	80184fe <uxr_prepare_reliable_buffer_to_write+0xfe>
 80184fc:	46c1      	mov	r9, r8
 80184fe:	8920      	ldrh	r0, [r4, #8]
 8018500:	fbb6 f2f0 	udiv	r2, r6, r0
 8018504:	fb00 6112 	mls	r1, r0, r2, r6
 8018508:	b28a      	uxth	r2, r1
 801850a:	6863      	ldr	r3, [r4, #4]
 801850c:	fbb3 f1f0 	udiv	r1, r3, r0
 8018510:	6823      	ldr	r3, [r4, #0]
 8018512:	fb02 f101 	mul.w	r1, r2, r1
 8018516:	3104      	adds	r1, #4
 8018518:	4419      	add	r1, r3
 801851a:	4658      	mov	r0, fp
 801851c:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8018520:	9200      	str	r2, [sp, #0]
 8018522:	2300      	movs	r3, #0
 8018524:	463a      	mov	r2, r7
 8018526:	f7f3 fcc7 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 801852a:	464a      	mov	r2, r9
 801852c:	2300      	movs	r3, #0
 801852e:	210d      	movs	r1, #13
 8018530:	4658      	mov	r0, fp
 8018532:	f7fa ff29 	bl	8013388 <uxr_buffer_submessage_header>
 8018536:	8921      	ldrh	r1, [r4, #8]
 8018538:	fbb6 f2f1 	udiv	r2, r6, r1
 801853c:	fb01 6212 	mls	r2, r1, r2, r6
 8018540:	b292      	uxth	r2, r2
 8018542:	6863      	ldr	r3, [r4, #4]
 8018544:	fbb3 f3f1 	udiv	r3, r3, r1
 8018548:	fb02 f303 	mul.w	r3, r2, r3
 801854c:	6822      	ldr	r2, [r4, #0]
 801854e:	4630      	mov	r0, r6
 8018550:	50d7      	str	r7, [r2, r3]
 8018552:	2101      	movs	r1, #1
 8018554:	f000 f9c4 	bl	80188e0 <uxr_seq_num_add>
 8018558:	f10a 0a01 	add.w	sl, sl, #1
 801855c:	fa1f f38a 	uxth.w	r3, sl
 8018560:	429d      	cmp	r5, r3
 8018562:	4606      	mov	r6, r0
 8018564:	d8ca      	bhi.n	80184fc <uxr_prepare_reliable_buffer_to_write+0xfc>
 8018566:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801856a:	9d05      	ldr	r5, [sp, #20]
 801856c:	8920      	ldrh	r0, [r4, #8]
 801856e:	fbb6 f3f0 	udiv	r3, r6, r0
 8018572:	fb00 6313 	mls	r3, r0, r3, r6
 8018576:	b299      	uxth	r1, r3
 8018578:	6863      	ldr	r3, [r4, #4]
 801857a:	fbb3 f3f0 	udiv	r3, r3, r0
 801857e:	fb01 f303 	mul.w	r3, r1, r3
 8018582:	6821      	ldr	r1, [r4, #0]
 8018584:	3304      	adds	r3, #4
 8018586:	4419      	add	r1, r3
 8018588:	463a      	mov	r2, r7
 801858a:	f851 0c04 	ldr.w	r0, [r1, #-4]
 801858e:	9000      	str	r0, [sp, #0]
 8018590:	2300      	movs	r3, #0
 8018592:	4658      	mov	r0, fp
 8018594:	f7f3 fc90 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 8018598:	f8dd 9018 	ldr.w	r9, [sp, #24]
 801859c:	4658      	mov	r0, fp
 801859e:	fa1f f289 	uxth.w	r2, r9
 80185a2:	2302      	movs	r3, #2
 80185a4:	210d      	movs	r1, #13
 80185a6:	f7fa feef 	bl	8013388 <uxr_buffer_submessage_header>
 80185aa:	9b03      	ldr	r3, [sp, #12]
 80185ac:	8927      	ldrh	r7, [r4, #8]
 80185ae:	7b20      	ldrb	r0, [r4, #12]
 80185b0:	f108 0104 	add.w	r1, r8, #4
 80185b4:	440b      	add	r3, r1
 80185b6:	4619      	mov	r1, r3
 80185b8:	fbb6 f3f7 	udiv	r3, r6, r7
 80185bc:	fb07 6313 	mls	r3, r7, r3, r6
 80185c0:	f1a5 0208 	sub.w	r2, r5, #8
 80185c4:	b29d      	uxth	r5, r3
 80185c6:	3004      	adds	r0, #4
 80185c8:	6863      	ldr	r3, [r4, #4]
 80185ca:	fbb3 f3f7 	udiv	r3, r3, r7
 80185ce:	fb05 f303 	mul.w	r3, r5, r3
 80185d2:	6825      	ldr	r5, [r4, #0]
 80185d4:	4448      	add	r0, r9
 80185d6:	50e8      	str	r0, [r5, r3]
 80185d8:	9d04      	ldr	r5, [sp, #16]
 80185da:	eba2 0208 	sub.w	r2, r2, r8
 80185de:	4628      	mov	r0, r5
 80185e0:	f7f3 fc7c 	bl	800bedc <ucdr_init_buffer>
 80185e4:	4628      	mov	r0, r5
 80185e6:	493c      	ldr	r1, [pc, #240]	@ (80186d8 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 80185e8:	4622      	mov	r2, r4
 80185ea:	f7f3 fc4b 	bl	800be84 <ucdr_set_on_full_buffer_callback>
 80185ee:	2001      	movs	r0, #1
 80185f0:	81e6      	strh	r6, [r4, #14]
 80185f2:	b011      	add	sp, #68	@ 0x44
 80185f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80185f8:	2101      	movs	r1, #1
 80185fa:	89e0      	ldrh	r0, [r4, #14]
 80185fc:	f000 f970 	bl	80188e0 <uxr_seq_num_add>
 8018600:	8921      	ldrh	r1, [r4, #8]
 8018602:	4605      	mov	r5, r0
 8018604:	8a60      	ldrh	r0, [r4, #18]
 8018606:	f000 f96b 	bl	80188e0 <uxr_seq_num_add>
 801860a:	4601      	mov	r1, r0
 801860c:	4628      	mov	r0, r5
 801860e:	f000 f96f 	bl	80188f0 <uxr_seq_num_cmp>
 8018612:	2800      	cmp	r0, #0
 8018614:	dd42      	ble.n	801869c <uxr_prepare_reliable_buffer_to_write+0x29c>
 8018616:	2000      	movs	r0, #0
 8018618:	b011      	add	sp, #68	@ 0x44
 801861a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801861e:	8921      	ldrh	r1, [r4, #8]
 8018620:	8a60      	ldrh	r0, [r4, #18]
 8018622:	9205      	str	r2, [sp, #20]
 8018624:	f000 f95c 	bl	80188e0 <uxr_seq_num_add>
 8018628:	4601      	mov	r1, r0
 801862a:	4630      	mov	r0, r6
 801862c:	f000 f960 	bl	80188f0 <uxr_seq_num_cmp>
 8018630:	2800      	cmp	r0, #0
 8018632:	9a05      	ldr	r2, [sp, #20]
 8018634:	dcef      	bgt.n	8018616 <uxr_prepare_reliable_buffer_to_write+0x216>
 8018636:	8927      	ldrh	r7, [r4, #8]
 8018638:	fbb6 f3f7 	udiv	r3, r6, r7
 801863c:	fb07 6313 	mls	r3, r7, r3, r6
 8018640:	b29d      	uxth	r5, r3
 8018642:	6863      	ldr	r3, [r4, #4]
 8018644:	6824      	ldr	r4, [r4, #0]
 8018646:	fbb3 f3f7 	udiv	r3, r3, r7
 801864a:	fb05 f303 	mul.w	r3, r5, r3
 801864e:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8018652:	50e2      	str	r2, [r4, r3]
 8018654:	2300      	movs	r3, #0
 8018656:	f8cd 8000 	str.w	r8, [sp]
 801865a:	f7f3 fc2d 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 801865e:	2001      	movs	r0, #1
 8018660:	e7da      	b.n	8018618 <uxr_prepare_reliable_buffer_to_write+0x218>
 8018662:	b293      	uxth	r3, r2
 8018664:	461a      	mov	r2, r3
 8018666:	e737      	b.n	80184d8 <uxr_prepare_reliable_buffer_to_write+0xd8>
 8018668:	4630      	mov	r0, r6
 801866a:	2101      	movs	r1, #1
 801866c:	9207      	str	r2, [sp, #28]
 801866e:	f000 f937 	bl	80188e0 <uxr_seq_num_add>
 8018672:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018676:	fbb0 f1fc 	udiv	r1, r0, ip
 801867a:	fb0c 0111 	mls	r1, ip, r1, r0
 801867e:	4606      	mov	r6, r0
 8018680:	b288      	uxth	r0, r1
 8018682:	6863      	ldr	r3, [r4, #4]
 8018684:	fbb3 f1fc 	udiv	r1, r3, ip
 8018688:	6823      	ldr	r3, [r4, #0]
 801868a:	9a07      	ldr	r2, [sp, #28]
 801868c:	fb00 f101 	mul.w	r1, r0, r1
 8018690:	3104      	adds	r1, #4
 8018692:	440b      	add	r3, r1
 8018694:	9303      	str	r3, [sp, #12]
 8018696:	f853 8c04 	ldr.w	r8, [r3, #-4]
 801869a:	e70a      	b.n	80184b2 <uxr_prepare_reliable_buffer_to_write+0xb2>
 801869c:	8921      	ldrh	r1, [r4, #8]
 801869e:	fbb5 f3f1 	udiv	r3, r5, r1
 80186a2:	fb01 5313 	mls	r3, r1, r3, r5
 80186a6:	b29a      	uxth	r2, r3
 80186a8:	6863      	ldr	r3, [r4, #4]
 80186aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80186ae:	6821      	ldr	r1, [r4, #0]
 80186b0:	9804      	ldr	r0, [sp, #16]
 80186b2:	fb02 f303 	mul.w	r3, r2, r3
 80186b6:	3304      	adds	r3, #4
 80186b8:	7b22      	ldrb	r2, [r4, #12]
 80186ba:	4419      	add	r1, r3
 80186bc:	445a      	add	r2, fp
 80186be:	f841 2c04 	str.w	r2, [r1, #-4]
 80186c2:	7b23      	ldrb	r3, [r4, #12]
 80186c4:	9300      	str	r3, [sp, #0]
 80186c6:	2300      	movs	r3, #0
 80186c8:	f7f3 fbf6 	bl	800beb8 <ucdr_init_buffer_origin_offset>
 80186cc:	81e5      	strh	r5, [r4, #14]
 80186ce:	2001      	movs	r0, #1
 80186d0:	e7a2      	b.n	8018618 <uxr_prepare_reliable_buffer_to_write+0x218>
 80186d2:	4682      	mov	sl, r0
 80186d4:	e6ca      	b.n	801846c <uxr_prepare_reliable_buffer_to_write+0x6c>
 80186d6:	bf00      	nop
 80186d8:	080182e1 	.word	0x080182e1

080186dc <uxr_prepare_next_reliable_buffer_to_send>:
 80186dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80186de:	4604      	mov	r4, r0
 80186e0:	460f      	mov	r7, r1
 80186e2:	8a00      	ldrh	r0, [r0, #16]
 80186e4:	2101      	movs	r1, #1
 80186e6:	4616      	mov	r6, r2
 80186e8:	461d      	mov	r5, r3
 80186ea:	f000 f8f9 	bl	80188e0 <uxr_seq_num_add>
 80186ee:	8028      	strh	r0, [r5, #0]
 80186f0:	8922      	ldrh	r2, [r4, #8]
 80186f2:	fbb0 f3f2 	udiv	r3, r0, r2
 80186f6:	fb02 0c13 	mls	ip, r2, r3, r0
 80186fa:	fa1f fc8c 	uxth.w	ip, ip
 80186fe:	6863      	ldr	r3, [r4, #4]
 8018700:	fbb3 f3f2 	udiv	r3, r3, r2
 8018704:	fb0c fc03 	mul.w	ip, ip, r3
 8018708:	6823      	ldr	r3, [r4, #0]
 801870a:	89e1      	ldrh	r1, [r4, #14]
 801870c:	f10c 0c04 	add.w	ip, ip, #4
 8018710:	4463      	add	r3, ip
 8018712:	603b      	str	r3, [r7, #0]
 8018714:	6823      	ldr	r3, [r4, #0]
 8018716:	449c      	add	ip, r3
 8018718:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801871c:	6033      	str	r3, [r6, #0]
 801871e:	f000 f8e7 	bl	80188f0 <uxr_seq_num_cmp>
 8018722:	2800      	cmp	r0, #0
 8018724:	dd01      	ble.n	801872a <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8018726:	2000      	movs	r0, #0
 8018728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801872a:	7b23      	ldrb	r3, [r4, #12]
 801872c:	6832      	ldr	r2, [r6, #0]
 801872e:	429a      	cmp	r2, r3
 8018730:	d9f9      	bls.n	8018726 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018732:	8a61      	ldrh	r1, [r4, #18]
 8018734:	8a20      	ldrh	r0, [r4, #16]
 8018736:	f000 f8d7 	bl	80188e8 <uxr_seq_num_sub>
 801873a:	8923      	ldrh	r3, [r4, #8]
 801873c:	4283      	cmp	r3, r0
 801873e:	d0f2      	beq.n	8018726 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018740:	8828      	ldrh	r0, [r5, #0]
 8018742:	89e3      	ldrh	r3, [r4, #14]
 8018744:	8220      	strh	r0, [r4, #16]
 8018746:	4298      	cmp	r0, r3
 8018748:	d001      	beq.n	801874e <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801874a:	2001      	movs	r0, #1
 801874c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801874e:	2101      	movs	r1, #1
 8018750:	f000 f8c6 	bl	80188e0 <uxr_seq_num_add>
 8018754:	81e0      	strh	r0, [r4, #14]
 8018756:	2001      	movs	r0, #1
 8018758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801875a:	bf00      	nop

0801875c <uxr_update_output_stream_heartbeat_timestamp>:
 801875c:	b570      	push	{r4, r5, r6, lr}
 801875e:	8a01      	ldrh	r1, [r0, #16]
 8018760:	4604      	mov	r4, r0
 8018762:	8a40      	ldrh	r0, [r0, #18]
 8018764:	4615      	mov	r5, r2
 8018766:	461e      	mov	r6, r3
 8018768:	f000 f8c2 	bl	80188f0 <uxr_seq_num_cmp>
 801876c:	2800      	cmp	r0, #0
 801876e:	db07      	blt.n	8018780 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8018770:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018774:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8018778:	e9c4 2306 	strd	r2, r3, [r4, #24]
 801877c:	2000      	movs	r0, #0
 801877e:	bd70      	pop	{r4, r5, r6, pc}
 8018780:	f894 0020 	ldrb.w	r0, [r4, #32]
 8018784:	b940      	cbnz	r0, 8018798 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 8018786:	2301      	movs	r3, #1
 8018788:	f884 3020 	strb.w	r3, [r4, #32]
 801878c:	3564      	adds	r5, #100	@ 0x64
 801878e:	f146 0600 	adc.w	r6, r6, #0
 8018792:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8018796:	bd70      	pop	{r4, r5, r6, pc}
 8018798:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 801879c:	4295      	cmp	r5, r2
 801879e:	eb76 0303 	sbcs.w	r3, r6, r3
 80187a2:	bfa5      	ittet	ge
 80187a4:	3001      	addge	r0, #1
 80187a6:	f884 0020 	strbge.w	r0, [r4, #32]
 80187aa:	2000      	movlt	r0, #0
 80187ac:	2001      	movge	r0, #1
 80187ae:	e7ed      	b.n	801878c <uxr_update_output_stream_heartbeat_timestamp+0x30>

080187b0 <uxr_begin_output_nack_buffer_it>:
 80187b0:	8a40      	ldrh	r0, [r0, #18]
 80187b2:	4770      	bx	lr

080187b4 <uxr_next_reliable_nack_buffer_to_send>:
 80187b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187b8:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 80187bc:	b082      	sub	sp, #8
 80187be:	f1b8 0f00 	cmp.w	r8, #0
 80187c2:	d011      	beq.n	80187e8 <uxr_next_reliable_nack_buffer_to_send+0x34>
 80187c4:	4604      	mov	r4, r0
 80187c6:	8818      	ldrh	r0, [r3, #0]
 80187c8:	460e      	mov	r6, r1
 80187ca:	4617      	mov	r7, r2
 80187cc:	461d      	mov	r5, r3
 80187ce:	2101      	movs	r1, #1
 80187d0:	f000 f886 	bl	80188e0 <uxr_seq_num_add>
 80187d4:	8028      	strh	r0, [r5, #0]
 80187d6:	8a21      	ldrh	r1, [r4, #16]
 80187d8:	f000 f88a 	bl	80188f0 <uxr_seq_num_cmp>
 80187dc:	2800      	cmp	r0, #0
 80187de:	dd07      	ble.n	80187f0 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 80187e0:	f04f 0800 	mov.w	r8, #0
 80187e4:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 80187e8:	4640      	mov	r0, r8
 80187ea:	b002      	add	sp, #8
 80187ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80187f0:	8921      	ldrh	r1, [r4, #8]
 80187f2:	8828      	ldrh	r0, [r5, #0]
 80187f4:	6823      	ldr	r3, [r4, #0]
 80187f6:	fbb0 f2f1 	udiv	r2, r0, r1
 80187fa:	fb01 0c12 	mls	ip, r1, r2, r0
 80187fe:	fa1f f28c 	uxth.w	r2, ip
 8018802:	9301      	str	r3, [sp, #4]
 8018804:	6863      	ldr	r3, [r4, #4]
 8018806:	fbb3 fcf1 	udiv	ip, r3, r1
 801880a:	9b01      	ldr	r3, [sp, #4]
 801880c:	fb02 fc0c 	mul.w	ip, r2, ip
 8018810:	f10c 0c04 	add.w	ip, ip, #4
 8018814:	4463      	add	r3, ip
 8018816:	6033      	str	r3, [r6, #0]
 8018818:	6823      	ldr	r3, [r4, #0]
 801881a:	4463      	add	r3, ip
 801881c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8018820:	603b      	str	r3, [r7, #0]
 8018822:	7b22      	ldrb	r2, [r4, #12]
 8018824:	429a      	cmp	r2, r3
 8018826:	d0d2      	beq.n	80187ce <uxr_next_reliable_nack_buffer_to_send+0x1a>
 8018828:	4640      	mov	r0, r8
 801882a:	b002      	add	sp, #8
 801882c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018830 <uxr_process_acknack>:
 8018830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018832:	4604      	mov	r4, r0
 8018834:	460e      	mov	r6, r1
 8018836:	4610      	mov	r0, r2
 8018838:	2101      	movs	r1, #1
 801883a:	f000 f855 	bl	80188e8 <uxr_seq_num_sub>
 801883e:	8a61      	ldrh	r1, [r4, #18]
 8018840:	f000 f852 	bl	80188e8 <uxr_seq_num_sub>
 8018844:	b1c0      	cbz	r0, 8018878 <uxr_process_acknack+0x48>
 8018846:	4605      	mov	r5, r0
 8018848:	2700      	movs	r7, #0
 801884a:	2101      	movs	r1, #1
 801884c:	8a60      	ldrh	r0, [r4, #18]
 801884e:	f000 f847 	bl	80188e0 <uxr_seq_num_add>
 8018852:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018856:	fbb0 f1fc 	udiv	r1, r0, ip
 801885a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801885e:	fb0c 0111 	mls	r1, ip, r1, r0
 8018862:	b289      	uxth	r1, r1
 8018864:	3701      	adds	r7, #1
 8018866:	fbb3 f3fc 	udiv	r3, r3, ip
 801886a:	fb01 f303 	mul.w	r3, r1, r3
 801886e:	42bd      	cmp	r5, r7
 8018870:	7b21      	ldrb	r1, [r4, #12]
 8018872:	8260      	strh	r0, [r4, #18]
 8018874:	50d1      	str	r1, [r2, r3]
 8018876:	d1e8      	bne.n	801884a <uxr_process_acknack+0x1a>
 8018878:	3e00      	subs	r6, #0
 801887a:	f04f 0300 	mov.w	r3, #0
 801887e:	bf18      	it	ne
 8018880:	2601      	movne	r6, #1
 8018882:	f884 3020 	strb.w	r3, [r4, #32]
 8018886:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801888a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801888c <uxr_is_output_up_to_date>:
 801888c:	8a01      	ldrh	r1, [r0, #16]
 801888e:	8a40      	ldrh	r0, [r0, #18]
 8018890:	b508      	push	{r3, lr}
 8018892:	f000 f82d 	bl	80188f0 <uxr_seq_num_cmp>
 8018896:	fab0 f080 	clz	r0, r0
 801889a:	0940      	lsrs	r0, r0, #5
 801889c:	bd08      	pop	{r3, pc}
 801889e:	bf00      	nop

080188a0 <get_available_free_slots>:
 80188a0:	8902      	ldrh	r2, [r0, #8]
 80188a2:	b1da      	cbz	r2, 80188dc <get_available_free_slots+0x3c>
 80188a4:	b530      	push	{r4, r5, lr}
 80188a6:	2100      	movs	r1, #0
 80188a8:	6843      	ldr	r3, [r0, #4]
 80188aa:	6805      	ldr	r5, [r0, #0]
 80188ac:	7b04      	ldrb	r4, [r0, #12]
 80188ae:	fbb3 fef2 	udiv	lr, r3, r2
 80188b2:	4608      	mov	r0, r1
 80188b4:	460b      	mov	r3, r1
 80188b6:	fbb3 fcf2 	udiv	ip, r3, r2
 80188ba:	fb02 331c 	mls	r3, r2, ip, r3
 80188be:	b29b      	uxth	r3, r3
 80188c0:	fb0e f303 	mul.w	r3, lr, r3
 80188c4:	3101      	adds	r1, #1
 80188c6:	f855 c003 	ldr.w	ip, [r5, r3]
 80188ca:	4564      	cmp	r4, ip
 80188cc:	bf08      	it	eq
 80188ce:	3001      	addeq	r0, #1
 80188d0:	b28b      	uxth	r3, r1
 80188d2:	bf08      	it	eq
 80188d4:	b280      	uxtheq	r0, r0
 80188d6:	4293      	cmp	r3, r2
 80188d8:	d3ed      	bcc.n	80188b6 <get_available_free_slots+0x16>
 80188da:	bd30      	pop	{r4, r5, pc}
 80188dc:	4610      	mov	r0, r2
 80188de:	4770      	bx	lr

080188e0 <uxr_seq_num_add>:
 80188e0:	4408      	add	r0, r1
 80188e2:	b280      	uxth	r0, r0
 80188e4:	4770      	bx	lr
 80188e6:	bf00      	nop

080188e8 <uxr_seq_num_sub>:
 80188e8:	1a40      	subs	r0, r0, r1
 80188ea:	b280      	uxth	r0, r0
 80188ec:	4770      	bx	lr
 80188ee:	bf00      	nop

080188f0 <uxr_seq_num_cmp>:
 80188f0:	4288      	cmp	r0, r1
 80188f2:	d011      	beq.n	8018918 <uxr_seq_num_cmp+0x28>
 80188f4:	d309      	bcc.n	801890a <uxr_seq_num_cmp+0x1a>
 80188f6:	4288      	cmp	r0, r1
 80188f8:	d910      	bls.n	801891c <uxr_seq_num_cmp+0x2c>
 80188fa:	1a40      	subs	r0, r0, r1
 80188fc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8018900:	bfd4      	ite	le
 8018902:	2001      	movle	r0, #1
 8018904:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 8018908:	4770      	bx	lr
 801890a:	1a0b      	subs	r3, r1, r0
 801890c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018910:	daf1      	bge.n	80188f6 <uxr_seq_num_cmp+0x6>
 8018912:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018916:	4770      	bx	lr
 8018918:	2000      	movs	r0, #0
 801891a:	4770      	bx	lr
 801891c:	2001      	movs	r0, #1
 801891e:	4770      	bx	lr

08018920 <rcl_get_default_domain_id>:
 8018920:	b530      	push	{r4, r5, lr}
 8018922:	b083      	sub	sp, #12
 8018924:	2300      	movs	r3, #0
 8018926:	9300      	str	r3, [sp, #0]
 8018928:	b1d0      	cbz	r0, 8018960 <rcl_get_default_domain_id+0x40>
 801892a:	4604      	mov	r4, r0
 801892c:	4669      	mov	r1, sp
 801892e:	4815      	ldr	r0, [pc, #84]	@ (8018984 <rcl_get_default_domain_id+0x64>)
 8018930:	f7f5 fd94 	bl	800e45c <rcutils_get_env>
 8018934:	4602      	mov	r2, r0
 8018936:	b110      	cbz	r0, 801893e <rcl_get_default_domain_id+0x1e>
 8018938:	2001      	movs	r0, #1
 801893a:	b003      	add	sp, #12
 801893c:	bd30      	pop	{r4, r5, pc}
 801893e:	9b00      	ldr	r3, [sp, #0]
 8018940:	b18b      	cbz	r3, 8018966 <rcl_get_default_domain_id+0x46>
 8018942:	7818      	ldrb	r0, [r3, #0]
 8018944:	2800      	cmp	r0, #0
 8018946:	d0f8      	beq.n	801893a <rcl_get_default_domain_id+0x1a>
 8018948:	a901      	add	r1, sp, #4
 801894a:	4618      	mov	r0, r3
 801894c:	9201      	str	r2, [sp, #4]
 801894e:	f000 fd85 	bl	801945c <strtoul>
 8018952:	4605      	mov	r5, r0
 8018954:	b150      	cbz	r0, 801896c <rcl_get_default_domain_id+0x4c>
 8018956:	1c43      	adds	r3, r0, #1
 8018958:	d00d      	beq.n	8018976 <rcl_get_default_domain_id+0x56>
 801895a:	6025      	str	r5, [r4, #0]
 801895c:	2000      	movs	r0, #0
 801895e:	e7ec      	b.n	801893a <rcl_get_default_domain_id+0x1a>
 8018960:	200b      	movs	r0, #11
 8018962:	b003      	add	sp, #12
 8018964:	bd30      	pop	{r4, r5, pc}
 8018966:	4618      	mov	r0, r3
 8018968:	b003      	add	sp, #12
 801896a:	bd30      	pop	{r4, r5, pc}
 801896c:	9b01      	ldr	r3, [sp, #4]
 801896e:	781b      	ldrb	r3, [r3, #0]
 8018970:	2b00      	cmp	r3, #0
 8018972:	d0f2      	beq.n	801895a <rcl_get_default_domain_id+0x3a>
 8018974:	e7e0      	b.n	8018938 <rcl_get_default_domain_id+0x18>
 8018976:	f001 f8b1 	bl	8019adc <__errno>
 801897a:	6803      	ldr	r3, [r0, #0]
 801897c:	2b22      	cmp	r3, #34	@ 0x22
 801897e:	d1ec      	bne.n	801895a <rcl_get_default_domain_id+0x3a>
 8018980:	e7da      	b.n	8018938 <rcl_get_default_domain_id+0x18>
 8018982:	bf00      	nop
 8018984:	0801b194 	.word	0x0801b194

08018988 <rcl_expand_topic_name>:
 8018988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801898c:	b08b      	sub	sp, #44	@ 0x2c
 801898e:	9306      	str	r3, [sp, #24]
 8018990:	2800      	cmp	r0, #0
 8018992:	f000 80ad 	beq.w	8018af0 <rcl_expand_topic_name+0x168>
 8018996:	460e      	mov	r6, r1
 8018998:	2900      	cmp	r1, #0
 801899a:	f000 80a9 	beq.w	8018af0 <rcl_expand_topic_name+0x168>
 801899e:	4617      	mov	r7, r2
 80189a0:	2a00      	cmp	r2, #0
 80189a2:	f000 80a5 	beq.w	8018af0 <rcl_expand_topic_name+0x168>
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	f000 80a2 	beq.w	8018af0 <rcl_expand_topic_name+0x168>
 80189ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80189ae:	2b00      	cmp	r3, #0
 80189b0:	f000 809e 	beq.w	8018af0 <rcl_expand_topic_name+0x168>
 80189b4:	2200      	movs	r2, #0
 80189b6:	a909      	add	r1, sp, #36	@ 0x24
 80189b8:	4680      	mov	r8, r0
 80189ba:	f000 f949 	bl	8018c50 <rcl_validate_topic_name>
 80189be:	4604      	mov	r4, r0
 80189c0:	2800      	cmp	r0, #0
 80189c2:	f040 8096 	bne.w	8018af2 <rcl_expand_topic_name+0x16a>
 80189c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80189c8:	2b00      	cmp	r3, #0
 80189ca:	f040 809a 	bne.w	8018b02 <rcl_expand_topic_name+0x17a>
 80189ce:	4602      	mov	r2, r0
 80189d0:	a909      	add	r1, sp, #36	@ 0x24
 80189d2:	4630      	mov	r0, r6
 80189d4:	f7f5 ffe0 	bl	800e998 <rmw_validate_node_name>
 80189d8:	2800      	cmp	r0, #0
 80189da:	f040 808e 	bne.w	8018afa <rcl_expand_topic_name+0x172>
 80189de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80189e0:	2a00      	cmp	r2, #0
 80189e2:	f040 8093 	bne.w	8018b0c <rcl_expand_topic_name+0x184>
 80189e6:	a909      	add	r1, sp, #36	@ 0x24
 80189e8:	4638      	mov	r0, r7
 80189ea:	f7f5 ffb7 	bl	800e95c <rmw_validate_namespace>
 80189ee:	2800      	cmp	r0, #0
 80189f0:	f040 8083 	bne.w	8018afa <rcl_expand_topic_name+0x172>
 80189f4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80189f6:	2c00      	cmp	r4, #0
 80189f8:	f040 80ed 	bne.w	8018bd6 <rcl_expand_topic_name+0x24e>
 80189fc:	217b      	movs	r1, #123	@ 0x7b
 80189fe:	4640      	mov	r0, r8
 8018a00:	f000 ffe0 	bl	80199c4 <strchr>
 8018a04:	f898 3000 	ldrb.w	r3, [r8]
 8018a08:	2b2f      	cmp	r3, #47	@ 0x2f
 8018a0a:	4605      	mov	r5, r0
 8018a0c:	f000 809e 	beq.w	8018b4c <rcl_expand_topic_name+0x1c4>
 8018a10:	2b7e      	cmp	r3, #126	@ 0x7e
 8018a12:	f040 80a2 	bne.w	8018b5a <rcl_expand_topic_name+0x1d2>
 8018a16:	4638      	mov	r0, r7
 8018a18:	f7e7 fc04 	bl	8000224 <strlen>
 8018a1c:	4a82      	ldr	r2, [pc, #520]	@ (8018c28 <rcl_expand_topic_name+0x2a0>)
 8018a1e:	4b83      	ldr	r3, [pc, #524]	@ (8018c2c <rcl_expand_topic_name+0x2a4>)
 8018a20:	2801      	cmp	r0, #1
 8018a22:	bf18      	it	ne
 8018a24:	4613      	movne	r3, r2
 8018a26:	9302      	str	r3, [sp, #8]
 8018a28:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8018a2a:	9300      	str	r3, [sp, #0]
 8018a2c:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8018a30:	f108 0301 	add.w	r3, r8, #1
 8018a34:	9305      	str	r3, [sp, #20]
 8018a36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8018a3a:	9301      	str	r3, [sp, #4]
 8018a3c:	ab14      	add	r3, sp, #80	@ 0x50
 8018a3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018a40:	f7f5 fd56 	bl	800e4f0 <rcutils_format_string_limit>
 8018a44:	4682      	mov	sl, r0
 8018a46:	2800      	cmp	r0, #0
 8018a48:	f000 80c7 	beq.w	8018bda <rcl_expand_topic_name+0x252>
 8018a4c:	2d00      	cmp	r5, #0
 8018a4e:	f000 80a2 	beq.w	8018b96 <rcl_expand_topic_name+0x20e>
 8018a52:	217b      	movs	r1, #123	@ 0x7b
 8018a54:	f000 ffb6 	bl	80199c4 <strchr>
 8018a58:	46d1      	mov	r9, sl
 8018a5a:	4605      	mov	r5, r0
 8018a5c:	9407      	str	r4, [sp, #28]
 8018a5e:	46d3      	mov	fp, sl
 8018a60:	464c      	mov	r4, r9
 8018a62:	2d00      	cmp	r5, #0
 8018a64:	f000 80be 	beq.w	8018be4 <rcl_expand_topic_name+0x25c>
 8018a68:	217d      	movs	r1, #125	@ 0x7d
 8018a6a:	4620      	mov	r0, r4
 8018a6c:	f000 ffaa 	bl	80199c4 <strchr>
 8018a70:	eba0 0905 	sub.w	r9, r0, r5
 8018a74:	f109 0a01 	add.w	sl, r9, #1
 8018a78:	486d      	ldr	r0, [pc, #436]	@ (8018c30 <rcl_expand_topic_name+0x2a8>)
 8018a7a:	4652      	mov	r2, sl
 8018a7c:	4629      	mov	r1, r5
 8018a7e:	f000 ffae 	bl	80199de <strncmp>
 8018a82:	2800      	cmp	r0, #0
 8018a84:	d067      	beq.n	8018b56 <rcl_expand_topic_name+0x1ce>
 8018a86:	486b      	ldr	r0, [pc, #428]	@ (8018c34 <rcl_expand_topic_name+0x2ac>)
 8018a88:	4652      	mov	r2, sl
 8018a8a:	4629      	mov	r1, r5
 8018a8c:	f000 ffa7 	bl	80199de <strncmp>
 8018a90:	b130      	cbz	r0, 8018aa0 <rcl_expand_topic_name+0x118>
 8018a92:	4869      	ldr	r0, [pc, #420]	@ (8018c38 <rcl_expand_topic_name+0x2b0>)
 8018a94:	4652      	mov	r2, sl
 8018a96:	4629      	mov	r1, r5
 8018a98:	f000 ffa1 	bl	80199de <strncmp>
 8018a9c:	2800      	cmp	r0, #0
 8018a9e:	d137      	bne.n	8018b10 <rcl_expand_topic_name+0x188>
 8018aa0:	46b9      	mov	r9, r7
 8018aa2:	ab16      	add	r3, sp, #88	@ 0x58
 8018aa4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8018aa8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018aac:	ab14      	add	r3, sp, #80	@ 0x50
 8018aae:	4628      	mov	r0, r5
 8018ab0:	cb0c      	ldmia	r3, {r2, r3}
 8018ab2:	4651      	mov	r1, sl
 8018ab4:	f7f5 fe58 	bl	800e768 <rcutils_strndup>
 8018ab8:	4605      	mov	r5, r0
 8018aba:	2800      	cmp	r0, #0
 8018abc:	f000 809c 	beq.w	8018bf8 <rcl_expand_topic_name+0x270>
 8018ac0:	464a      	mov	r2, r9
 8018ac2:	4620      	mov	r0, r4
 8018ac4:	ab14      	add	r3, sp, #80	@ 0x50
 8018ac6:	4629      	mov	r1, r5
 8018ac8:	f7f5 fd4c 	bl	800e564 <rcutils_repl_str>
 8018acc:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018ace:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018ad0:	4604      	mov	r4, r0
 8018ad2:	4628      	mov	r0, r5
 8018ad4:	4798      	blx	r3
 8018ad6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018ad8:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018ada:	4658      	mov	r0, fp
 8018adc:	4798      	blx	r3
 8018ade:	2c00      	cmp	r4, #0
 8018ae0:	d07b      	beq.n	8018bda <rcl_expand_topic_name+0x252>
 8018ae2:	217b      	movs	r1, #123	@ 0x7b
 8018ae4:	4620      	mov	r0, r4
 8018ae6:	f000 ff6d 	bl	80199c4 <strchr>
 8018aea:	46a3      	mov	fp, r4
 8018aec:	4605      	mov	r5, r0
 8018aee:	e7b8      	b.n	8018a62 <rcl_expand_topic_name+0xda>
 8018af0:	240b      	movs	r4, #11
 8018af2:	4620      	mov	r0, r4
 8018af4:	b00b      	add	sp, #44	@ 0x2c
 8018af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018afa:	f7fb ffdb 	bl	8014ab4 <rcl_convert_rmw_ret_to_rcl_ret>
 8018afe:	4604      	mov	r4, r0
 8018b00:	e7f7      	b.n	8018af2 <rcl_expand_topic_name+0x16a>
 8018b02:	2467      	movs	r4, #103	@ 0x67
 8018b04:	4620      	mov	r0, r4
 8018b06:	b00b      	add	sp, #44	@ 0x2c
 8018b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b0c:	24c9      	movs	r4, #201	@ 0xc9
 8018b0e:	e7f0      	b.n	8018af2 <rcl_expand_topic_name+0x16a>
 8018b10:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8018b14:	9806      	ldr	r0, [sp, #24]
 8018b16:	1c69      	adds	r1, r5, #1
 8018b18:	f7fe f934 	bl	8016d84 <rcutils_string_map_getn>
 8018b1c:	4681      	mov	r9, r0
 8018b1e:	2800      	cmp	r0, #0
 8018b20:	d1bf      	bne.n	8018aa2 <rcl_expand_topic_name+0x11a>
 8018b22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018b24:	aa16      	add	r2, sp, #88	@ 0x58
 8018b26:	6018      	str	r0, [r3, #0]
 8018b28:	ca07      	ldmia	r2, {r0, r1, r2}
 8018b2a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018b2e:	ab14      	add	r3, sp, #80	@ 0x50
 8018b30:	cb0c      	ldmia	r3, {r2, r3}
 8018b32:	4651      	mov	r1, sl
 8018b34:	4628      	mov	r0, r5
 8018b36:	f7f5 fe17 	bl	800e768 <rcutils_strndup>
 8018b3a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018b3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018b3e:	4798      	blx	r3
 8018b40:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018b42:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018b44:	4658      	mov	r0, fp
 8018b46:	2469      	movs	r4, #105	@ 0x69
 8018b48:	4798      	blx	r3
 8018b4a:	e7d2      	b.n	8018af2 <rcl_expand_topic_name+0x16a>
 8018b4c:	2800      	cmp	r0, #0
 8018b4e:	d05b      	beq.n	8018c08 <rcl_expand_topic_name+0x280>
 8018b50:	46c1      	mov	r9, r8
 8018b52:	46a2      	mov	sl, r4
 8018b54:	e782      	b.n	8018a5c <rcl_expand_topic_name+0xd4>
 8018b56:	46b1      	mov	r9, r6
 8018b58:	e7a3      	b.n	8018aa2 <rcl_expand_topic_name+0x11a>
 8018b5a:	2800      	cmp	r0, #0
 8018b5c:	d1f8      	bne.n	8018b50 <rcl_expand_topic_name+0x1c8>
 8018b5e:	4638      	mov	r0, r7
 8018b60:	f7e7 fb60 	bl	8000224 <strlen>
 8018b64:	4a35      	ldr	r2, [pc, #212]	@ (8018c3c <rcl_expand_topic_name+0x2b4>)
 8018b66:	4b36      	ldr	r3, [pc, #216]	@ (8018c40 <rcl_expand_topic_name+0x2b8>)
 8018b68:	f8cd 8010 	str.w	r8, [sp, #16]
 8018b6c:	2801      	cmp	r0, #1
 8018b6e:	bf18      	it	ne
 8018b70:	4613      	movne	r3, r2
 8018b72:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8018b76:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8018b7a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8018b7c:	9703      	str	r7, [sp, #12]
 8018b7e:	9200      	str	r2, [sp, #0]
 8018b80:	ab14      	add	r3, sp, #80	@ 0x50
 8018b82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018b84:	f7f5 fcb4 	bl	800e4f0 <rcutils_format_string_limit>
 8018b88:	4682      	mov	sl, r0
 8018b8a:	4653      	mov	r3, sl
 8018b8c:	b32b      	cbz	r3, 8018bda <rcl_expand_topic_name+0x252>
 8018b8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018b90:	f8c3 a000 	str.w	sl, [r3]
 8018b94:	e7ad      	b.n	8018af2 <rcl_expand_topic_name+0x16a>
 8018b96:	f89a 3000 	ldrb.w	r3, [sl]
 8018b9a:	2b2f      	cmp	r3, #47	@ 0x2f
 8018b9c:	d0f7      	beq.n	8018b8e <rcl_expand_topic_name+0x206>
 8018b9e:	4638      	mov	r0, r7
 8018ba0:	f7e7 fb40 	bl	8000224 <strlen>
 8018ba4:	4a25      	ldr	r2, [pc, #148]	@ (8018c3c <rcl_expand_topic_name+0x2b4>)
 8018ba6:	4b26      	ldr	r3, [pc, #152]	@ (8018c40 <rcl_expand_topic_name+0x2b8>)
 8018ba8:	f8cd a010 	str.w	sl, [sp, #16]
 8018bac:	2801      	cmp	r0, #1
 8018bae:	bf18      	it	ne
 8018bb0:	4613      	movne	r3, r2
 8018bb2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8018bb6:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8018bba:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8018bbc:	9703      	str	r7, [sp, #12]
 8018bbe:	9200      	str	r2, [sp, #0]
 8018bc0:	ab14      	add	r3, sp, #80	@ 0x50
 8018bc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018bc4:	f7f5 fc94 	bl	800e4f0 <rcutils_format_string_limit>
 8018bc8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018bca:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018bcc:	4605      	mov	r5, r0
 8018bce:	4650      	mov	r0, sl
 8018bd0:	4798      	blx	r3
 8018bd2:	46aa      	mov	sl, r5
 8018bd4:	e7d9      	b.n	8018b8a <rcl_expand_topic_name+0x202>
 8018bd6:	24ca      	movs	r4, #202	@ 0xca
 8018bd8:	e78b      	b.n	8018af2 <rcl_expand_topic_name+0x16a>
 8018bda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018bdc:	2300      	movs	r3, #0
 8018bde:	6013      	str	r3, [r2, #0]
 8018be0:	240a      	movs	r4, #10
 8018be2:	e786      	b.n	8018af2 <rcl_expand_topic_name+0x16a>
 8018be4:	465b      	mov	r3, fp
 8018be6:	9c07      	ldr	r4, [sp, #28]
 8018be8:	46da      	mov	sl, fp
 8018bea:	2b00      	cmp	r3, #0
 8018bec:	d1d3      	bne.n	8018b96 <rcl_expand_topic_name+0x20e>
 8018bee:	f898 3000 	ldrb.w	r3, [r8]
 8018bf2:	2b2f      	cmp	r3, #47	@ 0x2f
 8018bf4:	d0cb      	beq.n	8018b8e <rcl_expand_topic_name+0x206>
 8018bf6:	e7b2      	b.n	8018b5e <rcl_expand_topic_name+0x1d6>
 8018bf8:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 8018bfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018bfe:	6015      	str	r5, [r2, #0]
 8018c00:	4658      	mov	r0, fp
 8018c02:	4798      	blx	r3
 8018c04:	240a      	movs	r4, #10
 8018c06:	e774      	b.n	8018af2 <rcl_expand_topic_name+0x16a>
 8018c08:	ab17      	add	r3, sp, #92	@ 0x5c
 8018c0a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018c0e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8018c12:	ab14      	add	r3, sp, #80	@ 0x50
 8018c14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8018c16:	4640      	mov	r0, r8
 8018c18:	f7f5 fd84 	bl	800e724 <rcutils_strdup>
 8018c1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018c1e:	2800      	cmp	r0, #0
 8018c20:	6018      	str	r0, [r3, #0]
 8018c22:	bf08      	it	eq
 8018c24:	240a      	moveq	r4, #10
 8018c26:	e764      	b.n	8018af2 <rcl_expand_topic_name+0x16a>
 8018c28:	0801b1a4 	.word	0x0801b1a4
 8018c2c:	0801aea0 	.word	0x0801aea0
 8018c30:	0801b1ac 	.word	0x0801b1ac
 8018c34:	0801b1b4 	.word	0x0801b1b4
 8018c38:	0801b1bc 	.word	0x0801b1bc
 8018c3c:	0801ab6c 	.word	0x0801ab6c
 8018c40:	0801ab64 	.word	0x0801ab64

08018c44 <rcl_get_default_topic_name_substitutions>:
 8018c44:	2800      	cmp	r0, #0
 8018c46:	bf0c      	ite	eq
 8018c48:	200b      	moveq	r0, #11
 8018c4a:	2000      	movne	r0, #0
 8018c4c:	4770      	bx	lr
 8018c4e:	bf00      	nop

08018c50 <rcl_validate_topic_name>:
 8018c50:	2800      	cmp	r0, #0
 8018c52:	d07a      	beq.n	8018d4a <rcl_validate_topic_name+0xfa>
 8018c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c58:	460e      	mov	r6, r1
 8018c5a:	2900      	cmp	r1, #0
 8018c5c:	d07c      	beq.n	8018d58 <rcl_validate_topic_name+0x108>
 8018c5e:	4617      	mov	r7, r2
 8018c60:	4605      	mov	r5, r0
 8018c62:	f7e7 fadf 	bl	8000224 <strlen>
 8018c66:	b1b0      	cbz	r0, 8018c96 <rcl_validate_topic_name+0x46>
 8018c68:	f895 9000 	ldrb.w	r9, [r5]
 8018c6c:	f8df c180 	ldr.w	ip, [pc, #384]	@ 8018df0 <rcl_validate_topic_name+0x1a0>
 8018c70:	f81c 3009 	ldrb.w	r3, [ip, r9]
 8018c74:	f013 0304 	ands.w	r3, r3, #4
 8018c78:	d169      	bne.n	8018d4e <rcl_validate_topic_name+0xfe>
 8018c7a:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8018c7e:	f815 2008 	ldrb.w	r2, [r5, r8]
 8018c82:	2a2f      	cmp	r2, #47	@ 0x2f
 8018c84:	d10e      	bne.n	8018ca4 <rcl_validate_topic_name+0x54>
 8018c86:	2202      	movs	r2, #2
 8018c88:	6032      	str	r2, [r6, #0]
 8018c8a:	b36f      	cbz	r7, 8018ce8 <rcl_validate_topic_name+0x98>
 8018c8c:	f8c7 8000 	str.w	r8, [r7]
 8018c90:	4618      	mov	r0, r3
 8018c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c96:	2301      	movs	r3, #1
 8018c98:	6033      	str	r3, [r6, #0]
 8018c9a:	b32f      	cbz	r7, 8018ce8 <rcl_validate_topic_name+0x98>
 8018c9c:	2000      	movs	r0, #0
 8018c9e:	6038      	str	r0, [r7, #0]
 8018ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ca4:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 8018ca8:	461c      	mov	r4, r3
 8018caa:	4619      	mov	r1, r3
 8018cac:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8018cb0:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8018cb4:	f1be 0f09 	cmp.w	lr, #9
 8018cb8:	d919      	bls.n	8018cee <rcl_validate_topic_name+0x9e>
 8018cba:	f022 0e20 	bic.w	lr, r2, #32
 8018cbe:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 8018cc2:	f1be 0f19 	cmp.w	lr, #25
 8018cc6:	d912      	bls.n	8018cee <rcl_validate_topic_name+0x9e>
 8018cc8:	2a5f      	cmp	r2, #95	@ 0x5f
 8018cca:	d019      	beq.n	8018d00 <rcl_validate_topic_name+0xb0>
 8018ccc:	2a2f      	cmp	r2, #47	@ 0x2f
 8018cce:	d051      	beq.n	8018d74 <rcl_validate_topic_name+0x124>
 8018cd0:	2a7e      	cmp	r2, #126	@ 0x7e
 8018cd2:	d048      	beq.n	8018d66 <rcl_validate_topic_name+0x116>
 8018cd4:	2a7b      	cmp	r2, #123	@ 0x7b
 8018cd6:	d054      	beq.n	8018d82 <rcl_validate_topic_name+0x132>
 8018cd8:	2a7d      	cmp	r2, #125	@ 0x7d
 8018cda:	d161      	bne.n	8018da0 <rcl_validate_topic_name+0x150>
 8018cdc:	2c00      	cmp	r4, #0
 8018cde:	d155      	bne.n	8018d8c <rcl_validate_topic_name+0x13c>
 8018ce0:	2305      	movs	r3, #5
 8018ce2:	6033      	str	r3, [r6, #0]
 8018ce4:	b107      	cbz	r7, 8018ce8 <rcl_validate_topic_name+0x98>
 8018ce6:	6039      	str	r1, [r7, #0]
 8018ce8:	2000      	movs	r0, #0
 8018cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cee:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018cf2:	0752      	lsls	r2, r2, #29
 8018cf4:	d504      	bpl.n	8018d00 <rcl_validate_topic_name+0xb0>
 8018cf6:	b11c      	cbz	r4, 8018d00 <rcl_validate_topic_name+0xb0>
 8018cf8:	b111      	cbz	r1, 8018d00 <rcl_validate_topic_name+0xb0>
 8018cfa:	1e4a      	subs	r2, r1, #1
 8018cfc:	429a      	cmp	r2, r3
 8018cfe:	d02d      	beq.n	8018d5c <rcl_validate_topic_name+0x10c>
 8018d00:	3101      	adds	r1, #1
 8018d02:	4288      	cmp	r0, r1
 8018d04:	d1d2      	bne.n	8018cac <rcl_validate_topic_name+0x5c>
 8018d06:	2c00      	cmp	r4, #0
 8018d08:	d145      	bne.n	8018d96 <rcl_validate_topic_name+0x146>
 8018d0a:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 8018d0e:	d04f      	beq.n	8018db0 <rcl_validate_topic_name+0x160>
 8018d10:	4620      	mov	r0, r4
 8018d12:	2301      	movs	r3, #1
 8018d14:	e006      	b.n	8018d24 <rcl_validate_topic_name+0xd4>
 8018d16:	428b      	cmp	r3, r1
 8018d18:	f105 0501 	add.w	r5, r5, #1
 8018d1c:	f103 0201 	add.w	r2, r3, #1
 8018d20:	d236      	bcs.n	8018d90 <rcl_validate_topic_name+0x140>
 8018d22:	4613      	mov	r3, r2
 8018d24:	4580      	cmp	r8, r0
 8018d26:	f100 0001 	add.w	r0, r0, #1
 8018d2a:	d0f4      	beq.n	8018d16 <rcl_validate_topic_name+0xc6>
 8018d2c:	782a      	ldrb	r2, [r5, #0]
 8018d2e:	2a2f      	cmp	r2, #47	@ 0x2f
 8018d30:	d1f1      	bne.n	8018d16 <rcl_validate_topic_name+0xc6>
 8018d32:	786a      	ldrb	r2, [r5, #1]
 8018d34:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018d38:	0754      	lsls	r4, r2, #29
 8018d3a:	d5ec      	bpl.n	8018d16 <rcl_validate_topic_name+0xc6>
 8018d3c:	2204      	movs	r2, #4
 8018d3e:	6032      	str	r2, [r6, #0]
 8018d40:	2f00      	cmp	r7, #0
 8018d42:	d0d1      	beq.n	8018ce8 <rcl_validate_topic_name+0x98>
 8018d44:	603b      	str	r3, [r7, #0]
 8018d46:	2000      	movs	r0, #0
 8018d48:	e7aa      	b.n	8018ca0 <rcl_validate_topic_name+0x50>
 8018d4a:	200b      	movs	r0, #11
 8018d4c:	4770      	bx	lr
 8018d4e:	2304      	movs	r3, #4
 8018d50:	6033      	str	r3, [r6, #0]
 8018d52:	2f00      	cmp	r7, #0
 8018d54:	d1a2      	bne.n	8018c9c <rcl_validate_topic_name+0x4c>
 8018d56:	e7c7      	b.n	8018ce8 <rcl_validate_topic_name+0x98>
 8018d58:	200b      	movs	r0, #11
 8018d5a:	e7a1      	b.n	8018ca0 <rcl_validate_topic_name+0x50>
 8018d5c:	2309      	movs	r3, #9
 8018d5e:	6033      	str	r3, [r6, #0]
 8018d60:	2f00      	cmp	r7, #0
 8018d62:	d1c0      	bne.n	8018ce6 <rcl_validate_topic_name+0x96>
 8018d64:	e7c0      	b.n	8018ce8 <rcl_validate_topic_name+0x98>
 8018d66:	2900      	cmp	r1, #0
 8018d68:	d0ca      	beq.n	8018d00 <rcl_validate_topic_name+0xb0>
 8018d6a:	2306      	movs	r3, #6
 8018d6c:	6033      	str	r3, [r6, #0]
 8018d6e:	2f00      	cmp	r7, #0
 8018d70:	d1b9      	bne.n	8018ce6 <rcl_validate_topic_name+0x96>
 8018d72:	e7b9      	b.n	8018ce8 <rcl_validate_topic_name+0x98>
 8018d74:	2c00      	cmp	r4, #0
 8018d76:	d0c3      	beq.n	8018d00 <rcl_validate_topic_name+0xb0>
 8018d78:	2308      	movs	r3, #8
 8018d7a:	6033      	str	r3, [r6, #0]
 8018d7c:	2f00      	cmp	r7, #0
 8018d7e:	d1b2      	bne.n	8018ce6 <rcl_validate_topic_name+0x96>
 8018d80:	e7b2      	b.n	8018ce8 <rcl_validate_topic_name+0x98>
 8018d82:	2c00      	cmp	r4, #0
 8018d84:	d1f8      	bne.n	8018d78 <rcl_validate_topic_name+0x128>
 8018d86:	460b      	mov	r3, r1
 8018d88:	2401      	movs	r4, #1
 8018d8a:	e7b9      	b.n	8018d00 <rcl_validate_topic_name+0xb0>
 8018d8c:	2400      	movs	r4, #0
 8018d8e:	e7b7      	b.n	8018d00 <rcl_validate_topic_name+0xb0>
 8018d90:	2000      	movs	r0, #0
 8018d92:	6030      	str	r0, [r6, #0]
 8018d94:	e784      	b.n	8018ca0 <rcl_validate_topic_name+0x50>
 8018d96:	2205      	movs	r2, #5
 8018d98:	6032      	str	r2, [r6, #0]
 8018d9a:	2f00      	cmp	r7, #0
 8018d9c:	d1d2      	bne.n	8018d44 <rcl_validate_topic_name+0xf4>
 8018d9e:	e7a3      	b.n	8018ce8 <rcl_validate_topic_name+0x98>
 8018da0:	2c00      	cmp	r4, #0
 8018da2:	bf14      	ite	ne
 8018da4:	2308      	movne	r3, #8
 8018da6:	2303      	moveq	r3, #3
 8018da8:	6033      	str	r3, [r6, #0]
 8018daa:	2f00      	cmp	r7, #0
 8018dac:	d19b      	bne.n	8018ce6 <rcl_validate_topic_name+0x96>
 8018dae:	e79b      	b.n	8018ce8 <rcl_validate_topic_name+0x98>
 8018db0:	2301      	movs	r3, #1
 8018db2:	e00a      	b.n	8018dca <rcl_validate_topic_name+0x17a>
 8018db4:	2c01      	cmp	r4, #1
 8018db6:	d013      	beq.n	8018de0 <rcl_validate_topic_name+0x190>
 8018db8:	4299      	cmp	r1, r3
 8018dba:	f104 0401 	add.w	r4, r4, #1
 8018dbe:	f105 0501 	add.w	r5, r5, #1
 8018dc2:	f103 0201 	add.w	r2, r3, #1
 8018dc6:	d9e3      	bls.n	8018d90 <rcl_validate_topic_name+0x140>
 8018dc8:	4613      	mov	r3, r2
 8018dca:	45a0      	cmp	r8, r4
 8018dcc:	d0f4      	beq.n	8018db8 <rcl_validate_topic_name+0x168>
 8018dce:	782a      	ldrb	r2, [r5, #0]
 8018dd0:	2a2f      	cmp	r2, #47	@ 0x2f
 8018dd2:	d1ef      	bne.n	8018db4 <rcl_validate_topic_name+0x164>
 8018dd4:	786a      	ldrb	r2, [r5, #1]
 8018dd6:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018dda:	0752      	lsls	r2, r2, #29
 8018ddc:	d5ec      	bpl.n	8018db8 <rcl_validate_topic_name+0x168>
 8018dde:	e7ad      	b.n	8018d3c <rcl_validate_topic_name+0xec>
 8018de0:	2307      	movs	r3, #7
 8018de2:	6033      	str	r3, [r6, #0]
 8018de4:	2f00      	cmp	r7, #0
 8018de6:	f43f af7f 	beq.w	8018ce8 <rcl_validate_topic_name+0x98>
 8018dea:	603c      	str	r4, [r7, #0]
 8018dec:	2000      	movs	r0, #0
 8018dee:	e757      	b.n	8018ca0 <rcl_validate_topic_name+0x50>
 8018df0:	0801b977 	.word	0x0801b977

08018df4 <geometry_msgs__msg__Pose__init>:
 8018df4:	b570      	push	{r4, r5, r6, lr}
 8018df6:	4605      	mov	r5, r0
 8018df8:	b1a8      	cbz	r0, 8018e26 <geometry_msgs__msg__Pose__init+0x32>
 8018dfa:	f000 f8e5 	bl	8018fc8 <geometry_msgs__msg__Point__init>
 8018dfe:	4604      	mov	r4, r0
 8018e00:	b140      	cbz	r0, 8018e14 <geometry_msgs__msg__Pose__init+0x20>
 8018e02:	f105 0618 	add.w	r6, r5, #24
 8018e06:	4630      	mov	r0, r6
 8018e08:	f000 f826 	bl	8018e58 <geometry_msgs__msg__Quaternion__init>
 8018e0c:	4604      	mov	r4, r0
 8018e0e:	b168      	cbz	r0, 8018e2c <geometry_msgs__msg__Pose__init+0x38>
 8018e10:	4620      	mov	r0, r4
 8018e12:	bd70      	pop	{r4, r5, r6, pc}
 8018e14:	4628      	mov	r0, r5
 8018e16:	f000 f8db 	bl	8018fd0 <geometry_msgs__msg__Point__fini>
 8018e1a:	f105 0018 	add.w	r0, r5, #24
 8018e1e:	f000 f82f 	bl	8018e80 <geometry_msgs__msg__Quaternion__fini>
 8018e22:	4620      	mov	r0, r4
 8018e24:	bd70      	pop	{r4, r5, r6, pc}
 8018e26:	4604      	mov	r4, r0
 8018e28:	4620      	mov	r0, r4
 8018e2a:	bd70      	pop	{r4, r5, r6, pc}
 8018e2c:	4628      	mov	r0, r5
 8018e2e:	f000 f8cf 	bl	8018fd0 <geometry_msgs__msg__Point__fini>
 8018e32:	4630      	mov	r0, r6
 8018e34:	f000 f824 	bl	8018e80 <geometry_msgs__msg__Quaternion__fini>
 8018e38:	e7ea      	b.n	8018e10 <geometry_msgs__msg__Pose__init+0x1c>
 8018e3a:	bf00      	nop

08018e3c <geometry_msgs__msg__Pose__fini>:
 8018e3c:	b148      	cbz	r0, 8018e52 <geometry_msgs__msg__Pose__fini+0x16>
 8018e3e:	b510      	push	{r4, lr}
 8018e40:	4604      	mov	r4, r0
 8018e42:	f000 f8c5 	bl	8018fd0 <geometry_msgs__msg__Point__fini>
 8018e46:	f104 0018 	add.w	r0, r4, #24
 8018e4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018e4e:	f000 b817 	b.w	8018e80 <geometry_msgs__msg__Quaternion__fini>
 8018e52:	4770      	bx	lr
 8018e54:	0000      	movs	r0, r0
	...

08018e58 <geometry_msgs__msg__Quaternion__init>:
 8018e58:	b160      	cbz	r0, 8018e74 <geometry_msgs__msg__Quaternion__init+0x1c>
 8018e5a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8018e78 <geometry_msgs__msg__Quaternion__init+0x20>
 8018e5e:	2200      	movs	r2, #0
 8018e60:	2300      	movs	r3, #0
 8018e62:	e9c0 2300 	strd	r2, r3, [r0]
 8018e66:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8018e6a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8018e6e:	ed80 7b06 	vstr	d7, [r0, #24]
 8018e72:	2001      	movs	r0, #1
 8018e74:	4770      	bx	lr
 8018e76:	bf00      	nop
 8018e78:	00000000 	.word	0x00000000
 8018e7c:	3ff00000 	.word	0x3ff00000

08018e80 <geometry_msgs__msg__Quaternion__fini>:
 8018e80:	4770      	bx	lr
 8018e82:	bf00      	nop

08018e84 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 8018e84:	f000 b8a0 	b.w	8018fc8 <geometry_msgs__msg__Point__init>

08018e88 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 8018e88:	f000 b8a2 	b.w	8018fd0 <geometry_msgs__msg__Point__fini>

08018e8c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8018e8c:	4b04      	ldr	r3, [pc, #16]	@ (8018ea0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018e8e:	681a      	ldr	r2, [r3, #0]
 8018e90:	b10a      	cbz	r2, 8018e96 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 8018e92:	4803      	ldr	r0, [pc, #12]	@ (8018ea0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018e94:	4770      	bx	lr
 8018e96:	4a03      	ldr	r2, [pc, #12]	@ (8018ea4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 8018e98:	4801      	ldr	r0, [pc, #4]	@ (8018ea0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018e9a:	6812      	ldr	r2, [r2, #0]
 8018e9c:	601a      	str	r2, [r3, #0]
 8018e9e:	4770      	bx	lr
 8018ea0:	200008e4 	.word	0x200008e4
 8018ea4:	20000328 	.word	0x20000328

08018ea8 <get_serialized_size_geometry_msgs__msg__Point>:
 8018ea8:	b1b8      	cbz	r0, 8018eda <get_serialized_size_geometry_msgs__msg__Point+0x32>
 8018eaa:	b538      	push	{r3, r4, r5, lr}
 8018eac:	460d      	mov	r5, r1
 8018eae:	4628      	mov	r0, r5
 8018eb0:	2108      	movs	r1, #8
 8018eb2:	f7f3 f817 	bl	800bee4 <ucdr_alignment>
 8018eb6:	f105 0308 	add.w	r3, r5, #8
 8018eba:	181c      	adds	r4, r3, r0
 8018ebc:	2108      	movs	r1, #8
 8018ebe:	4620      	mov	r0, r4
 8018ec0:	f7f3 f810 	bl	800bee4 <ucdr_alignment>
 8018ec4:	3008      	adds	r0, #8
 8018ec6:	4404      	add	r4, r0
 8018ec8:	2108      	movs	r1, #8
 8018eca:	4620      	mov	r0, r4
 8018ecc:	f7f3 f80a 	bl	800bee4 <ucdr_alignment>
 8018ed0:	f1c5 0508 	rsb	r5, r5, #8
 8018ed4:	4428      	add	r0, r5
 8018ed6:	4420      	add	r0, r4
 8018ed8:	bd38      	pop	{r3, r4, r5, pc}
 8018eda:	4770      	bx	lr

08018edc <_Point__cdr_deserialize>:
 8018edc:	b538      	push	{r3, r4, r5, lr}
 8018ede:	460c      	mov	r4, r1
 8018ee0:	b171      	cbz	r1, 8018f00 <_Point__cdr_deserialize+0x24>
 8018ee2:	4605      	mov	r5, r0
 8018ee4:	f7f2 fe12 	bl	800bb0c <ucdr_deserialize_double>
 8018ee8:	f104 0108 	add.w	r1, r4, #8
 8018eec:	4628      	mov	r0, r5
 8018eee:	f7f2 fe0d 	bl	800bb0c <ucdr_deserialize_double>
 8018ef2:	f104 0110 	add.w	r1, r4, #16
 8018ef6:	4628      	mov	r0, r5
 8018ef8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018efc:	f7f2 be06 	b.w	800bb0c <ucdr_deserialize_double>
 8018f00:	4608      	mov	r0, r1
 8018f02:	bd38      	pop	{r3, r4, r5, pc}

08018f04 <_Point__cdr_serialize>:
 8018f04:	b198      	cbz	r0, 8018f2e <_Point__cdr_serialize+0x2a>
 8018f06:	b538      	push	{r3, r4, r5, lr}
 8018f08:	ed90 0b00 	vldr	d0, [r0]
 8018f0c:	460d      	mov	r5, r1
 8018f0e:	4604      	mov	r4, r0
 8018f10:	4608      	mov	r0, r1
 8018f12:	f7f2 fc59 	bl	800b7c8 <ucdr_serialize_double>
 8018f16:	ed94 0b02 	vldr	d0, [r4, #8]
 8018f1a:	4628      	mov	r0, r5
 8018f1c:	f7f2 fc54 	bl	800b7c8 <ucdr_serialize_double>
 8018f20:	ed94 0b04 	vldr	d0, [r4, #16]
 8018f24:	4628      	mov	r0, r5
 8018f26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018f2a:	f7f2 bc4d 	b.w	800b7c8 <ucdr_serialize_double>
 8018f2e:	4770      	bx	lr

08018f30 <_Point__get_serialized_size>:
 8018f30:	b198      	cbz	r0, 8018f5a <_Point__get_serialized_size+0x2a>
 8018f32:	b510      	push	{r4, lr}
 8018f34:	2108      	movs	r1, #8
 8018f36:	2000      	movs	r0, #0
 8018f38:	f7f2 ffd4 	bl	800bee4 <ucdr_alignment>
 8018f3c:	f100 0408 	add.w	r4, r0, #8
 8018f40:	2108      	movs	r1, #8
 8018f42:	4620      	mov	r0, r4
 8018f44:	f7f2 ffce 	bl	800bee4 <ucdr_alignment>
 8018f48:	3008      	adds	r0, #8
 8018f4a:	4404      	add	r4, r0
 8018f4c:	2108      	movs	r1, #8
 8018f4e:	4620      	mov	r0, r4
 8018f50:	f7f2 ffc8 	bl	800bee4 <ucdr_alignment>
 8018f54:	3008      	adds	r0, #8
 8018f56:	4420      	add	r0, r4
 8018f58:	bd10      	pop	{r4, pc}
 8018f5a:	4770      	bx	lr

08018f5c <_Point__max_serialized_size>:
 8018f5c:	b538      	push	{r3, r4, r5, lr}
 8018f5e:	2108      	movs	r1, #8
 8018f60:	2000      	movs	r0, #0
 8018f62:	f7f2 ffbf 	bl	800bee4 <ucdr_alignment>
 8018f66:	f100 0508 	add.w	r5, r0, #8
 8018f6a:	2108      	movs	r1, #8
 8018f6c:	4628      	mov	r0, r5
 8018f6e:	f7f2 ffb9 	bl	800bee4 <ucdr_alignment>
 8018f72:	f100 0408 	add.w	r4, r0, #8
 8018f76:	442c      	add	r4, r5
 8018f78:	2108      	movs	r1, #8
 8018f7a:	4620      	mov	r0, r4
 8018f7c:	f7f2 ffb2 	bl	800bee4 <ucdr_alignment>
 8018f80:	3008      	adds	r0, #8
 8018f82:	4420      	add	r0, r4
 8018f84:	bd38      	pop	{r3, r4, r5, pc}
 8018f86:	bf00      	nop

08018f88 <max_serialized_size_geometry_msgs__msg__Point>:
 8018f88:	b570      	push	{r4, r5, r6, lr}
 8018f8a:	2301      	movs	r3, #1
 8018f8c:	460c      	mov	r4, r1
 8018f8e:	7003      	strb	r3, [r0, #0]
 8018f90:	2108      	movs	r1, #8
 8018f92:	4620      	mov	r0, r4
 8018f94:	f7f2 ffa6 	bl	800bee4 <ucdr_alignment>
 8018f98:	f104 0508 	add.w	r5, r4, #8
 8018f9c:	1946      	adds	r6, r0, r5
 8018f9e:	2108      	movs	r1, #8
 8018fa0:	4630      	mov	r0, r6
 8018fa2:	f7f2 ff9f 	bl	800bee4 <ucdr_alignment>
 8018fa6:	f100 0508 	add.w	r5, r0, #8
 8018faa:	4435      	add	r5, r6
 8018fac:	2108      	movs	r1, #8
 8018fae:	4628      	mov	r0, r5
 8018fb0:	f7f2 ff98 	bl	800bee4 <ucdr_alignment>
 8018fb4:	f1c4 0408 	rsb	r4, r4, #8
 8018fb8:	4420      	add	r0, r4
 8018fba:	4428      	add	r0, r5
 8018fbc:	bd70      	pop	{r4, r5, r6, pc}
 8018fbe:	bf00      	nop

08018fc0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8018fc0:	4800      	ldr	r0, [pc, #0]	@ (8018fc4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 8018fc2:	4770      	bx	lr
 8018fc4:	200008f0 	.word	0x200008f0

08018fc8 <geometry_msgs__msg__Point__init>:
 8018fc8:	3800      	subs	r0, #0
 8018fca:	bf18      	it	ne
 8018fcc:	2001      	movne	r0, #1
 8018fce:	4770      	bx	lr

08018fd0 <geometry_msgs__msg__Point__fini>:
 8018fd0:	4770      	bx	lr
 8018fd2:	bf00      	nop

08018fd4 <calloc>:
 8018fd4:	4b02      	ldr	r3, [pc, #8]	@ (8018fe0 <calloc+0xc>)
 8018fd6:	460a      	mov	r2, r1
 8018fd8:	4601      	mov	r1, r0
 8018fda:	6818      	ldr	r0, [r3, #0]
 8018fdc:	f000 b802 	b.w	8018fe4 <_calloc_r>
 8018fe0:	20000924 	.word	0x20000924

08018fe4 <_calloc_r>:
 8018fe4:	b570      	push	{r4, r5, r6, lr}
 8018fe6:	fba1 5402 	umull	r5, r4, r1, r2
 8018fea:	b934      	cbnz	r4, 8018ffa <_calloc_r+0x16>
 8018fec:	4629      	mov	r1, r5
 8018fee:	f000 f899 	bl	8019124 <_malloc_r>
 8018ff2:	4606      	mov	r6, r0
 8018ff4:	b928      	cbnz	r0, 8019002 <_calloc_r+0x1e>
 8018ff6:	4630      	mov	r0, r6
 8018ff8:	bd70      	pop	{r4, r5, r6, pc}
 8018ffa:	220c      	movs	r2, #12
 8018ffc:	6002      	str	r2, [r0, #0]
 8018ffe:	2600      	movs	r6, #0
 8019000:	e7f9      	b.n	8018ff6 <_calloc_r+0x12>
 8019002:	462a      	mov	r2, r5
 8019004:	4621      	mov	r1, r4
 8019006:	f000 fcd5 	bl	80199b4 <memset>
 801900a:	e7f4      	b.n	8018ff6 <_calloc_r+0x12>

0801900c <exit>:
 801900c:	b508      	push	{r3, lr}
 801900e:	4b06      	ldr	r3, [pc, #24]	@ (8019028 <exit+0x1c>)
 8019010:	4604      	mov	r4, r0
 8019012:	b113      	cbz	r3, 801901a <exit+0xe>
 8019014:	2100      	movs	r1, #0
 8019016:	f3af 8000 	nop.w
 801901a:	4b04      	ldr	r3, [pc, #16]	@ (801902c <exit+0x20>)
 801901c:	681b      	ldr	r3, [r3, #0]
 801901e:	b103      	cbz	r3, 8019022 <exit+0x16>
 8019020:	4798      	blx	r3
 8019022:	4620      	mov	r0, r4
 8019024:	f7ea f97e 	bl	8003324 <_exit>
 8019028:	00000000 	.word	0x00000000
 801902c:	20011ae4 	.word	0x20011ae4

08019030 <getenv>:
 8019030:	b507      	push	{r0, r1, r2, lr}
 8019032:	4b04      	ldr	r3, [pc, #16]	@ (8019044 <getenv+0x14>)
 8019034:	4601      	mov	r1, r0
 8019036:	aa01      	add	r2, sp, #4
 8019038:	6818      	ldr	r0, [r3, #0]
 801903a:	f000 f805 	bl	8019048 <_findenv_r>
 801903e:	b003      	add	sp, #12
 8019040:	f85d fb04 	ldr.w	pc, [sp], #4
 8019044:	20000924 	.word	0x20000924

08019048 <_findenv_r>:
 8019048:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801904c:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80190bc <_findenv_r+0x74>
 8019050:	4606      	mov	r6, r0
 8019052:	4689      	mov	r9, r1
 8019054:	4617      	mov	r7, r2
 8019056:	f000 fda3 	bl	8019ba0 <__env_lock>
 801905a:	f8da 4000 	ldr.w	r4, [sl]
 801905e:	b134      	cbz	r4, 801906e <_findenv_r+0x26>
 8019060:	464b      	mov	r3, r9
 8019062:	4698      	mov	r8, r3
 8019064:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019068:	b13a      	cbz	r2, 801907a <_findenv_r+0x32>
 801906a:	2a3d      	cmp	r2, #61	@ 0x3d
 801906c:	d1f9      	bne.n	8019062 <_findenv_r+0x1a>
 801906e:	4630      	mov	r0, r6
 8019070:	f000 fd9c 	bl	8019bac <__env_unlock>
 8019074:	2000      	movs	r0, #0
 8019076:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801907a:	eba8 0809 	sub.w	r8, r8, r9
 801907e:	46a3      	mov	fp, r4
 8019080:	f854 0b04 	ldr.w	r0, [r4], #4
 8019084:	2800      	cmp	r0, #0
 8019086:	d0f2      	beq.n	801906e <_findenv_r+0x26>
 8019088:	4642      	mov	r2, r8
 801908a:	4649      	mov	r1, r9
 801908c:	f000 fca7 	bl	80199de <strncmp>
 8019090:	2800      	cmp	r0, #0
 8019092:	d1f4      	bne.n	801907e <_findenv_r+0x36>
 8019094:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8019098:	eb03 0508 	add.w	r5, r3, r8
 801909c:	f813 3008 	ldrb.w	r3, [r3, r8]
 80190a0:	2b3d      	cmp	r3, #61	@ 0x3d
 80190a2:	d1ec      	bne.n	801907e <_findenv_r+0x36>
 80190a4:	f8da 3000 	ldr.w	r3, [sl]
 80190a8:	ebab 0303 	sub.w	r3, fp, r3
 80190ac:	109b      	asrs	r3, r3, #2
 80190ae:	4630      	mov	r0, r6
 80190b0:	603b      	str	r3, [r7, #0]
 80190b2:	f000 fd7b 	bl	8019bac <__env_unlock>
 80190b6:	1c68      	adds	r0, r5, #1
 80190b8:	e7dd      	b.n	8019076 <_findenv_r+0x2e>
 80190ba:	bf00      	nop
 80190bc:	2000001c 	.word	0x2000001c

080190c0 <malloc>:
 80190c0:	4b02      	ldr	r3, [pc, #8]	@ (80190cc <malloc+0xc>)
 80190c2:	4601      	mov	r1, r0
 80190c4:	6818      	ldr	r0, [r3, #0]
 80190c6:	f000 b82d 	b.w	8019124 <_malloc_r>
 80190ca:	bf00      	nop
 80190cc:	20000924 	.word	0x20000924

080190d0 <free>:
 80190d0:	4b02      	ldr	r3, [pc, #8]	@ (80190dc <free+0xc>)
 80190d2:	4601      	mov	r1, r0
 80190d4:	6818      	ldr	r0, [r3, #0]
 80190d6:	f000 bd6f 	b.w	8019bb8 <_free_r>
 80190da:	bf00      	nop
 80190dc:	20000924 	.word	0x20000924

080190e0 <sbrk_aligned>:
 80190e0:	b570      	push	{r4, r5, r6, lr}
 80190e2:	4e0f      	ldr	r6, [pc, #60]	@ (8019120 <sbrk_aligned+0x40>)
 80190e4:	460c      	mov	r4, r1
 80190e6:	6831      	ldr	r1, [r6, #0]
 80190e8:	4605      	mov	r5, r0
 80190ea:	b911      	cbnz	r1, 80190f2 <sbrk_aligned+0x12>
 80190ec:	f000 fcd4 	bl	8019a98 <_sbrk_r>
 80190f0:	6030      	str	r0, [r6, #0]
 80190f2:	4621      	mov	r1, r4
 80190f4:	4628      	mov	r0, r5
 80190f6:	f000 fccf 	bl	8019a98 <_sbrk_r>
 80190fa:	1c43      	adds	r3, r0, #1
 80190fc:	d103      	bne.n	8019106 <sbrk_aligned+0x26>
 80190fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8019102:	4620      	mov	r0, r4
 8019104:	bd70      	pop	{r4, r5, r6, pc}
 8019106:	1cc4      	adds	r4, r0, #3
 8019108:	f024 0403 	bic.w	r4, r4, #3
 801910c:	42a0      	cmp	r0, r4
 801910e:	d0f8      	beq.n	8019102 <sbrk_aligned+0x22>
 8019110:	1a21      	subs	r1, r4, r0
 8019112:	4628      	mov	r0, r5
 8019114:	f000 fcc0 	bl	8019a98 <_sbrk_r>
 8019118:	3001      	adds	r0, #1
 801911a:	d1f2      	bne.n	8019102 <sbrk_aligned+0x22>
 801911c:	e7ef      	b.n	80190fe <sbrk_aligned+0x1e>
 801911e:	bf00      	nop
 8019120:	200119a4 	.word	0x200119a4

08019124 <_malloc_r>:
 8019124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019128:	1ccd      	adds	r5, r1, #3
 801912a:	f025 0503 	bic.w	r5, r5, #3
 801912e:	3508      	adds	r5, #8
 8019130:	2d0c      	cmp	r5, #12
 8019132:	bf38      	it	cc
 8019134:	250c      	movcc	r5, #12
 8019136:	2d00      	cmp	r5, #0
 8019138:	4606      	mov	r6, r0
 801913a:	db01      	blt.n	8019140 <_malloc_r+0x1c>
 801913c:	42a9      	cmp	r1, r5
 801913e:	d904      	bls.n	801914a <_malloc_r+0x26>
 8019140:	230c      	movs	r3, #12
 8019142:	6033      	str	r3, [r6, #0]
 8019144:	2000      	movs	r0, #0
 8019146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801914a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019220 <_malloc_r+0xfc>
 801914e:	f000 f869 	bl	8019224 <__malloc_lock>
 8019152:	f8d8 3000 	ldr.w	r3, [r8]
 8019156:	461c      	mov	r4, r3
 8019158:	bb44      	cbnz	r4, 80191ac <_malloc_r+0x88>
 801915a:	4629      	mov	r1, r5
 801915c:	4630      	mov	r0, r6
 801915e:	f7ff ffbf 	bl	80190e0 <sbrk_aligned>
 8019162:	1c43      	adds	r3, r0, #1
 8019164:	4604      	mov	r4, r0
 8019166:	d158      	bne.n	801921a <_malloc_r+0xf6>
 8019168:	f8d8 4000 	ldr.w	r4, [r8]
 801916c:	4627      	mov	r7, r4
 801916e:	2f00      	cmp	r7, #0
 8019170:	d143      	bne.n	80191fa <_malloc_r+0xd6>
 8019172:	2c00      	cmp	r4, #0
 8019174:	d04b      	beq.n	801920e <_malloc_r+0xea>
 8019176:	6823      	ldr	r3, [r4, #0]
 8019178:	4639      	mov	r1, r7
 801917a:	4630      	mov	r0, r6
 801917c:	eb04 0903 	add.w	r9, r4, r3
 8019180:	f000 fc8a 	bl	8019a98 <_sbrk_r>
 8019184:	4581      	cmp	r9, r0
 8019186:	d142      	bne.n	801920e <_malloc_r+0xea>
 8019188:	6821      	ldr	r1, [r4, #0]
 801918a:	1a6d      	subs	r5, r5, r1
 801918c:	4629      	mov	r1, r5
 801918e:	4630      	mov	r0, r6
 8019190:	f7ff ffa6 	bl	80190e0 <sbrk_aligned>
 8019194:	3001      	adds	r0, #1
 8019196:	d03a      	beq.n	801920e <_malloc_r+0xea>
 8019198:	6823      	ldr	r3, [r4, #0]
 801919a:	442b      	add	r3, r5
 801919c:	6023      	str	r3, [r4, #0]
 801919e:	f8d8 3000 	ldr.w	r3, [r8]
 80191a2:	685a      	ldr	r2, [r3, #4]
 80191a4:	bb62      	cbnz	r2, 8019200 <_malloc_r+0xdc>
 80191a6:	f8c8 7000 	str.w	r7, [r8]
 80191aa:	e00f      	b.n	80191cc <_malloc_r+0xa8>
 80191ac:	6822      	ldr	r2, [r4, #0]
 80191ae:	1b52      	subs	r2, r2, r5
 80191b0:	d420      	bmi.n	80191f4 <_malloc_r+0xd0>
 80191b2:	2a0b      	cmp	r2, #11
 80191b4:	d917      	bls.n	80191e6 <_malloc_r+0xc2>
 80191b6:	1961      	adds	r1, r4, r5
 80191b8:	42a3      	cmp	r3, r4
 80191ba:	6025      	str	r5, [r4, #0]
 80191bc:	bf18      	it	ne
 80191be:	6059      	strne	r1, [r3, #4]
 80191c0:	6863      	ldr	r3, [r4, #4]
 80191c2:	bf08      	it	eq
 80191c4:	f8c8 1000 	streq.w	r1, [r8]
 80191c8:	5162      	str	r2, [r4, r5]
 80191ca:	604b      	str	r3, [r1, #4]
 80191cc:	4630      	mov	r0, r6
 80191ce:	f000 f82f 	bl	8019230 <__malloc_unlock>
 80191d2:	f104 000b 	add.w	r0, r4, #11
 80191d6:	1d23      	adds	r3, r4, #4
 80191d8:	f020 0007 	bic.w	r0, r0, #7
 80191dc:	1ac2      	subs	r2, r0, r3
 80191de:	bf1c      	itt	ne
 80191e0:	1a1b      	subne	r3, r3, r0
 80191e2:	50a3      	strne	r3, [r4, r2]
 80191e4:	e7af      	b.n	8019146 <_malloc_r+0x22>
 80191e6:	6862      	ldr	r2, [r4, #4]
 80191e8:	42a3      	cmp	r3, r4
 80191ea:	bf0c      	ite	eq
 80191ec:	f8c8 2000 	streq.w	r2, [r8]
 80191f0:	605a      	strne	r2, [r3, #4]
 80191f2:	e7eb      	b.n	80191cc <_malloc_r+0xa8>
 80191f4:	4623      	mov	r3, r4
 80191f6:	6864      	ldr	r4, [r4, #4]
 80191f8:	e7ae      	b.n	8019158 <_malloc_r+0x34>
 80191fa:	463c      	mov	r4, r7
 80191fc:	687f      	ldr	r7, [r7, #4]
 80191fe:	e7b6      	b.n	801916e <_malloc_r+0x4a>
 8019200:	461a      	mov	r2, r3
 8019202:	685b      	ldr	r3, [r3, #4]
 8019204:	42a3      	cmp	r3, r4
 8019206:	d1fb      	bne.n	8019200 <_malloc_r+0xdc>
 8019208:	2300      	movs	r3, #0
 801920a:	6053      	str	r3, [r2, #4]
 801920c:	e7de      	b.n	80191cc <_malloc_r+0xa8>
 801920e:	230c      	movs	r3, #12
 8019210:	6033      	str	r3, [r6, #0]
 8019212:	4630      	mov	r0, r6
 8019214:	f000 f80c 	bl	8019230 <__malloc_unlock>
 8019218:	e794      	b.n	8019144 <_malloc_r+0x20>
 801921a:	6005      	str	r5, [r0, #0]
 801921c:	e7d6      	b.n	80191cc <_malloc_r+0xa8>
 801921e:	bf00      	nop
 8019220:	200119a8 	.word	0x200119a8

08019224 <__malloc_lock>:
 8019224:	4801      	ldr	r0, [pc, #4]	@ (801922c <__malloc_lock+0x8>)
 8019226:	f000 bc84 	b.w	8019b32 <__retarget_lock_acquire_recursive>
 801922a:	bf00      	nop
 801922c:	20011aed 	.word	0x20011aed

08019230 <__malloc_unlock>:
 8019230:	4801      	ldr	r0, [pc, #4]	@ (8019238 <__malloc_unlock+0x8>)
 8019232:	f000 bc7f 	b.w	8019b34 <__retarget_lock_release_recursive>
 8019236:	bf00      	nop
 8019238:	20011aed 	.word	0x20011aed

0801923c <srand>:
 801923c:	b538      	push	{r3, r4, r5, lr}
 801923e:	4b10      	ldr	r3, [pc, #64]	@ (8019280 <srand+0x44>)
 8019240:	681d      	ldr	r5, [r3, #0]
 8019242:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8019244:	4604      	mov	r4, r0
 8019246:	b9b3      	cbnz	r3, 8019276 <srand+0x3a>
 8019248:	2018      	movs	r0, #24
 801924a:	f7ff ff39 	bl	80190c0 <malloc>
 801924e:	4602      	mov	r2, r0
 8019250:	6328      	str	r0, [r5, #48]	@ 0x30
 8019252:	b920      	cbnz	r0, 801925e <srand+0x22>
 8019254:	4b0b      	ldr	r3, [pc, #44]	@ (8019284 <srand+0x48>)
 8019256:	480c      	ldr	r0, [pc, #48]	@ (8019288 <srand+0x4c>)
 8019258:	2146      	movs	r1, #70	@ 0x46
 801925a:	f000 fc83 	bl	8019b64 <__assert_func>
 801925e:	490b      	ldr	r1, [pc, #44]	@ (801928c <srand+0x50>)
 8019260:	4b0b      	ldr	r3, [pc, #44]	@ (8019290 <srand+0x54>)
 8019262:	e9c0 1300 	strd	r1, r3, [r0]
 8019266:	4b0b      	ldr	r3, [pc, #44]	@ (8019294 <srand+0x58>)
 8019268:	6083      	str	r3, [r0, #8]
 801926a:	230b      	movs	r3, #11
 801926c:	8183      	strh	r3, [r0, #12]
 801926e:	2100      	movs	r1, #0
 8019270:	2001      	movs	r0, #1
 8019272:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8019276:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8019278:	2200      	movs	r2, #0
 801927a:	611c      	str	r4, [r3, #16]
 801927c:	615a      	str	r2, [r3, #20]
 801927e:	bd38      	pop	{r3, r4, r5, pc}
 8019280:	20000924 	.word	0x20000924
 8019284:	0801b898 	.word	0x0801b898
 8019288:	0801b8af 	.word	0x0801b8af
 801928c:	abcd330e 	.word	0xabcd330e
 8019290:	e66d1234 	.word	0xe66d1234
 8019294:	0005deec 	.word	0x0005deec

08019298 <rand>:
 8019298:	4b16      	ldr	r3, [pc, #88]	@ (80192f4 <rand+0x5c>)
 801929a:	b510      	push	{r4, lr}
 801929c:	681c      	ldr	r4, [r3, #0]
 801929e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80192a0:	b9b3      	cbnz	r3, 80192d0 <rand+0x38>
 80192a2:	2018      	movs	r0, #24
 80192a4:	f7ff ff0c 	bl	80190c0 <malloc>
 80192a8:	4602      	mov	r2, r0
 80192aa:	6320      	str	r0, [r4, #48]	@ 0x30
 80192ac:	b920      	cbnz	r0, 80192b8 <rand+0x20>
 80192ae:	4b12      	ldr	r3, [pc, #72]	@ (80192f8 <rand+0x60>)
 80192b0:	4812      	ldr	r0, [pc, #72]	@ (80192fc <rand+0x64>)
 80192b2:	2152      	movs	r1, #82	@ 0x52
 80192b4:	f000 fc56 	bl	8019b64 <__assert_func>
 80192b8:	4911      	ldr	r1, [pc, #68]	@ (8019300 <rand+0x68>)
 80192ba:	4b12      	ldr	r3, [pc, #72]	@ (8019304 <rand+0x6c>)
 80192bc:	e9c0 1300 	strd	r1, r3, [r0]
 80192c0:	4b11      	ldr	r3, [pc, #68]	@ (8019308 <rand+0x70>)
 80192c2:	6083      	str	r3, [r0, #8]
 80192c4:	230b      	movs	r3, #11
 80192c6:	8183      	strh	r3, [r0, #12]
 80192c8:	2100      	movs	r1, #0
 80192ca:	2001      	movs	r0, #1
 80192cc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80192d0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80192d2:	480e      	ldr	r0, [pc, #56]	@ (801930c <rand+0x74>)
 80192d4:	690b      	ldr	r3, [r1, #16]
 80192d6:	694c      	ldr	r4, [r1, #20]
 80192d8:	4a0d      	ldr	r2, [pc, #52]	@ (8019310 <rand+0x78>)
 80192da:	4358      	muls	r0, r3
 80192dc:	fb02 0004 	mla	r0, r2, r4, r0
 80192e0:	fba3 3202 	umull	r3, r2, r3, r2
 80192e4:	3301      	adds	r3, #1
 80192e6:	eb40 0002 	adc.w	r0, r0, r2
 80192ea:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80192ee:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80192f2:	bd10      	pop	{r4, pc}
 80192f4:	20000924 	.word	0x20000924
 80192f8:	0801b898 	.word	0x0801b898
 80192fc:	0801b8af 	.word	0x0801b8af
 8019300:	abcd330e 	.word	0xabcd330e
 8019304:	e66d1234 	.word	0xe66d1234
 8019308:	0005deec 	.word	0x0005deec
 801930c:	5851f42d 	.word	0x5851f42d
 8019310:	4c957f2d 	.word	0x4c957f2d

08019314 <realloc>:
 8019314:	4b02      	ldr	r3, [pc, #8]	@ (8019320 <realloc+0xc>)
 8019316:	460a      	mov	r2, r1
 8019318:	4601      	mov	r1, r0
 801931a:	6818      	ldr	r0, [r3, #0]
 801931c:	f000 b802 	b.w	8019324 <_realloc_r>
 8019320:	20000924 	.word	0x20000924

08019324 <_realloc_r>:
 8019324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019328:	4607      	mov	r7, r0
 801932a:	4614      	mov	r4, r2
 801932c:	460d      	mov	r5, r1
 801932e:	b921      	cbnz	r1, 801933a <_realloc_r+0x16>
 8019330:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019334:	4611      	mov	r1, r2
 8019336:	f7ff bef5 	b.w	8019124 <_malloc_r>
 801933a:	b92a      	cbnz	r2, 8019348 <_realloc_r+0x24>
 801933c:	f000 fc3c 	bl	8019bb8 <_free_r>
 8019340:	4625      	mov	r5, r4
 8019342:	4628      	mov	r0, r5
 8019344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019348:	f000 fc80 	bl	8019c4c <_malloc_usable_size_r>
 801934c:	4284      	cmp	r4, r0
 801934e:	4606      	mov	r6, r0
 8019350:	d802      	bhi.n	8019358 <_realloc_r+0x34>
 8019352:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019356:	d8f4      	bhi.n	8019342 <_realloc_r+0x1e>
 8019358:	4621      	mov	r1, r4
 801935a:	4638      	mov	r0, r7
 801935c:	f7ff fee2 	bl	8019124 <_malloc_r>
 8019360:	4680      	mov	r8, r0
 8019362:	b908      	cbnz	r0, 8019368 <_realloc_r+0x44>
 8019364:	4645      	mov	r5, r8
 8019366:	e7ec      	b.n	8019342 <_realloc_r+0x1e>
 8019368:	42b4      	cmp	r4, r6
 801936a:	4622      	mov	r2, r4
 801936c:	4629      	mov	r1, r5
 801936e:	bf28      	it	cs
 8019370:	4632      	movcs	r2, r6
 8019372:	f000 fbe8 	bl	8019b46 <memcpy>
 8019376:	4629      	mov	r1, r5
 8019378:	4638      	mov	r0, r7
 801937a:	f000 fc1d 	bl	8019bb8 <_free_r>
 801937e:	e7f1      	b.n	8019364 <_realloc_r+0x40>

08019380 <_strtoul_l.isra.0>:
 8019380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019384:	4e34      	ldr	r6, [pc, #208]	@ (8019458 <_strtoul_l.isra.0+0xd8>)
 8019386:	4686      	mov	lr, r0
 8019388:	460d      	mov	r5, r1
 801938a:	4628      	mov	r0, r5
 801938c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019390:	5d37      	ldrb	r7, [r6, r4]
 8019392:	f017 0708 	ands.w	r7, r7, #8
 8019396:	d1f8      	bne.n	801938a <_strtoul_l.isra.0+0xa>
 8019398:	2c2d      	cmp	r4, #45	@ 0x2d
 801939a:	d110      	bne.n	80193be <_strtoul_l.isra.0+0x3e>
 801939c:	782c      	ldrb	r4, [r5, #0]
 801939e:	2701      	movs	r7, #1
 80193a0:	1c85      	adds	r5, r0, #2
 80193a2:	f033 0010 	bics.w	r0, r3, #16
 80193a6:	d115      	bne.n	80193d4 <_strtoul_l.isra.0+0x54>
 80193a8:	2c30      	cmp	r4, #48	@ 0x30
 80193aa:	d10d      	bne.n	80193c8 <_strtoul_l.isra.0+0x48>
 80193ac:	7828      	ldrb	r0, [r5, #0]
 80193ae:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80193b2:	2858      	cmp	r0, #88	@ 0x58
 80193b4:	d108      	bne.n	80193c8 <_strtoul_l.isra.0+0x48>
 80193b6:	786c      	ldrb	r4, [r5, #1]
 80193b8:	3502      	adds	r5, #2
 80193ba:	2310      	movs	r3, #16
 80193bc:	e00a      	b.n	80193d4 <_strtoul_l.isra.0+0x54>
 80193be:	2c2b      	cmp	r4, #43	@ 0x2b
 80193c0:	bf04      	itt	eq
 80193c2:	782c      	ldrbeq	r4, [r5, #0]
 80193c4:	1c85      	addeq	r5, r0, #2
 80193c6:	e7ec      	b.n	80193a2 <_strtoul_l.isra.0+0x22>
 80193c8:	2b00      	cmp	r3, #0
 80193ca:	d1f6      	bne.n	80193ba <_strtoul_l.isra.0+0x3a>
 80193cc:	2c30      	cmp	r4, #48	@ 0x30
 80193ce:	bf14      	ite	ne
 80193d0:	230a      	movne	r3, #10
 80193d2:	2308      	moveq	r3, #8
 80193d4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80193d8:	2600      	movs	r6, #0
 80193da:	fbb8 f8f3 	udiv	r8, r8, r3
 80193de:	fb03 f908 	mul.w	r9, r3, r8
 80193e2:	ea6f 0909 	mvn.w	r9, r9
 80193e6:	4630      	mov	r0, r6
 80193e8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80193ec:	f1bc 0f09 	cmp.w	ip, #9
 80193f0:	d810      	bhi.n	8019414 <_strtoul_l.isra.0+0x94>
 80193f2:	4664      	mov	r4, ip
 80193f4:	42a3      	cmp	r3, r4
 80193f6:	dd1e      	ble.n	8019436 <_strtoul_l.isra.0+0xb6>
 80193f8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80193fc:	d007      	beq.n	801940e <_strtoul_l.isra.0+0x8e>
 80193fe:	4580      	cmp	r8, r0
 8019400:	d316      	bcc.n	8019430 <_strtoul_l.isra.0+0xb0>
 8019402:	d101      	bne.n	8019408 <_strtoul_l.isra.0+0x88>
 8019404:	45a1      	cmp	r9, r4
 8019406:	db13      	blt.n	8019430 <_strtoul_l.isra.0+0xb0>
 8019408:	fb00 4003 	mla	r0, r0, r3, r4
 801940c:	2601      	movs	r6, #1
 801940e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019412:	e7e9      	b.n	80193e8 <_strtoul_l.isra.0+0x68>
 8019414:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019418:	f1bc 0f19 	cmp.w	ip, #25
 801941c:	d801      	bhi.n	8019422 <_strtoul_l.isra.0+0xa2>
 801941e:	3c37      	subs	r4, #55	@ 0x37
 8019420:	e7e8      	b.n	80193f4 <_strtoul_l.isra.0+0x74>
 8019422:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8019426:	f1bc 0f19 	cmp.w	ip, #25
 801942a:	d804      	bhi.n	8019436 <_strtoul_l.isra.0+0xb6>
 801942c:	3c57      	subs	r4, #87	@ 0x57
 801942e:	e7e1      	b.n	80193f4 <_strtoul_l.isra.0+0x74>
 8019430:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8019434:	e7eb      	b.n	801940e <_strtoul_l.isra.0+0x8e>
 8019436:	1c73      	adds	r3, r6, #1
 8019438:	d106      	bne.n	8019448 <_strtoul_l.isra.0+0xc8>
 801943a:	2322      	movs	r3, #34	@ 0x22
 801943c:	f8ce 3000 	str.w	r3, [lr]
 8019440:	4630      	mov	r0, r6
 8019442:	b932      	cbnz	r2, 8019452 <_strtoul_l.isra.0+0xd2>
 8019444:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019448:	b107      	cbz	r7, 801944c <_strtoul_l.isra.0+0xcc>
 801944a:	4240      	negs	r0, r0
 801944c:	2a00      	cmp	r2, #0
 801944e:	d0f9      	beq.n	8019444 <_strtoul_l.isra.0+0xc4>
 8019450:	b106      	cbz	r6, 8019454 <_strtoul_l.isra.0+0xd4>
 8019452:	1e69      	subs	r1, r5, #1
 8019454:	6011      	str	r1, [r2, #0]
 8019456:	e7f5      	b.n	8019444 <_strtoul_l.isra.0+0xc4>
 8019458:	0801b977 	.word	0x0801b977

0801945c <strtoul>:
 801945c:	4613      	mov	r3, r2
 801945e:	460a      	mov	r2, r1
 8019460:	4601      	mov	r1, r0
 8019462:	4802      	ldr	r0, [pc, #8]	@ (801946c <strtoul+0x10>)
 8019464:	6800      	ldr	r0, [r0, #0]
 8019466:	f7ff bf8b 	b.w	8019380 <_strtoul_l.isra.0>
 801946a:	bf00      	nop
 801946c:	20000924 	.word	0x20000924

08019470 <std>:
 8019470:	2300      	movs	r3, #0
 8019472:	b510      	push	{r4, lr}
 8019474:	4604      	mov	r4, r0
 8019476:	e9c0 3300 	strd	r3, r3, [r0]
 801947a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801947e:	6083      	str	r3, [r0, #8]
 8019480:	8181      	strh	r1, [r0, #12]
 8019482:	6643      	str	r3, [r0, #100]	@ 0x64
 8019484:	81c2      	strh	r2, [r0, #14]
 8019486:	6183      	str	r3, [r0, #24]
 8019488:	4619      	mov	r1, r3
 801948a:	2208      	movs	r2, #8
 801948c:	305c      	adds	r0, #92	@ 0x5c
 801948e:	f000 fa91 	bl	80199b4 <memset>
 8019492:	4b0d      	ldr	r3, [pc, #52]	@ (80194c8 <std+0x58>)
 8019494:	6263      	str	r3, [r4, #36]	@ 0x24
 8019496:	4b0d      	ldr	r3, [pc, #52]	@ (80194cc <std+0x5c>)
 8019498:	62a3      	str	r3, [r4, #40]	@ 0x28
 801949a:	4b0d      	ldr	r3, [pc, #52]	@ (80194d0 <std+0x60>)
 801949c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801949e:	4b0d      	ldr	r3, [pc, #52]	@ (80194d4 <std+0x64>)
 80194a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80194a2:	4b0d      	ldr	r3, [pc, #52]	@ (80194d8 <std+0x68>)
 80194a4:	6224      	str	r4, [r4, #32]
 80194a6:	429c      	cmp	r4, r3
 80194a8:	d006      	beq.n	80194b8 <std+0x48>
 80194aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80194ae:	4294      	cmp	r4, r2
 80194b0:	d002      	beq.n	80194b8 <std+0x48>
 80194b2:	33d0      	adds	r3, #208	@ 0xd0
 80194b4:	429c      	cmp	r4, r3
 80194b6:	d105      	bne.n	80194c4 <std+0x54>
 80194b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80194bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80194c0:	f000 bb36 	b.w	8019b30 <__retarget_lock_init_recursive>
 80194c4:	bd10      	pop	{r4, pc}
 80194c6:	bf00      	nop
 80194c8:	08019739 	.word	0x08019739
 80194cc:	0801975b 	.word	0x0801975b
 80194d0:	08019793 	.word	0x08019793
 80194d4:	080197b7 	.word	0x080197b7
 80194d8:	200119ac 	.word	0x200119ac

080194dc <stdio_exit_handler>:
 80194dc:	4a02      	ldr	r2, [pc, #8]	@ (80194e8 <stdio_exit_handler+0xc>)
 80194de:	4903      	ldr	r1, [pc, #12]	@ (80194ec <stdio_exit_handler+0x10>)
 80194e0:	4803      	ldr	r0, [pc, #12]	@ (80194f0 <stdio_exit_handler+0x14>)
 80194e2:	f000 b869 	b.w	80195b8 <_fwalk_sglue>
 80194e6:	bf00      	nop
 80194e8:	20000918 	.word	0x20000918
 80194ec:	0801a5b1 	.word	0x0801a5b1
 80194f0:	20000928 	.word	0x20000928

080194f4 <cleanup_stdio>:
 80194f4:	6841      	ldr	r1, [r0, #4]
 80194f6:	4b0c      	ldr	r3, [pc, #48]	@ (8019528 <cleanup_stdio+0x34>)
 80194f8:	4299      	cmp	r1, r3
 80194fa:	b510      	push	{r4, lr}
 80194fc:	4604      	mov	r4, r0
 80194fe:	d001      	beq.n	8019504 <cleanup_stdio+0x10>
 8019500:	f001 f856 	bl	801a5b0 <_fflush_r>
 8019504:	68a1      	ldr	r1, [r4, #8]
 8019506:	4b09      	ldr	r3, [pc, #36]	@ (801952c <cleanup_stdio+0x38>)
 8019508:	4299      	cmp	r1, r3
 801950a:	d002      	beq.n	8019512 <cleanup_stdio+0x1e>
 801950c:	4620      	mov	r0, r4
 801950e:	f001 f84f 	bl	801a5b0 <_fflush_r>
 8019512:	68e1      	ldr	r1, [r4, #12]
 8019514:	4b06      	ldr	r3, [pc, #24]	@ (8019530 <cleanup_stdio+0x3c>)
 8019516:	4299      	cmp	r1, r3
 8019518:	d004      	beq.n	8019524 <cleanup_stdio+0x30>
 801951a:	4620      	mov	r0, r4
 801951c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019520:	f001 b846 	b.w	801a5b0 <_fflush_r>
 8019524:	bd10      	pop	{r4, pc}
 8019526:	bf00      	nop
 8019528:	200119ac 	.word	0x200119ac
 801952c:	20011a14 	.word	0x20011a14
 8019530:	20011a7c 	.word	0x20011a7c

08019534 <global_stdio_init.part.0>:
 8019534:	b510      	push	{r4, lr}
 8019536:	4b0b      	ldr	r3, [pc, #44]	@ (8019564 <global_stdio_init.part.0+0x30>)
 8019538:	4c0b      	ldr	r4, [pc, #44]	@ (8019568 <global_stdio_init.part.0+0x34>)
 801953a:	4a0c      	ldr	r2, [pc, #48]	@ (801956c <global_stdio_init.part.0+0x38>)
 801953c:	601a      	str	r2, [r3, #0]
 801953e:	4620      	mov	r0, r4
 8019540:	2200      	movs	r2, #0
 8019542:	2104      	movs	r1, #4
 8019544:	f7ff ff94 	bl	8019470 <std>
 8019548:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801954c:	2201      	movs	r2, #1
 801954e:	2109      	movs	r1, #9
 8019550:	f7ff ff8e 	bl	8019470 <std>
 8019554:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019558:	2202      	movs	r2, #2
 801955a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801955e:	2112      	movs	r1, #18
 8019560:	f7ff bf86 	b.w	8019470 <std>
 8019564:	20011ae4 	.word	0x20011ae4
 8019568:	200119ac 	.word	0x200119ac
 801956c:	080194dd 	.word	0x080194dd

08019570 <__sfp_lock_acquire>:
 8019570:	4801      	ldr	r0, [pc, #4]	@ (8019578 <__sfp_lock_acquire+0x8>)
 8019572:	f000 bade 	b.w	8019b32 <__retarget_lock_acquire_recursive>
 8019576:	bf00      	nop
 8019578:	20011aee 	.word	0x20011aee

0801957c <__sfp_lock_release>:
 801957c:	4801      	ldr	r0, [pc, #4]	@ (8019584 <__sfp_lock_release+0x8>)
 801957e:	f000 bad9 	b.w	8019b34 <__retarget_lock_release_recursive>
 8019582:	bf00      	nop
 8019584:	20011aee 	.word	0x20011aee

08019588 <__sinit>:
 8019588:	b510      	push	{r4, lr}
 801958a:	4604      	mov	r4, r0
 801958c:	f7ff fff0 	bl	8019570 <__sfp_lock_acquire>
 8019590:	6a23      	ldr	r3, [r4, #32]
 8019592:	b11b      	cbz	r3, 801959c <__sinit+0x14>
 8019594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019598:	f7ff bff0 	b.w	801957c <__sfp_lock_release>
 801959c:	4b04      	ldr	r3, [pc, #16]	@ (80195b0 <__sinit+0x28>)
 801959e:	6223      	str	r3, [r4, #32]
 80195a0:	4b04      	ldr	r3, [pc, #16]	@ (80195b4 <__sinit+0x2c>)
 80195a2:	681b      	ldr	r3, [r3, #0]
 80195a4:	2b00      	cmp	r3, #0
 80195a6:	d1f5      	bne.n	8019594 <__sinit+0xc>
 80195a8:	f7ff ffc4 	bl	8019534 <global_stdio_init.part.0>
 80195ac:	e7f2      	b.n	8019594 <__sinit+0xc>
 80195ae:	bf00      	nop
 80195b0:	080194f5 	.word	0x080194f5
 80195b4:	20011ae4 	.word	0x20011ae4

080195b8 <_fwalk_sglue>:
 80195b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80195bc:	4607      	mov	r7, r0
 80195be:	4688      	mov	r8, r1
 80195c0:	4614      	mov	r4, r2
 80195c2:	2600      	movs	r6, #0
 80195c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80195c8:	f1b9 0901 	subs.w	r9, r9, #1
 80195cc:	d505      	bpl.n	80195da <_fwalk_sglue+0x22>
 80195ce:	6824      	ldr	r4, [r4, #0]
 80195d0:	2c00      	cmp	r4, #0
 80195d2:	d1f7      	bne.n	80195c4 <_fwalk_sglue+0xc>
 80195d4:	4630      	mov	r0, r6
 80195d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80195da:	89ab      	ldrh	r3, [r5, #12]
 80195dc:	2b01      	cmp	r3, #1
 80195de:	d907      	bls.n	80195f0 <_fwalk_sglue+0x38>
 80195e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80195e4:	3301      	adds	r3, #1
 80195e6:	d003      	beq.n	80195f0 <_fwalk_sglue+0x38>
 80195e8:	4629      	mov	r1, r5
 80195ea:	4638      	mov	r0, r7
 80195ec:	47c0      	blx	r8
 80195ee:	4306      	orrs	r6, r0
 80195f0:	3568      	adds	r5, #104	@ 0x68
 80195f2:	e7e9      	b.n	80195c8 <_fwalk_sglue+0x10>

080195f4 <_fwrite_r>:
 80195f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80195f8:	9c08      	ldr	r4, [sp, #32]
 80195fa:	468a      	mov	sl, r1
 80195fc:	4690      	mov	r8, r2
 80195fe:	fb02 f903 	mul.w	r9, r2, r3
 8019602:	4606      	mov	r6, r0
 8019604:	b118      	cbz	r0, 801960e <_fwrite_r+0x1a>
 8019606:	6a03      	ldr	r3, [r0, #32]
 8019608:	b90b      	cbnz	r3, 801960e <_fwrite_r+0x1a>
 801960a:	f7ff ffbd 	bl	8019588 <__sinit>
 801960e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019610:	07dd      	lsls	r5, r3, #31
 8019612:	d405      	bmi.n	8019620 <_fwrite_r+0x2c>
 8019614:	89a3      	ldrh	r3, [r4, #12]
 8019616:	0598      	lsls	r0, r3, #22
 8019618:	d402      	bmi.n	8019620 <_fwrite_r+0x2c>
 801961a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801961c:	f000 fa89 	bl	8019b32 <__retarget_lock_acquire_recursive>
 8019620:	89a3      	ldrh	r3, [r4, #12]
 8019622:	0719      	lsls	r1, r3, #28
 8019624:	d516      	bpl.n	8019654 <_fwrite_r+0x60>
 8019626:	6923      	ldr	r3, [r4, #16]
 8019628:	b1a3      	cbz	r3, 8019654 <_fwrite_r+0x60>
 801962a:	2500      	movs	r5, #0
 801962c:	454d      	cmp	r5, r9
 801962e:	d01f      	beq.n	8019670 <_fwrite_r+0x7c>
 8019630:	68a7      	ldr	r7, [r4, #8]
 8019632:	f81a 1005 	ldrb.w	r1, [sl, r5]
 8019636:	3f01      	subs	r7, #1
 8019638:	2f00      	cmp	r7, #0
 801963a:	60a7      	str	r7, [r4, #8]
 801963c:	da04      	bge.n	8019648 <_fwrite_r+0x54>
 801963e:	69a3      	ldr	r3, [r4, #24]
 8019640:	429f      	cmp	r7, r3
 8019642:	db0f      	blt.n	8019664 <_fwrite_r+0x70>
 8019644:	290a      	cmp	r1, #10
 8019646:	d00d      	beq.n	8019664 <_fwrite_r+0x70>
 8019648:	6823      	ldr	r3, [r4, #0]
 801964a:	1c5a      	adds	r2, r3, #1
 801964c:	6022      	str	r2, [r4, #0]
 801964e:	7019      	strb	r1, [r3, #0]
 8019650:	3501      	adds	r5, #1
 8019652:	e7eb      	b.n	801962c <_fwrite_r+0x38>
 8019654:	4621      	mov	r1, r4
 8019656:	4630      	mov	r0, r6
 8019658:	f000 f92c 	bl	80198b4 <__swsetup_r>
 801965c:	2800      	cmp	r0, #0
 801965e:	d0e4      	beq.n	801962a <_fwrite_r+0x36>
 8019660:	2500      	movs	r5, #0
 8019662:	e005      	b.n	8019670 <_fwrite_r+0x7c>
 8019664:	4622      	mov	r2, r4
 8019666:	4630      	mov	r0, r6
 8019668:	f000 f8e6 	bl	8019838 <__swbuf_r>
 801966c:	3001      	adds	r0, #1
 801966e:	d1ef      	bne.n	8019650 <_fwrite_r+0x5c>
 8019670:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019672:	07da      	lsls	r2, r3, #31
 8019674:	d405      	bmi.n	8019682 <_fwrite_r+0x8e>
 8019676:	89a3      	ldrh	r3, [r4, #12]
 8019678:	059b      	lsls	r3, r3, #22
 801967a:	d402      	bmi.n	8019682 <_fwrite_r+0x8e>
 801967c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801967e:	f000 fa59 	bl	8019b34 <__retarget_lock_release_recursive>
 8019682:	fbb5 f0f8 	udiv	r0, r5, r8
 8019686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801968c <fwrite>:
 801968c:	b507      	push	{r0, r1, r2, lr}
 801968e:	9300      	str	r3, [sp, #0]
 8019690:	4613      	mov	r3, r2
 8019692:	460a      	mov	r2, r1
 8019694:	4601      	mov	r1, r0
 8019696:	4803      	ldr	r0, [pc, #12]	@ (80196a4 <fwrite+0x18>)
 8019698:	6800      	ldr	r0, [r0, #0]
 801969a:	f7ff ffab 	bl	80195f4 <_fwrite_r>
 801969e:	b003      	add	sp, #12
 80196a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80196a4:	20000924 	.word	0x20000924

080196a8 <iprintf>:
 80196a8:	b40f      	push	{r0, r1, r2, r3}
 80196aa:	b507      	push	{r0, r1, r2, lr}
 80196ac:	4906      	ldr	r1, [pc, #24]	@ (80196c8 <iprintf+0x20>)
 80196ae:	ab04      	add	r3, sp, #16
 80196b0:	6808      	ldr	r0, [r1, #0]
 80196b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80196b6:	6881      	ldr	r1, [r0, #8]
 80196b8:	9301      	str	r3, [sp, #4]
 80196ba:	f000 fc51 	bl	8019f60 <_vfiprintf_r>
 80196be:	b003      	add	sp, #12
 80196c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80196c4:	b004      	add	sp, #16
 80196c6:	4770      	bx	lr
 80196c8:	20000924 	.word	0x20000924

080196cc <sniprintf>:
 80196cc:	b40c      	push	{r2, r3}
 80196ce:	b530      	push	{r4, r5, lr}
 80196d0:	4b18      	ldr	r3, [pc, #96]	@ (8019734 <sniprintf+0x68>)
 80196d2:	1e0c      	subs	r4, r1, #0
 80196d4:	681d      	ldr	r5, [r3, #0]
 80196d6:	b09d      	sub	sp, #116	@ 0x74
 80196d8:	da08      	bge.n	80196ec <sniprintf+0x20>
 80196da:	238b      	movs	r3, #139	@ 0x8b
 80196dc:	602b      	str	r3, [r5, #0]
 80196de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80196e2:	b01d      	add	sp, #116	@ 0x74
 80196e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80196e8:	b002      	add	sp, #8
 80196ea:	4770      	bx	lr
 80196ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80196f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80196f4:	f04f 0300 	mov.w	r3, #0
 80196f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80196fa:	bf14      	ite	ne
 80196fc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019700:	4623      	moveq	r3, r4
 8019702:	9304      	str	r3, [sp, #16]
 8019704:	9307      	str	r3, [sp, #28]
 8019706:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801970a:	9002      	str	r0, [sp, #8]
 801970c:	9006      	str	r0, [sp, #24]
 801970e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019712:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019714:	ab21      	add	r3, sp, #132	@ 0x84
 8019716:	a902      	add	r1, sp, #8
 8019718:	4628      	mov	r0, r5
 801971a:	9301      	str	r3, [sp, #4]
 801971c:	f000 fafa 	bl	8019d14 <_svfiprintf_r>
 8019720:	1c43      	adds	r3, r0, #1
 8019722:	bfbc      	itt	lt
 8019724:	238b      	movlt	r3, #139	@ 0x8b
 8019726:	602b      	strlt	r3, [r5, #0]
 8019728:	2c00      	cmp	r4, #0
 801972a:	d0da      	beq.n	80196e2 <sniprintf+0x16>
 801972c:	9b02      	ldr	r3, [sp, #8]
 801972e:	2200      	movs	r2, #0
 8019730:	701a      	strb	r2, [r3, #0]
 8019732:	e7d6      	b.n	80196e2 <sniprintf+0x16>
 8019734:	20000924 	.word	0x20000924

08019738 <__sread>:
 8019738:	b510      	push	{r4, lr}
 801973a:	460c      	mov	r4, r1
 801973c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019740:	f000 f998 	bl	8019a74 <_read_r>
 8019744:	2800      	cmp	r0, #0
 8019746:	bfab      	itete	ge
 8019748:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801974a:	89a3      	ldrhlt	r3, [r4, #12]
 801974c:	181b      	addge	r3, r3, r0
 801974e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019752:	bfac      	ite	ge
 8019754:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019756:	81a3      	strhlt	r3, [r4, #12]
 8019758:	bd10      	pop	{r4, pc}

0801975a <__swrite>:
 801975a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801975e:	461f      	mov	r7, r3
 8019760:	898b      	ldrh	r3, [r1, #12]
 8019762:	05db      	lsls	r3, r3, #23
 8019764:	4605      	mov	r5, r0
 8019766:	460c      	mov	r4, r1
 8019768:	4616      	mov	r6, r2
 801976a:	d505      	bpl.n	8019778 <__swrite+0x1e>
 801976c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019770:	2302      	movs	r3, #2
 8019772:	2200      	movs	r2, #0
 8019774:	f000 f96c 	bl	8019a50 <_lseek_r>
 8019778:	89a3      	ldrh	r3, [r4, #12]
 801977a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801977e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019782:	81a3      	strh	r3, [r4, #12]
 8019784:	4632      	mov	r2, r6
 8019786:	463b      	mov	r3, r7
 8019788:	4628      	mov	r0, r5
 801978a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801978e:	f000 b993 	b.w	8019ab8 <_write_r>

08019792 <__sseek>:
 8019792:	b510      	push	{r4, lr}
 8019794:	460c      	mov	r4, r1
 8019796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801979a:	f000 f959 	bl	8019a50 <_lseek_r>
 801979e:	1c43      	adds	r3, r0, #1
 80197a0:	89a3      	ldrh	r3, [r4, #12]
 80197a2:	bf15      	itete	ne
 80197a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80197a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80197aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80197ae:	81a3      	strheq	r3, [r4, #12]
 80197b0:	bf18      	it	ne
 80197b2:	81a3      	strhne	r3, [r4, #12]
 80197b4:	bd10      	pop	{r4, pc}

080197b6 <__sclose>:
 80197b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80197ba:	f000 b939 	b.w	8019a30 <_close_r>

080197be <_vsniprintf_r>:
 80197be:	b530      	push	{r4, r5, lr}
 80197c0:	4614      	mov	r4, r2
 80197c2:	2c00      	cmp	r4, #0
 80197c4:	b09b      	sub	sp, #108	@ 0x6c
 80197c6:	4605      	mov	r5, r0
 80197c8:	461a      	mov	r2, r3
 80197ca:	da05      	bge.n	80197d8 <_vsniprintf_r+0x1a>
 80197cc:	238b      	movs	r3, #139	@ 0x8b
 80197ce:	6003      	str	r3, [r0, #0]
 80197d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80197d4:	b01b      	add	sp, #108	@ 0x6c
 80197d6:	bd30      	pop	{r4, r5, pc}
 80197d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80197dc:	f8ad 300c 	strh.w	r3, [sp, #12]
 80197e0:	f04f 0300 	mov.w	r3, #0
 80197e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80197e6:	bf14      	ite	ne
 80197e8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80197ec:	4623      	moveq	r3, r4
 80197ee:	9302      	str	r3, [sp, #8]
 80197f0:	9305      	str	r3, [sp, #20]
 80197f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80197f6:	9100      	str	r1, [sp, #0]
 80197f8:	9104      	str	r1, [sp, #16]
 80197fa:	f8ad 300e 	strh.w	r3, [sp, #14]
 80197fe:	4669      	mov	r1, sp
 8019800:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8019802:	f000 fa87 	bl	8019d14 <_svfiprintf_r>
 8019806:	1c43      	adds	r3, r0, #1
 8019808:	bfbc      	itt	lt
 801980a:	238b      	movlt	r3, #139	@ 0x8b
 801980c:	602b      	strlt	r3, [r5, #0]
 801980e:	2c00      	cmp	r4, #0
 8019810:	d0e0      	beq.n	80197d4 <_vsniprintf_r+0x16>
 8019812:	9b00      	ldr	r3, [sp, #0]
 8019814:	2200      	movs	r2, #0
 8019816:	701a      	strb	r2, [r3, #0]
 8019818:	e7dc      	b.n	80197d4 <_vsniprintf_r+0x16>
	...

0801981c <vsniprintf>:
 801981c:	b507      	push	{r0, r1, r2, lr}
 801981e:	9300      	str	r3, [sp, #0]
 8019820:	4613      	mov	r3, r2
 8019822:	460a      	mov	r2, r1
 8019824:	4601      	mov	r1, r0
 8019826:	4803      	ldr	r0, [pc, #12]	@ (8019834 <vsniprintf+0x18>)
 8019828:	6800      	ldr	r0, [r0, #0]
 801982a:	f7ff ffc8 	bl	80197be <_vsniprintf_r>
 801982e:	b003      	add	sp, #12
 8019830:	f85d fb04 	ldr.w	pc, [sp], #4
 8019834:	20000924 	.word	0x20000924

08019838 <__swbuf_r>:
 8019838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801983a:	460e      	mov	r6, r1
 801983c:	4614      	mov	r4, r2
 801983e:	4605      	mov	r5, r0
 8019840:	b118      	cbz	r0, 801984a <__swbuf_r+0x12>
 8019842:	6a03      	ldr	r3, [r0, #32]
 8019844:	b90b      	cbnz	r3, 801984a <__swbuf_r+0x12>
 8019846:	f7ff fe9f 	bl	8019588 <__sinit>
 801984a:	69a3      	ldr	r3, [r4, #24]
 801984c:	60a3      	str	r3, [r4, #8]
 801984e:	89a3      	ldrh	r3, [r4, #12]
 8019850:	071a      	lsls	r2, r3, #28
 8019852:	d501      	bpl.n	8019858 <__swbuf_r+0x20>
 8019854:	6923      	ldr	r3, [r4, #16]
 8019856:	b943      	cbnz	r3, 801986a <__swbuf_r+0x32>
 8019858:	4621      	mov	r1, r4
 801985a:	4628      	mov	r0, r5
 801985c:	f000 f82a 	bl	80198b4 <__swsetup_r>
 8019860:	b118      	cbz	r0, 801986a <__swbuf_r+0x32>
 8019862:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8019866:	4638      	mov	r0, r7
 8019868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801986a:	6823      	ldr	r3, [r4, #0]
 801986c:	6922      	ldr	r2, [r4, #16]
 801986e:	1a98      	subs	r0, r3, r2
 8019870:	6963      	ldr	r3, [r4, #20]
 8019872:	b2f6      	uxtb	r6, r6
 8019874:	4283      	cmp	r3, r0
 8019876:	4637      	mov	r7, r6
 8019878:	dc05      	bgt.n	8019886 <__swbuf_r+0x4e>
 801987a:	4621      	mov	r1, r4
 801987c:	4628      	mov	r0, r5
 801987e:	f000 fe97 	bl	801a5b0 <_fflush_r>
 8019882:	2800      	cmp	r0, #0
 8019884:	d1ed      	bne.n	8019862 <__swbuf_r+0x2a>
 8019886:	68a3      	ldr	r3, [r4, #8]
 8019888:	3b01      	subs	r3, #1
 801988a:	60a3      	str	r3, [r4, #8]
 801988c:	6823      	ldr	r3, [r4, #0]
 801988e:	1c5a      	adds	r2, r3, #1
 8019890:	6022      	str	r2, [r4, #0]
 8019892:	701e      	strb	r6, [r3, #0]
 8019894:	6962      	ldr	r2, [r4, #20]
 8019896:	1c43      	adds	r3, r0, #1
 8019898:	429a      	cmp	r2, r3
 801989a:	d004      	beq.n	80198a6 <__swbuf_r+0x6e>
 801989c:	89a3      	ldrh	r3, [r4, #12]
 801989e:	07db      	lsls	r3, r3, #31
 80198a0:	d5e1      	bpl.n	8019866 <__swbuf_r+0x2e>
 80198a2:	2e0a      	cmp	r6, #10
 80198a4:	d1df      	bne.n	8019866 <__swbuf_r+0x2e>
 80198a6:	4621      	mov	r1, r4
 80198a8:	4628      	mov	r0, r5
 80198aa:	f000 fe81 	bl	801a5b0 <_fflush_r>
 80198ae:	2800      	cmp	r0, #0
 80198b0:	d0d9      	beq.n	8019866 <__swbuf_r+0x2e>
 80198b2:	e7d6      	b.n	8019862 <__swbuf_r+0x2a>

080198b4 <__swsetup_r>:
 80198b4:	b538      	push	{r3, r4, r5, lr}
 80198b6:	4b29      	ldr	r3, [pc, #164]	@ (801995c <__swsetup_r+0xa8>)
 80198b8:	4605      	mov	r5, r0
 80198ba:	6818      	ldr	r0, [r3, #0]
 80198bc:	460c      	mov	r4, r1
 80198be:	b118      	cbz	r0, 80198c8 <__swsetup_r+0x14>
 80198c0:	6a03      	ldr	r3, [r0, #32]
 80198c2:	b90b      	cbnz	r3, 80198c8 <__swsetup_r+0x14>
 80198c4:	f7ff fe60 	bl	8019588 <__sinit>
 80198c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80198cc:	0719      	lsls	r1, r3, #28
 80198ce:	d422      	bmi.n	8019916 <__swsetup_r+0x62>
 80198d0:	06da      	lsls	r2, r3, #27
 80198d2:	d407      	bmi.n	80198e4 <__swsetup_r+0x30>
 80198d4:	2209      	movs	r2, #9
 80198d6:	602a      	str	r2, [r5, #0]
 80198d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80198dc:	81a3      	strh	r3, [r4, #12]
 80198de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80198e2:	e033      	b.n	801994c <__swsetup_r+0x98>
 80198e4:	0758      	lsls	r0, r3, #29
 80198e6:	d512      	bpl.n	801990e <__swsetup_r+0x5a>
 80198e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80198ea:	b141      	cbz	r1, 80198fe <__swsetup_r+0x4a>
 80198ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80198f0:	4299      	cmp	r1, r3
 80198f2:	d002      	beq.n	80198fa <__swsetup_r+0x46>
 80198f4:	4628      	mov	r0, r5
 80198f6:	f000 f95f 	bl	8019bb8 <_free_r>
 80198fa:	2300      	movs	r3, #0
 80198fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80198fe:	89a3      	ldrh	r3, [r4, #12]
 8019900:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019904:	81a3      	strh	r3, [r4, #12]
 8019906:	2300      	movs	r3, #0
 8019908:	6063      	str	r3, [r4, #4]
 801990a:	6923      	ldr	r3, [r4, #16]
 801990c:	6023      	str	r3, [r4, #0]
 801990e:	89a3      	ldrh	r3, [r4, #12]
 8019910:	f043 0308 	orr.w	r3, r3, #8
 8019914:	81a3      	strh	r3, [r4, #12]
 8019916:	6923      	ldr	r3, [r4, #16]
 8019918:	b94b      	cbnz	r3, 801992e <__swsetup_r+0x7a>
 801991a:	89a3      	ldrh	r3, [r4, #12]
 801991c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019920:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019924:	d003      	beq.n	801992e <__swsetup_r+0x7a>
 8019926:	4621      	mov	r1, r4
 8019928:	4628      	mov	r0, r5
 801992a:	f000 fea1 	bl	801a670 <__smakebuf_r>
 801992e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019932:	f013 0201 	ands.w	r2, r3, #1
 8019936:	d00a      	beq.n	801994e <__swsetup_r+0x9a>
 8019938:	2200      	movs	r2, #0
 801993a:	60a2      	str	r2, [r4, #8]
 801993c:	6962      	ldr	r2, [r4, #20]
 801993e:	4252      	negs	r2, r2
 8019940:	61a2      	str	r2, [r4, #24]
 8019942:	6922      	ldr	r2, [r4, #16]
 8019944:	b942      	cbnz	r2, 8019958 <__swsetup_r+0xa4>
 8019946:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801994a:	d1c5      	bne.n	80198d8 <__swsetup_r+0x24>
 801994c:	bd38      	pop	{r3, r4, r5, pc}
 801994e:	0799      	lsls	r1, r3, #30
 8019950:	bf58      	it	pl
 8019952:	6962      	ldrpl	r2, [r4, #20]
 8019954:	60a2      	str	r2, [r4, #8]
 8019956:	e7f4      	b.n	8019942 <__swsetup_r+0x8e>
 8019958:	2000      	movs	r0, #0
 801995a:	e7f7      	b.n	801994c <__swsetup_r+0x98>
 801995c:	20000924 	.word	0x20000924

08019960 <memcmp>:
 8019960:	b510      	push	{r4, lr}
 8019962:	3901      	subs	r1, #1
 8019964:	4402      	add	r2, r0
 8019966:	4290      	cmp	r0, r2
 8019968:	d101      	bne.n	801996e <memcmp+0xe>
 801996a:	2000      	movs	r0, #0
 801996c:	e005      	b.n	801997a <memcmp+0x1a>
 801996e:	7803      	ldrb	r3, [r0, #0]
 8019970:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019974:	42a3      	cmp	r3, r4
 8019976:	d001      	beq.n	801997c <memcmp+0x1c>
 8019978:	1b18      	subs	r0, r3, r4
 801997a:	bd10      	pop	{r4, pc}
 801997c:	3001      	adds	r0, #1
 801997e:	e7f2      	b.n	8019966 <memcmp+0x6>

08019980 <memmove>:
 8019980:	4288      	cmp	r0, r1
 8019982:	b510      	push	{r4, lr}
 8019984:	eb01 0402 	add.w	r4, r1, r2
 8019988:	d902      	bls.n	8019990 <memmove+0x10>
 801998a:	4284      	cmp	r4, r0
 801998c:	4623      	mov	r3, r4
 801998e:	d807      	bhi.n	80199a0 <memmove+0x20>
 8019990:	1e43      	subs	r3, r0, #1
 8019992:	42a1      	cmp	r1, r4
 8019994:	d008      	beq.n	80199a8 <memmove+0x28>
 8019996:	f811 2b01 	ldrb.w	r2, [r1], #1
 801999a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801999e:	e7f8      	b.n	8019992 <memmove+0x12>
 80199a0:	4402      	add	r2, r0
 80199a2:	4601      	mov	r1, r0
 80199a4:	428a      	cmp	r2, r1
 80199a6:	d100      	bne.n	80199aa <memmove+0x2a>
 80199a8:	bd10      	pop	{r4, pc}
 80199aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80199ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80199b2:	e7f7      	b.n	80199a4 <memmove+0x24>

080199b4 <memset>:
 80199b4:	4402      	add	r2, r0
 80199b6:	4603      	mov	r3, r0
 80199b8:	4293      	cmp	r3, r2
 80199ba:	d100      	bne.n	80199be <memset+0xa>
 80199bc:	4770      	bx	lr
 80199be:	f803 1b01 	strb.w	r1, [r3], #1
 80199c2:	e7f9      	b.n	80199b8 <memset+0x4>

080199c4 <strchr>:
 80199c4:	b2c9      	uxtb	r1, r1
 80199c6:	4603      	mov	r3, r0
 80199c8:	4618      	mov	r0, r3
 80199ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80199ce:	b112      	cbz	r2, 80199d6 <strchr+0x12>
 80199d0:	428a      	cmp	r2, r1
 80199d2:	d1f9      	bne.n	80199c8 <strchr+0x4>
 80199d4:	4770      	bx	lr
 80199d6:	2900      	cmp	r1, #0
 80199d8:	bf18      	it	ne
 80199da:	2000      	movne	r0, #0
 80199dc:	4770      	bx	lr

080199de <strncmp>:
 80199de:	b510      	push	{r4, lr}
 80199e0:	b16a      	cbz	r2, 80199fe <strncmp+0x20>
 80199e2:	3901      	subs	r1, #1
 80199e4:	1884      	adds	r4, r0, r2
 80199e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80199ea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80199ee:	429a      	cmp	r2, r3
 80199f0:	d103      	bne.n	80199fa <strncmp+0x1c>
 80199f2:	42a0      	cmp	r0, r4
 80199f4:	d001      	beq.n	80199fa <strncmp+0x1c>
 80199f6:	2a00      	cmp	r2, #0
 80199f8:	d1f5      	bne.n	80199e6 <strncmp+0x8>
 80199fa:	1ad0      	subs	r0, r2, r3
 80199fc:	bd10      	pop	{r4, pc}
 80199fe:	4610      	mov	r0, r2
 8019a00:	e7fc      	b.n	80199fc <strncmp+0x1e>

08019a02 <strstr>:
 8019a02:	780a      	ldrb	r2, [r1, #0]
 8019a04:	b570      	push	{r4, r5, r6, lr}
 8019a06:	b96a      	cbnz	r2, 8019a24 <strstr+0x22>
 8019a08:	bd70      	pop	{r4, r5, r6, pc}
 8019a0a:	429a      	cmp	r2, r3
 8019a0c:	d109      	bne.n	8019a22 <strstr+0x20>
 8019a0e:	460c      	mov	r4, r1
 8019a10:	4605      	mov	r5, r0
 8019a12:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8019a16:	2b00      	cmp	r3, #0
 8019a18:	d0f6      	beq.n	8019a08 <strstr+0x6>
 8019a1a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8019a1e:	429e      	cmp	r6, r3
 8019a20:	d0f7      	beq.n	8019a12 <strstr+0x10>
 8019a22:	3001      	adds	r0, #1
 8019a24:	7803      	ldrb	r3, [r0, #0]
 8019a26:	2b00      	cmp	r3, #0
 8019a28:	d1ef      	bne.n	8019a0a <strstr+0x8>
 8019a2a:	4618      	mov	r0, r3
 8019a2c:	e7ec      	b.n	8019a08 <strstr+0x6>
	...

08019a30 <_close_r>:
 8019a30:	b538      	push	{r3, r4, r5, lr}
 8019a32:	4d06      	ldr	r5, [pc, #24]	@ (8019a4c <_close_r+0x1c>)
 8019a34:	2300      	movs	r3, #0
 8019a36:	4604      	mov	r4, r0
 8019a38:	4608      	mov	r0, r1
 8019a3a:	602b      	str	r3, [r5, #0]
 8019a3c:	f7e9 fcb6 	bl	80033ac <_close>
 8019a40:	1c43      	adds	r3, r0, #1
 8019a42:	d102      	bne.n	8019a4a <_close_r+0x1a>
 8019a44:	682b      	ldr	r3, [r5, #0]
 8019a46:	b103      	cbz	r3, 8019a4a <_close_r+0x1a>
 8019a48:	6023      	str	r3, [r4, #0]
 8019a4a:	bd38      	pop	{r3, r4, r5, pc}
 8019a4c:	20011ae8 	.word	0x20011ae8

08019a50 <_lseek_r>:
 8019a50:	b538      	push	{r3, r4, r5, lr}
 8019a52:	4d07      	ldr	r5, [pc, #28]	@ (8019a70 <_lseek_r+0x20>)
 8019a54:	4604      	mov	r4, r0
 8019a56:	4608      	mov	r0, r1
 8019a58:	4611      	mov	r1, r2
 8019a5a:	2200      	movs	r2, #0
 8019a5c:	602a      	str	r2, [r5, #0]
 8019a5e:	461a      	mov	r2, r3
 8019a60:	f7e9 fccb 	bl	80033fa <_lseek>
 8019a64:	1c43      	adds	r3, r0, #1
 8019a66:	d102      	bne.n	8019a6e <_lseek_r+0x1e>
 8019a68:	682b      	ldr	r3, [r5, #0]
 8019a6a:	b103      	cbz	r3, 8019a6e <_lseek_r+0x1e>
 8019a6c:	6023      	str	r3, [r4, #0]
 8019a6e:	bd38      	pop	{r3, r4, r5, pc}
 8019a70:	20011ae8 	.word	0x20011ae8

08019a74 <_read_r>:
 8019a74:	b538      	push	{r3, r4, r5, lr}
 8019a76:	4d07      	ldr	r5, [pc, #28]	@ (8019a94 <_read_r+0x20>)
 8019a78:	4604      	mov	r4, r0
 8019a7a:	4608      	mov	r0, r1
 8019a7c:	4611      	mov	r1, r2
 8019a7e:	2200      	movs	r2, #0
 8019a80:	602a      	str	r2, [r5, #0]
 8019a82:	461a      	mov	r2, r3
 8019a84:	f7e9 fc59 	bl	800333a <_read>
 8019a88:	1c43      	adds	r3, r0, #1
 8019a8a:	d102      	bne.n	8019a92 <_read_r+0x1e>
 8019a8c:	682b      	ldr	r3, [r5, #0]
 8019a8e:	b103      	cbz	r3, 8019a92 <_read_r+0x1e>
 8019a90:	6023      	str	r3, [r4, #0]
 8019a92:	bd38      	pop	{r3, r4, r5, pc}
 8019a94:	20011ae8 	.word	0x20011ae8

08019a98 <_sbrk_r>:
 8019a98:	b538      	push	{r3, r4, r5, lr}
 8019a9a:	4d06      	ldr	r5, [pc, #24]	@ (8019ab4 <_sbrk_r+0x1c>)
 8019a9c:	2300      	movs	r3, #0
 8019a9e:	4604      	mov	r4, r0
 8019aa0:	4608      	mov	r0, r1
 8019aa2:	602b      	str	r3, [r5, #0]
 8019aa4:	f7e9 fcb6 	bl	8003414 <_sbrk>
 8019aa8:	1c43      	adds	r3, r0, #1
 8019aaa:	d102      	bne.n	8019ab2 <_sbrk_r+0x1a>
 8019aac:	682b      	ldr	r3, [r5, #0]
 8019aae:	b103      	cbz	r3, 8019ab2 <_sbrk_r+0x1a>
 8019ab0:	6023      	str	r3, [r4, #0]
 8019ab2:	bd38      	pop	{r3, r4, r5, pc}
 8019ab4:	20011ae8 	.word	0x20011ae8

08019ab8 <_write_r>:
 8019ab8:	b538      	push	{r3, r4, r5, lr}
 8019aba:	4d07      	ldr	r5, [pc, #28]	@ (8019ad8 <_write_r+0x20>)
 8019abc:	4604      	mov	r4, r0
 8019abe:	4608      	mov	r0, r1
 8019ac0:	4611      	mov	r1, r2
 8019ac2:	2200      	movs	r2, #0
 8019ac4:	602a      	str	r2, [r5, #0]
 8019ac6:	461a      	mov	r2, r3
 8019ac8:	f7e9 fc54 	bl	8003374 <_write>
 8019acc:	1c43      	adds	r3, r0, #1
 8019ace:	d102      	bne.n	8019ad6 <_write_r+0x1e>
 8019ad0:	682b      	ldr	r3, [r5, #0]
 8019ad2:	b103      	cbz	r3, 8019ad6 <_write_r+0x1e>
 8019ad4:	6023      	str	r3, [r4, #0]
 8019ad6:	bd38      	pop	{r3, r4, r5, pc}
 8019ad8:	20011ae8 	.word	0x20011ae8

08019adc <__errno>:
 8019adc:	4b01      	ldr	r3, [pc, #4]	@ (8019ae4 <__errno+0x8>)
 8019ade:	6818      	ldr	r0, [r3, #0]
 8019ae0:	4770      	bx	lr
 8019ae2:	bf00      	nop
 8019ae4:	20000924 	.word	0x20000924

08019ae8 <__libc_init_array>:
 8019ae8:	b570      	push	{r4, r5, r6, lr}
 8019aea:	4d0d      	ldr	r5, [pc, #52]	@ (8019b20 <__libc_init_array+0x38>)
 8019aec:	4c0d      	ldr	r4, [pc, #52]	@ (8019b24 <__libc_init_array+0x3c>)
 8019aee:	1b64      	subs	r4, r4, r5
 8019af0:	10a4      	asrs	r4, r4, #2
 8019af2:	2600      	movs	r6, #0
 8019af4:	42a6      	cmp	r6, r4
 8019af6:	d109      	bne.n	8019b0c <__libc_init_array+0x24>
 8019af8:	4d0b      	ldr	r5, [pc, #44]	@ (8019b28 <__libc_init_array+0x40>)
 8019afa:	4c0c      	ldr	r4, [pc, #48]	@ (8019b2c <__libc_init_array+0x44>)
 8019afc:	f000 fe62 	bl	801a7c4 <_init>
 8019b00:	1b64      	subs	r4, r4, r5
 8019b02:	10a4      	asrs	r4, r4, #2
 8019b04:	2600      	movs	r6, #0
 8019b06:	42a6      	cmp	r6, r4
 8019b08:	d105      	bne.n	8019b16 <__libc_init_array+0x2e>
 8019b0a:	bd70      	pop	{r4, r5, r6, pc}
 8019b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019b10:	4798      	blx	r3
 8019b12:	3601      	adds	r6, #1
 8019b14:	e7ee      	b.n	8019af4 <__libc_init_array+0xc>
 8019b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8019b1a:	4798      	blx	r3
 8019b1c:	3601      	adds	r6, #1
 8019b1e:	e7f2      	b.n	8019b06 <__libc_init_array+0x1e>
 8019b20:	0801ba80 	.word	0x0801ba80
 8019b24:	0801ba80 	.word	0x0801ba80
 8019b28:	0801ba80 	.word	0x0801ba80
 8019b2c:	0801ba98 	.word	0x0801ba98

08019b30 <__retarget_lock_init_recursive>:
 8019b30:	4770      	bx	lr

08019b32 <__retarget_lock_acquire_recursive>:
 8019b32:	4770      	bx	lr

08019b34 <__retarget_lock_release_recursive>:
 8019b34:	4770      	bx	lr

08019b36 <strcpy>:
 8019b36:	4603      	mov	r3, r0
 8019b38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019b3c:	f803 2b01 	strb.w	r2, [r3], #1
 8019b40:	2a00      	cmp	r2, #0
 8019b42:	d1f9      	bne.n	8019b38 <strcpy+0x2>
 8019b44:	4770      	bx	lr

08019b46 <memcpy>:
 8019b46:	440a      	add	r2, r1
 8019b48:	4291      	cmp	r1, r2
 8019b4a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8019b4e:	d100      	bne.n	8019b52 <memcpy+0xc>
 8019b50:	4770      	bx	lr
 8019b52:	b510      	push	{r4, lr}
 8019b54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019b58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019b5c:	4291      	cmp	r1, r2
 8019b5e:	d1f9      	bne.n	8019b54 <memcpy+0xe>
 8019b60:	bd10      	pop	{r4, pc}
	...

08019b64 <__assert_func>:
 8019b64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019b66:	4614      	mov	r4, r2
 8019b68:	461a      	mov	r2, r3
 8019b6a:	4b09      	ldr	r3, [pc, #36]	@ (8019b90 <__assert_func+0x2c>)
 8019b6c:	681b      	ldr	r3, [r3, #0]
 8019b6e:	4605      	mov	r5, r0
 8019b70:	68d8      	ldr	r0, [r3, #12]
 8019b72:	b14c      	cbz	r4, 8019b88 <__assert_func+0x24>
 8019b74:	4b07      	ldr	r3, [pc, #28]	@ (8019b94 <__assert_func+0x30>)
 8019b76:	9100      	str	r1, [sp, #0]
 8019b78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019b7c:	4906      	ldr	r1, [pc, #24]	@ (8019b98 <__assert_func+0x34>)
 8019b7e:	462b      	mov	r3, r5
 8019b80:	f000 fd3e 	bl	801a600 <fiprintf>
 8019b84:	f000 fdd2 	bl	801a72c <abort>
 8019b88:	4b04      	ldr	r3, [pc, #16]	@ (8019b9c <__assert_func+0x38>)
 8019b8a:	461c      	mov	r4, r3
 8019b8c:	e7f3      	b.n	8019b76 <__assert_func+0x12>
 8019b8e:	bf00      	nop
 8019b90:	20000924 	.word	0x20000924
 8019b94:	0801b907 	.word	0x0801b907
 8019b98:	0801b914 	.word	0x0801b914
 8019b9c:	0801b942 	.word	0x0801b942

08019ba0 <__env_lock>:
 8019ba0:	4801      	ldr	r0, [pc, #4]	@ (8019ba8 <__env_lock+0x8>)
 8019ba2:	f7ff bfc6 	b.w	8019b32 <__retarget_lock_acquire_recursive>
 8019ba6:	bf00      	nop
 8019ba8:	20011aec 	.word	0x20011aec

08019bac <__env_unlock>:
 8019bac:	4801      	ldr	r0, [pc, #4]	@ (8019bb4 <__env_unlock+0x8>)
 8019bae:	f7ff bfc1 	b.w	8019b34 <__retarget_lock_release_recursive>
 8019bb2:	bf00      	nop
 8019bb4:	20011aec 	.word	0x20011aec

08019bb8 <_free_r>:
 8019bb8:	b538      	push	{r3, r4, r5, lr}
 8019bba:	4605      	mov	r5, r0
 8019bbc:	2900      	cmp	r1, #0
 8019bbe:	d041      	beq.n	8019c44 <_free_r+0x8c>
 8019bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019bc4:	1f0c      	subs	r4, r1, #4
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	bfb8      	it	lt
 8019bca:	18e4      	addlt	r4, r4, r3
 8019bcc:	f7ff fb2a 	bl	8019224 <__malloc_lock>
 8019bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8019c48 <_free_r+0x90>)
 8019bd2:	6813      	ldr	r3, [r2, #0]
 8019bd4:	b933      	cbnz	r3, 8019be4 <_free_r+0x2c>
 8019bd6:	6063      	str	r3, [r4, #4]
 8019bd8:	6014      	str	r4, [r2, #0]
 8019bda:	4628      	mov	r0, r5
 8019bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019be0:	f7ff bb26 	b.w	8019230 <__malloc_unlock>
 8019be4:	42a3      	cmp	r3, r4
 8019be6:	d908      	bls.n	8019bfa <_free_r+0x42>
 8019be8:	6820      	ldr	r0, [r4, #0]
 8019bea:	1821      	adds	r1, r4, r0
 8019bec:	428b      	cmp	r3, r1
 8019bee:	bf01      	itttt	eq
 8019bf0:	6819      	ldreq	r1, [r3, #0]
 8019bf2:	685b      	ldreq	r3, [r3, #4]
 8019bf4:	1809      	addeq	r1, r1, r0
 8019bf6:	6021      	streq	r1, [r4, #0]
 8019bf8:	e7ed      	b.n	8019bd6 <_free_r+0x1e>
 8019bfa:	461a      	mov	r2, r3
 8019bfc:	685b      	ldr	r3, [r3, #4]
 8019bfe:	b10b      	cbz	r3, 8019c04 <_free_r+0x4c>
 8019c00:	42a3      	cmp	r3, r4
 8019c02:	d9fa      	bls.n	8019bfa <_free_r+0x42>
 8019c04:	6811      	ldr	r1, [r2, #0]
 8019c06:	1850      	adds	r0, r2, r1
 8019c08:	42a0      	cmp	r0, r4
 8019c0a:	d10b      	bne.n	8019c24 <_free_r+0x6c>
 8019c0c:	6820      	ldr	r0, [r4, #0]
 8019c0e:	4401      	add	r1, r0
 8019c10:	1850      	adds	r0, r2, r1
 8019c12:	4283      	cmp	r3, r0
 8019c14:	6011      	str	r1, [r2, #0]
 8019c16:	d1e0      	bne.n	8019bda <_free_r+0x22>
 8019c18:	6818      	ldr	r0, [r3, #0]
 8019c1a:	685b      	ldr	r3, [r3, #4]
 8019c1c:	6053      	str	r3, [r2, #4]
 8019c1e:	4408      	add	r0, r1
 8019c20:	6010      	str	r0, [r2, #0]
 8019c22:	e7da      	b.n	8019bda <_free_r+0x22>
 8019c24:	d902      	bls.n	8019c2c <_free_r+0x74>
 8019c26:	230c      	movs	r3, #12
 8019c28:	602b      	str	r3, [r5, #0]
 8019c2a:	e7d6      	b.n	8019bda <_free_r+0x22>
 8019c2c:	6820      	ldr	r0, [r4, #0]
 8019c2e:	1821      	adds	r1, r4, r0
 8019c30:	428b      	cmp	r3, r1
 8019c32:	bf04      	itt	eq
 8019c34:	6819      	ldreq	r1, [r3, #0]
 8019c36:	685b      	ldreq	r3, [r3, #4]
 8019c38:	6063      	str	r3, [r4, #4]
 8019c3a:	bf04      	itt	eq
 8019c3c:	1809      	addeq	r1, r1, r0
 8019c3e:	6021      	streq	r1, [r4, #0]
 8019c40:	6054      	str	r4, [r2, #4]
 8019c42:	e7ca      	b.n	8019bda <_free_r+0x22>
 8019c44:	bd38      	pop	{r3, r4, r5, pc}
 8019c46:	bf00      	nop
 8019c48:	200119a8 	.word	0x200119a8

08019c4c <_malloc_usable_size_r>:
 8019c4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019c50:	1f18      	subs	r0, r3, #4
 8019c52:	2b00      	cmp	r3, #0
 8019c54:	bfbc      	itt	lt
 8019c56:	580b      	ldrlt	r3, [r1, r0]
 8019c58:	18c0      	addlt	r0, r0, r3
 8019c5a:	4770      	bx	lr

08019c5c <__ssputs_r>:
 8019c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019c60:	688e      	ldr	r6, [r1, #8]
 8019c62:	461f      	mov	r7, r3
 8019c64:	42be      	cmp	r6, r7
 8019c66:	680b      	ldr	r3, [r1, #0]
 8019c68:	4682      	mov	sl, r0
 8019c6a:	460c      	mov	r4, r1
 8019c6c:	4690      	mov	r8, r2
 8019c6e:	d82d      	bhi.n	8019ccc <__ssputs_r+0x70>
 8019c70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019c74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019c78:	d026      	beq.n	8019cc8 <__ssputs_r+0x6c>
 8019c7a:	6965      	ldr	r5, [r4, #20]
 8019c7c:	6909      	ldr	r1, [r1, #16]
 8019c7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019c82:	eba3 0901 	sub.w	r9, r3, r1
 8019c86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019c8a:	1c7b      	adds	r3, r7, #1
 8019c8c:	444b      	add	r3, r9
 8019c8e:	106d      	asrs	r5, r5, #1
 8019c90:	429d      	cmp	r5, r3
 8019c92:	bf38      	it	cc
 8019c94:	461d      	movcc	r5, r3
 8019c96:	0553      	lsls	r3, r2, #21
 8019c98:	d527      	bpl.n	8019cea <__ssputs_r+0x8e>
 8019c9a:	4629      	mov	r1, r5
 8019c9c:	f7ff fa42 	bl	8019124 <_malloc_r>
 8019ca0:	4606      	mov	r6, r0
 8019ca2:	b360      	cbz	r0, 8019cfe <__ssputs_r+0xa2>
 8019ca4:	6921      	ldr	r1, [r4, #16]
 8019ca6:	464a      	mov	r2, r9
 8019ca8:	f7ff ff4d 	bl	8019b46 <memcpy>
 8019cac:	89a3      	ldrh	r3, [r4, #12]
 8019cae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019cb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019cb6:	81a3      	strh	r3, [r4, #12]
 8019cb8:	6126      	str	r6, [r4, #16]
 8019cba:	6165      	str	r5, [r4, #20]
 8019cbc:	444e      	add	r6, r9
 8019cbe:	eba5 0509 	sub.w	r5, r5, r9
 8019cc2:	6026      	str	r6, [r4, #0]
 8019cc4:	60a5      	str	r5, [r4, #8]
 8019cc6:	463e      	mov	r6, r7
 8019cc8:	42be      	cmp	r6, r7
 8019cca:	d900      	bls.n	8019cce <__ssputs_r+0x72>
 8019ccc:	463e      	mov	r6, r7
 8019cce:	6820      	ldr	r0, [r4, #0]
 8019cd0:	4632      	mov	r2, r6
 8019cd2:	4641      	mov	r1, r8
 8019cd4:	f7ff fe54 	bl	8019980 <memmove>
 8019cd8:	68a3      	ldr	r3, [r4, #8]
 8019cda:	1b9b      	subs	r3, r3, r6
 8019cdc:	60a3      	str	r3, [r4, #8]
 8019cde:	6823      	ldr	r3, [r4, #0]
 8019ce0:	4433      	add	r3, r6
 8019ce2:	6023      	str	r3, [r4, #0]
 8019ce4:	2000      	movs	r0, #0
 8019ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019cea:	462a      	mov	r2, r5
 8019cec:	f7ff fb1a 	bl	8019324 <_realloc_r>
 8019cf0:	4606      	mov	r6, r0
 8019cf2:	2800      	cmp	r0, #0
 8019cf4:	d1e0      	bne.n	8019cb8 <__ssputs_r+0x5c>
 8019cf6:	6921      	ldr	r1, [r4, #16]
 8019cf8:	4650      	mov	r0, sl
 8019cfa:	f7ff ff5d 	bl	8019bb8 <_free_r>
 8019cfe:	230c      	movs	r3, #12
 8019d00:	f8ca 3000 	str.w	r3, [sl]
 8019d04:	89a3      	ldrh	r3, [r4, #12]
 8019d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019d0a:	81a3      	strh	r3, [r4, #12]
 8019d0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019d10:	e7e9      	b.n	8019ce6 <__ssputs_r+0x8a>
	...

08019d14 <_svfiprintf_r>:
 8019d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d18:	4698      	mov	r8, r3
 8019d1a:	898b      	ldrh	r3, [r1, #12]
 8019d1c:	061b      	lsls	r3, r3, #24
 8019d1e:	b09d      	sub	sp, #116	@ 0x74
 8019d20:	4607      	mov	r7, r0
 8019d22:	460d      	mov	r5, r1
 8019d24:	4614      	mov	r4, r2
 8019d26:	d510      	bpl.n	8019d4a <_svfiprintf_r+0x36>
 8019d28:	690b      	ldr	r3, [r1, #16]
 8019d2a:	b973      	cbnz	r3, 8019d4a <_svfiprintf_r+0x36>
 8019d2c:	2140      	movs	r1, #64	@ 0x40
 8019d2e:	f7ff f9f9 	bl	8019124 <_malloc_r>
 8019d32:	6028      	str	r0, [r5, #0]
 8019d34:	6128      	str	r0, [r5, #16]
 8019d36:	b930      	cbnz	r0, 8019d46 <_svfiprintf_r+0x32>
 8019d38:	230c      	movs	r3, #12
 8019d3a:	603b      	str	r3, [r7, #0]
 8019d3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019d40:	b01d      	add	sp, #116	@ 0x74
 8019d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d46:	2340      	movs	r3, #64	@ 0x40
 8019d48:	616b      	str	r3, [r5, #20]
 8019d4a:	2300      	movs	r3, #0
 8019d4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019d4e:	2320      	movs	r3, #32
 8019d50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019d54:	f8cd 800c 	str.w	r8, [sp, #12]
 8019d58:	2330      	movs	r3, #48	@ 0x30
 8019d5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019ef8 <_svfiprintf_r+0x1e4>
 8019d5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019d62:	f04f 0901 	mov.w	r9, #1
 8019d66:	4623      	mov	r3, r4
 8019d68:	469a      	mov	sl, r3
 8019d6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019d6e:	b10a      	cbz	r2, 8019d74 <_svfiprintf_r+0x60>
 8019d70:	2a25      	cmp	r2, #37	@ 0x25
 8019d72:	d1f9      	bne.n	8019d68 <_svfiprintf_r+0x54>
 8019d74:	ebba 0b04 	subs.w	fp, sl, r4
 8019d78:	d00b      	beq.n	8019d92 <_svfiprintf_r+0x7e>
 8019d7a:	465b      	mov	r3, fp
 8019d7c:	4622      	mov	r2, r4
 8019d7e:	4629      	mov	r1, r5
 8019d80:	4638      	mov	r0, r7
 8019d82:	f7ff ff6b 	bl	8019c5c <__ssputs_r>
 8019d86:	3001      	adds	r0, #1
 8019d88:	f000 80a7 	beq.w	8019eda <_svfiprintf_r+0x1c6>
 8019d8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019d8e:	445a      	add	r2, fp
 8019d90:	9209      	str	r2, [sp, #36]	@ 0x24
 8019d92:	f89a 3000 	ldrb.w	r3, [sl]
 8019d96:	2b00      	cmp	r3, #0
 8019d98:	f000 809f 	beq.w	8019eda <_svfiprintf_r+0x1c6>
 8019d9c:	2300      	movs	r3, #0
 8019d9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019da2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019da6:	f10a 0a01 	add.w	sl, sl, #1
 8019daa:	9304      	str	r3, [sp, #16]
 8019dac:	9307      	str	r3, [sp, #28]
 8019dae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019db2:	931a      	str	r3, [sp, #104]	@ 0x68
 8019db4:	4654      	mov	r4, sl
 8019db6:	2205      	movs	r2, #5
 8019db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019dbc:	484e      	ldr	r0, [pc, #312]	@ (8019ef8 <_svfiprintf_r+0x1e4>)
 8019dbe:	f7e6 fa3f 	bl	8000240 <memchr>
 8019dc2:	9a04      	ldr	r2, [sp, #16]
 8019dc4:	b9d8      	cbnz	r0, 8019dfe <_svfiprintf_r+0xea>
 8019dc6:	06d0      	lsls	r0, r2, #27
 8019dc8:	bf44      	itt	mi
 8019dca:	2320      	movmi	r3, #32
 8019dcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019dd0:	0711      	lsls	r1, r2, #28
 8019dd2:	bf44      	itt	mi
 8019dd4:	232b      	movmi	r3, #43	@ 0x2b
 8019dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019dda:	f89a 3000 	ldrb.w	r3, [sl]
 8019dde:	2b2a      	cmp	r3, #42	@ 0x2a
 8019de0:	d015      	beq.n	8019e0e <_svfiprintf_r+0xfa>
 8019de2:	9a07      	ldr	r2, [sp, #28]
 8019de4:	4654      	mov	r4, sl
 8019de6:	2000      	movs	r0, #0
 8019de8:	f04f 0c0a 	mov.w	ip, #10
 8019dec:	4621      	mov	r1, r4
 8019dee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019df2:	3b30      	subs	r3, #48	@ 0x30
 8019df4:	2b09      	cmp	r3, #9
 8019df6:	d94b      	bls.n	8019e90 <_svfiprintf_r+0x17c>
 8019df8:	b1b0      	cbz	r0, 8019e28 <_svfiprintf_r+0x114>
 8019dfa:	9207      	str	r2, [sp, #28]
 8019dfc:	e014      	b.n	8019e28 <_svfiprintf_r+0x114>
 8019dfe:	eba0 0308 	sub.w	r3, r0, r8
 8019e02:	fa09 f303 	lsl.w	r3, r9, r3
 8019e06:	4313      	orrs	r3, r2
 8019e08:	9304      	str	r3, [sp, #16]
 8019e0a:	46a2      	mov	sl, r4
 8019e0c:	e7d2      	b.n	8019db4 <_svfiprintf_r+0xa0>
 8019e0e:	9b03      	ldr	r3, [sp, #12]
 8019e10:	1d19      	adds	r1, r3, #4
 8019e12:	681b      	ldr	r3, [r3, #0]
 8019e14:	9103      	str	r1, [sp, #12]
 8019e16:	2b00      	cmp	r3, #0
 8019e18:	bfbb      	ittet	lt
 8019e1a:	425b      	neglt	r3, r3
 8019e1c:	f042 0202 	orrlt.w	r2, r2, #2
 8019e20:	9307      	strge	r3, [sp, #28]
 8019e22:	9307      	strlt	r3, [sp, #28]
 8019e24:	bfb8      	it	lt
 8019e26:	9204      	strlt	r2, [sp, #16]
 8019e28:	7823      	ldrb	r3, [r4, #0]
 8019e2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8019e2c:	d10a      	bne.n	8019e44 <_svfiprintf_r+0x130>
 8019e2e:	7863      	ldrb	r3, [r4, #1]
 8019e30:	2b2a      	cmp	r3, #42	@ 0x2a
 8019e32:	d132      	bne.n	8019e9a <_svfiprintf_r+0x186>
 8019e34:	9b03      	ldr	r3, [sp, #12]
 8019e36:	1d1a      	adds	r2, r3, #4
 8019e38:	681b      	ldr	r3, [r3, #0]
 8019e3a:	9203      	str	r2, [sp, #12]
 8019e3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019e40:	3402      	adds	r4, #2
 8019e42:	9305      	str	r3, [sp, #20]
 8019e44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019f08 <_svfiprintf_r+0x1f4>
 8019e48:	7821      	ldrb	r1, [r4, #0]
 8019e4a:	2203      	movs	r2, #3
 8019e4c:	4650      	mov	r0, sl
 8019e4e:	f7e6 f9f7 	bl	8000240 <memchr>
 8019e52:	b138      	cbz	r0, 8019e64 <_svfiprintf_r+0x150>
 8019e54:	9b04      	ldr	r3, [sp, #16]
 8019e56:	eba0 000a 	sub.w	r0, r0, sl
 8019e5a:	2240      	movs	r2, #64	@ 0x40
 8019e5c:	4082      	lsls	r2, r0
 8019e5e:	4313      	orrs	r3, r2
 8019e60:	3401      	adds	r4, #1
 8019e62:	9304      	str	r3, [sp, #16]
 8019e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019e68:	4824      	ldr	r0, [pc, #144]	@ (8019efc <_svfiprintf_r+0x1e8>)
 8019e6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019e6e:	2206      	movs	r2, #6
 8019e70:	f7e6 f9e6 	bl	8000240 <memchr>
 8019e74:	2800      	cmp	r0, #0
 8019e76:	d036      	beq.n	8019ee6 <_svfiprintf_r+0x1d2>
 8019e78:	4b21      	ldr	r3, [pc, #132]	@ (8019f00 <_svfiprintf_r+0x1ec>)
 8019e7a:	bb1b      	cbnz	r3, 8019ec4 <_svfiprintf_r+0x1b0>
 8019e7c:	9b03      	ldr	r3, [sp, #12]
 8019e7e:	3307      	adds	r3, #7
 8019e80:	f023 0307 	bic.w	r3, r3, #7
 8019e84:	3308      	adds	r3, #8
 8019e86:	9303      	str	r3, [sp, #12]
 8019e88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e8a:	4433      	add	r3, r6
 8019e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e8e:	e76a      	b.n	8019d66 <_svfiprintf_r+0x52>
 8019e90:	fb0c 3202 	mla	r2, ip, r2, r3
 8019e94:	460c      	mov	r4, r1
 8019e96:	2001      	movs	r0, #1
 8019e98:	e7a8      	b.n	8019dec <_svfiprintf_r+0xd8>
 8019e9a:	2300      	movs	r3, #0
 8019e9c:	3401      	adds	r4, #1
 8019e9e:	9305      	str	r3, [sp, #20]
 8019ea0:	4619      	mov	r1, r3
 8019ea2:	f04f 0c0a 	mov.w	ip, #10
 8019ea6:	4620      	mov	r0, r4
 8019ea8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019eac:	3a30      	subs	r2, #48	@ 0x30
 8019eae:	2a09      	cmp	r2, #9
 8019eb0:	d903      	bls.n	8019eba <_svfiprintf_r+0x1a6>
 8019eb2:	2b00      	cmp	r3, #0
 8019eb4:	d0c6      	beq.n	8019e44 <_svfiprintf_r+0x130>
 8019eb6:	9105      	str	r1, [sp, #20]
 8019eb8:	e7c4      	b.n	8019e44 <_svfiprintf_r+0x130>
 8019eba:	fb0c 2101 	mla	r1, ip, r1, r2
 8019ebe:	4604      	mov	r4, r0
 8019ec0:	2301      	movs	r3, #1
 8019ec2:	e7f0      	b.n	8019ea6 <_svfiprintf_r+0x192>
 8019ec4:	ab03      	add	r3, sp, #12
 8019ec6:	9300      	str	r3, [sp, #0]
 8019ec8:	462a      	mov	r2, r5
 8019eca:	4b0e      	ldr	r3, [pc, #56]	@ (8019f04 <_svfiprintf_r+0x1f0>)
 8019ecc:	a904      	add	r1, sp, #16
 8019ece:	4638      	mov	r0, r7
 8019ed0:	f3af 8000 	nop.w
 8019ed4:	1c42      	adds	r2, r0, #1
 8019ed6:	4606      	mov	r6, r0
 8019ed8:	d1d6      	bne.n	8019e88 <_svfiprintf_r+0x174>
 8019eda:	89ab      	ldrh	r3, [r5, #12]
 8019edc:	065b      	lsls	r3, r3, #25
 8019ede:	f53f af2d 	bmi.w	8019d3c <_svfiprintf_r+0x28>
 8019ee2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019ee4:	e72c      	b.n	8019d40 <_svfiprintf_r+0x2c>
 8019ee6:	ab03      	add	r3, sp, #12
 8019ee8:	9300      	str	r3, [sp, #0]
 8019eea:	462a      	mov	r2, r5
 8019eec:	4b05      	ldr	r3, [pc, #20]	@ (8019f04 <_svfiprintf_r+0x1f0>)
 8019eee:	a904      	add	r1, sp, #16
 8019ef0:	4638      	mov	r0, r7
 8019ef2:	f000 f9bb 	bl	801a26c <_printf_i>
 8019ef6:	e7ed      	b.n	8019ed4 <_svfiprintf_r+0x1c0>
 8019ef8:	0801b943 	.word	0x0801b943
 8019efc:	0801b94d 	.word	0x0801b94d
 8019f00:	00000000 	.word	0x00000000
 8019f04:	08019c5d 	.word	0x08019c5d
 8019f08:	0801b949 	.word	0x0801b949

08019f0c <__sfputc_r>:
 8019f0c:	6893      	ldr	r3, [r2, #8]
 8019f0e:	3b01      	subs	r3, #1
 8019f10:	2b00      	cmp	r3, #0
 8019f12:	b410      	push	{r4}
 8019f14:	6093      	str	r3, [r2, #8]
 8019f16:	da08      	bge.n	8019f2a <__sfputc_r+0x1e>
 8019f18:	6994      	ldr	r4, [r2, #24]
 8019f1a:	42a3      	cmp	r3, r4
 8019f1c:	db01      	blt.n	8019f22 <__sfputc_r+0x16>
 8019f1e:	290a      	cmp	r1, #10
 8019f20:	d103      	bne.n	8019f2a <__sfputc_r+0x1e>
 8019f22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019f26:	f7ff bc87 	b.w	8019838 <__swbuf_r>
 8019f2a:	6813      	ldr	r3, [r2, #0]
 8019f2c:	1c58      	adds	r0, r3, #1
 8019f2e:	6010      	str	r0, [r2, #0]
 8019f30:	7019      	strb	r1, [r3, #0]
 8019f32:	4608      	mov	r0, r1
 8019f34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019f38:	4770      	bx	lr

08019f3a <__sfputs_r>:
 8019f3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019f3c:	4606      	mov	r6, r0
 8019f3e:	460f      	mov	r7, r1
 8019f40:	4614      	mov	r4, r2
 8019f42:	18d5      	adds	r5, r2, r3
 8019f44:	42ac      	cmp	r4, r5
 8019f46:	d101      	bne.n	8019f4c <__sfputs_r+0x12>
 8019f48:	2000      	movs	r0, #0
 8019f4a:	e007      	b.n	8019f5c <__sfputs_r+0x22>
 8019f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f50:	463a      	mov	r2, r7
 8019f52:	4630      	mov	r0, r6
 8019f54:	f7ff ffda 	bl	8019f0c <__sfputc_r>
 8019f58:	1c43      	adds	r3, r0, #1
 8019f5a:	d1f3      	bne.n	8019f44 <__sfputs_r+0xa>
 8019f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019f60 <_vfiprintf_r>:
 8019f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019f64:	460d      	mov	r5, r1
 8019f66:	b09d      	sub	sp, #116	@ 0x74
 8019f68:	4614      	mov	r4, r2
 8019f6a:	4698      	mov	r8, r3
 8019f6c:	4606      	mov	r6, r0
 8019f6e:	b118      	cbz	r0, 8019f78 <_vfiprintf_r+0x18>
 8019f70:	6a03      	ldr	r3, [r0, #32]
 8019f72:	b90b      	cbnz	r3, 8019f78 <_vfiprintf_r+0x18>
 8019f74:	f7ff fb08 	bl	8019588 <__sinit>
 8019f78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019f7a:	07d9      	lsls	r1, r3, #31
 8019f7c:	d405      	bmi.n	8019f8a <_vfiprintf_r+0x2a>
 8019f7e:	89ab      	ldrh	r3, [r5, #12]
 8019f80:	059a      	lsls	r2, r3, #22
 8019f82:	d402      	bmi.n	8019f8a <_vfiprintf_r+0x2a>
 8019f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019f86:	f7ff fdd4 	bl	8019b32 <__retarget_lock_acquire_recursive>
 8019f8a:	89ab      	ldrh	r3, [r5, #12]
 8019f8c:	071b      	lsls	r3, r3, #28
 8019f8e:	d501      	bpl.n	8019f94 <_vfiprintf_r+0x34>
 8019f90:	692b      	ldr	r3, [r5, #16]
 8019f92:	b99b      	cbnz	r3, 8019fbc <_vfiprintf_r+0x5c>
 8019f94:	4629      	mov	r1, r5
 8019f96:	4630      	mov	r0, r6
 8019f98:	f7ff fc8c 	bl	80198b4 <__swsetup_r>
 8019f9c:	b170      	cbz	r0, 8019fbc <_vfiprintf_r+0x5c>
 8019f9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019fa0:	07dc      	lsls	r4, r3, #31
 8019fa2:	d504      	bpl.n	8019fae <_vfiprintf_r+0x4e>
 8019fa4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019fa8:	b01d      	add	sp, #116	@ 0x74
 8019faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019fae:	89ab      	ldrh	r3, [r5, #12]
 8019fb0:	0598      	lsls	r0, r3, #22
 8019fb2:	d4f7      	bmi.n	8019fa4 <_vfiprintf_r+0x44>
 8019fb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019fb6:	f7ff fdbd 	bl	8019b34 <__retarget_lock_release_recursive>
 8019fba:	e7f3      	b.n	8019fa4 <_vfiprintf_r+0x44>
 8019fbc:	2300      	movs	r3, #0
 8019fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8019fc0:	2320      	movs	r3, #32
 8019fc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019fc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8019fca:	2330      	movs	r3, #48	@ 0x30
 8019fcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a17c <_vfiprintf_r+0x21c>
 8019fd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019fd4:	f04f 0901 	mov.w	r9, #1
 8019fd8:	4623      	mov	r3, r4
 8019fda:	469a      	mov	sl, r3
 8019fdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019fe0:	b10a      	cbz	r2, 8019fe6 <_vfiprintf_r+0x86>
 8019fe2:	2a25      	cmp	r2, #37	@ 0x25
 8019fe4:	d1f9      	bne.n	8019fda <_vfiprintf_r+0x7a>
 8019fe6:	ebba 0b04 	subs.w	fp, sl, r4
 8019fea:	d00b      	beq.n	801a004 <_vfiprintf_r+0xa4>
 8019fec:	465b      	mov	r3, fp
 8019fee:	4622      	mov	r2, r4
 8019ff0:	4629      	mov	r1, r5
 8019ff2:	4630      	mov	r0, r6
 8019ff4:	f7ff ffa1 	bl	8019f3a <__sfputs_r>
 8019ff8:	3001      	adds	r0, #1
 8019ffa:	f000 80a7 	beq.w	801a14c <_vfiprintf_r+0x1ec>
 8019ffe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a000:	445a      	add	r2, fp
 801a002:	9209      	str	r2, [sp, #36]	@ 0x24
 801a004:	f89a 3000 	ldrb.w	r3, [sl]
 801a008:	2b00      	cmp	r3, #0
 801a00a:	f000 809f 	beq.w	801a14c <_vfiprintf_r+0x1ec>
 801a00e:	2300      	movs	r3, #0
 801a010:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a014:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a018:	f10a 0a01 	add.w	sl, sl, #1
 801a01c:	9304      	str	r3, [sp, #16]
 801a01e:	9307      	str	r3, [sp, #28]
 801a020:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a024:	931a      	str	r3, [sp, #104]	@ 0x68
 801a026:	4654      	mov	r4, sl
 801a028:	2205      	movs	r2, #5
 801a02a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a02e:	4853      	ldr	r0, [pc, #332]	@ (801a17c <_vfiprintf_r+0x21c>)
 801a030:	f7e6 f906 	bl	8000240 <memchr>
 801a034:	9a04      	ldr	r2, [sp, #16]
 801a036:	b9d8      	cbnz	r0, 801a070 <_vfiprintf_r+0x110>
 801a038:	06d1      	lsls	r1, r2, #27
 801a03a:	bf44      	itt	mi
 801a03c:	2320      	movmi	r3, #32
 801a03e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a042:	0713      	lsls	r3, r2, #28
 801a044:	bf44      	itt	mi
 801a046:	232b      	movmi	r3, #43	@ 0x2b
 801a048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a04c:	f89a 3000 	ldrb.w	r3, [sl]
 801a050:	2b2a      	cmp	r3, #42	@ 0x2a
 801a052:	d015      	beq.n	801a080 <_vfiprintf_r+0x120>
 801a054:	9a07      	ldr	r2, [sp, #28]
 801a056:	4654      	mov	r4, sl
 801a058:	2000      	movs	r0, #0
 801a05a:	f04f 0c0a 	mov.w	ip, #10
 801a05e:	4621      	mov	r1, r4
 801a060:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a064:	3b30      	subs	r3, #48	@ 0x30
 801a066:	2b09      	cmp	r3, #9
 801a068:	d94b      	bls.n	801a102 <_vfiprintf_r+0x1a2>
 801a06a:	b1b0      	cbz	r0, 801a09a <_vfiprintf_r+0x13a>
 801a06c:	9207      	str	r2, [sp, #28]
 801a06e:	e014      	b.n	801a09a <_vfiprintf_r+0x13a>
 801a070:	eba0 0308 	sub.w	r3, r0, r8
 801a074:	fa09 f303 	lsl.w	r3, r9, r3
 801a078:	4313      	orrs	r3, r2
 801a07a:	9304      	str	r3, [sp, #16]
 801a07c:	46a2      	mov	sl, r4
 801a07e:	e7d2      	b.n	801a026 <_vfiprintf_r+0xc6>
 801a080:	9b03      	ldr	r3, [sp, #12]
 801a082:	1d19      	adds	r1, r3, #4
 801a084:	681b      	ldr	r3, [r3, #0]
 801a086:	9103      	str	r1, [sp, #12]
 801a088:	2b00      	cmp	r3, #0
 801a08a:	bfbb      	ittet	lt
 801a08c:	425b      	neglt	r3, r3
 801a08e:	f042 0202 	orrlt.w	r2, r2, #2
 801a092:	9307      	strge	r3, [sp, #28]
 801a094:	9307      	strlt	r3, [sp, #28]
 801a096:	bfb8      	it	lt
 801a098:	9204      	strlt	r2, [sp, #16]
 801a09a:	7823      	ldrb	r3, [r4, #0]
 801a09c:	2b2e      	cmp	r3, #46	@ 0x2e
 801a09e:	d10a      	bne.n	801a0b6 <_vfiprintf_r+0x156>
 801a0a0:	7863      	ldrb	r3, [r4, #1]
 801a0a2:	2b2a      	cmp	r3, #42	@ 0x2a
 801a0a4:	d132      	bne.n	801a10c <_vfiprintf_r+0x1ac>
 801a0a6:	9b03      	ldr	r3, [sp, #12]
 801a0a8:	1d1a      	adds	r2, r3, #4
 801a0aa:	681b      	ldr	r3, [r3, #0]
 801a0ac:	9203      	str	r2, [sp, #12]
 801a0ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a0b2:	3402      	adds	r4, #2
 801a0b4:	9305      	str	r3, [sp, #20]
 801a0b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a18c <_vfiprintf_r+0x22c>
 801a0ba:	7821      	ldrb	r1, [r4, #0]
 801a0bc:	2203      	movs	r2, #3
 801a0be:	4650      	mov	r0, sl
 801a0c0:	f7e6 f8be 	bl	8000240 <memchr>
 801a0c4:	b138      	cbz	r0, 801a0d6 <_vfiprintf_r+0x176>
 801a0c6:	9b04      	ldr	r3, [sp, #16]
 801a0c8:	eba0 000a 	sub.w	r0, r0, sl
 801a0cc:	2240      	movs	r2, #64	@ 0x40
 801a0ce:	4082      	lsls	r2, r0
 801a0d0:	4313      	orrs	r3, r2
 801a0d2:	3401      	adds	r4, #1
 801a0d4:	9304      	str	r3, [sp, #16]
 801a0d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a0da:	4829      	ldr	r0, [pc, #164]	@ (801a180 <_vfiprintf_r+0x220>)
 801a0dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a0e0:	2206      	movs	r2, #6
 801a0e2:	f7e6 f8ad 	bl	8000240 <memchr>
 801a0e6:	2800      	cmp	r0, #0
 801a0e8:	d03f      	beq.n	801a16a <_vfiprintf_r+0x20a>
 801a0ea:	4b26      	ldr	r3, [pc, #152]	@ (801a184 <_vfiprintf_r+0x224>)
 801a0ec:	bb1b      	cbnz	r3, 801a136 <_vfiprintf_r+0x1d6>
 801a0ee:	9b03      	ldr	r3, [sp, #12]
 801a0f0:	3307      	adds	r3, #7
 801a0f2:	f023 0307 	bic.w	r3, r3, #7
 801a0f6:	3308      	adds	r3, #8
 801a0f8:	9303      	str	r3, [sp, #12]
 801a0fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a0fc:	443b      	add	r3, r7
 801a0fe:	9309      	str	r3, [sp, #36]	@ 0x24
 801a100:	e76a      	b.n	8019fd8 <_vfiprintf_r+0x78>
 801a102:	fb0c 3202 	mla	r2, ip, r2, r3
 801a106:	460c      	mov	r4, r1
 801a108:	2001      	movs	r0, #1
 801a10a:	e7a8      	b.n	801a05e <_vfiprintf_r+0xfe>
 801a10c:	2300      	movs	r3, #0
 801a10e:	3401      	adds	r4, #1
 801a110:	9305      	str	r3, [sp, #20]
 801a112:	4619      	mov	r1, r3
 801a114:	f04f 0c0a 	mov.w	ip, #10
 801a118:	4620      	mov	r0, r4
 801a11a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a11e:	3a30      	subs	r2, #48	@ 0x30
 801a120:	2a09      	cmp	r2, #9
 801a122:	d903      	bls.n	801a12c <_vfiprintf_r+0x1cc>
 801a124:	2b00      	cmp	r3, #0
 801a126:	d0c6      	beq.n	801a0b6 <_vfiprintf_r+0x156>
 801a128:	9105      	str	r1, [sp, #20]
 801a12a:	e7c4      	b.n	801a0b6 <_vfiprintf_r+0x156>
 801a12c:	fb0c 2101 	mla	r1, ip, r1, r2
 801a130:	4604      	mov	r4, r0
 801a132:	2301      	movs	r3, #1
 801a134:	e7f0      	b.n	801a118 <_vfiprintf_r+0x1b8>
 801a136:	ab03      	add	r3, sp, #12
 801a138:	9300      	str	r3, [sp, #0]
 801a13a:	462a      	mov	r2, r5
 801a13c:	4b12      	ldr	r3, [pc, #72]	@ (801a188 <_vfiprintf_r+0x228>)
 801a13e:	a904      	add	r1, sp, #16
 801a140:	4630      	mov	r0, r6
 801a142:	f3af 8000 	nop.w
 801a146:	4607      	mov	r7, r0
 801a148:	1c78      	adds	r0, r7, #1
 801a14a:	d1d6      	bne.n	801a0fa <_vfiprintf_r+0x19a>
 801a14c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a14e:	07d9      	lsls	r1, r3, #31
 801a150:	d405      	bmi.n	801a15e <_vfiprintf_r+0x1fe>
 801a152:	89ab      	ldrh	r3, [r5, #12]
 801a154:	059a      	lsls	r2, r3, #22
 801a156:	d402      	bmi.n	801a15e <_vfiprintf_r+0x1fe>
 801a158:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a15a:	f7ff fceb 	bl	8019b34 <__retarget_lock_release_recursive>
 801a15e:	89ab      	ldrh	r3, [r5, #12]
 801a160:	065b      	lsls	r3, r3, #25
 801a162:	f53f af1f 	bmi.w	8019fa4 <_vfiprintf_r+0x44>
 801a166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a168:	e71e      	b.n	8019fa8 <_vfiprintf_r+0x48>
 801a16a:	ab03      	add	r3, sp, #12
 801a16c:	9300      	str	r3, [sp, #0]
 801a16e:	462a      	mov	r2, r5
 801a170:	4b05      	ldr	r3, [pc, #20]	@ (801a188 <_vfiprintf_r+0x228>)
 801a172:	a904      	add	r1, sp, #16
 801a174:	4630      	mov	r0, r6
 801a176:	f000 f879 	bl	801a26c <_printf_i>
 801a17a:	e7e4      	b.n	801a146 <_vfiprintf_r+0x1e6>
 801a17c:	0801b943 	.word	0x0801b943
 801a180:	0801b94d 	.word	0x0801b94d
 801a184:	00000000 	.word	0x00000000
 801a188:	08019f3b 	.word	0x08019f3b
 801a18c:	0801b949 	.word	0x0801b949

0801a190 <_printf_common>:
 801a190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a194:	4616      	mov	r6, r2
 801a196:	4698      	mov	r8, r3
 801a198:	688a      	ldr	r2, [r1, #8]
 801a19a:	690b      	ldr	r3, [r1, #16]
 801a19c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a1a0:	4293      	cmp	r3, r2
 801a1a2:	bfb8      	it	lt
 801a1a4:	4613      	movlt	r3, r2
 801a1a6:	6033      	str	r3, [r6, #0]
 801a1a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a1ac:	4607      	mov	r7, r0
 801a1ae:	460c      	mov	r4, r1
 801a1b0:	b10a      	cbz	r2, 801a1b6 <_printf_common+0x26>
 801a1b2:	3301      	adds	r3, #1
 801a1b4:	6033      	str	r3, [r6, #0]
 801a1b6:	6823      	ldr	r3, [r4, #0]
 801a1b8:	0699      	lsls	r1, r3, #26
 801a1ba:	bf42      	ittt	mi
 801a1bc:	6833      	ldrmi	r3, [r6, #0]
 801a1be:	3302      	addmi	r3, #2
 801a1c0:	6033      	strmi	r3, [r6, #0]
 801a1c2:	6825      	ldr	r5, [r4, #0]
 801a1c4:	f015 0506 	ands.w	r5, r5, #6
 801a1c8:	d106      	bne.n	801a1d8 <_printf_common+0x48>
 801a1ca:	f104 0a19 	add.w	sl, r4, #25
 801a1ce:	68e3      	ldr	r3, [r4, #12]
 801a1d0:	6832      	ldr	r2, [r6, #0]
 801a1d2:	1a9b      	subs	r3, r3, r2
 801a1d4:	42ab      	cmp	r3, r5
 801a1d6:	dc26      	bgt.n	801a226 <_printf_common+0x96>
 801a1d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a1dc:	6822      	ldr	r2, [r4, #0]
 801a1de:	3b00      	subs	r3, #0
 801a1e0:	bf18      	it	ne
 801a1e2:	2301      	movne	r3, #1
 801a1e4:	0692      	lsls	r2, r2, #26
 801a1e6:	d42b      	bmi.n	801a240 <_printf_common+0xb0>
 801a1e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a1ec:	4641      	mov	r1, r8
 801a1ee:	4638      	mov	r0, r7
 801a1f0:	47c8      	blx	r9
 801a1f2:	3001      	adds	r0, #1
 801a1f4:	d01e      	beq.n	801a234 <_printf_common+0xa4>
 801a1f6:	6823      	ldr	r3, [r4, #0]
 801a1f8:	6922      	ldr	r2, [r4, #16]
 801a1fa:	f003 0306 	and.w	r3, r3, #6
 801a1fe:	2b04      	cmp	r3, #4
 801a200:	bf02      	ittt	eq
 801a202:	68e5      	ldreq	r5, [r4, #12]
 801a204:	6833      	ldreq	r3, [r6, #0]
 801a206:	1aed      	subeq	r5, r5, r3
 801a208:	68a3      	ldr	r3, [r4, #8]
 801a20a:	bf0c      	ite	eq
 801a20c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a210:	2500      	movne	r5, #0
 801a212:	4293      	cmp	r3, r2
 801a214:	bfc4      	itt	gt
 801a216:	1a9b      	subgt	r3, r3, r2
 801a218:	18ed      	addgt	r5, r5, r3
 801a21a:	2600      	movs	r6, #0
 801a21c:	341a      	adds	r4, #26
 801a21e:	42b5      	cmp	r5, r6
 801a220:	d11a      	bne.n	801a258 <_printf_common+0xc8>
 801a222:	2000      	movs	r0, #0
 801a224:	e008      	b.n	801a238 <_printf_common+0xa8>
 801a226:	2301      	movs	r3, #1
 801a228:	4652      	mov	r2, sl
 801a22a:	4641      	mov	r1, r8
 801a22c:	4638      	mov	r0, r7
 801a22e:	47c8      	blx	r9
 801a230:	3001      	adds	r0, #1
 801a232:	d103      	bne.n	801a23c <_printf_common+0xac>
 801a234:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a23c:	3501      	adds	r5, #1
 801a23e:	e7c6      	b.n	801a1ce <_printf_common+0x3e>
 801a240:	18e1      	adds	r1, r4, r3
 801a242:	1c5a      	adds	r2, r3, #1
 801a244:	2030      	movs	r0, #48	@ 0x30
 801a246:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a24a:	4422      	add	r2, r4
 801a24c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a250:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a254:	3302      	adds	r3, #2
 801a256:	e7c7      	b.n	801a1e8 <_printf_common+0x58>
 801a258:	2301      	movs	r3, #1
 801a25a:	4622      	mov	r2, r4
 801a25c:	4641      	mov	r1, r8
 801a25e:	4638      	mov	r0, r7
 801a260:	47c8      	blx	r9
 801a262:	3001      	adds	r0, #1
 801a264:	d0e6      	beq.n	801a234 <_printf_common+0xa4>
 801a266:	3601      	adds	r6, #1
 801a268:	e7d9      	b.n	801a21e <_printf_common+0x8e>
	...

0801a26c <_printf_i>:
 801a26c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a270:	7e0f      	ldrb	r7, [r1, #24]
 801a272:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a274:	2f78      	cmp	r7, #120	@ 0x78
 801a276:	4691      	mov	r9, r2
 801a278:	4680      	mov	r8, r0
 801a27a:	460c      	mov	r4, r1
 801a27c:	469a      	mov	sl, r3
 801a27e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a282:	d807      	bhi.n	801a294 <_printf_i+0x28>
 801a284:	2f62      	cmp	r7, #98	@ 0x62
 801a286:	d80a      	bhi.n	801a29e <_printf_i+0x32>
 801a288:	2f00      	cmp	r7, #0
 801a28a:	f000 80d1 	beq.w	801a430 <_printf_i+0x1c4>
 801a28e:	2f58      	cmp	r7, #88	@ 0x58
 801a290:	f000 80b8 	beq.w	801a404 <_printf_i+0x198>
 801a294:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a298:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a29c:	e03a      	b.n	801a314 <_printf_i+0xa8>
 801a29e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a2a2:	2b15      	cmp	r3, #21
 801a2a4:	d8f6      	bhi.n	801a294 <_printf_i+0x28>
 801a2a6:	a101      	add	r1, pc, #4	@ (adr r1, 801a2ac <_printf_i+0x40>)
 801a2a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a2ac:	0801a305 	.word	0x0801a305
 801a2b0:	0801a319 	.word	0x0801a319
 801a2b4:	0801a295 	.word	0x0801a295
 801a2b8:	0801a295 	.word	0x0801a295
 801a2bc:	0801a295 	.word	0x0801a295
 801a2c0:	0801a295 	.word	0x0801a295
 801a2c4:	0801a319 	.word	0x0801a319
 801a2c8:	0801a295 	.word	0x0801a295
 801a2cc:	0801a295 	.word	0x0801a295
 801a2d0:	0801a295 	.word	0x0801a295
 801a2d4:	0801a295 	.word	0x0801a295
 801a2d8:	0801a417 	.word	0x0801a417
 801a2dc:	0801a343 	.word	0x0801a343
 801a2e0:	0801a3d1 	.word	0x0801a3d1
 801a2e4:	0801a295 	.word	0x0801a295
 801a2e8:	0801a295 	.word	0x0801a295
 801a2ec:	0801a439 	.word	0x0801a439
 801a2f0:	0801a295 	.word	0x0801a295
 801a2f4:	0801a343 	.word	0x0801a343
 801a2f8:	0801a295 	.word	0x0801a295
 801a2fc:	0801a295 	.word	0x0801a295
 801a300:	0801a3d9 	.word	0x0801a3d9
 801a304:	6833      	ldr	r3, [r6, #0]
 801a306:	1d1a      	adds	r2, r3, #4
 801a308:	681b      	ldr	r3, [r3, #0]
 801a30a:	6032      	str	r2, [r6, #0]
 801a30c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a310:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a314:	2301      	movs	r3, #1
 801a316:	e09c      	b.n	801a452 <_printf_i+0x1e6>
 801a318:	6833      	ldr	r3, [r6, #0]
 801a31a:	6820      	ldr	r0, [r4, #0]
 801a31c:	1d19      	adds	r1, r3, #4
 801a31e:	6031      	str	r1, [r6, #0]
 801a320:	0606      	lsls	r6, r0, #24
 801a322:	d501      	bpl.n	801a328 <_printf_i+0xbc>
 801a324:	681d      	ldr	r5, [r3, #0]
 801a326:	e003      	b.n	801a330 <_printf_i+0xc4>
 801a328:	0645      	lsls	r5, r0, #25
 801a32a:	d5fb      	bpl.n	801a324 <_printf_i+0xb8>
 801a32c:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a330:	2d00      	cmp	r5, #0
 801a332:	da03      	bge.n	801a33c <_printf_i+0xd0>
 801a334:	232d      	movs	r3, #45	@ 0x2d
 801a336:	426d      	negs	r5, r5
 801a338:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a33c:	4858      	ldr	r0, [pc, #352]	@ (801a4a0 <_printf_i+0x234>)
 801a33e:	230a      	movs	r3, #10
 801a340:	e011      	b.n	801a366 <_printf_i+0xfa>
 801a342:	6821      	ldr	r1, [r4, #0]
 801a344:	6833      	ldr	r3, [r6, #0]
 801a346:	0608      	lsls	r0, r1, #24
 801a348:	f853 5b04 	ldr.w	r5, [r3], #4
 801a34c:	d402      	bmi.n	801a354 <_printf_i+0xe8>
 801a34e:	0649      	lsls	r1, r1, #25
 801a350:	bf48      	it	mi
 801a352:	b2ad      	uxthmi	r5, r5
 801a354:	2f6f      	cmp	r7, #111	@ 0x6f
 801a356:	4852      	ldr	r0, [pc, #328]	@ (801a4a0 <_printf_i+0x234>)
 801a358:	6033      	str	r3, [r6, #0]
 801a35a:	bf14      	ite	ne
 801a35c:	230a      	movne	r3, #10
 801a35e:	2308      	moveq	r3, #8
 801a360:	2100      	movs	r1, #0
 801a362:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a366:	6866      	ldr	r6, [r4, #4]
 801a368:	60a6      	str	r6, [r4, #8]
 801a36a:	2e00      	cmp	r6, #0
 801a36c:	db05      	blt.n	801a37a <_printf_i+0x10e>
 801a36e:	6821      	ldr	r1, [r4, #0]
 801a370:	432e      	orrs	r6, r5
 801a372:	f021 0104 	bic.w	r1, r1, #4
 801a376:	6021      	str	r1, [r4, #0]
 801a378:	d04b      	beq.n	801a412 <_printf_i+0x1a6>
 801a37a:	4616      	mov	r6, r2
 801a37c:	fbb5 f1f3 	udiv	r1, r5, r3
 801a380:	fb03 5711 	mls	r7, r3, r1, r5
 801a384:	5dc7      	ldrb	r7, [r0, r7]
 801a386:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a38a:	462f      	mov	r7, r5
 801a38c:	42bb      	cmp	r3, r7
 801a38e:	460d      	mov	r5, r1
 801a390:	d9f4      	bls.n	801a37c <_printf_i+0x110>
 801a392:	2b08      	cmp	r3, #8
 801a394:	d10b      	bne.n	801a3ae <_printf_i+0x142>
 801a396:	6823      	ldr	r3, [r4, #0]
 801a398:	07df      	lsls	r7, r3, #31
 801a39a:	d508      	bpl.n	801a3ae <_printf_i+0x142>
 801a39c:	6923      	ldr	r3, [r4, #16]
 801a39e:	6861      	ldr	r1, [r4, #4]
 801a3a0:	4299      	cmp	r1, r3
 801a3a2:	bfde      	ittt	le
 801a3a4:	2330      	movle	r3, #48	@ 0x30
 801a3a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a3aa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801a3ae:	1b92      	subs	r2, r2, r6
 801a3b0:	6122      	str	r2, [r4, #16]
 801a3b2:	f8cd a000 	str.w	sl, [sp]
 801a3b6:	464b      	mov	r3, r9
 801a3b8:	aa03      	add	r2, sp, #12
 801a3ba:	4621      	mov	r1, r4
 801a3bc:	4640      	mov	r0, r8
 801a3be:	f7ff fee7 	bl	801a190 <_printf_common>
 801a3c2:	3001      	adds	r0, #1
 801a3c4:	d14a      	bne.n	801a45c <_printf_i+0x1f0>
 801a3c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a3ca:	b004      	add	sp, #16
 801a3cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a3d0:	6823      	ldr	r3, [r4, #0]
 801a3d2:	f043 0320 	orr.w	r3, r3, #32
 801a3d6:	6023      	str	r3, [r4, #0]
 801a3d8:	4832      	ldr	r0, [pc, #200]	@ (801a4a4 <_printf_i+0x238>)
 801a3da:	2778      	movs	r7, #120	@ 0x78
 801a3dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a3e0:	6823      	ldr	r3, [r4, #0]
 801a3e2:	6831      	ldr	r1, [r6, #0]
 801a3e4:	061f      	lsls	r7, r3, #24
 801a3e6:	f851 5b04 	ldr.w	r5, [r1], #4
 801a3ea:	d402      	bmi.n	801a3f2 <_printf_i+0x186>
 801a3ec:	065f      	lsls	r7, r3, #25
 801a3ee:	bf48      	it	mi
 801a3f0:	b2ad      	uxthmi	r5, r5
 801a3f2:	6031      	str	r1, [r6, #0]
 801a3f4:	07d9      	lsls	r1, r3, #31
 801a3f6:	bf44      	itt	mi
 801a3f8:	f043 0320 	orrmi.w	r3, r3, #32
 801a3fc:	6023      	strmi	r3, [r4, #0]
 801a3fe:	b11d      	cbz	r5, 801a408 <_printf_i+0x19c>
 801a400:	2310      	movs	r3, #16
 801a402:	e7ad      	b.n	801a360 <_printf_i+0xf4>
 801a404:	4826      	ldr	r0, [pc, #152]	@ (801a4a0 <_printf_i+0x234>)
 801a406:	e7e9      	b.n	801a3dc <_printf_i+0x170>
 801a408:	6823      	ldr	r3, [r4, #0]
 801a40a:	f023 0320 	bic.w	r3, r3, #32
 801a40e:	6023      	str	r3, [r4, #0]
 801a410:	e7f6      	b.n	801a400 <_printf_i+0x194>
 801a412:	4616      	mov	r6, r2
 801a414:	e7bd      	b.n	801a392 <_printf_i+0x126>
 801a416:	6833      	ldr	r3, [r6, #0]
 801a418:	6825      	ldr	r5, [r4, #0]
 801a41a:	6961      	ldr	r1, [r4, #20]
 801a41c:	1d18      	adds	r0, r3, #4
 801a41e:	6030      	str	r0, [r6, #0]
 801a420:	062e      	lsls	r6, r5, #24
 801a422:	681b      	ldr	r3, [r3, #0]
 801a424:	d501      	bpl.n	801a42a <_printf_i+0x1be>
 801a426:	6019      	str	r1, [r3, #0]
 801a428:	e002      	b.n	801a430 <_printf_i+0x1c4>
 801a42a:	0668      	lsls	r0, r5, #25
 801a42c:	d5fb      	bpl.n	801a426 <_printf_i+0x1ba>
 801a42e:	8019      	strh	r1, [r3, #0]
 801a430:	2300      	movs	r3, #0
 801a432:	6123      	str	r3, [r4, #16]
 801a434:	4616      	mov	r6, r2
 801a436:	e7bc      	b.n	801a3b2 <_printf_i+0x146>
 801a438:	6833      	ldr	r3, [r6, #0]
 801a43a:	1d1a      	adds	r2, r3, #4
 801a43c:	6032      	str	r2, [r6, #0]
 801a43e:	681e      	ldr	r6, [r3, #0]
 801a440:	6862      	ldr	r2, [r4, #4]
 801a442:	2100      	movs	r1, #0
 801a444:	4630      	mov	r0, r6
 801a446:	f7e5 fefb 	bl	8000240 <memchr>
 801a44a:	b108      	cbz	r0, 801a450 <_printf_i+0x1e4>
 801a44c:	1b80      	subs	r0, r0, r6
 801a44e:	6060      	str	r0, [r4, #4]
 801a450:	6863      	ldr	r3, [r4, #4]
 801a452:	6123      	str	r3, [r4, #16]
 801a454:	2300      	movs	r3, #0
 801a456:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a45a:	e7aa      	b.n	801a3b2 <_printf_i+0x146>
 801a45c:	6923      	ldr	r3, [r4, #16]
 801a45e:	4632      	mov	r2, r6
 801a460:	4649      	mov	r1, r9
 801a462:	4640      	mov	r0, r8
 801a464:	47d0      	blx	sl
 801a466:	3001      	adds	r0, #1
 801a468:	d0ad      	beq.n	801a3c6 <_printf_i+0x15a>
 801a46a:	6823      	ldr	r3, [r4, #0]
 801a46c:	079b      	lsls	r3, r3, #30
 801a46e:	d413      	bmi.n	801a498 <_printf_i+0x22c>
 801a470:	68e0      	ldr	r0, [r4, #12]
 801a472:	9b03      	ldr	r3, [sp, #12]
 801a474:	4298      	cmp	r0, r3
 801a476:	bfb8      	it	lt
 801a478:	4618      	movlt	r0, r3
 801a47a:	e7a6      	b.n	801a3ca <_printf_i+0x15e>
 801a47c:	2301      	movs	r3, #1
 801a47e:	4632      	mov	r2, r6
 801a480:	4649      	mov	r1, r9
 801a482:	4640      	mov	r0, r8
 801a484:	47d0      	blx	sl
 801a486:	3001      	adds	r0, #1
 801a488:	d09d      	beq.n	801a3c6 <_printf_i+0x15a>
 801a48a:	3501      	adds	r5, #1
 801a48c:	68e3      	ldr	r3, [r4, #12]
 801a48e:	9903      	ldr	r1, [sp, #12]
 801a490:	1a5b      	subs	r3, r3, r1
 801a492:	42ab      	cmp	r3, r5
 801a494:	dcf2      	bgt.n	801a47c <_printf_i+0x210>
 801a496:	e7eb      	b.n	801a470 <_printf_i+0x204>
 801a498:	2500      	movs	r5, #0
 801a49a:	f104 0619 	add.w	r6, r4, #25
 801a49e:	e7f5      	b.n	801a48c <_printf_i+0x220>
 801a4a0:	0801b954 	.word	0x0801b954
 801a4a4:	0801b965 	.word	0x0801b965

0801a4a8 <__sflush_r>:
 801a4a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a4ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a4b0:	0716      	lsls	r6, r2, #28
 801a4b2:	4605      	mov	r5, r0
 801a4b4:	460c      	mov	r4, r1
 801a4b6:	d454      	bmi.n	801a562 <__sflush_r+0xba>
 801a4b8:	684b      	ldr	r3, [r1, #4]
 801a4ba:	2b00      	cmp	r3, #0
 801a4bc:	dc02      	bgt.n	801a4c4 <__sflush_r+0x1c>
 801a4be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a4c0:	2b00      	cmp	r3, #0
 801a4c2:	dd48      	ble.n	801a556 <__sflush_r+0xae>
 801a4c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a4c6:	2e00      	cmp	r6, #0
 801a4c8:	d045      	beq.n	801a556 <__sflush_r+0xae>
 801a4ca:	2300      	movs	r3, #0
 801a4cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a4d0:	682f      	ldr	r7, [r5, #0]
 801a4d2:	6a21      	ldr	r1, [r4, #32]
 801a4d4:	602b      	str	r3, [r5, #0]
 801a4d6:	d030      	beq.n	801a53a <__sflush_r+0x92>
 801a4d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a4da:	89a3      	ldrh	r3, [r4, #12]
 801a4dc:	0759      	lsls	r1, r3, #29
 801a4de:	d505      	bpl.n	801a4ec <__sflush_r+0x44>
 801a4e0:	6863      	ldr	r3, [r4, #4]
 801a4e2:	1ad2      	subs	r2, r2, r3
 801a4e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a4e6:	b10b      	cbz	r3, 801a4ec <__sflush_r+0x44>
 801a4e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a4ea:	1ad2      	subs	r2, r2, r3
 801a4ec:	2300      	movs	r3, #0
 801a4ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a4f0:	6a21      	ldr	r1, [r4, #32]
 801a4f2:	4628      	mov	r0, r5
 801a4f4:	47b0      	blx	r6
 801a4f6:	1c43      	adds	r3, r0, #1
 801a4f8:	89a3      	ldrh	r3, [r4, #12]
 801a4fa:	d106      	bne.n	801a50a <__sflush_r+0x62>
 801a4fc:	6829      	ldr	r1, [r5, #0]
 801a4fe:	291d      	cmp	r1, #29
 801a500:	d82b      	bhi.n	801a55a <__sflush_r+0xb2>
 801a502:	4a2a      	ldr	r2, [pc, #168]	@ (801a5ac <__sflush_r+0x104>)
 801a504:	40ca      	lsrs	r2, r1
 801a506:	07d6      	lsls	r6, r2, #31
 801a508:	d527      	bpl.n	801a55a <__sflush_r+0xb2>
 801a50a:	2200      	movs	r2, #0
 801a50c:	6062      	str	r2, [r4, #4]
 801a50e:	04d9      	lsls	r1, r3, #19
 801a510:	6922      	ldr	r2, [r4, #16]
 801a512:	6022      	str	r2, [r4, #0]
 801a514:	d504      	bpl.n	801a520 <__sflush_r+0x78>
 801a516:	1c42      	adds	r2, r0, #1
 801a518:	d101      	bne.n	801a51e <__sflush_r+0x76>
 801a51a:	682b      	ldr	r3, [r5, #0]
 801a51c:	b903      	cbnz	r3, 801a520 <__sflush_r+0x78>
 801a51e:	6560      	str	r0, [r4, #84]	@ 0x54
 801a520:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a522:	602f      	str	r7, [r5, #0]
 801a524:	b1b9      	cbz	r1, 801a556 <__sflush_r+0xae>
 801a526:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a52a:	4299      	cmp	r1, r3
 801a52c:	d002      	beq.n	801a534 <__sflush_r+0x8c>
 801a52e:	4628      	mov	r0, r5
 801a530:	f7ff fb42 	bl	8019bb8 <_free_r>
 801a534:	2300      	movs	r3, #0
 801a536:	6363      	str	r3, [r4, #52]	@ 0x34
 801a538:	e00d      	b.n	801a556 <__sflush_r+0xae>
 801a53a:	2301      	movs	r3, #1
 801a53c:	4628      	mov	r0, r5
 801a53e:	47b0      	blx	r6
 801a540:	4602      	mov	r2, r0
 801a542:	1c50      	adds	r0, r2, #1
 801a544:	d1c9      	bne.n	801a4da <__sflush_r+0x32>
 801a546:	682b      	ldr	r3, [r5, #0]
 801a548:	2b00      	cmp	r3, #0
 801a54a:	d0c6      	beq.n	801a4da <__sflush_r+0x32>
 801a54c:	2b1d      	cmp	r3, #29
 801a54e:	d001      	beq.n	801a554 <__sflush_r+0xac>
 801a550:	2b16      	cmp	r3, #22
 801a552:	d11e      	bne.n	801a592 <__sflush_r+0xea>
 801a554:	602f      	str	r7, [r5, #0]
 801a556:	2000      	movs	r0, #0
 801a558:	e022      	b.n	801a5a0 <__sflush_r+0xf8>
 801a55a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a55e:	b21b      	sxth	r3, r3
 801a560:	e01b      	b.n	801a59a <__sflush_r+0xf2>
 801a562:	690f      	ldr	r7, [r1, #16]
 801a564:	2f00      	cmp	r7, #0
 801a566:	d0f6      	beq.n	801a556 <__sflush_r+0xae>
 801a568:	0793      	lsls	r3, r2, #30
 801a56a:	680e      	ldr	r6, [r1, #0]
 801a56c:	bf08      	it	eq
 801a56e:	694b      	ldreq	r3, [r1, #20]
 801a570:	600f      	str	r7, [r1, #0]
 801a572:	bf18      	it	ne
 801a574:	2300      	movne	r3, #0
 801a576:	eba6 0807 	sub.w	r8, r6, r7
 801a57a:	608b      	str	r3, [r1, #8]
 801a57c:	f1b8 0f00 	cmp.w	r8, #0
 801a580:	dde9      	ble.n	801a556 <__sflush_r+0xae>
 801a582:	6a21      	ldr	r1, [r4, #32]
 801a584:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a586:	4643      	mov	r3, r8
 801a588:	463a      	mov	r2, r7
 801a58a:	4628      	mov	r0, r5
 801a58c:	47b0      	blx	r6
 801a58e:	2800      	cmp	r0, #0
 801a590:	dc08      	bgt.n	801a5a4 <__sflush_r+0xfc>
 801a592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a596:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a59a:	81a3      	strh	r3, [r4, #12]
 801a59c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a5a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a5a4:	4407      	add	r7, r0
 801a5a6:	eba8 0800 	sub.w	r8, r8, r0
 801a5aa:	e7e7      	b.n	801a57c <__sflush_r+0xd4>
 801a5ac:	20400001 	.word	0x20400001

0801a5b0 <_fflush_r>:
 801a5b0:	b538      	push	{r3, r4, r5, lr}
 801a5b2:	690b      	ldr	r3, [r1, #16]
 801a5b4:	4605      	mov	r5, r0
 801a5b6:	460c      	mov	r4, r1
 801a5b8:	b913      	cbnz	r3, 801a5c0 <_fflush_r+0x10>
 801a5ba:	2500      	movs	r5, #0
 801a5bc:	4628      	mov	r0, r5
 801a5be:	bd38      	pop	{r3, r4, r5, pc}
 801a5c0:	b118      	cbz	r0, 801a5ca <_fflush_r+0x1a>
 801a5c2:	6a03      	ldr	r3, [r0, #32]
 801a5c4:	b90b      	cbnz	r3, 801a5ca <_fflush_r+0x1a>
 801a5c6:	f7fe ffdf 	bl	8019588 <__sinit>
 801a5ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a5ce:	2b00      	cmp	r3, #0
 801a5d0:	d0f3      	beq.n	801a5ba <_fflush_r+0xa>
 801a5d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a5d4:	07d0      	lsls	r0, r2, #31
 801a5d6:	d404      	bmi.n	801a5e2 <_fflush_r+0x32>
 801a5d8:	0599      	lsls	r1, r3, #22
 801a5da:	d402      	bmi.n	801a5e2 <_fflush_r+0x32>
 801a5dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a5de:	f7ff faa8 	bl	8019b32 <__retarget_lock_acquire_recursive>
 801a5e2:	4628      	mov	r0, r5
 801a5e4:	4621      	mov	r1, r4
 801a5e6:	f7ff ff5f 	bl	801a4a8 <__sflush_r>
 801a5ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a5ec:	07da      	lsls	r2, r3, #31
 801a5ee:	4605      	mov	r5, r0
 801a5f0:	d4e4      	bmi.n	801a5bc <_fflush_r+0xc>
 801a5f2:	89a3      	ldrh	r3, [r4, #12]
 801a5f4:	059b      	lsls	r3, r3, #22
 801a5f6:	d4e1      	bmi.n	801a5bc <_fflush_r+0xc>
 801a5f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a5fa:	f7ff fa9b 	bl	8019b34 <__retarget_lock_release_recursive>
 801a5fe:	e7dd      	b.n	801a5bc <_fflush_r+0xc>

0801a600 <fiprintf>:
 801a600:	b40e      	push	{r1, r2, r3}
 801a602:	b503      	push	{r0, r1, lr}
 801a604:	4601      	mov	r1, r0
 801a606:	ab03      	add	r3, sp, #12
 801a608:	4805      	ldr	r0, [pc, #20]	@ (801a620 <fiprintf+0x20>)
 801a60a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a60e:	6800      	ldr	r0, [r0, #0]
 801a610:	9301      	str	r3, [sp, #4]
 801a612:	f7ff fca5 	bl	8019f60 <_vfiprintf_r>
 801a616:	b002      	add	sp, #8
 801a618:	f85d eb04 	ldr.w	lr, [sp], #4
 801a61c:	b003      	add	sp, #12
 801a61e:	4770      	bx	lr
 801a620:	20000924 	.word	0x20000924

0801a624 <__swhatbuf_r>:
 801a624:	b570      	push	{r4, r5, r6, lr}
 801a626:	460c      	mov	r4, r1
 801a628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a62c:	2900      	cmp	r1, #0
 801a62e:	b096      	sub	sp, #88	@ 0x58
 801a630:	4615      	mov	r5, r2
 801a632:	461e      	mov	r6, r3
 801a634:	da0d      	bge.n	801a652 <__swhatbuf_r+0x2e>
 801a636:	89a3      	ldrh	r3, [r4, #12]
 801a638:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a63c:	f04f 0100 	mov.w	r1, #0
 801a640:	bf14      	ite	ne
 801a642:	2340      	movne	r3, #64	@ 0x40
 801a644:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a648:	2000      	movs	r0, #0
 801a64a:	6031      	str	r1, [r6, #0]
 801a64c:	602b      	str	r3, [r5, #0]
 801a64e:	b016      	add	sp, #88	@ 0x58
 801a650:	bd70      	pop	{r4, r5, r6, pc}
 801a652:	466a      	mov	r2, sp
 801a654:	f000 f848 	bl	801a6e8 <_fstat_r>
 801a658:	2800      	cmp	r0, #0
 801a65a:	dbec      	blt.n	801a636 <__swhatbuf_r+0x12>
 801a65c:	9901      	ldr	r1, [sp, #4]
 801a65e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a662:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a666:	4259      	negs	r1, r3
 801a668:	4159      	adcs	r1, r3
 801a66a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a66e:	e7eb      	b.n	801a648 <__swhatbuf_r+0x24>

0801a670 <__smakebuf_r>:
 801a670:	898b      	ldrh	r3, [r1, #12]
 801a672:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a674:	079d      	lsls	r5, r3, #30
 801a676:	4606      	mov	r6, r0
 801a678:	460c      	mov	r4, r1
 801a67a:	d507      	bpl.n	801a68c <__smakebuf_r+0x1c>
 801a67c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a680:	6023      	str	r3, [r4, #0]
 801a682:	6123      	str	r3, [r4, #16]
 801a684:	2301      	movs	r3, #1
 801a686:	6163      	str	r3, [r4, #20]
 801a688:	b003      	add	sp, #12
 801a68a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a68c:	ab01      	add	r3, sp, #4
 801a68e:	466a      	mov	r2, sp
 801a690:	f7ff ffc8 	bl	801a624 <__swhatbuf_r>
 801a694:	9f00      	ldr	r7, [sp, #0]
 801a696:	4605      	mov	r5, r0
 801a698:	4639      	mov	r1, r7
 801a69a:	4630      	mov	r0, r6
 801a69c:	f7fe fd42 	bl	8019124 <_malloc_r>
 801a6a0:	b948      	cbnz	r0, 801a6b6 <__smakebuf_r+0x46>
 801a6a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a6a6:	059a      	lsls	r2, r3, #22
 801a6a8:	d4ee      	bmi.n	801a688 <__smakebuf_r+0x18>
 801a6aa:	f023 0303 	bic.w	r3, r3, #3
 801a6ae:	f043 0302 	orr.w	r3, r3, #2
 801a6b2:	81a3      	strh	r3, [r4, #12]
 801a6b4:	e7e2      	b.n	801a67c <__smakebuf_r+0xc>
 801a6b6:	89a3      	ldrh	r3, [r4, #12]
 801a6b8:	6020      	str	r0, [r4, #0]
 801a6ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a6be:	81a3      	strh	r3, [r4, #12]
 801a6c0:	9b01      	ldr	r3, [sp, #4]
 801a6c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a6c6:	b15b      	cbz	r3, 801a6e0 <__smakebuf_r+0x70>
 801a6c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a6cc:	4630      	mov	r0, r6
 801a6ce:	f000 f81d 	bl	801a70c <_isatty_r>
 801a6d2:	b128      	cbz	r0, 801a6e0 <__smakebuf_r+0x70>
 801a6d4:	89a3      	ldrh	r3, [r4, #12]
 801a6d6:	f023 0303 	bic.w	r3, r3, #3
 801a6da:	f043 0301 	orr.w	r3, r3, #1
 801a6de:	81a3      	strh	r3, [r4, #12]
 801a6e0:	89a3      	ldrh	r3, [r4, #12]
 801a6e2:	431d      	orrs	r5, r3
 801a6e4:	81a5      	strh	r5, [r4, #12]
 801a6e6:	e7cf      	b.n	801a688 <__smakebuf_r+0x18>

0801a6e8 <_fstat_r>:
 801a6e8:	b538      	push	{r3, r4, r5, lr}
 801a6ea:	4d07      	ldr	r5, [pc, #28]	@ (801a708 <_fstat_r+0x20>)
 801a6ec:	2300      	movs	r3, #0
 801a6ee:	4604      	mov	r4, r0
 801a6f0:	4608      	mov	r0, r1
 801a6f2:	4611      	mov	r1, r2
 801a6f4:	602b      	str	r3, [r5, #0]
 801a6f6:	f7e8 fe65 	bl	80033c4 <_fstat>
 801a6fa:	1c43      	adds	r3, r0, #1
 801a6fc:	d102      	bne.n	801a704 <_fstat_r+0x1c>
 801a6fe:	682b      	ldr	r3, [r5, #0]
 801a700:	b103      	cbz	r3, 801a704 <_fstat_r+0x1c>
 801a702:	6023      	str	r3, [r4, #0]
 801a704:	bd38      	pop	{r3, r4, r5, pc}
 801a706:	bf00      	nop
 801a708:	20011ae8 	.word	0x20011ae8

0801a70c <_isatty_r>:
 801a70c:	b538      	push	{r3, r4, r5, lr}
 801a70e:	4d06      	ldr	r5, [pc, #24]	@ (801a728 <_isatty_r+0x1c>)
 801a710:	2300      	movs	r3, #0
 801a712:	4604      	mov	r4, r0
 801a714:	4608      	mov	r0, r1
 801a716:	602b      	str	r3, [r5, #0]
 801a718:	f7e8 fe64 	bl	80033e4 <_isatty>
 801a71c:	1c43      	adds	r3, r0, #1
 801a71e:	d102      	bne.n	801a726 <_isatty_r+0x1a>
 801a720:	682b      	ldr	r3, [r5, #0]
 801a722:	b103      	cbz	r3, 801a726 <_isatty_r+0x1a>
 801a724:	6023      	str	r3, [r4, #0]
 801a726:	bd38      	pop	{r3, r4, r5, pc}
 801a728:	20011ae8 	.word	0x20011ae8

0801a72c <abort>:
 801a72c:	b508      	push	{r3, lr}
 801a72e:	2006      	movs	r0, #6
 801a730:	f000 f82c 	bl	801a78c <raise>
 801a734:	2001      	movs	r0, #1
 801a736:	f7e8 fdf5 	bl	8003324 <_exit>

0801a73a <_raise_r>:
 801a73a:	291f      	cmp	r1, #31
 801a73c:	b538      	push	{r3, r4, r5, lr}
 801a73e:	4605      	mov	r5, r0
 801a740:	460c      	mov	r4, r1
 801a742:	d904      	bls.n	801a74e <_raise_r+0x14>
 801a744:	2316      	movs	r3, #22
 801a746:	6003      	str	r3, [r0, #0]
 801a748:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a74c:	bd38      	pop	{r3, r4, r5, pc}
 801a74e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a750:	b112      	cbz	r2, 801a758 <_raise_r+0x1e>
 801a752:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a756:	b94b      	cbnz	r3, 801a76c <_raise_r+0x32>
 801a758:	4628      	mov	r0, r5
 801a75a:	f000 f831 	bl	801a7c0 <_getpid_r>
 801a75e:	4622      	mov	r2, r4
 801a760:	4601      	mov	r1, r0
 801a762:	4628      	mov	r0, r5
 801a764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a768:	f000 b818 	b.w	801a79c <_kill_r>
 801a76c:	2b01      	cmp	r3, #1
 801a76e:	d00a      	beq.n	801a786 <_raise_r+0x4c>
 801a770:	1c59      	adds	r1, r3, #1
 801a772:	d103      	bne.n	801a77c <_raise_r+0x42>
 801a774:	2316      	movs	r3, #22
 801a776:	6003      	str	r3, [r0, #0]
 801a778:	2001      	movs	r0, #1
 801a77a:	e7e7      	b.n	801a74c <_raise_r+0x12>
 801a77c:	2100      	movs	r1, #0
 801a77e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a782:	4620      	mov	r0, r4
 801a784:	4798      	blx	r3
 801a786:	2000      	movs	r0, #0
 801a788:	e7e0      	b.n	801a74c <_raise_r+0x12>
	...

0801a78c <raise>:
 801a78c:	4b02      	ldr	r3, [pc, #8]	@ (801a798 <raise+0xc>)
 801a78e:	4601      	mov	r1, r0
 801a790:	6818      	ldr	r0, [r3, #0]
 801a792:	f7ff bfd2 	b.w	801a73a <_raise_r>
 801a796:	bf00      	nop
 801a798:	20000924 	.word	0x20000924

0801a79c <_kill_r>:
 801a79c:	b538      	push	{r3, r4, r5, lr}
 801a79e:	4d07      	ldr	r5, [pc, #28]	@ (801a7bc <_kill_r+0x20>)
 801a7a0:	2300      	movs	r3, #0
 801a7a2:	4604      	mov	r4, r0
 801a7a4:	4608      	mov	r0, r1
 801a7a6:	4611      	mov	r1, r2
 801a7a8:	602b      	str	r3, [r5, #0]
 801a7aa:	f7e8 fdab 	bl	8003304 <_kill>
 801a7ae:	1c43      	adds	r3, r0, #1
 801a7b0:	d102      	bne.n	801a7b8 <_kill_r+0x1c>
 801a7b2:	682b      	ldr	r3, [r5, #0]
 801a7b4:	b103      	cbz	r3, 801a7b8 <_kill_r+0x1c>
 801a7b6:	6023      	str	r3, [r4, #0]
 801a7b8:	bd38      	pop	{r3, r4, r5, pc}
 801a7ba:	bf00      	nop
 801a7bc:	20011ae8 	.word	0x20011ae8

0801a7c0 <_getpid_r>:
 801a7c0:	f7e8 bd98 	b.w	80032f4 <_getpid>

0801a7c4 <_init>:
 801a7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7c6:	bf00      	nop
 801a7c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a7ca:	bc08      	pop	{r3}
 801a7cc:	469e      	mov	lr, r3
 801a7ce:	4770      	bx	lr

0801a7d0 <_fini>:
 801a7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7d2:	bf00      	nop
 801a7d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a7d6:	bc08      	pop	{r3}
 801a7d8:	469e      	mov	lr, r3
 801a7da:	4770      	bx	lr
