# RISC-V
Developed a 64‐bit RISC‐V single‐cycle, non‐ pipelined processor in Verilog using AMD Xilinx Vivado, incorporating key components such as an Arithmetic Logic Unit (ALU), data memory, re‐ gister file, and control unit for core functionalities.
