Info: Starting: Create testbench Platform Designer system
Info: C:/quartus_embebidos/cpu_basico/sistema/testbench/sistema.ipx
Info: qsys-generate C:\quartus_embebidos\cpu_basico\sistema.qsys --testbench=STANDARD --output-directory=C:\quartus_embebidos\cpu_basico --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading cpu_basico/sistema.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 20.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 20.1]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module RAM
Progress: Adding REG [altera_avalon_pio 20.1]
Progress: Parameterizing module REG
Progress: Adding UART [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sistema.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\20.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\20.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\20.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\20.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.10 seconds
Info: C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.15 seconds
Info: C:/quartus_embebidos/cpu_basico/sistema/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\quartus_embebidos\cpu_basico\sistema\testbench\sistema.ipx
Progress: Loading cpu_basico/sistema.qsys
Info: C:/quartus_embebidos/cpu_basico/* matched 4 files in 0.00 seconds
Info: C:/quartus_embebidos/cpu_basico/ip/**/* matched 0 files in 0.00 seconds
Info: C:/quartus_embebidos/cpu_basico/*/* matched 10 files in 0.01 seconds
Info: C:\quartus_embebidos\cpu_basico\sistema\testbench\sistema.ipx described 0 plugins, 3 paths, in 0.11 seconds
Info: C:/quartus_embebidos/cpu_basico/sistema/testbench/* matched 4 files in 0.12 seconds
Info: C:/quartus_embebidos/cpu_basico/sistema/testbench/*/* matched 0 files in 0.01 seconds
Info: C:/Users/juan navarro/.altera.quartus/ip/20.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\20.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\20.1\ip\altera\altera_components.ipx described 1971 plugins, 0 paths, in 0.71 seconds
Info: C:/intelfpga_lite/20.1/ip/**/* matched 109 files in 0.72 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\20.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\20.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.03 seconds
Info: C:/intelfpga_lite/20.1/quartus/sopc_builder/**/* matched 8 files in 0.03 seconds
Info: C:/intelfpga_lite/20.1/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\20.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 1.05 seconds
Info: C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 1.05 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: sistema
Info: TB_Gen: System design is: sistema
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in
Info: get_interface_property regs EXPORT_OF
Info: get_instance_property REG CLASS_NAME
Info: get_instance_assignment REG testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : sistema_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : sistema_tb with all standard BFMs
Info: create_system sistema_tb
Info: add_instance sistema_inst sistema 
Info: set_use_testbench_naming_pattern true sistema
Info: get_instance_interfaces sistema_inst
Info: get_instance_interface_property sistema_inst clk CLASS_NAME
Info: get_instance_interface_property sistema_inst regs CLASS_NAME
Info: get_instance_interface_property sistema_inst reset CLASS_NAME
Info: get_instance_interface_property sistema_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property sistema_inst clk CLASS_NAME
Info: add_instance sistema_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property sistema_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst clk clockRate
Info: set_instance_parameter_value sistema_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value sistema_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property sistema_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property sistema_inst clk CLASS_NAME
Info: get_instance_interfaces sistema_inst_clk_bfm
Info: get_instance_interface_property sistema_inst_clk_bfm clk CLASS_NAME
Info: add_connection sistema_inst_clk_bfm.clk sistema_inst.clk
Info: get_instance_interface_property sistema_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property sistema_inst reset CLASS_NAME
Info: add_instance sistema_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property sistema_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports sistema_inst reset
Info: get_instance_interface_port_property sistema_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property sistema_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value sistema_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value sistema_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property sistema_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces sistema_inst_reset_bfm
Info: get_instance_interface_property sistema_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property sistema_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property sistema_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst reset associatedClock
Info: get_instance_interfaces sistema_inst_clk_bfm
Info: get_instance_interface_property sistema_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: sistema_inst_reset_bfm is not associated to any clock; connecting sistema_inst_reset_bfm to 'sistema_inst_clk_bfm.clk'
Warning: TB_Gen: sistema_inst_reset_bfm is not associated to any clock; connecting sistema_inst_reset_bfm to 'sistema_inst_clk_bfm.clk'
Info: add_connection sistema_inst_clk_bfm.clk sistema_inst_reset_bfm.clk
Info: get_instance_interface_property sistema_inst reset CLASS_NAME
Info: get_instance_interfaces sistema_inst_reset_bfm
Info: get_instance_interface_property sistema_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property sistema_inst_reset_bfm reset CLASS_NAME
Info: add_connection sistema_inst_reset_bfm.reset sistema_inst.reset
Info: get_instance_interface_property sistema_inst regs CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: regs
Info: TB_Gen: conduit_end found: regs
Info: get_instance_interface_property sistema_inst regs CLASS_NAME
Info: add_instance sistema_inst_regs_bfm altera_conduit_bfm 
Info: get_instance_property sistema_inst_regs_bfm CLASS_NAME
Info: get_instance_interface_parameter_value sistema_inst regs associatedClock
Info: get_instance_interface_parameter_value sistema_inst regs associatedReset
Info: get_instance_interface_ports sistema_inst regs
Info: get_instance_interface_port_property sistema_inst regs regs_export ROLE
Info: get_instance_interface_port_property sistema_inst regs regs_export WIDTH
Info: get_instance_interface_port_property sistema_inst regs regs_export DIRECTION
Info: set_instance_parameter_value sistema_inst_regs_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value sistema_inst_regs_bfm ENABLE_RESET 0
Info: set_instance_parameter_value sistema_inst_regs_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value sistema_inst_regs_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value sistema_inst_regs_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property sistema_inst_regs_bfm CLASS_NAME
Info: get_instance_interface_property sistema_inst regs CLASS_NAME
Info: get_instance_interfaces sistema_inst_regs_bfm
Info: get_instance_interface_property sistema_inst_regs_bfm conduit CLASS_NAME
Info: add_connection sistema_inst_regs_bfm.conduit sistema_inst.regs
Info: send_message Info TB_Gen: Saving testbench system: sistema_tb.qsys
Info: TB_Gen: Saving testbench system: sistema_tb.qsys
Info: save_system sistema_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/quartus_embebidos/cpu_basico/sistema/testbench/sistema_tb.qsys
Info: Done
Info: qsys-generate C:\quartus_embebidos\cpu_basico\sistema.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\quartus_embebidos\cpu_basico\sistema\testbench\sistema_tb\simulation --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading testbench/sistema_tb.qsys
Progress: Reading input file
Progress: Adding sistema_inst [sistema 1.0]
Progress: Parameterizing module sistema_inst
Progress: Adding sistema_inst_clk_bfm [altera_avalon_clock_source 20.1]
Progress: Parameterizing module sistema_inst_clk_bfm
Progress: Adding sistema_inst_regs_bfm [altera_conduit_bfm 20.1]
Progress: Parameterizing module sistema_inst_regs_bfm
Progress: Adding sistema_inst_reset_bfm [altera_avalon_reset_source 20.1]
Progress: Parameterizing module sistema_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sistema_tb.sistema_inst.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sistema_tb.sistema_inst_clk_bfm: Elaborate: altera_clock_source
Info: sistema_tb.sistema_inst_clk_bfm:            $Revision: #1 $
Info: sistema_tb.sistema_inst_clk_bfm:            $Date: 2019/10/06 $
Info: sistema_tb.sistema_inst_reset_bfm: Elaborate: altera_reset_source
Info: sistema_tb.sistema_inst_reset_bfm:            $Revision: #1 $
Info: sistema_tb.sistema_inst_reset_bfm:            $Date: 2019/10/06 $
Info: sistema_tb.sistema_inst_reset_bfm: Reset is negatively asserted.
Info: sistema_tb: Generating sistema_tb "sistema_tb" for SIM_VERILOG
Info: sistema_inst: "sistema_tb" instantiated sistema "sistema_inst"
Info: sistema_inst_clk_bfm: "sistema_tb" instantiated altera_avalon_clock_source "sistema_inst_clk_bfm"
Info: sistema_inst_regs_bfm: "sistema_tb" instantiated altera_conduit_bfm "sistema_inst_regs_bfm"
Info: Reusing file C:/quartus_embebidos/cpu_basico/sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv
Info: sistema_inst_reset_bfm: "sistema_tb" instantiated altera_avalon_reset_source "sistema_inst_reset_bfm"
Info: Reusing file C:/quartus_embebidos/cpu_basico/sistema/testbench/sistema_tb/simulation/submodules/verbosity_pkg.sv
Info: CPU: "sistema_inst" instantiated altera_nios2_gen2 "CPU"
Info: RAM: Starting RTL generation for module 'sistema_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sistema_RAM --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0005_RAM_gen//sistema_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0005_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'sistema_RAM'
Info: RAM: "sistema_inst" instantiated altera_avalon_onchip_memory2 "RAM"
Info: REG: Starting RTL generation for module 'sistema_REG'
Info: REG:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sistema_REG --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0006_REG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0006_REG_gen//sistema_REG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0006_REG_gen/  ]
Info: REG: Done RTL generation for module 'sistema_REG'
Info: REG: "sistema_inst" instantiated altera_avalon_pio "REG"
Info: UART: Starting RTL generation for module 'sistema_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sistema_UART --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0007_UART_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0007_UART_gen//sistema_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0007_UART_gen/  ]
Info: UART: Done RTL generation for module 'sistema_UART'
Info: UART: "sistema_inst" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sistema_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sistema_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sistema_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sistema_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=sistema_CPU_cpu --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0010_cpu_gen//sistema_CPU_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0010_cpu_gen/  ]
Info: cpu: # 2022.09.28 20:54:05 (*) Starting Nios II generation
Info: cpu: # 2022.09.28 20:54:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.09.28 20:54:05 (*)   Creating all objects for CPU
Info: cpu: # 2022.09.28 20:54:06 (*)   Creating 'C:/Users/JUANNA~1/AppData/Local/Temp/alt9264_5917404538897949852.dir/0010_cpu_gen//sistema_CPU_cpu_nios2_waves.do'
Info: cpu: # 2022.09.28 20:54:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.09.28 20:54:06 (*)   Creating plain-text RTL
Info: cpu: # 2022.09.28 20:54:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sistema_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/quartus_embebidos/cpu_basico/sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/quartus_embebidos/cpu_basico/sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/quartus_embebidos/cpu_basico/sistema/testbench/sistema_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sistema_tb: Done "sistema_tb" with 32 modules, 53 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\quartus_embebidos\cpu_basico\sistema_tb.spd --output-directory=C:/quartus_embebidos/cpu_basico/sistema/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\quartus_embebidos\cpu_basico\sistema_tb.spd --output-directory=C:/quartus_embebidos/cpu_basico/sistema/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/quartus_embebidos/cpu_basico/sistema/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/quartus_embebidos/cpu_basico/sistema/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/quartus_embebidos/cpu_basico/sistema/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/quartus_embebidos/cpu_basico/sistema/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	32 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/quartus_embebidos/cpu_basico/sistema/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/quartus_embebidos/cpu_basico/sistema/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
