Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 032b8dda55a4498487eb2e34ee18dad6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot memory_cir_wrapper_tb_func_impl xil_defaultlib.memory_cir_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.memspram
Compiling module xil_defaultlib.memdist_mem_gen_v8_0_11_synth
Compiling module xil_defaultlib.memdist_mem_gen_v8_0_11
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_cir_wrapper
Compiling module xil_defaultlib.memory_cir_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_cir_wrapper_tb_func_impl
