============================================================
   Tang Dynasty, V4.1.389
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.1.389/bin/td.exe
   Built at =   12:28:42 Mar  8 2018
   Run by =     Administrator
   Run Date =   Fri May  4 09:59:19 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B -basic"
CMD-004 : start command "read_verilog -file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v"
VLG-002 : analyze verilog file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-004 : elaborate module sys_pll in F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=12,CLKC0_DIV=3,CLKC1_DIV=36,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=3,CLKC1_CPHASE=36,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,INTPI=2,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=2,CLKC1_DUTY_INT=19) in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(2541)
RTL-100 : Current top model is sys_pll
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
SNT-300 : SanityCheck: Model "sys_pll"
FLT-300 : Flatten model sys_pll
OPT-300 : Optimize round 1
RTL-100 : 8/0 useful/useless nets, 3/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 0 better
CMD-004 : start command "map_macro -nopad"
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 8/1 useful/useless nets, 4/1 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : 8/1 useful/useless nets, 4/1 useful/useless insts
CMD-004 : start command "write_verilog F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll_sim.v"
RTL-100 : write out verilog file F:/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll_sim.v
