<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />

    <link rel="stylesheet" href="styles.css" />
    <link
      rel="stylesheet"
      href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.7.2/css/all.min.css"
      integrity="sha512-Evv84Mr4kqVGRNSgIGL/F/aIDqQb7xQ2vcrdIwxfjThSH8CSR7PBEakCr51Ck+w+/U6swU2Im1vVX0SVk9ABhg=="
      crossorigin="anonymous"
      referrerpolicy="no-referrer"
    />

    <!-- =====BOX ICONS===== -->
    <link
      href="https://cdn.jsdelivr.net/npm/boxicons@2.0.5/css/boxicons.min.css"
      rel="stylesheet"
    />

    <title>Vishnu Teja</title>
    <link rel="icon" href="home1.png">
  </head>
  <body>
    <!--===== HEADER =====-->
    <header class="l-header">
      <nav class="nav bd-grid">
        <div>
          <a href="#" class="nav__logo">Vishnu</a>
        </div>

        <div class="nav__menu" id="nav-menu">
          <ul class="nav__list">
            <li class="nav__item">
              <a href="#home" class="nav__link active-link">Home</a>
            </li>
            <li class="nav__item">
              <a href="#about" class="nav__link">About</a>
            </li>
            <li class="nav__item">
              <a href="#skills" class="nav__link">Skills</a>
            </li>
            <li class="nav__item">
              <a href="#projects" class="nav__link">Projects</a>
            </li>
            <li class="nav__item">
              <a href="#contact" class="nav__link">Contact</a>
            </li>
          </ul>
        </div>

        <div class="nav__toggle" id="nav-toggle">
          <i class="bx bx-menu"></i>
        </div>
      </nav>
    </header>

    <main class="l-main">
      <!--===== HOME =====-->
      <section class="home bd-grid" id="home">
        <div class="home__data">
          <h1 class="home__title">
            Hi,<br />I'am <span class="home__title-color">Vishnu Teja</span
            ><br />
            <p>RTL Design and </p><p>Verification</p>
          </h1>

          
        </div>

        <div class="home__social">
          <a
            href="https://www.linkedin.com/in/VishnuTejaM01/"
            target="_blank"
            class="home__social-icon"
            ><i class="bx bxl-linkedin"></i
          ></a>
          <a href="tel:+91 7981310815" class="home__social-icon">
            <i class="bx bxs-phone"></i>
          </a>
          <a
            href="mailto:vishnutejam01@gmail.com"
            class="home__social-icon"
          >
            <i class="bx bxs-envelope"></i>
          </a>

          <a
            href="https://github.com/VishnuTeja001"
            target="_blank"
            class="home__social-icon"
            ><i class="bx bxl-github"></i
          ></a>
        </div>

        <div class="home__img">
          <svg
            class="home__blob"
            viewBox="0 0 479 467"
            xmlns="http://www.w3.org/2000/svg"
            xmlns:xlink="http://www.w3.org/1999/xlink"
          >
            <mask id="mask0" mask-type="alpha">
              <path
                d="M9.19024 145.964C34.0253 76.5814 114.865 54.7299 184.111 29.4823C245.804 6.98884 311.86 -14.9503 370.735 14.143C431.207 44.026 467.948 107.508 477.191 174.311C485.897 237.229 454.931 294.377 416.506 344.954C373.74 401.245 326.068 462.801 255.442 466.189C179.416 469.835 111.552 422.137 65.1576 361.805C17.4835 299.81 -17.1617 219.583 9.19024 145.964Z"
              />
            </mask>
            <g mask="url(#mask0)">
              <path
                d="M9.19024 145.964C34.0253 76.5814 114.865 54.7299 184.111 29.4823C245.804 6.98884 311.86 -14.9503 370.735 14.143C431.207 44.026 467.948 107.508 477.191 174.311C485.897 237.229 454.931 294.377 416.506 344.954C373.74 401.245 326.068 462.801 255.442 466.189C179.416 469.835 111.552 422.137 65.1576 361.805C17.4835 299.81 -17.1617 219.583 9.19024 145.964Z"
              />
              <image class="home__blob-img" x="0" y="0" href="home.png" />
            </g>
          </svg>
        </div>
      </section>

      <!--===== ABOUT =====-->
      <section class="about section" id="about">
        <h2 class="section-title">About</h2>

        <div class="about__container bd-grid">
          <div class="about__img">
            <img src="about.png" alt="" />
          </div>

          <div>
            <h2 class="about__subtitle">I'am Vishnu</h2>
            <p class="about__text">
              Hi, I'm Vishnu Teja, I am a detail-oriented VLSI engineer with a strong interest in digital logic design and SoC verification. I specialize in RTL design using SystemVerilog and Verification using UVM, with a passion for clean code, efficient state machines, and bug-hunting in simulation environments.
            </p>
            <p class="about__text">
              I recently graduated with a Bachelor of Technology from Sree Rama
              Engineering College, scoring 7.1 CGPA (2020â€“2024).
            </p>
            <p class="about__text">
              My skills include Verilog, SystemVerilog, UVM and more.
            </p>
            <p class="about__text">
              I am a quick learner and always eager to learn new technologies.
            </p>
          </div>
        </div>
      </section>

      <!--===== SKILLS =====-->
      <section class="skills section" id="skills">
        <h2 class="section-title">Skills</h2>

        <div class="skills__container bd-grid">
          <div>
            <h2 class="skills__subtitle">Profesional Skills</h2>

            <div class="skills__data">
              <div class="skills__names">
                <i
                  class="fa-solid fa-microchip fa-2xl"
                  style="color: #0e5185; margin-right: 20px"
                ></i>
                <span class="skills__name">Verilog</span>
              </div>
              <div class="skills__bar skills__Verilog"></div>
              <div>
                <span class="skills__percentage">85%</span>
              </div>
            </div>
            <div class="skills__data">
              <div class="skills__names">
                <i
                  class="fa-solid fa-microchip fa-2xl"
                  style="color: #0e5185; margin-right: 20px"
                ></i>
                <span class="skills__name">SystemVerilog</span>
              </div>
              <div class="skills__bar skills__SystemVerilog"></div>
              <div>
                <span class="skills__percentage">70%</span>
              </div>
            </div>

            <div class="skills__data">
              <div class="skills__names">
                <i class="fa-solid fa-microchip fa-2xl"
                style="color: #0e5185; margin-right: 20px"
                ></i>
                <span class="skills__name">UVM</span>
              </div>
              <div class="skills__bar skills__UVM"></div>
              <div>
                <span class="skills__percentage">80%</span>
              </div>
            </div>
            </div>
          <div>
            <img src="work3.jpg" alt="" class="skills__img" />
          </div>
        </div>
      </section>

      <!--===== projects =====-->
      <section id="projects" class="projects">
        <h2 class="section-title">Projects</h2>

        <div class="project__container">
          <div class="project__image">
            <img src="pjt1.png" alt="Project Image" class="project__img" />
          </div>
          <div class="project__content">
            <h3 class="project__title">AXI Protocol Memory Controller</h3>
            <p class="project__description">
              Designed AXI Designed AXI Master and Slave RTL modules in Verilog for high-performance SoC integration. Built a SystemVerilog-based testbench with drivers, monitors, scoreboards, and assertions to ensure AXI protocol compliance. Used QuestaSim 10.7c for simulation and debug, executing diverse test scenarios and validating design correctness. Authored a comprehensive Verification Plan Document (VPD) to structure the verification process.

            </p>
          </div>
        </div>
        <div class="project__container">
          <div class="project__image">
            <img src="pjt2.png" alt="Project Image" class="project__img" />
          </div>
          <div class="project__content">
            <h3 class="project__title">APB IP Core Verification</h3>
            <p class="project__description">
              Verified the APB finite state machine, covering idle, setup, and access states in accordance with the AMBA APB protocol specification. Developed a class-based UVM testbench with sequencers, drivers, monitors, and a scoreboard to ensure full compliance. Utilized SystemVerilog assertions and functional coverage models to achieve 100% code and functional coverage, ensuring thorough verification of protocol behavior and FSM transitions.
            </p>
          </div>
        </div>
        <div class="project__container">
          <div class="project__image">
            <img src="pcie.png" alt="Project Image" class="project__img" />
          </div>
          <div class="project__content">
            <h3 class="project__title">PCIe Design and Verification SerDes Block</h3>
            <p class="project__description">
              Designed and verified a PCIe Gen2 SerDes block using Verilog for RTL implementation and SystemVerilog for verification. Developed core modules including Scrambler, Descrambler, 8b/10b Encoder/Decoder, and parallel-to-serial (PISO)/serial-to-parallel (SIPO) converters. Constructed a UVM-based testbench with layered components to verify data integrity and protocol compliance, achieving complete functional coverage. Conducted in-depth analysis of LTSSM behavior, PIPE interface signaling, Data Link Layer Packets (DLLPs), and 8b/10b encoding schemes to validate end-to-end SerDes functionality.
            </p>
          </div>
        </div>
      </section>

      <!--===== CONTACT =====-->
      <section class="contact section" id="contact">
        <h2 class="section-title">Contact</h2>

        <div class="contact__container bd-grid">
          <form action="" class="contact__form">
            <input type="text" placeholder="Name" class="contact__input" />
            <input type="mail" placeholder="Email" class="contact__input" />
            <textarea
              name=""
              id=""
              placeholder="Hey there! The contact section isn't active yet since the database isn't connected. Thanks for understanding!"
              cols="0"
              rows="10"
              class="contact__input"
            ></textarea>
            <input
              type="button"
              value="Submit"
              class="contact__button button"
            />
          </form>
        </div>
      </section>
    </main>

    <!--===== FOOTER =====-->
    <footer class="footer">
      <p class="footer__title">Vishnu Teja</p>
      <p class="footer__copy">&#169; Vishnu Teja. All rigths reserved</p>
    </footer>

    <!--===== SCROLL REVEAL =====-->
    <script src="https://unpkg.com/scrollreveal"></script>

    <!--===== MAIN JS =====-->
    <script src="main.js"></script>
  </body>
</html>
