

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'
================================================================
* Date:           Fri Jun  2 02:54:04 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  11.488 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.720 us|  0.720 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1_VITIS_LOOP_61_2  |       22|       22|         8|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.83>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten24"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12convolution1PfPA3_KfPA8_f.exit.preheader"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i5 %indvar_flatten24" [DNN.cpp:60]   --->   Operation 18 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln60 = icmp_eq  i5 %indvar_flatten24_load, i5 16" [DNN.cpp:60]   --->   Operation 20 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln60_1 = add i5 %indvar_flatten24_load, i5 1" [DNN.cpp:60]   --->   Operation 21 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %_Z12convolution1PfPA3_KfPA8_f.exit, void %_Z11maxPooling1PA8_fPA4_f.exit.preheader.preheader.exitStub" [DNN.cpp:60]   --->   Operation 22 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [DNN.cpp:60]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [DNN.cpp:60]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %i_load, i4 2" [DNN.cpp:60]   --->   Operation 25 'add' 'add_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %j_load, i32 3" [DNN.cpp:61]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln60 = select i1 %tmp, i4 0, i4 %j_load" [DNN.cpp:60]   --->   Operation 27 'select' 'select_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%select_ln60_1 = select i1 %tmp, i4 %add_ln60, i4 %i_load" [DNN.cpp:60]   --->   Operation 28 'select' 'select_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i4 %select_ln60_1" [DNN.cpp:62]   --->   Operation 29 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_43_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln62, i3 0" [DNN.cpp:60]   --->   Operation 30 'bitconcatenate' 'tmp_43_cast' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln60 = or i3 %trunc_ln62, i3 1" [DNN.cpp:60]   --->   Operation 31 'or' 'or_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %or_ln60, i3 0" [DNN.cpp:65]   --->   Operation 32 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_61 = trunc i4 %select_ln60" [DNN.cpp:60]   --->   Operation 33 'trunc' 'empty_61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i4 %select_ln60" [DNN.cpp:62]   --->   Operation 34 'zext' 'zext_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln62 = add i6 %tmp_43_cast, i6 %zext_ln62" [DNN.cpp:62]   --->   Operation 35 'add' 'add_ln62' <Predicate = (!icmp_ln60)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i6 %add_ln62" [DNN.cpp:62]   --->   Operation 36 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln62_1" [DNN.cpp:62]   --->   Operation 37 'getelementptr' 'conv1_output_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln65 = add i6 %tmp_14, i6 %zext_ln62" [DNN.cpp:65]   --->   Operation 38 'add' 'add_ln65' <Predicate = (!icmp_ln60)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i6 %add_ln65" [DNN.cpp:65]   --->   Operation 39 'zext' 'zext_ln65' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv1_output_addr_1 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65" [DNN.cpp:65]   --->   Operation 40 'getelementptr' 'conv1_output_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%max_value = load i6 %conv1_output_addr" [DNN.cpp:62]   --->   Operation 41 'load' 'max_value' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln65 = or i3 %empty_61, i3 1" [DNN.cpp:65]   --->   Operation 42 'or' 'or_ln65' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln60_1, i3 %or_ln65" [DNN.cpp:65]   --->   Operation 43 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i7 %tmp_15" [DNN.cpp:65]   --->   Operation 44 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv1_output_addr_2 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_2" [DNN.cpp:65]   --->   Operation 45 'getelementptr' 'conv1_output_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %or_ln60, i3 %or_ln65" [DNN.cpp:65]   --->   Operation 46 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i6 %tmp_16" [DNN.cpp:65]   --->   Operation 47 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv1_output_addr_3 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_3" [DNN.cpp:65]   --->   Operation 48 'getelementptr' 'conv1_output_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%conv1_output_load = load i6 %conv1_output_addr_2" [DNN.cpp:65]   --->   Operation 49 'load' 'conv1_output_load' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%conv1_output_load_2 = load i6 %conv1_output_addr_1" [DNN.cpp:65]   --->   Operation 50 'load' 'conv1_output_load_2' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%conv1_output_load_4 = load i6 %conv1_output_addr_3" [DNN.cpp:65]   --->   Operation 51 'load' 'conv1_output_load_4' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln60, i32 1, i32 2" [DNN.cpp:60]   --->   Operation 52 'partselect' 'tmp_17' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln60_1, i32 1, i32 2" [DNN.cpp:70]   --->   Operation 53 'partselect' 'tmp_18' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln61 = add i4 %select_ln60, i4 2" [DNN.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln60 = store i5 %add_ln60_1, i5 %indvar_flatten24" [DNN.cpp:60]   --->   Operation 55 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln60 = store i4 %select_ln60_1, i4 %i" [DNN.cpp:60]   --->   Operation 56 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln61 = store i4 %add_ln61, i4 %j" [DNN.cpp:61]   --->   Operation 57 'store' 'store_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%max_value = load i6 %conv1_output_addr" [DNN.cpp:62]   --->   Operation 58 'load' 'max_value' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%conv1_output_load = load i6 %conv1_output_addr_2" [DNN.cpp:65]   --->   Operation 59 'load' 'conv1_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %conv1_output_load" [DNN.cpp:65]   --->   Operation 60 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 61 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %bitcast_ln65" [DNN.cpp:65]   --->   Operation 62 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %max_value" [DNN.cpp:65]   --->   Operation 63 'bitcast' 'bitcast_ln65_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_1, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 64 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i32 %bitcast_ln65_1" [DNN.cpp:65]   --->   Operation 65 'trunc' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln65 = icmp_ne  i8 %tmp_3, i8 255" [DNN.cpp:65]   --->   Operation 66 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln65_1 = icmp_eq  i23 %trunc_ln65, i23 0" [DNN.cpp:65]   --->   Operation 67 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.55ns)   --->   "%icmp_ln65_2 = icmp_ne  i8 %tmp_4, i8 255" [DNN.cpp:65]   --->   Operation 68 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.44ns)   --->   "%icmp_ln65_3 = icmp_eq  i23 %trunc_ln65_1, i23 0" [DNN.cpp:65]   --->   Operation 69 'icmp' 'icmp_ln65_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %conv1_output_load, i32 %max_value" [DNN.cpp:65]   --->   Operation 70 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%conv1_output_load_2 = load i6 %conv1_output_addr_1" [DNN.cpp:65]   --->   Operation 71 'load' 'conv1_output_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%conv1_output_load_4 = load i6 %conv1_output_addr_3" [DNN.cpp:65]   --->   Operation 72 'load' 'conv1_output_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 11.4>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%zext_ln65_1 = zext i3 %or_ln65" [DNN.cpp:65]   --->   Operation 73 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln65_1 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [DNN.cpp:65]   --->   Operation 74 'or' 'or_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln65_2 = or i1 %icmp_ln65_3, i1 %icmp_ln65_2" [DNN.cpp:65]   --->   Operation 75 'or' 'or_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%and_ln65 = and i1 %or_ln65_1, i1 %or_ln65_2" [DNN.cpp:65]   --->   Operation 76 'and' 'and_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %conv1_output_load, i32 %max_value" [DNN.cpp:65]   --->   Operation 77 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_1 = and i1 %and_ln65, i1 %tmp_5" [DNN.cpp:65]   --->   Operation 78 'and' 'and_ln65_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%select_ln65 = select i1 %and_ln65_1, i4 %zext_ln65_1, i4 %select_ln60" [DNN.cpp:65]   --->   Operation 79 'select' 'select_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%zext_ln65_4 = zext i4 %select_ln65" [DNN.cpp:65]   --->   Operation 80 'zext' 'zext_ln65_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln65_1 = add i6 %tmp_43_cast, i6 %zext_ln65_4" [DNN.cpp:65]   --->   Operation 81 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i6 %add_ln65_1" [DNN.cpp:65]   --->   Operation 82 'zext' 'zext_ln65_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%conv1_output_addr_4 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_5" [DNN.cpp:65]   --->   Operation 83 'getelementptr' 'conv1_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%conv1_output_load_1 = load i6 %conv1_output_addr_4" [DNN.cpp:65]   --->   Operation 84 'load' 'conv1_output_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%conv1_output_load_1 = load i6 %conv1_output_addr_4" [DNN.cpp:65]   --->   Operation 85 'load' 'conv1_output_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln65_2 = bitcast i32 %conv1_output_load_2" [DNN.cpp:65]   --->   Operation 86 'bitcast' 'bitcast_ln65_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_2, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 87 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i32 %bitcast_ln65_2" [DNN.cpp:65]   --->   Operation 88 'trunc' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln65_3 = bitcast i32 %conv1_output_load_1" [DNN.cpp:65]   --->   Operation 89 'bitcast' 'bitcast_ln65_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_3, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 90 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln65_3 = trunc i32 %bitcast_ln65_3" [DNN.cpp:65]   --->   Operation 91 'trunc' 'trunc_ln65_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln65_4 = icmp_ne  i8 %tmp_6, i8 255" [DNN.cpp:65]   --->   Operation 92 'icmp' 'icmp_ln65_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln65_5 = icmp_eq  i23 %trunc_ln65_2, i23 0" [DNN.cpp:65]   --->   Operation 93 'icmp' 'icmp_ln65_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.55ns)   --->   "%icmp_ln65_6 = icmp_ne  i8 %tmp_7, i8 255" [DNN.cpp:65]   --->   Operation 94 'icmp' 'icmp_ln65_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (2.44ns)   --->   "%icmp_ln65_7 = icmp_eq  i23 %trunc_ln65_3, i23 0" [DNN.cpp:65]   --->   Operation 95 'icmp' 'icmp_ln65_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp_ogt  i32 %conv1_output_load_2, i32 %conv1_output_load_1" [DNN.cpp:65]   --->   Operation 96 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.8>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_3)   --->   "%or_ln65_3 = or i1 %icmp_ln65_5, i1 %icmp_ln65_4" [DNN.cpp:65]   --->   Operation 97 'or' 'or_ln65_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_3)   --->   "%or_ln65_4 = or i1 %icmp_ln65_7, i1 %icmp_ln65_6" [DNN.cpp:65]   --->   Operation 98 'or' 'or_ln65_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_3)   --->   "%and_ln65_2 = and i1 %or_ln65_3, i1 %or_ln65_4" [DNN.cpp:65]   --->   Operation 99 'and' 'and_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp_ogt  i32 %conv1_output_load_2, i32 %conv1_output_load_1" [DNN.cpp:65]   --->   Operation 100 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_3 = and i1 %and_ln65_2, i1 %tmp_8" [DNN.cpp:65]   --->   Operation 101 'and' 'and_ln65_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %and_ln65_3, i6 %add_ln65, i6 %add_ln65_1" [DNN.cpp:65]   --->   Operation 102 'select' 'select_ln65_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i6 %select_ln65_1" [DNN.cpp:65]   --->   Operation 103 'zext' 'zext_ln65_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%conv1_output_addr_5 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_6" [DNN.cpp:65]   --->   Operation 104 'getelementptr' 'conv1_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (3.25ns)   --->   "%conv1_output_load_3 = load i6 %conv1_output_addr_5" [DNN.cpp:65]   --->   Operation 105 'load' 'conv1_output_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 106 [1/2] (3.25ns)   --->   "%conv1_output_load_3 = load i6 %conv1_output_addr_5" [DNN.cpp:65]   --->   Operation 106 'load' 'conv1_output_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln65_4 = bitcast i32 %conv1_output_load_4" [DNN.cpp:65]   --->   Operation 107 'bitcast' 'bitcast_ln65_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_4, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 108 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln65_4 = trunc i32 %bitcast_ln65_4" [DNN.cpp:65]   --->   Operation 109 'trunc' 'trunc_ln65_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln65_5 = bitcast i32 %conv1_output_load_3" [DNN.cpp:65]   --->   Operation 110 'bitcast' 'bitcast_ln65_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_5, i32 23, i32 30" [DNN.cpp:65]   --->   Operation 111 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln65_5 = trunc i32 %bitcast_ln65_5" [DNN.cpp:65]   --->   Operation 112 'trunc' 'trunc_ln65_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.55ns)   --->   "%icmp_ln65_8 = icmp_ne  i8 %tmp_9, i8 255" [DNN.cpp:65]   --->   Operation 113 'icmp' 'icmp_ln65_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (2.44ns)   --->   "%icmp_ln65_9 = icmp_eq  i23 %trunc_ln65_4, i23 0" [DNN.cpp:65]   --->   Operation 114 'icmp' 'icmp_ln65_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln65_10 = icmp_ne  i8 %tmp_s, i8 255" [DNN.cpp:65]   --->   Operation 115 'icmp' 'icmp_ln65_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (2.44ns)   --->   "%icmp_ln65_11 = icmp_eq  i23 %trunc_ln65_5, i23 0" [DNN.cpp:65]   --->   Operation 116 'icmp' 'icmp_ln65_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv1_output_load_4, i32 %conv1_output_load_3" [DNN.cpp:65]   --->   Operation 117 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.8>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_5)   --->   "%or_ln65_5 = or i1 %icmp_ln65_9, i1 %icmp_ln65_8" [DNN.cpp:65]   --->   Operation 118 'or' 'or_ln65_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_5)   --->   "%or_ln65_6 = or i1 %icmp_ln65_11, i1 %icmp_ln65_10" [DNN.cpp:65]   --->   Operation 119 'or' 'or_ln65_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_5)   --->   "%and_ln65_4 = and i1 %or_ln65_5, i1 %or_ln65_6" [DNN.cpp:65]   --->   Operation 120 'and' 'and_ln65_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv1_output_load_4, i32 %conv1_output_load_3" [DNN.cpp:65]   --->   Operation 121 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_5 = and i1 %and_ln65_4, i1 %tmp_10" [DNN.cpp:65]   --->   Operation 122 'and' 'and_ln65_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %and_ln65_5, i6 %tmp_16, i6 %select_ln65_1" [DNN.cpp:65]   --->   Operation 123 'select' 'select_ln65_2' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i6 %select_ln65_2" [DNN.cpp:65]   --->   Operation 124 'zext' 'zext_ln65_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%conv1_output_addr_6 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln65_7" [DNN.cpp:65]   --->   Operation 125 'getelementptr' 'conv1_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [2/2] (3.25ns)   --->   "%conv1_output_load_5 = load i6 %conv1_output_addr_6" [DNN.cpp:65]   --->   Operation 126 'load' 'conv1_output_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_1_VITIS_LOOP_61_2_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 128 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [DNN.cpp:58]   --->   Operation 130 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/2] (3.25ns)   --->   "%conv1_output_load_5 = load i6 %conv1_output_addr_6" [DNN.cpp:65]   --->   Operation 131 'load' 'conv1_output_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_18, i2 %tmp_17" [DNN.cpp:70]   --->   Operation 132 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %tmp_19" [DNN.cpp:70]   --->   Operation 133 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln70" [DNN.cpp:70]   --->   Operation 134 'getelementptr' 'pool1_output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln70 = store i32 %conv1_output_load_5, i4 %pool1_output_addr" [DNN.cpp:70]   --->   Operation 135 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12convolution1PfPA3_KfPA8_f.exit.preheader"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pool1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010000000]
i                     (alloca           ) [ 010000000]
indvar_flatten24      (alloca           ) [ 010000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
indvar_flatten24_load (load             ) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
icmp_ln60             (icmp             ) [ 011111110]
add_ln60_1            (add              ) [ 000000000]
br_ln60               (br               ) [ 000000000]
j_load                (load             ) [ 000000000]
i_load                (load             ) [ 000000000]
add_ln60              (add              ) [ 000000000]
tmp                   (bitselect        ) [ 000000000]
select_ln60           (select           ) [ 011100000]
select_ln60_1         (select           ) [ 000000000]
trunc_ln62            (trunc            ) [ 000000000]
tmp_43_cast           (bitconcatenate   ) [ 011100000]
or_ln60               (or               ) [ 000000000]
tmp_14                (bitconcatenate   ) [ 000000000]
empty_61              (trunc            ) [ 000000000]
zext_ln62             (zext             ) [ 000000000]
add_ln62              (add              ) [ 000000000]
zext_ln62_1           (zext             ) [ 000000000]
conv1_output_addr     (getelementptr    ) [ 011000000]
add_ln65              (add              ) [ 011111000]
zext_ln65             (zext             ) [ 000000000]
conv1_output_addr_1   (getelementptr    ) [ 011000000]
or_ln65               (or               ) [ 011100000]
tmp_15                (bitconcatenate   ) [ 000000000]
zext_ln65_2           (zext             ) [ 000000000]
conv1_output_addr_2   (getelementptr    ) [ 011000000]
tmp_16                (bitconcatenate   ) [ 011111110]
zext_ln65_3           (zext             ) [ 000000000]
conv1_output_addr_3   (getelementptr    ) [ 011000000]
tmp_17                (partselect       ) [ 011111111]
tmp_18                (partselect       ) [ 011111111]
add_ln61              (add              ) [ 000000000]
store_ln60            (store            ) [ 000000000]
store_ln60            (store            ) [ 000000000]
store_ln61            (store            ) [ 000000000]
max_value             (load             ) [ 010100000]
conv1_output_load     (load             ) [ 010100000]
bitcast_ln65          (bitcast          ) [ 000000000]
tmp_3                 (partselect       ) [ 000000000]
trunc_ln65            (trunc            ) [ 000000000]
bitcast_ln65_1        (bitcast          ) [ 000000000]
tmp_4                 (partselect       ) [ 000000000]
trunc_ln65_1          (trunc            ) [ 000000000]
icmp_ln65             (icmp             ) [ 010100000]
icmp_ln65_1           (icmp             ) [ 010100000]
icmp_ln65_2           (icmp             ) [ 010100000]
icmp_ln65_3           (icmp             ) [ 010100000]
conv1_output_load_2   (load             ) [ 010111000]
conv1_output_load_4   (load             ) [ 010111110]
zext_ln65_1           (zext             ) [ 000000000]
or_ln65_1             (or               ) [ 000000000]
or_ln65_2             (or               ) [ 000000000]
and_ln65              (and              ) [ 000000000]
tmp_5                 (fcmp             ) [ 000000000]
and_ln65_1            (and              ) [ 000000000]
select_ln65           (select           ) [ 000000000]
zext_ln65_4           (zext             ) [ 000000000]
add_ln65_1            (add              ) [ 010011000]
zext_ln65_5           (zext             ) [ 000000000]
conv1_output_addr_4   (getelementptr    ) [ 010010000]
conv1_output_load_1   (load             ) [ 010001000]
bitcast_ln65_2        (bitcast          ) [ 000000000]
tmp_6                 (partselect       ) [ 000000000]
trunc_ln65_2          (trunc            ) [ 000000000]
bitcast_ln65_3        (bitcast          ) [ 000000000]
tmp_7                 (partselect       ) [ 000000000]
trunc_ln65_3          (trunc            ) [ 000000000]
icmp_ln65_4           (icmp             ) [ 010001000]
icmp_ln65_5           (icmp             ) [ 010001000]
icmp_ln65_6           (icmp             ) [ 010001000]
icmp_ln65_7           (icmp             ) [ 010001000]
or_ln65_3             (or               ) [ 000000000]
or_ln65_4             (or               ) [ 000000000]
and_ln65_2            (and              ) [ 000000000]
tmp_8                 (fcmp             ) [ 000000000]
and_ln65_3            (and              ) [ 000000000]
select_ln65_1         (select           ) [ 010000110]
zext_ln65_6           (zext             ) [ 000000000]
conv1_output_addr_5   (getelementptr    ) [ 010000100]
conv1_output_load_3   (load             ) [ 010000010]
bitcast_ln65_4        (bitcast          ) [ 000000000]
tmp_9                 (partselect       ) [ 000000000]
trunc_ln65_4          (trunc            ) [ 000000000]
bitcast_ln65_5        (bitcast          ) [ 000000000]
tmp_s                 (partselect       ) [ 000000000]
trunc_ln65_5          (trunc            ) [ 000000000]
icmp_ln65_8           (icmp             ) [ 010000010]
icmp_ln65_9           (icmp             ) [ 010000010]
icmp_ln65_10          (icmp             ) [ 010000010]
icmp_ln65_11          (icmp             ) [ 010000010]
or_ln65_5             (or               ) [ 000000000]
or_ln65_6             (or               ) [ 000000000]
and_ln65_4            (and              ) [ 000000000]
tmp_10                (fcmp             ) [ 000000000]
and_ln65_5            (and              ) [ 000000000]
select_ln65_2         (select           ) [ 000000000]
zext_ln65_7           (zext             ) [ 000000000]
conv1_output_addr_6   (getelementptr    ) [ 010000001]
specloopname_ln0      (specloopname     ) [ 000000000]
empty                 (speclooptripcount) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
specloopname_ln58     (specloopname     ) [ 000000000]
conv1_output_load_5   (load             ) [ 000000000]
tmp_19                (bitconcatenate   ) [ 000000000]
zext_ln70             (zext             ) [ 000000000]
pool1_output_addr     (getelementptr    ) [ 000000000]
store_ln70            (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool1_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_output"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_60_1_VITIS_LOOP_61_2_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten24_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten24/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv1_output_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv1_output_addr_1_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="32" slack="0"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="8" bw="6" slack="0"/>
<pin id="100" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="10" bw="0" slack="0"/>
<pin id="103" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="104" dir="0" index="13" bw="32" slack="0"/>
<pin id="105" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="16" bw="6" slack="0"/>
<pin id="108" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="20" bw="6" slack="2147483647"/>
<pin id="112" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="24" bw="6" slack="2147483647"/>
<pin id="116" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
<pin id="98" dir="1" index="7" bw="32" slack="0"/>
<pin id="102" dir="1" index="11" bw="32" slack="0"/>
<pin id="106" dir="1" index="15" bw="32" slack="4"/>
<pin id="110" dir="1" index="19" bw="32" slack="2"/>
<pin id="114" dir="1" index="23" bw="32" slack="0"/>
<pin id="118" dir="1" index="27" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_value/1 conv1_output_load/1 conv1_output_load_2/1 conv1_output_load_4/1 conv1_output_load_1/3 conv1_output_load_3/5 conv1_output_load_5/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv1_output_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv1_output_addr_3_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_3/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="conv1_output_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_4/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="conv1_output_addr_5_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_5/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="conv1_output_addr_6_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_6/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="pool1_output_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_output_addr/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln70_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="4"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln0_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvar_flatten24_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten24_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln60_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln60_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln60_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln60_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln60_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln62_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_43_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43_cast/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="or_ln60_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_14_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="empty_61_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln62_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln62_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln62_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln65_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln65_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln65_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln65_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_16_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln65_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_17_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="0" index="3" bw="3" slack="0"/>
<pin id="350" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_18_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="0" index="3" bw="3" slack="0"/>
<pin id="360" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln61_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln60_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln60_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln61_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="bitcast_ln65_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln65_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="bitcast_ln65_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln65_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln65_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln65_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="23" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln65_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_2/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln65_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="23" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_3/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln65_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="2"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln65_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="1" slack="1"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_1/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="or_ln65_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="1" slack="1"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_2/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="and_ln65_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln65_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_1/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln65_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="0" index="2" bw="4" slack="2"/>
<pin id="473" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln65_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_4/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln65_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="2"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln65_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_5/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="bitcast_ln65_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_2/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln65_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_2/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="bitcast_ln65_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_3/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_7_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="0" index="3" bw="6" slack="0"/>
<pin id="516" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln65_3_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_3/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln65_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_4/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln65_5_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_5/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln65_6_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_6/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln65_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="23" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_7/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln65_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="1" slack="1"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_3/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln65_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="1" slack="1"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_4/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln65_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_2/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln65_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_3/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln65_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="6" slack="4"/>
<pin id="572" dir="0" index="2" bw="6" slack="2"/>
<pin id="573" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln65_6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_6/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="bitcast_ln65_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="4"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_4/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_9_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="0"/>
<pin id="587" dir="0" index="3" bw="6" slack="0"/>
<pin id="588" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln65_4_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_4/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln65_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_5/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_s_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="0" index="3" bw="6" slack="0"/>
<pin id="606" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln65_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_5/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln65_8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_8/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln65_9_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="23" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_9/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln65_10_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_10/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln65_11_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="23" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_11/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln65_5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="1" slack="1"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_5/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="or_ln65_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="0" index="1" bw="1" slack="1"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_6/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="and_ln65_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_4/7 "/>
</bind>
</comp>

<comp id="653" class="1004" name="and_ln65_5_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_5/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln65_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="6" slack="6"/>
<pin id="662" dir="0" index="2" bw="6" slack="2"/>
<pin id="663" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln65_7_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_7/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_19_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="2" slack="7"/>
<pin id="673" dir="0" index="2" bw="2" slack="7"/>
<pin id="674" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln70_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/8 "/>
</bind>
</comp>

<comp id="681" class="1005" name="j_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="688" class="1005" name="i_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="695" class="1005" name="indvar_flatten24_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten24 "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln60_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="6"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="706" class="1005" name="select_ln60_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="2"/>
<pin id="708" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln60 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_43_cast_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="2"/>
<pin id="713" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_43_cast "/>
</bind>
</comp>

<comp id="716" class="1005" name="conv1_output_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="1"/>
<pin id="718" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln65_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="4"/>
<pin id="723" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="726" class="1005" name="conv1_output_addr_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="1"/>
<pin id="728" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="or_ln65_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="3" slack="2"/>
<pin id="733" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="or_ln65 "/>
</bind>
</comp>

<comp id="736" class="1005" name="conv1_output_addr_2_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="1"/>
<pin id="738" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_16_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="6" slack="6"/>
<pin id="743" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="746" class="1005" name="conv1_output_addr_3_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="1"/>
<pin id="748" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_3 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_17_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="2" slack="7"/>
<pin id="753" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_18_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="7"/>
<pin id="758" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="761" class="1005" name="max_value_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value "/>
</bind>
</comp>

<comp id="766" class="1005" name="conv1_output_load_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_load "/>
</bind>
</comp>

<comp id="771" class="1005" name="icmp_ln65_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="776" class="1005" name="icmp_ln65_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="icmp_ln65_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_2 "/>
</bind>
</comp>

<comp id="786" class="1005" name="icmp_ln65_3_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_3 "/>
</bind>
</comp>

<comp id="791" class="1005" name="conv1_output_load_2_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="2"/>
<pin id="793" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv1_output_load_2 "/>
</bind>
</comp>

<comp id="797" class="1005" name="conv1_output_load_4_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="4"/>
<pin id="799" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv1_output_load_4 "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln65_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="6" slack="2"/>
<pin id="805" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln65_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="conv1_output_addr_4_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="6" slack="1"/>
<pin id="810" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_4 "/>
</bind>
</comp>

<comp id="813" class="1005" name="conv1_output_load_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_load_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="icmp_ln65_4_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_4 "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln65_5_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_5 "/>
</bind>
</comp>

<comp id="828" class="1005" name="icmp_ln65_6_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_6 "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln65_7_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_7 "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln65_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="6" slack="2"/>
<pin id="840" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln65_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="conv1_output_addr_5_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="6" slack="1"/>
<pin id="845" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_5 "/>
</bind>
</comp>

<comp id="848" class="1005" name="conv1_output_load_3_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_load_3 "/>
</bind>
</comp>

<comp id="853" class="1005" name="icmp_ln65_8_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_8 "/>
</bind>
</comp>

<comp id="858" class="1005" name="icmp_ln65_9_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_9 "/>
</bind>
</comp>

<comp id="863" class="1005" name="icmp_ln65_10_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_10 "/>
</bind>
</comp>

<comp id="868" class="1005" name="icmp_ln65_11_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_11 "/>
</bind>
</comp>

<comp id="873" class="1005" name="conv1_output_addr_6_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="1"/>
<pin id="875" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="119"><net_src comp="76" pin="3"/><net_sink comp="90" pin=16"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="120" pin="3"/><net_sink comp="90" pin=13"/></net>

<net id="135"><net_src comp="83" pin="3"/><net_sink comp="90" pin=10"/></net>

<net id="136"><net_src comp="127" pin="3"/><net_sink comp="90" pin=8"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="90" pin=5"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="90" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="90" pin="23"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="90" pin="27"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="90" pin="11"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="90" pin="7"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="221" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="221" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="233" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="227" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="224" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="257" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="241" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="241" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="261" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="306"><net_src comp="275" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="287" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="317"><net_src comp="283" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="249" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="269" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="313" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="241" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="4" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="249" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="4" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="369"><net_src comp="241" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="215" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="249" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="365" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="90" pin="23"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="386" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="90" pin="27"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="42" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="404" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="390" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="400" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="50" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="408" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="418" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="175" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="446" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="480" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="499"><net_src comp="42" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="44" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="506"><net_src comp="490" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="90" pin="11"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="42" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="44" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="46" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="507" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="493" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="48" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="503" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="50" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="511" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="48" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="521" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="50" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="561"><net_src comp="549" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="181" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="569" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="589"><net_src comp="42" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="46" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="596"><net_src comp="580" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="90" pin="7"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="42" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="44" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="46" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="597" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="583" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="48" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="593" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="50" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="601" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="48" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="611" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="50" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="186" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="659" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="675"><net_src comp="62" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="670" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="684"><net_src comp="64" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="691"><net_src comp="68" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="698"><net_src comp="72" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="705"><net_src comp="209" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="241" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="714"><net_src comp="261" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="719"><net_src comp="76" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="90" pin=16"/></net>

<net id="724"><net_src comp="302" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="729"><net_src comp="83" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="90" pin=10"/></net>

<net id="734"><net_src comp="313" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="739"><net_src comp="120" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="90" pin=13"/></net>

<net id="744"><net_src comp="332" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="749"><net_src comp="127" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="90" pin=8"/></net>

<net id="754"><net_src comp="345" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="759"><net_src comp="355" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="764"><net_src comp="90" pin="27"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="769"><net_src comp="90" pin="23"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="774"><net_src comp="422" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="779"><net_src comp="428" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="784"><net_src comp="434" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="789"><net_src comp="440" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="794"><net_src comp="90" pin="19"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="800"><net_src comp="90" pin="15"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="806"><net_src comp="480" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="811"><net_src comp="137" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="816"><net_src comp="90" pin="11"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="821"><net_src comp="525" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="826"><net_src comp="531" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="831"><net_src comp="537" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="836"><net_src comp="543" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="841"><net_src comp="569" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="846"><net_src comp="145" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="851"><net_src comp="90" pin="7"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="856"><net_src comp="615" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="861"><net_src comp="621" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="866"><net_src comp="627" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="871"><net_src comp="633" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="876"><net_src comp="153" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool1_output | {8 }
 - Input state : 
	Port: DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 : conv1_output | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten24_load : 1
		icmp_ln60 : 2
		add_ln60_1 : 2
		br_ln60 : 3
		j_load : 1
		i_load : 1
		add_ln60 : 2
		tmp : 2
		select_ln60 : 3
		select_ln60_1 : 3
		trunc_ln62 : 4
		tmp_43_cast : 5
		or_ln60 : 5
		tmp_14 : 5
		empty_61 : 4
		zext_ln62 : 4
		add_ln62 : 6
		zext_ln62_1 : 7
		conv1_output_addr : 8
		add_ln65 : 6
		zext_ln65 : 7
		conv1_output_addr_1 : 8
		max_value : 9
		or_ln65 : 5
		tmp_15 : 5
		zext_ln65_2 : 6
		conv1_output_addr_2 : 7
		tmp_16 : 5
		zext_ln65_3 : 6
		conv1_output_addr_3 : 7
		conv1_output_load : 8
		conv1_output_load_2 : 9
		conv1_output_load_4 : 8
		tmp_17 : 4
		tmp_18 : 4
		add_ln61 : 4
		store_ln60 : 3
		store_ln60 : 4
		store_ln61 : 5
	State 2
		bitcast_ln65 : 1
		tmp_3 : 2
		trunc_ln65 : 2
		bitcast_ln65_1 : 1
		tmp_4 : 2
		trunc_ln65_1 : 2
		icmp_ln65 : 3
		icmp_ln65_1 : 3
		icmp_ln65_2 : 3
		icmp_ln65_3 : 3
		tmp_5 : 1
	State 3
		zext_ln65_4 : 1
		add_ln65_1 : 2
		zext_ln65_5 : 3
		conv1_output_addr_4 : 4
		conv1_output_load_1 : 5
	State 4
		tmp_6 : 1
		trunc_ln65_2 : 1
		bitcast_ln65_3 : 1
		tmp_7 : 2
		trunc_ln65_3 : 2
		icmp_ln65_4 : 2
		icmp_ln65_5 : 2
		icmp_ln65_6 : 3
		icmp_ln65_7 : 3
		tmp_8 : 1
	State 5
		zext_ln65_6 : 1
		conv1_output_addr_5 : 2
		conv1_output_load_3 : 3
	State 6
		tmp_9 : 1
		trunc_ln65_4 : 1
		bitcast_ln65_5 : 1
		tmp_s : 2
		trunc_ln65_5 : 2
		icmp_ln65_8 : 2
		icmp_ln65_9 : 2
		icmp_ln65_10 : 3
		icmp_ln65_11 : 3
		tmp_10 : 1
	State 7
		zext_ln65_7 : 1
		conv1_output_addr_6 : 2
		conv1_output_load_5 : 3
	State 8
		zext_ln70 : 1
		pool1_output_addr : 2
		store_ln70 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln60_fu_209   |    0    |    9    |
|          |   icmp_ln65_fu_422   |    0    |    11   |
|          |  icmp_ln65_1_fu_428  |    0    |    15   |
|          |  icmp_ln65_2_fu_434  |    0    |    11   |
|          |  icmp_ln65_3_fu_440  |    0    |    15   |
|          |  icmp_ln65_4_fu_525  |    0    |    11   |
|   icmp   |  icmp_ln65_5_fu_531  |    0    |    15   |
|          |  icmp_ln65_6_fu_537  |    0    |    11   |
|          |  icmp_ln65_7_fu_543  |    0    |    15   |
|          |  icmp_ln65_8_fu_615  |    0    |    11   |
|          |  icmp_ln65_9_fu_621  |    0    |    15   |
|          |  icmp_ln65_10_fu_627 |    0    |    11   |
|          |  icmp_ln65_11_fu_633 |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   add_ln60_1_fu_215  |    0    |    13   |
|          |    add_ln60_fu_227   |    0    |    13   |
|    add   |    add_ln62_fu_291   |    0    |    14   |
|          |    add_ln65_fu_302   |    0    |    14   |
|          |    add_ln61_fu_365   |    0    |    13   |
|          |   add_ln65_1_fu_480  |    0    |    14   |
|----------|----------------------|---------|---------|
|          |  select_ln60_fu_241  |    0    |    4    |
|          | select_ln60_1_fu_249 |    0    |    4    |
|  select  |  select_ln65_fu_469  |    0    |    4    |
|          | select_ln65_1_fu_569 |    0    |    6    |
|          | select_ln65_2_fu_659 |    0    |    6    |
|----------|----------------------|---------|---------|
|          |    or_ln60_fu_269    |    0    |    0    |
|          |    or_ln65_fu_313    |    0    |    0    |
|          |   or_ln65_1_fu_449   |    0    |    2    |
|    or    |   or_ln65_2_fu_453   |    0    |    2    |
|          |   or_ln65_3_fu_549   |    0    |    2    |
|          |   or_ln65_4_fu_553   |    0    |    2    |
|          |   or_ln65_5_fu_639   |    0    |    2    |
|          |   or_ln65_6_fu_643   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |    and_ln65_fu_457   |    0    |    2    |
|          |   and_ln65_1_fu_463  |    0    |    2    |
|    and   |   and_ln65_2_fu_557  |    0    |    2    |
|          |   and_ln65_3_fu_563  |    0    |    2    |
|          |   and_ln65_4_fu_647  |    0    |    2    |
|          |   and_ln65_5_fu_653  |    0    |    2    |
|----------|----------------------|---------|---------|
|          |      grp_fu_175      |    0    |    0    |
|   fcmp   |      grp_fu_181      |    0    |    0    |
|          |      grp_fu_186      |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_233      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln62_fu_257  |    0    |    0    |
|          |    empty_61_fu_283   |    0    |    0    |
|          |   trunc_ln65_fu_400  |    0    |    0    |
|   trunc  |  trunc_ln65_1_fu_418 |    0    |    0    |
|          |  trunc_ln65_2_fu_503 |    0    |    0    |
|          |  trunc_ln65_3_fu_521 |    0    |    0    |
|          |  trunc_ln65_4_fu_593 |    0    |    0    |
|          |  trunc_ln65_5_fu_611 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_43_cast_fu_261  |    0    |    0    |
|          |     tmp_14_fu_275    |    0    |    0    |
|bitconcatenate|     tmp_15_fu_319    |    0    |    0    |
|          |     tmp_16_fu_332    |    0    |    0    |
|          |     tmp_19_fu_670    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln62_fu_287   |    0    |    0    |
|          |  zext_ln62_1_fu_297  |    0    |    0    |
|          |   zext_ln65_fu_308   |    0    |    0    |
|          |  zext_ln65_2_fu_327  |    0    |    0    |
|          |  zext_ln65_3_fu_340  |    0    |    0    |
|   zext   |  zext_ln65_1_fu_446  |    0    |    0    |
|          |  zext_ln65_4_fu_476  |    0    |    0    |
|          |  zext_ln65_5_fu_485  |    0    |    0    |
|          |  zext_ln65_6_fu_575  |    0    |    0    |
|          |  zext_ln65_7_fu_665  |    0    |    0    |
|          |   zext_ln70_fu_676   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_17_fu_345    |    0    |    0    |
|          |     tmp_18_fu_355    |    0    |    0    |
|          |     tmp_3_fu_390     |    0    |    0    |
|partselect|     tmp_4_fu_408     |    0    |    0    |
|          |     tmp_6_fu_493     |    0    |    0    |
|          |     tmp_7_fu_511     |    0    |    0    |
|          |     tmp_9_fu_583     |    0    |    0    |
|          |     tmp_s_fu_601     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   294   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln65_1_reg_803    |    6   |
|      add_ln65_reg_721     |    6   |
|conv1_output_addr_1_reg_726|    6   |
|conv1_output_addr_2_reg_736|    6   |
|conv1_output_addr_3_reg_746|    6   |
|conv1_output_addr_4_reg_808|    6   |
|conv1_output_addr_5_reg_843|    6   |
|conv1_output_addr_6_reg_873|    6   |
| conv1_output_addr_reg_716 |    6   |
|conv1_output_load_1_reg_813|   32   |
|conv1_output_load_2_reg_791|   32   |
|conv1_output_load_3_reg_848|   32   |
|conv1_output_load_4_reg_797|   32   |
| conv1_output_load_reg_766 |   32   |
|         i_reg_688         |    4   |
|     icmp_ln60_reg_702     |    1   |
|    icmp_ln65_10_reg_863   |    1   |
|    icmp_ln65_11_reg_868   |    1   |
|    icmp_ln65_1_reg_776    |    1   |
|    icmp_ln65_2_reg_781    |    1   |
|    icmp_ln65_3_reg_786    |    1   |
|    icmp_ln65_4_reg_818    |    1   |
|    icmp_ln65_5_reg_823    |    1   |
|    icmp_ln65_6_reg_828    |    1   |
|    icmp_ln65_7_reg_833    |    1   |
|    icmp_ln65_8_reg_853    |    1   |
|    icmp_ln65_9_reg_858    |    1   |
|     icmp_ln65_reg_771     |    1   |
|  indvar_flatten24_reg_695 |    5   |
|         j_reg_681         |    4   |
|     max_value_reg_761     |   32   |
|      or_ln65_reg_731      |    3   |
|    select_ln60_reg_706    |    4   |
|   select_ln65_1_reg_838   |    6   |
|       tmp_16_reg_741      |    6   |
|       tmp_17_reg_751      |    2   |
|       tmp_18_reg_756      |    2   |
|    tmp_43_cast_reg_711    |    6   |
+---------------------------+--------+
|           Total           |   301  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_90 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_90 |  p8  |   2  |   6  |   12   ||    9    |
| grp_access_fu_90 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_90 |  p13 |   2  |  32  |   64   ||    9    |
| grp_access_fu_90 |  p16 |   2  |   6  |   12   ||    9    |
|    grp_fu_175    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_175    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_181    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_186    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   420  ||  17.468 ||    99   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   294  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   99   |
|  Register |    -   |   301  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   301  |   393  |
+-----------+--------+--------+--------+
