
---------- Begin Simulation Statistics ----------
final_tick                                14125407500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231921                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425452                       # Number of bytes of host memory used
host_op_rate                                   406152                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.13                       # Real time elapsed on the host
host_tick_rate                              231069327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14177448                       # Number of instructions simulated
sim_ops                                      24828292                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014125                       # Number of seconds simulated
sim_ticks                                 14125407500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     76                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4177448                       # Number of instructions committed
system.cpu0.committedOps                      7900361                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.762697                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1473729                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1059604                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        14883                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     766074                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          551                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       14591566                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.147870                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1415130                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          193                       # TLB misses on write requests
system.cpu0.numCycles                        28250815                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              17330      0.22%      0.22% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6187735     78.32%     78.54% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 15447      0.20%     78.74% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.02%     78.75% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                10538      0.13%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 12270      0.16%     79.07% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                47858      0.61%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::MemRead                865486     10.96%     90.64% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               694691      8.79%     99.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            28276      0.36%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           16774      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 7900361                       # Class of committed instruction
system.cpu0.tickCycles                       13659249                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   35                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.825082                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872313                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157447                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2410                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003178                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1710                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5322288                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.353972                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443194                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          183                       # TLB misses on write requests
system.cpu1.numCycles                        28250815                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22928527                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         80938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1195653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2391371                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            146                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24633                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15324                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22746                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22746                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18235                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       121919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       121919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 121919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4199296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4199296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4199296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40981                       # Request fanout histogram
system.membus.reqLayer4.occupancy           189375500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          217624500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       726712                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          726712                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       726712                       # number of overall hits
system.cpu0.icache.overall_hits::total         726712                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       688365                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        688365                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       688365                       # number of overall misses
system.cpu0.icache.overall_misses::total       688365                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9102216500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9102216500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9102216500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9102216500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1415077                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1415077                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1415077                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1415077                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.486451                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.486451                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.486451                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.486451                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13222.950760                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13222.950760                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13222.950760                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13222.950760                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       688348                       # number of writebacks
system.cpu0.icache.writebacks::total           688348                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       688365                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       688365                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       688365                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       688365                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8413852500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8413852500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8413852500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8413852500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.486451                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.486451                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.486451                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.486451                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12222.952213                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12222.952213                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12222.952213                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12222.952213                       # average overall mshr miss latency
system.cpu0.icache.replacements                688348                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       726712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         726712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       688365                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       688365                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9102216500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9102216500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1415077                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1415077                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.486451                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.486451                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13222.950760                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13222.950760                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       688365                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       688365                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8413852500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8413852500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.486451                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.486451                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12222.952213                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12222.952213                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999029                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1415076                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           688364                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.055709                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999029                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12008980                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12008980                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1430686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1430686                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1430686                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1430686                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       308768                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        308768                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       308768                       # number of overall misses
system.cpu0.dcache.overall_misses::total       308768                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   6023209500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6023209500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   6023209500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6023209500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1739454                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1739454                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1739454                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1739454                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177509                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177509                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177509                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177509                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19507.233586                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19507.233586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19507.233586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19507.233586                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       178382                       # number of writebacks
system.cpu0.dcache.writebacks::total           178382                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        36606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        36606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        36606                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        36606                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       272162                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       272162                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       272162                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       272162                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4761512000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4761512000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4761512000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4761512000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156464                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156464                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156464                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156464                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17495.138925                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17495.138925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17495.138925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17495.138925                       # average overall mshr miss latency
system.cpu0.dcache.replacements                272146                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       828704                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         828704                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       199545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       199545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3069998000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3069998000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1028249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1028249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15384.990854                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15384.990854                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         7731                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7731                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       191814                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       191814                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2764378500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2764378500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14411.766086                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14411.766086                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       601982                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        601982                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       109223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       109223                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2953211500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2953211500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       711205                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       711205                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.153575                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.153575                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27038.366461                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27038.366461                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        28875                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        28875                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        80348                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        80348                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1997133500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1997133500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112974                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112974                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24856.044954                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24856.044954                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999087                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1702848                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           272162                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.256744                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999087                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         14187794                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        14187794                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429318                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429318                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429318                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429318                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13829                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13829                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13829                       # number of overall misses
system.cpu1.icache.overall_misses::total        13829                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    413628500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    413628500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    413628500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    413628500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443147                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443147                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443147                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443147                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005660                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005660                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005660                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005660                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29910.224890                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29910.224890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29910.224890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29910.224890                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13813                       # number of writebacks
system.cpu1.icache.writebacks::total            13813                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13829                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13829                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13829                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13829                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    399799500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    399799500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    399799500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    399799500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005660                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005660                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005660                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005660                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28910.224890                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28910.224890                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28910.224890                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28910.224890                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13813                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13829                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13829                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    413628500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    413628500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005660                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005660                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29910.224890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29910.224890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13829                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13829                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    399799500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    399799500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005660                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005660                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28910.224890                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28910.224890                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998985                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443147                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13829                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.668378                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998985                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559005                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559005                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861537                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861537                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5862311                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5862311                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226411                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226411                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233028                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233028                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4136784993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4136784993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4136784993                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4136784993                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087948                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087948                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095339                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095339                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037190                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037190                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038231                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18271.130789                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18271.130789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17752.308705                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17752.308705                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1735                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.348837                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60297                       # number of writebacks
system.cpu1.dcache.writebacks::total            60297                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8792                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8792                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8792                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8792                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217619                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221362                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221362                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3675099500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3675099500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3973742000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3973742000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035746                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035746                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036317                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036317                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16887.769450                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16887.769450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17951.328593                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17951.328593                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221346                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983192                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983192                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2478710000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2478710000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039329                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039329                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15200.561732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15200.561732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          451                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162616                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162616                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2294678000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2294678000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039220                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039220                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14111.022286                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14111.022286                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878345                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878345                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1658074993                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1658074993                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032623                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032623                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26175.722926                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26175.722926                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8341                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8341                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1380421500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1380421500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25097.203789                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25097.203789                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          774                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          774                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6617                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6617                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.895278                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.895278                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    298642500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    298642500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 79786.935613                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 79786.935613                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998899                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083673                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221362                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.482915                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998899                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984074                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984074                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              686561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              252544                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10575                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              205057                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1154737                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             686561                       # number of overall hits
system.l2.overall_hits::.cpu0.data             252544                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10575                       # number of overall hits
system.l2.overall_hits::.cpu1.data             205057                       # number of overall hits
system.l2.overall_hits::total                 1154737                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             19618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3254                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             16305                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40981                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1804                       # number of overall misses
system.l2.overall_misses::.cpu0.data            19618                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3254                       # number of overall misses
system.l2.overall_misses::.cpu1.data            16305                       # number of overall misses
system.l2.overall_misses::total                 40981                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    148608500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1576291500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    262229500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1327862000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3314991500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    148608500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1576291500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    262229500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1327862000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3314991500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          688365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          272162                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13829                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1195718                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         688365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         272162                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13829                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1195718                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002621                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.235303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.073658                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034273                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002621                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.235303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.073658                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034273                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82377.217295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80349.245591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80586.816226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81438.945109                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80890.937264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82377.217295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80349.245591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80586.816226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81438.945109                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80890.937264                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24633                       # number of writebacks
system.l2.writebacks::total                     24633                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        19618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        16305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        19618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        16305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40981                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    130568500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1380111500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    229689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1164812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2905181500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    130568500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1380111500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    229689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1164812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2905181500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.072082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.235303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.073658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.034273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.072082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.235303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.073658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.034273                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72377.217295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70349.245591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70586.816226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71438.945109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70890.937264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72377.217295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70349.245591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70586.816226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71438.945109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70890.937264                       # average overall mshr miss latency
system.l2.replacements                          40091                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       238679                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           238679                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       238679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       238679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       702161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           702161                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       702161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       702161                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            65591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47014                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                112605                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          14757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7989                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22746                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1180248500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    654639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1834887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        80348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            135351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.183664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.145247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.168052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79978.891374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81942.546001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80668.579091                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        14757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7989                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1032678500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    574749000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1607427500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.183664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.145247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.168052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69978.891374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71942.546001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70668.579091                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        686561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             697136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5058                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    148608500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    262229500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    410838000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       688365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         702194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002621                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.235303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82377.217295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80586.816226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81225.385528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    130568500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    229689500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    360258000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002621                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.235303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72377.217295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70586.816226                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71225.385528                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       186953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            344996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    396043000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    673223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1069266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       191814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        358173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.049988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81473.565110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80955.146705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81146.391440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    347433000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    590063000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    937496000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.049988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71473.565110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70955.146705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71146.391440                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.369974                       # Cycle average of tags in use
system.l2.tags.total_refs                     2391358                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41115                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     58.162666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.835537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      167.689662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      436.703680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       62.011549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      346.129546                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.163759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.426468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.060558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.338017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998408                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19172075                       # Number of tag accesses
system.l2.tags.data_accesses                 19172075                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        115456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1255552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        208256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1043520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2622784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       208256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        323712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1576512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1576512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          19618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          16305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24633                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8173640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         88886073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14743362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73875391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             185678466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8173640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14743362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22917003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111608249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111608249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111608249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8173640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        88886073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14743362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73875391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            297286715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     19584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     16008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000445216500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              106882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23131                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24633                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24633                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    331                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1427                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    461312000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  203250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1223499500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11348.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30098.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24633                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.471439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.736536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.063107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2989     22.29%     22.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3640     27.14%     49.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2200     16.41%     65.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1716     12.80%     78.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1241      9.25%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          493      3.68%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          249      1.86%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          189      1.41%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          693      5.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13410                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.100000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.018306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.248847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1444     96.27%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           28      1.87%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      1.00%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.47%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.07%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.408667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.386861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1209     80.60%     80.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      1.60%     82.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              222     14.80%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      2.60%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2601600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1575232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2622784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1576512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       184.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    185.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14124020000                       # Total gap between requests
system.mem_ctrls.avgGap                     215259.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       115456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1253376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       208256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1024512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1575232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8173640.300288682804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 88732024.191160500050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14743362.271141558886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 72529730.558215752244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111517632.323173686862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        19618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        16305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     56513500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    573321500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     96283750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    497380750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 341535431250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31326.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29224.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29589.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30504.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13864954.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             44203740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             23494845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142735740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           63041940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1114956960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4179680610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1904425440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7472539275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.014067                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4913279000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    471640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8740488500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             51543660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             27396105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           147505260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           65437920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1114956960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4303634520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1800043200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7510517625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.702723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4638987250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    471640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9014780250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1060366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       263312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       702161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          270271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           135351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          135351                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        702194                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       358173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2065077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       816470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3587088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     88109568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     28834816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1769088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18026176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              136739648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40091                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1576512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1235809                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010906                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1235662     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    147      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1235809                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2136525500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332444196                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20781424                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         408372241                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1032660271                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14125407500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
