/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ca976f0061be45e4902120a4514d8d6d.v:1.2-8.12" *)
module top(\in[0] , \in[1] , \in[2] , outX, outY);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ca976f0061be45e4902120a4514d8d6d.v:2.19-2.21" *)
  input \in[0] ;
  wire \in[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ca976f0061be45e4902120a4514d8d6d.v:2.19-2.21" *)
  input \in[1] ;
  wire \in[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ca976f0061be45e4902120a4514d8d6d.v:2.19-2.21" *)
  input \in[2] ;
  wire \in[2] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ca976f0061be45e4902120a4514d8d6d.v:3.14-3.18" *)
  output outX;
  wire outX;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_ca976f0061be45e4902120a4514d8d6d.v:4.14-4.18" *)
  output outY;
  wire outY;
  \$_NOT_  _4_ (
    .A(\in[1] ),
    .Y(_1_)
  );
  \$_NOT_  _5_ (
    .A(\in[2] ),
    .Y(_2_)
  );
  \$_NOT_  _6_ (
    .A(\in[0] ),
    .Y(outX)
  );
  \$_NOR_  _7_ (
    .A(\in[1] ),
    .B(\in[2] ),
    .Y(_3_)
  );
  \$_NOR_  _8_ (
    .A(_1_),
    .B(_2_),
    .Y(_0_)
  );
  \$_NOR_  _9_ (
    .A(_3_),
    .B(_0_),
    .Y(outY)
  );
endmodule
