verilog work ../../clk_Div.v
verilog work ../example_design/clk_Div_exdes.v
