// Seed: 2563584377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign module_1.id_2 = 0;
  wand id_5 = -1, id_6;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    input supply1 id_5,
    input wire id_6,
    output tri1 id_7,
    output tri id_8,
    output wor id_9#(.id_14(-1)),
    output tri1 id_10,
    output tri0 id_11,
    input uwire id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
