Analysis & Synthesis report for top
Sun Nov 20 12:49:32 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |MIOSystem_tb|state
 10. State Machine - |MIOSystem_tb|UART_Link:UART_Link1|fmem_write_enable_next_state
 11. State Machine - |MIOSystem_tb|UART_Link:UART_Link1|fmem_wait_next_state
 12. State Machine - |MIOSystem_tb|UART_Link:UART_Link1|state
 13. State Machine - |MIOSystem_tb|UART_Controller:UART_Controller1|uart_tx_state
 14. State Machine - |MIOSystem_tb|UART_Controller:UART_Controller1|uart_rx_state
 15. State Machine - |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1|trans_state
 16. State Machine - |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1|state
 17. State Machine - |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: UART_Controller:UART_Controller1
 25. altpll Parameter Settings by Entity Instance
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 20 12:49:32 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; MIOSystem_tb                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 250                                         ;
;     Total combinational functions  ; 239                                         ;
;     Dedicated logic registers      ; 141                                         ;
; Total registers                    ; 141                                         ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; miosystem_tb       ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                              ; Library ;
+---------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../../../rtl/synth/altera/flashmem_controller.vhd ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd                ;         ;
; ../../../../../rtl/synth/altera/uart_link.vhd           ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd                          ;         ;
; ../../../../../rtl/synth/altera/uart_controller.vhd     ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd                    ;         ;
; ../../../../../rtl/synth/altera/dram_controller.vhd     ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd                    ;         ;
; miosystem_tb.vhd                                        ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd ;         ;
; pll.vhd                                                 ; yes             ; User Wizard-Generated File   ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd          ;         ;
; iobuf.vhd                                               ; yes             ; User Wizard-Generated File   ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd        ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                                            ;         ;
; aglobal160.inc                                          ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                                                        ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                       ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                     ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                     ;         ;
; db/pll_altpll.v                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v  ;         ;
+---------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 250       ;
;                                             ;           ;
; Total combinational functions               ; 239       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 85        ;
;     -- 3 input functions                    ; 29        ;
;     -- <=2 input functions                  ; 125       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 175       ;
;     -- arithmetic mode                      ; 64        ;
;                                             ;           ;
; Total registers                             ; 141       ;
;     -- Dedicated logic registers            ; 141       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 51        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 98        ;
; Total fan-out                               ; 1137      ;
; Average fan-out                             ; 2.28      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name           ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |MIOSystem_tb                                                    ; 239 (5)           ; 141 (7)      ; 0           ; 0            ; 0       ; 0         ; 51   ; 0            ; |MIOSystem_tb                                                                                                         ; MIOSystem_tb          ; work         ;
;    |DRAM_Controller:DRAM_Controller1|                            ; 80 (80)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1                                                                        ; DRAM_Controller       ; work         ;
;       |iobuf:iob_dq_iob|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob                                                       ; iobuf                 ; work         ;
;          |iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob|iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component ; iobuf_iobuf_bidir_p1p ; work         ;
;    |FLASHMEM_Controller:FLASHMEM_Controller1|                    ; 105 (105)         ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1                                                                ; FLASHMEM_Controller   ; work         ;
;    |UART_Controller:UART_Controller1|                            ; 27 (27)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|UART_Controller:UART_Controller1                                                                        ; UART_Controller       ; work         ;
;    |UART_Link:UART_Link1|                                        ; 22 (22)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|UART_Link:UART_Link1                                                                                    ; UART_Link             ; work         ;
;    |pll:pll_inst|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|pll:pll_inst                                                                                            ; pll                   ; work         ;
;       |altpll:altpll_component|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|pll:pll_inst|altpll:altpll_component                                                                    ; altpll                ; work         ;
;          |pll_altpll:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIOSystem_tb|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                          ; pll_altpll            ; work         ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+
; Altera ; ALTIOBUF     ; 16.0    ; N/A          ; N/A          ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob ; iobuf.vhd       ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |MIOSystem_tb|pll:pll_inst                                      ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|state                                                    ;
+-------------------+--------------+-------------------+--------------+------------------+
; Name              ; state.s_idle ; state.s_init_wait ; state.s_init ; state.s_init_pll ;
+-------------------+--------------+-------------------+--------------+------------------+
; state.s_init_pll  ; 0            ; 0                 ; 0            ; 0                ;
; state.s_init      ; 0            ; 0                 ; 1            ; 1                ;
; state.s_init_wait ; 0            ; 1                 ; 0            ; 1                ;
; state.s_idle      ; 1            ; 0                 ; 0            ; 1                ;
+-------------------+--------------+-------------------+--------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|UART_Link:UART_Link1|fmem_write_enable_next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+
; Name                                               ; fmem_write_enable_next_state.s_fmem_control_wait ; fmem_write_enable_next_state.s_fmem_erase_sector ; fmem_write_enable_next_state.s_fmem_write_page ; fmem_write_enable_next_state.s_fmem_write_enable ; fmem_write_enable_next_state.s_fmem_read_page_done ; fmem_write_enable_next_state.s_fmem_read_page ; fmem_write_enable_next_state.s_sdram_read_wait ; fmem_write_enable_next_state.s_sdram_read ; fmem_write_enable_next_state.s_sdram_write_wait ; fmem_write_enable_next_state.s_sdram_write ; fmem_write_enable_next_state.s_ctrl_switch ; fmem_write_enable_next_state.s_txing ; fmem_write_enable_next_state.s_rxing ; fmem_write_enable_next_state.s_listen ;
+----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+
; fmem_write_enable_next_state.s_listen              ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ;
; fmem_write_enable_next_state.s_rxing               ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 1                                    ; 1                                     ;
; fmem_write_enable_next_state.s_txing               ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 1                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_ctrl_switch         ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 1                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_sdram_write         ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 1                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_sdram_write_wait    ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 1                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_sdram_read          ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 1                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_sdram_read_wait     ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 1                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_fmem_read_page      ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 1                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_fmem_read_page_done ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 1                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_fmem_write_enable   ; 0                                                ; 0                                                ; 0                                              ; 1                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_fmem_write_page     ; 0                                                ; 0                                                ; 1                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_fmem_erase_sector   ; 0                                                ; 1                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
; fmem_write_enable_next_state.s_fmem_control_wait   ; 1                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ;
+----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|UART_Link:UART_Link1|fmem_wait_next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------+------------------------------------------+------------------------------------------+----------------------------------------+------------------------------------------+--------------------------------------------+---------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------+-------------------------------+
; Name                                       ; fmem_wait_next_state.s_fmem_control_wait ; fmem_wait_next_state.s_fmem_erase_sector ; fmem_wait_next_state.s_fmem_write_page ; fmem_wait_next_state.s_fmem_write_enable ; fmem_wait_next_state.s_fmem_read_page_done ; fmem_wait_next_state.s_fmem_read_page ; fmem_wait_next_state.s_sdram_read_wait ; fmem_wait_next_state.s_sdram_read ; fmem_wait_next_state.s_sdram_write_wait ; fmem_wait_next_state.s_sdram_write ; fmem_wait_next_state.s_ctrl_switch ; fmem_wait_next_state.s_txing ; fmem_wait_next_state.s_rxing ; fmem_wait_next_state.s_listen ;
+--------------------------------------------+------------------------------------------+------------------------------------------+----------------------------------------+------------------------------------------+--------------------------------------------+---------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------+-------------------------------+
; fmem_wait_next_state.s_listen              ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ;
; fmem_wait_next_state.s_rxing               ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 1                            ; 1                             ;
; fmem_wait_next_state.s_txing               ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 1                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_ctrl_switch         ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 1                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_sdram_write         ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 1                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_sdram_write_wait    ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 1                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_sdram_read          ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 1                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_sdram_read_wait     ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 1                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_fmem_read_page      ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 1                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_fmem_read_page_done ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 1                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_fmem_write_enable   ; 0                                        ; 0                                        ; 0                                      ; 1                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_fmem_write_page     ; 0                                        ; 0                                        ; 1                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_fmem_erase_sector   ; 0                                        ; 1                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
; fmem_wait_next_state.s_fmem_control_wait   ; 1                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ;
+--------------------------------------------+------------------------------------------+------------------------------------------+----------------------------------------+------------------------------------------+--------------------------------------------+---------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|UART_Link:UART_Link1|state                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-----------------------------+------------------------+-------------------------+--------------------+--------------------------+---------------------+---------------------+---------------+---------------+----------------+
; Name                        ; state.s_fmem_control_wait ; state.s_fmem_erase_sector ; state.s_fmem_write_page ; state.s_fmem_write_enable ; state.s_fmem_read_page_done ; state.s_fmem_read_page ; state.s_sdram_read_wait ; state.s_sdram_read ; state.s_sdram_write_wait ; state.s_sdram_write ; state.s_ctrl_switch ; state.s_txing ; state.s_rxing ; state.s_listen ;
+-----------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-----------------------------+------------------------+-------------------------+--------------------+--------------------------+---------------------+---------------------+---------------+---------------+----------------+
; state.s_listen              ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ;
; state.s_rxing               ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 1             ; 1              ;
; state.s_txing               ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 1             ; 0             ; 1              ;
; state.s_ctrl_switch         ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 1                   ; 0             ; 0             ; 1              ;
; state.s_sdram_write         ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 1                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_sdram_write_wait    ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 1                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_sdram_read          ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 1                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_sdram_read_wait     ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 1                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_fmem_read_page      ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 1                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_fmem_read_page_done ; 0                         ; 0                         ; 0                       ; 0                         ; 1                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_fmem_write_enable   ; 0                         ; 0                         ; 0                       ; 1                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_fmem_write_page     ; 0                         ; 0                         ; 1                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_fmem_erase_sector   ; 0                         ; 1                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
; state.s_fmem_control_wait   ; 1                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ;
+-----------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-----------------------------+------------------------+-------------------------+--------------------+--------------------------+---------------------+---------------------+---------------+---------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|UART_Controller:UART_Controller1|uart_tx_state                                                    ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; Name                            ; uart_tx_state.tx_send_stop_bit ; uart_tx_state.tx_send_data ; uart_tx_state.tx_send_start_bit ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; uart_tx_state.tx_send_start_bit ; 0                              ; 0                          ; 0                               ;
; uart_tx_state.tx_send_data      ; 0                              ; 1                          ; 1                               ;
; uart_tx_state.tx_send_stop_bit  ; 1                              ; 0                          ; 1                               ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|UART_Controller:UART_Controller1|uart_rx_state                                                ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+
; Name                           ; uart_rx_state.rx_get_stop_bit ; uart_rx_state.rx_get_data ; uart_rx_state.rx_get_start_bit ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+
; uart_rx_state.rx_get_start_bit ; 0                             ; 0                         ; 0                              ;
; uart_rx_state.rx_get_data      ; 0                             ; 1                         ; 1                              ;
; uart_rx_state.rx_get_stop_bit  ; 1                             ; 0                         ; 1                              ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1|trans_state                                                                                    ;
+----------------------------+----------------------------+--------------------------+--------------------------+----------------------------+--------------------------+
; Name                       ; trans_state.s_trans_finish ; trans_state.s_trans_data ; trans_state.s_trans_addr ; trans_state.s_trans_opcode ; trans_state.s_trans_null ;
+----------------------------+----------------------------+--------------------------+--------------------------+----------------------------+--------------------------+
; trans_state.s_trans_null   ; 0                          ; 0                        ; 0                        ; 0                          ; 0                        ;
; trans_state.s_trans_opcode ; 0                          ; 0                        ; 0                        ; 1                          ; 1                        ;
; trans_state.s_trans_addr   ; 0                          ; 0                        ; 1                        ; 0                          ; 1                        ;
; trans_state.s_trans_data   ; 0                          ; 1                        ; 0                        ; 0                          ; 1                        ;
; trans_state.s_trans_finish ; 1                          ; 0                        ; 0                        ; 0                          ; 1                        ;
+----------------------------+----------------------------+--------------------------+--------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1|state                                  ;
+--------------------+--------------+-----------------+--------------------+---------------+--------------------+
; Name               ; state.s_idle ; state.s_control ; state.s_reset_done ; state.s_reset ; state.s_wait_reset ;
+--------------------+--------------+-----------------+--------------------+---------------+--------------------+
; state.s_wait_reset ; 0            ; 0               ; 0                  ; 0             ; 0                  ;
; state.s_reset      ; 0            ; 0               ; 0                  ; 1             ; 1                  ;
; state.s_reset_done ; 0            ; 0               ; 1                  ; 0             ; 1                  ;
; state.s_control    ; 0            ; 1               ; 0                  ; 0             ; 1                  ;
; state.s_idle       ; 1            ; 0               ; 0                  ; 0             ; 1                  ;
+--------------------+--------------+-----------------+--------------------+---------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|state                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; Name              ; state.s_precharge ; state.s_read_4 ; state.s_read_3 ; state.s_read_2 ; state.s_read_1 ; state.s_write_3 ; state.s_write_2 ; state.s_write_1 ; state.s_open_in_1 ; state.s_open_in_2 ; state.s_idle ; state.s_idle_in_1 ; state.s_idle_in_2 ; state.s_idle_in_3 ; state.s_idle_in_4 ; state.s_idle_in_5 ; state.s_idle_in_6 ; state.s_idle_in_7 ; state.s_idle_in_8 ; state.s_idle_in_9 ; state.s_startup ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; state.s_startup   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ;
; state.s_idle_in_9 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1               ;
; state.s_idle_in_8 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1               ;
; state.s_idle_in_7 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_6 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_5 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_4 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_3 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_2 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_1 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle      ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_open_in_2 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_open_in_1 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_1   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_2   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_3   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_1    ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_2    ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_3    ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_4    ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_precharge ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                                          ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; DRAM_Controller:DRAM_Controller1|save_col[0,8,9,11,12]                  ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|iob_command[3]                         ; Stuck at GND due to stuck port data_in                                      ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[32..2047]      ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|data_buffer_sz_latch[8,9,11..31]                   ; Merged with UART_Link:UART_Link1|data_buffer_sz_latch[10]                   ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[4,6,7]            ; Merged with FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[3]        ;
; DRAM_Controller:DRAM_Controller1|save_byte_en[1..3]                     ; Merged with DRAM_Controller:DRAM_Controller1|save_byte_en[0]                ;
; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[1..3]                        ; Merged with UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]                   ;
; UART_Link:UART_Link1|iob_sdram_cmd_en                                   ; Merged with UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]                   ;
; UART_Link:UART_Link1|iob_fmem_instruction[4,6,7]                        ; Merged with UART_Link:UART_Link1|iob_fmem_instruction[3]                    ;
; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[1..15]                      ; Merged with DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]                  ;
; UART_Link:UART_Link1|data_buffer_sz_latch[10]                           ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_byte_en[0]                        ; Stuck at VCC due to stuck port data_in                                      ;
; UART_Link:UART_Link1|state.s_rxing                                      ; Merged with UART_Link:UART_Link1|state.s_fmem_read_page                     ;
; UART_Link:UART_Link1|state.s_sdram_read                                 ; Merged with UART_Link:UART_Link1|state.s_fmem_read_page                     ;
; UART_Link:UART_Link1|state.s_sdram_write                                ; Merged with UART_Link:UART_Link1|state.s_fmem_read_page                     ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_control_wait           ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_read_page              ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_enable           ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_rxing                       ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_sdram_read                  ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_sdram_read_wait             ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_sdram_write                 ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_sdram_write_wait            ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_txing                       ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch         ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_control_wait   ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_read_page      ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_read_page_done ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_write_enable   ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_rxing               ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_sdram_read          ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_sdram_read_wait     ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_sdram_write         ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_sdram_write_wait    ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_txing               ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch         ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                 ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|state.s_fmem_read_page                             ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|carrier_buffer[1][1]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[2][1]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[3][1]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[1][2]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[2][2]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[3][2]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[1][3]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[2][3]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[3][3]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[1][4]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[2][4]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[3][4]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[1][5]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[2][5]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[3][5]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[1][6]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[2][6]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[3][6]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[1][7]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[2][7]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[3][7]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|iob_fmem_instruction[0]                            ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|data_buffer_sz_latch[0..7]                         ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_magic_ctr                                  ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|rx_fsm_state[0,1]                                  ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[1][0]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[2][0]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[3][0]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[32..63]                                ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|iob_sdram_cmd_address[0..21]                       ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|iob_fmem_data_write[0..31]                         ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_row[0]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_col[1]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_row[1]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_col[2]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_row[2]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_col[3]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_row[3]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_col[4]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_row[4,5]                          ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_col[5,6]                          ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_row[6]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_col[7]                            ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_row[7..12]                        ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_bank[0,1]                         ; Stuck at GND due to stuck port data_in                                      ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[0..31]         ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|iob_address[1..4,6..9,11,12]           ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|iob_bank[0,1]                          ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]                           ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|iob_sdram_cmd_wr                                   ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_read_page_done         ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_d_in[0..31]                       ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|iob_sdram_cmd_data_in[0..31]                       ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|save_wr                                ; Stuck at GND due to stuck port clock_enable                                 ;
; DRAM_Controller:DRAM_Controller1|iob_data[0..15]                        ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_write_1                        ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_write_2                        ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_write_3                        ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|state.s_fmem_read_page_done                        ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]                          ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|state.s_sdram_write_wait                           ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|state.s_sdram_read_wait                            ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|state.s_ctrl_switch                                ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|data_buffer[0..21]                                 ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|sdram_write_wait_ctr[2..31]                        ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|sdram_write_wait_ctr[1]                            ; Stuck at VCC due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|sdram_write_wait_ctr[0]                            ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[22..24]                                ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|carrier_buffer[6][1]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[5][1]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[25]                                    ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[6][2]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[5][2]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[26]                                    ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[6][3]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[5][3]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[27]                                    ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[6][4]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[5][4]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[28]                                    ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[6][5]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[5][5]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[29]                                    ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[6][6]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[5][6]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[30]                                    ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[6][7]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[5][7]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer[31]                                    ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|iob_fmem_address[0..23]                            ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|carrier_buffer[0][0]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[0][1]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[0][2]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[0][3]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[0][4]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[0][5]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[0][6]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[0][7]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[4][0]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[4][1]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[4][7]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[4][6]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[4][5]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[4][4]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[4][3]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[4][2]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[6][0]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer[5][0]                               ; Stuck at GND due to stuck port clock_enable                                 ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[0..23]              ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|iob_uart_writedata[2..6]                           ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|state.s_txing                                      ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|iob_uart_writedata[1,7]                            ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|tx_fsm_state[0,1]                                  ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|iob_uart_writedata[0]                              ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|carrier_buffer_fill_ctr[0..31]                     ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|data_buffer_fill_ctr[0..31]                        ; Stuck at GND due to stuck port clock_enable                                 ;
; UART_Link:UART_Link1|iob_uart_write                                     ; Stuck at GND due to stuck port data_in                                      ;
; UART_Controller:UART_Controller1|uart_rx_data_in_ack                    ; Stuck at GND due to stuck port data_in                                      ;
; UART_Controller:UART_Controller1|uart_tx_data_vec[0..7]                 ; Stuck at GND due to stuck port data_in                                      ;
; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit        ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_bit_tick                       ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data              ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_bit                            ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit          ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0..3]              ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|rx_baud_tick                           ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_count[0..2]                    ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit         ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_filter[0,1]                    ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|rx_baud_counter[0..5]                  ; Lost fanout                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_data_sr[0,1]                   ; Lost fanout                                                                 ;
; DRAM_Controller:DRAM_Controller1|got_transaction                        ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_open_in_2                      ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_open_in_1                      ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_read_1                         ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_read_2                         ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_read_3                         ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_read_4                         ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_precharge                      ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9                      ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8                      ; Stuck at GND due to stuck port data_in                                      ;
; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7                      ; Stuck at GND due to stuck port data_in                                      ;
; UART_Link:UART_Link1|iob_fmem_instruction[3]                            ; Stuck at GND due to stuck port data_in                                      ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[3]                ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 2646                                ;                                                                             ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                       ;
+-----------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; UART_Link:UART_Link1|state.s_fmem_read_page                     ; Stuck at GND              ; UART_Link:UART_Link1|carrier_buffer[1][1],                                          ;
;                                                                 ; due to stuck port data_in ; UART_Link:UART_Link1|carrier_buffer[2][1],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][1],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][2],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][2],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][2],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][3],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][3],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][3],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][4],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][4],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][4],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][5],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][5],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][5],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][6],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][6],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][6],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][7],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][7],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][7],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_instruction[0],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[0],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[1],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[2],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[3],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[4],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[5],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[6],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[7],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_magic_ctr, UART_Link:UART_Link1|carrier_buffer[1][0],  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][0],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][0], UART_Link:UART_Link1|data_buffer[48],    ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[56], UART_Link:UART_Link1|data_buffer[49],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[50], UART_Link:UART_Link1|data_buffer[51],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[52], UART_Link:UART_Link1|data_buffer[53],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[54], UART_Link:UART_Link1|data_buffer[55],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[57], UART_Link:UART_Link1|data_buffer[58],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[59], UART_Link:UART_Link1|data_buffer[60],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[61], UART_Link:UART_Link1|data_buffer[62],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[63],                                               ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[9],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[0],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[10],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[1],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[11],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[2],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[12],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[3],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[13],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[14],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[4],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[5],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[15],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[6],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[16],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[17],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[18],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[19],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[20],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[21],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[7],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[8],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[16],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[17],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[18],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[19],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[20],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[21],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[22],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[23],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[24],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[25],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[26],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[27],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[28],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[29],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[30],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[31],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[0],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_col[1],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[1],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_col[2],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[2],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_col[3],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[3],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_col[4],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[4],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[5],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_col[5],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_col[6],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[6],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_col[7],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[7],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[8],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[9],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[10],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[11],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_row[12],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_bank[0],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_bank[1],                                      ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[16],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[17],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[18],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[19],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[20],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[21],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[22],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[23],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[24],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[25],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[26],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[27],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[28],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[29],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[30],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[31],                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_address[1],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_address[2],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_address[3],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_address[4],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_address[6],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_address[7],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_bank[0],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_bank[1],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_wr,                                              ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[0],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[16],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[1],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[17],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[2],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[18],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[3],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[19],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[4],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[20],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[5],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[21],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[6],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[22],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[7],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[23],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[8],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[24],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[9],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[25],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[10],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[26],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[11],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[27],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[12],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[28],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[13],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[29],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[14],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[30],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[15],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[31],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[0],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[16],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[1],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[17],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[2],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[18],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[3],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[19],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[4],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[20],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[5],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[21],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[6],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[22],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[7],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[23],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[8],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[24],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[9],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[25],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[10],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[26],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[11],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[27],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[12],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[28],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[13],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[29],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[14],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[30],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[15],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[31],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_wr,                                           ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[0],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[1],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[2],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[3],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[4],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[5],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[6],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[7],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[8],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[9],                                       ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[10],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[11],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[12],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[13],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[14],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[15],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][1],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][1],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][2],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][2],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][3],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][3],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][4],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][4],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][5],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][5],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][6],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][6],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][7],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][7],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[23],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[22],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[21],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[20],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[19],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[18],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[17],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[16],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[7], UART_Link:UART_Link1|iob_fmem_address[6], ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[5], UART_Link:UART_Link1|iob_fmem_address[4], ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[3], UART_Link:UART_Link1|iob_fmem_address[2], ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[1], UART_Link:UART_Link1|iob_fmem_address[0], ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[15],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[14],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[13],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[12],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[11],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[10],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_address[9], UART_Link:UART_Link1|iob_fmem_address[8], ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][0],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][1],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][2],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][3],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][4],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][5],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][6],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][7],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][0],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][1],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][7],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][6],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][5],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][4],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][3],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][2],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][0],                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][0],                                          ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[23],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[22],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[21],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[20],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[19],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[18],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[17],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[16],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[7],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[6],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[5],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[4],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[3],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[2],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[1],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[0],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[15],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[14],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[13],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[12],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[11],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[10],                            ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[9],                             ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_addr[8],                             ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[2],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[3],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[4],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[5],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[6],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[1],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[7], UART_Link:UART_Link1|tx_fsm_state[0],   ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[0],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[30],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[28],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[26],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[25],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[24],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[23],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[22],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[20],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[18],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[14],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[10],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[8],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[0],                                    ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[7],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[6],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[5],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[4],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[3],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[2],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[1],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[0],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit,                   ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|got_transaction,                                   ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2,                                 ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1,                                 ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|state.s_read_1,                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_instruction[3],                                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[3]                            ;
; UART_Link:UART_Link1|data_buffer_sz_latch[10]                   ; Stuck at GND              ; UART_Link:UART_Link1|data_buffer[32], UART_Link:UART_Link1|data_buffer[40],         ;
;                                                                 ; due to stuck port data_in ; UART_Link:UART_Link1|data_buffer[33], UART_Link:UART_Link1|data_buffer[34],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[35], UART_Link:UART_Link1|data_buffer[36],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[37], UART_Link:UART_Link1|data_buffer[38],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[39], UART_Link:UART_Link1|data_buffer[41],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[42], UART_Link:UART_Link1|data_buffer[43],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[44], UART_Link:UART_Link1|data_buffer[45],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[46], UART_Link:UART_Link1|data_buffer[47],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[0],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[1],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[2],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[3],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[4],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[5],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[6],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[7],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[8],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[9],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[10],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[11],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[12],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[13],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[14],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_fmem_data_write[15],                                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[0],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[1],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[2],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[3],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[4],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[5],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[6],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[7],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[8],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[9],                        ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[10],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[11],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[12],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[13],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[14],                       ;
;                                                                 ;                           ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[15],                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[9], UART_Link:UART_Link1|data_buffer[0],           ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[10], UART_Link:UART_Link1|data_buffer[1],          ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[11], UART_Link:UART_Link1|data_buffer[2],          ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[12], UART_Link:UART_Link1|data_buffer[3],          ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[13], UART_Link:UART_Link1|data_buffer[14],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[4], UART_Link:UART_Link1|data_buffer[5],           ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[15], UART_Link:UART_Link1|data_buffer[6],          ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[16], UART_Link:UART_Link1|data_buffer[17],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[18], UART_Link:UART_Link1|data_buffer[19],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[20], UART_Link:UART_Link1|data_buffer[21],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[7], UART_Link:UART_Link1|data_buffer[8],           ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[24], UART_Link:UART_Link1|data_buffer[23],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[22], UART_Link:UART_Link1|data_buffer[25],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[26], UART_Link:UART_Link1|data_buffer[27],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[28], UART_Link:UART_Link1|data_buffer[29],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[30], UART_Link:UART_Link1|data_buffer[31],         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[31],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[30],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[29],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[28],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[27],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[26],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[25],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[24],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[23],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[22],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[21],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[20],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[19],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[18],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[17],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[16],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[15],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[14],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[13],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[12],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[11],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[10],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[9],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[8],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[7],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[6],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[5],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[4],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[3],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[2],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[1],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[0]                                        ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ; Stuck at GND              ; UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch,                            ;
;                                                                 ; due to stuck port data_in ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_read_page_done,                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|state.s_fmem_read_page_done,                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|state.s_sdram_write_wait,                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|state.s_ctrl_switch,                                           ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[31],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[30],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[29],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[28],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[27],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[26],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[25],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[24],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[23],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[22],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[21],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[20],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[19],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[18],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[17],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[16],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[15],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[14],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[13],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[12],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[11],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[10],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[9],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[8],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[7],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[6],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[5],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[4],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[3],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[2],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[1],                                       ;
;                                                                 ;                           ; UART_Link:UART_Link1|sdram_write_wait_ctr[0], UART_Link:UART_Link1|state.s_txing,   ;
;                                                                 ;                           ; UART_Link:UART_Link1|tx_fsm_state[1],                                               ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_write,                                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_data_in_ack                                ;
; UART_Controller:UART_Controller1|uart_rx_bit_tick               ; Lost Fanouts              ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0],                            ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1],                            ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2],                            ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3],                            ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_tick,                                      ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit,                    ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[0],                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[1],                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[2],                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[3],                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[4],                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[5]                                 ;
; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data      ; Lost Fanouts              ; UART_Controller:UART_Controller1|uart_rx_bit,                                       ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit,                     ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_filter[0],                                 ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_filter[1],                                 ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_data_sr[1],                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]                                 ;
; DRAM_Controller:DRAM_Controller1|state.s_write_2                ; Stuck at GND              ; DRAM_Controller:DRAM_Controller1|state.s_write_3,                                   ;
;                                                                 ; due to stuck port data_in ; DRAM_Controller:DRAM_Controller1|state.s_precharge,                                 ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9,                                 ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8,                                 ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7                                  ;
; UART_Controller:UART_Controller1|uart_rx_count[2]               ; Lost Fanouts              ; UART_Controller:UART_Controller1|uart_rx_count[0],                                  ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_count[1]                                   ;
; DRAM_Controller:DRAM_Controller1|state.s_read_2                 ; Stuck at GND              ; DRAM_Controller:DRAM_Controller1|state.s_read_3,                                    ;
;                                                                 ; due to stuck port data_in ; DRAM_Controller:DRAM_Controller1|state.s_read_4                                     ;
; DRAM_Controller:DRAM_Controller1|save_col[8]                    ; Stuck at GND              ; DRAM_Controller:DRAM_Controller1|iob_address[8]                                     ;
;                                                                 ; due to stuck port data_in ;                                                                                     ;
; DRAM_Controller:DRAM_Controller1|save_col[9]                    ; Stuck at GND              ; DRAM_Controller:DRAM_Controller1|iob_address[9]                                     ;
;                                                                 ; due to stuck port data_in ;                                                                                     ;
; DRAM_Controller:DRAM_Controller1|save_col[11]                   ; Stuck at GND              ; DRAM_Controller:DRAM_Controller1|iob_address[11]                                    ;
;                                                                 ; due to stuck port data_in ;                                                                                     ;
; DRAM_Controller:DRAM_Controller1|save_col[12]                   ; Stuck at GND              ; DRAM_Controller:DRAM_Controller1|iob_address[12]                                    ;
;                                                                 ; due to stuck port data_in ;                                                                                     ;
+-----------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 141   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; 1       ;
; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; 1       ;
; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; 1       ;
; UART_Controller:UART_Controller1|uart_tx_data           ; 2       ;
; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs   ; 3       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; 5       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; 6       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; 2       ;
; Total number of inverted registers = 13                 ;         ;
+---------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIOSystem_tb|UART_Controller:UART_Controller1|uart_rx_data_vec[3]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|carrier_buffer[3][5]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|carrier_buffer[2][5]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|carrier_buffer[1][2]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MIOSystem_tb|UART_Controller:UART_Controller1|tx_baud_counter[3]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIOSystem_tb|UART_Controller:UART_Controller1|rx_baud_counter[4]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIOSystem_tb|UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MIOSystem_tb|UART_Controller:UART_Controller1|uart_rx_count[1]          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer[36]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer[46]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer[54]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer[58]                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|iob_data[0]               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|iob_fmem_address[18]                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |MIOSystem_tb|UART_Controller:UART_Controller1|uart_tx_data_vec[3]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|iob_fmem_instruction[2]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|iob_fmem_instruction[5]               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|carrier_buffer[6][2]                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|carrier_buffer[5][7]                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|carrier_buffer[4][4]                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |MIOSystem_tb|UART_Controller:UART_Controller1|uart_tx_count[0]          ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|iob_uart_writedata[1]                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer[1]                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer[8]                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer[22]                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer[24]                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|carrier_buffer[0][5]                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|data_buffer_fill_ctr[30]              ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ;
; 13:1               ; 32 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |MIOSystem_tb|UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MIOSystem_tb|UART_Controller:UART_Controller1|uart_rx_data_sr[0]        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|iob_address               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|state                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|iob_command               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MIOSystem_tb|UART_Link:UART_Link1|fmem_write_enable_next_state          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MIOSystem_tb|UART_Link:UART_Link1|fmem_write_enable_next_state          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |MIOSystem_tb|UART_Controller:UART_Controller1|uart_tx_state             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1|Selector50        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |MIOSystem_tb|UART_Controller:UART_Controller1|uart_rx_state             ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |MIOSystem_tb|UART_Link:UART_Link1|fmem_wait_next_state                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |MIOSystem_tb|DRAM_Controller:DRAM_Controller1|state                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |MIOSystem_tb|FLASHMEM_Controller:FLASHMEM_Controller1|trans_state       ;
; 276:1              ; 8 bits    ; 1472 LEs      ; 16 LEs               ; 1456 LEs               ; No         ; |MIOSystem_tb|UART_Link:UART_Link1|state                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20833                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 65                    ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 24                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Controller:UART_Controller1 ;
+-----------------+----------+--------------------------------------------------+
; Parameter Name  ; Value    ; Type                                             ;
+-----------------+----------+--------------------------------------------------+
; baud            ; 128000   ; Signed Integer                                   ;
; clock_frequency ; 48000000 ; Signed Integer                                   ;
+-----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 141                         ;
;     ENA               ; 32                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 13                          ;
;     plain             ; 64                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 247                         ;
;     arith             ; 64                          ;
;         2 data inputs ; 64                          ;
;     normal            ; 183                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 85                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 20 12:48:52 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/flashmem_controller.vhd
    Info (12022): Found design unit 1: FLASHMEM_Controller-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd Line: 27
    Info (12023): Found entity 1: FLASHMEM_Controller File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/uart_link.vhd
    Info (12022): Found design unit 1: UART_Link-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 41
    Info (12023): Found entity 1: UART_Link File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/uart_controller.vhd
    Info (12022): Found design unit 1: UART_Controller-rtl File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd Line: 50
    Info (12023): Found entity 1: UART_Controller File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/dram_controller.vhd
    Info (12022): Found design unit 1: DRAM_Controller-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd Line: 40
    Info (12023): Found entity 1: DRAM_Controller File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file miosystem_tb.vhd
    Info (12022): Found design unit 1: MIOSystem_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 63
    Info (12023): Found entity 1: MIOSystem_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 7
Info (12021): Found 6 design units, including 3 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/l1_icache.vhd
    Info (12022): Found design unit 1: L1_ICache_Way-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 18
    Info (12022): Found design unit 2: L1_ICache_Set-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 61
    Info (12022): Found design unit 3: L1_ICache-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 113
    Info (12023): Found entity 1: L1_ICache_Way File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 5
    Info (12023): Found entity 2: L1_ICache_Set File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 46
    Info (12023): Found entity 3: L1_ICache File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/flags.vhd
    Info (12022): Found design unit 1: Flags-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd Line: 19
    Info (12023): Found entity 1: Flags File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage5_writeback.vhd
    Info (12022): Found design unit 1: Stage5_Writeback-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd Line: 15
    Info (12023): Found entity 1: Stage5_Writeback File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd Line: 5
Info (12021): Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage4_memory_access.vhd
    Info (12022): Found design unit 1: Data_Memory-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 23
    Info (12022): Found design unit 2: Stage4_Memory_Access-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 125
    Info (12023): Found entity 1: Data_Memory File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 11
    Info (12023): Found entity 2: Stage4_Memory_Access File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage3_execute.vhd
    Info (12022): Found design unit 1: Stage3_Execute-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd Line: 46
    Info (12023): Found entity 1: Stage3_Execute File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/alu.vhd
    Info (12022): Found design unit 1: ALU-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 21
    Info (12023): Found entity 1: ALU File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/registers.vhd
    Info (12022): Found design unit 1: RegFile-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd Line: 24
    Info (12023): Found entity 1: RegFile File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/top_synth.vhd
    Info (12022): Found design unit 1: top_synth-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 16
    Info (12023): Found entity 1: top_synth File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage2_decode.vhd
    Info (12022): Found design unit 1: Stage2_Decode-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 43
    Info (12023): Found entity 1: Stage2_Decode File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 8
Info (12021): Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage1_fetch.vhd
    Info (12022): Found design unit 1: Program_Counter-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 16
    Info (12022): Found design unit 2: Stage1_Fetch-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 56
    Info (12023): Found entity 1: Program_Counter File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 6
    Info (12023): Found entity 2: Stage1_Fetch File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/microcode.vhd
    Info (12022): Found design unit 1: Microcode-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 17
    Info (12023): Found entity 1: Microcode File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/fisc.vhd
    Info (12022): Found design unit 1: FISC-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 23
    Info (12023): Found entity 1: FISC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/defines.vhd
    Info (12022): Found design unit 1: FISC_DEFINES File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/defines.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dram_controller_tb.vhd
    Info (12022): Found design unit 1: dram_controller_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd Line: 56
    Info (12023): Found entity 1: dram_controller_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 53
    Info (12023): Found entity 1: pll File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file iobuf.vhd
    Info (12022): Found design unit 1: iobuf_iobuf_bidir_p1p-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 57
    Info (12022): Found design unit 2: iobuf-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 144
    Info (12023): Found entity 1: iobuf_iobuf_bidir_p1p File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 47
    Info (12023): Found entity 2: iobuf File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file uart_controller_tb.vhd
    Info (12022): Found design unit 1: UART_Controller_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd Line: 17
    Info (12023): Found entity 1: UART_Controller_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flashmem_controller_tb.vhdl
    Info (12022): Found design unit 1: FLASHMEM_Controller_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_tb.vhdl Line: 20
    Info (12023): Found entity 1: FLASHMEM_Controller_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_tb.vhdl Line: 5
Info (12127): Elaborating entity "miosystem_tb" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 142
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 136
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 136
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 136
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "24"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "65"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DRAM_Controller" for hierarchy "DRAM_Controller:DRAM_Controller1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 149
Info (12128): Elaborating entity "iobuf" for hierarchy "DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd Line: 157
Info (12128): Elaborating entity "iobuf_iobuf_bidir_p1p" for hierarchy "DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob|iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 162
Info (12128): Elaborating entity "FLASHMEM_Controller" for hierarchy "FLASHMEM_Controller:FLASHMEM_Controller1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 169
Info (12128): Elaborating entity "UART_Controller" for hierarchy "UART_Controller:UART_Controller1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 177
Info (12128): Elaborating entity "UART_Link" for hierarchy "UART_Link:UART_Link1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 195
Warning (10540): VHDL Signal Declaration warning at uart_link.vhd(42): used explicit default value for signal "iob_leds" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at uart_link.vhd(152): object "sdram_save_data" assigned a value but never read File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 152
Warning (10036): Verilog HDL or VHDL warning at uart_link.vhd(159): object "fmem_save_data" assigned a value but never read File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 159
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(219): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 219
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(354): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 354
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(361): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 361
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(369): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 369
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(374): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 374
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(379): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 379
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(458): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 458
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CS_N" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 12
    Warning (13410): Pin "SDRAM_A1" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 17
    Warning (13410): Pin "SDRAM_A2" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 18
    Warning (13410): Pin "SDRAM_A3" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 19
    Warning (13410): Pin "SDRAM_A4" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 20
    Warning (13410): Pin "SDRAM_A6" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 22
    Warning (13410): Pin "SDRAM_A7" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 23
    Warning (13410): Pin "SDRAM_A8" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 24
    Warning (13410): Pin "SDRAM_A9" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 25
    Warning (13410): Pin "SDRAM_A11" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 27
    Warning (13410): Pin "SDRAM_A12" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 28
    Warning (13410): Pin "SDRAM_BA0" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 29
    Warning (13410): Pin "SDRAM_BA1" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 30
    Warning (13410): Pin "FLASH_WP" is stuck at VCC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 53
    Warning (13410): Pin "DS_DP" is stuck at VCC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 56
    Warning (13410): Pin "DS_G" is stuck at VCC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 57
    Warning (13410): Pin "DS_C" is stuck at VCC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 58
    Warning (13410): Pin "DS_D" is stuck at VCC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 59
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TXD" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 50
Info (21057): Implemented 304 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 252 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 917 megabytes
    Info: Processing ended: Sun Nov 20 12:49:32 2016
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:11


