
Elder_Lifter_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f208  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fa8  0800f318  0800f318  00010318  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080102c0  080102c0  00012220  2**0
                  CONTENTS
  4 .ARM          00000008  080102c0  080102c0  000112c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080102c8  080102c8  00012220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080102c8  080102c8  000112c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080102cc  080102cc  000112cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  080102d0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001114  20000220  080104f0  00012220  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001334  080104f0  00012334  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00012220  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d07  00000000  00000000  00012249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004da0  00000000  00000000  00028f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001668  00000000  00000000  0002dcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000112e  00000000  00000000  0002f358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d16d  00000000  00000000  00030486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e7f5  00000000  00000000  0004d5f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000948da  00000000  00000000  0006bde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001006c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d9c  00000000  00000000  00100708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001074a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000220 	.word	0x20000220
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f300 	.word	0x0800f300

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000224 	.word	0x20000224
 800014c:	0800f300 	.word	0x0800f300

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_f2uiz>:
 800115c:	0042      	lsls	r2, r0, #1
 800115e:	d20e      	bcs.n	800117e <__aeabi_f2uiz+0x22>
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001164:	d30b      	bcc.n	800117e <__aeabi_f2uiz+0x22>
 8001166:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d409      	bmi.n	8001184 <__aeabi_f2uiz+0x28>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001178:	fa23 f002 	lsr.w	r0, r3, r2
 800117c:	4770      	bx	lr
 800117e:	f04f 0000 	mov.w	r0, #0
 8001182:	4770      	bx	lr
 8001184:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001188:	d101      	bne.n	800118e <__aeabi_f2uiz+0x32>
 800118a:	0242      	lsls	r2, r0, #9
 800118c:	d102      	bne.n	8001194 <__aeabi_f2uiz+0x38>
 800118e:	f04f 30ff 	mov.w	r0, #4294967295
 8001192:	4770      	bx	lr
 8001194:	f04f 0000 	mov.w	r0, #0
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop

0800119c <__aeabi_d2lz>:
 800119c:	b538      	push	{r3, r4, r5, lr}
 800119e:	2200      	movs	r2, #0
 80011a0:	2300      	movs	r3, #0
 80011a2:	4604      	mov	r4, r0
 80011a4:	460d      	mov	r5, r1
 80011a6:	f7ff fc09 	bl	80009bc <__aeabi_dcmplt>
 80011aa:	b928      	cbnz	r0, 80011b8 <__aeabi_d2lz+0x1c>
 80011ac:	4620      	mov	r0, r4
 80011ae:	4629      	mov	r1, r5
 80011b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011b4:	f000 b80a 	b.w	80011cc <__aeabi_d2ulz>
 80011b8:	4620      	mov	r0, r4
 80011ba:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80011be:	f000 f805 	bl	80011cc <__aeabi_d2ulz>
 80011c2:	4240      	negs	r0, r0
 80011c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011c8:	bd38      	pop	{r3, r4, r5, pc}
 80011ca:	bf00      	nop

080011cc <__aeabi_d2ulz>:
 80011cc:	b5d0      	push	{r4, r6, r7, lr}
 80011ce:	2200      	movs	r2, #0
 80011d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001200 <__aeabi_d2ulz+0x34>)
 80011d2:	4606      	mov	r6, r0
 80011d4:	460f      	mov	r7, r1
 80011d6:	f7ff f97f 	bl	80004d8 <__aeabi_dmul>
 80011da:	f7ff fc55 	bl	8000a88 <__aeabi_d2uiz>
 80011de:	4604      	mov	r4, r0
 80011e0:	f7ff f900 	bl	80003e4 <__aeabi_ui2d>
 80011e4:	2200      	movs	r2, #0
 80011e6:	4b07      	ldr	r3, [pc, #28]	@ (8001204 <__aeabi_d2ulz+0x38>)
 80011e8:	f7ff f976 	bl	80004d8 <__aeabi_dmul>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4630      	mov	r0, r6
 80011f2:	4639      	mov	r1, r7
 80011f4:	f7fe ffb8 	bl	8000168 <__aeabi_dsub>
 80011f8:	f7ff fc46 	bl	8000a88 <__aeabi_d2uiz>
 80011fc:	4621      	mov	r1, r4
 80011fe:	bdd0      	pop	{r4, r6, r7, pc}
 8001200:	3df00000 	.word	0x3df00000
 8001204:	41f00000 	.word	0x41f00000

08001208 <Actuator_Control_Init>:
void Actuator_Output_Limiter(Actuator* actuator, int8_t output);


// Code -----------------------------------------------------------
void Actuator_Control_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	Actuator_debug = 1;
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <Actuator_Control_Init+0x20>)
 800120e:	2201      	movs	r2, #1
 8001210:	701a      	strb	r2, [r3, #0]
	ActuatorSystem_Init();
 8001212:	f000 f969 	bl	80014e8 <ActuatorSystem_Init>
    current_state = SYSTEM_IDLE;
 8001216:	4b05      	ldr	r3, [pc, #20]	@ (800122c <Actuator_Control_Init+0x24>)
 8001218:	2200      	movs	r2, #0
 800121a:	701a      	strb	r2, [r3, #0]
    total_speed_factor = 1;
 800121c:	4b04      	ldr	r3, [pc, #16]	@ (8001230 <Actuator_Control_Init+0x28>)
 800121e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001222:	601a      	str	r2, [r3, #0]
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	2000023c 	.word	0x2000023c
 800122c:	200003b4 	.word	0x200003b4
 8001230:	200003b8 	.word	0x200003b8

08001234 <Actuator_Set_Debug>:

void Actuator_Set_Debug(uint8_t enable)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
	if(enable !=0)
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <Actuator_Set_Debug+0x18>
		Actuator_debug = 1;
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <Actuator_Set_Debug+0x28>)
 8001246:	2201      	movs	r2, #1
 8001248:	701a      	strb	r2, [r3, #0]
	else
		Actuator_debug = 0;
}
 800124a:	e002      	b.n	8001252 <Actuator_Set_Debug+0x1e>
		Actuator_debug = 0;
 800124c:	4b03      	ldr	r3, [pc, #12]	@ (800125c <Actuator_Set_Debug+0x28>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
}
 8001252:	bf00      	nop
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	2000023c 	.word	0x2000023c

08001260 <Actuator_Set_Total_Speed>:

void Actuator_Set_Total_Speed(float speed)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	if(speed>1)
 8001268:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff ff45 	bl	80010fc <__aeabi_fcmpgt>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <Actuator_Set_Total_Speed+0x1e>
		speed = 1;	//Maximum 1
 8001278:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800127c:	607b      	str	r3, [r7, #4]
	if(speed < 0)
 800127e:	f04f 0100 	mov.w	r1, #0
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff ff1c 	bl	80010c0 <__aeabi_fcmplt>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <Actuator_Set_Total_Speed+0x32>
		speed = 0.1;	//Minimum 0.1
 800128e:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <Actuator_Set_Total_Speed+0x40>)
 8001290:	607b      	str	r3, [r7, #4]
	total_speed_factor = speed;
 8001292:	4a04      	ldr	r2, [pc, #16]	@ (80012a4 <Actuator_Set_Total_Speed+0x44>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6013      	str	r3, [r2, #0]
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	3dcccccd 	.word	0x3dcccccd
 80012a4:	200003b8 	.word	0x200003b8

080012a8 <Actuator_Set_Soft_Start>:

void Actuator_Set_Soft_Start(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
    vertical_actuator.soft_start_counter = 10;	//20;
 80012ac:	4b03      	ldr	r3, [pc, #12]	@ (80012bc <Actuator_Set_Soft_Start+0x14>)
 80012ae:	220a      	movs	r2, #10
 80012b0:	805a      	strh	r2, [r3, #2]
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	20000240 	.word	0x20000240

080012c0 <Actuator_Control_Handler>:
 * @brief  use pid control actuator to target position
 * 			should call this function in every main loop
 *
 *******************************************************************/
void Actuator_Control_Handler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0

    ActuatorSystem_Update();
 80012c4:	f000 fe26 	bl	8001f14 <ActuatorSystem_Update>
}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}

080012cc <Actuator_Get_State>:

uint8_t Actuator_Get_State(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
	return current_state;
 80012d0:	4b02      	ldr	r3, [pc, #8]	@ (80012dc <Actuator_Get_State+0x10>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	200003b4 	.word	0x200003b4

080012e0 <Actuator_Reach_Look_Ahead_Distance>:
	tilt_actuator.look_ahead_distance = t_ahead;
	return 0;
}

uint8_t Actuator_Reach_Look_Ahead_Distance(void)
{
 80012e0:	b598      	push	{r3, r4, r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	if((fabsf(vertical_actuator.position_error)<vertical_actuator.look_ahead_distance) && (fabsf(horizontal_actuator.position_error)<horizontal_actuator.look_ahead_distance) && (fabsf(tilt_actuator.position_error)<tilt_actuator.look_ahead_distance))
 80012e4:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <Actuator_Reach_Look_Ahead_Distance+0x7c>)
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 80012ec:	4b1b      	ldr	r3, [pc, #108]	@ (800135c <Actuator_Reach_Look_Ahead_Distance+0x7c>)
 80012ee:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fcf2 	bl	8000cdc <__aeabi_i2f>
 80012f8:	4603      	mov	r3, r0
 80012fa:	4619      	mov	r1, r3
 80012fc:	4620      	mov	r0, r4
 80012fe:	f7ff fedf 	bl	80010c0 <__aeabi_fcmplt>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d025      	beq.n	8001354 <Actuator_Reach_Look_Ahead_Distance+0x74>
 8001308:	4b15      	ldr	r3, [pc, #84]	@ (8001360 <Actuator_Reach_Look_Ahead_Distance+0x80>)
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8001310:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <Actuator_Reach_Look_Ahead_Distance+0x80>)
 8001312:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff fce0 	bl	8000cdc <__aeabi_i2f>
 800131c:	4603      	mov	r3, r0
 800131e:	4619      	mov	r1, r3
 8001320:	4620      	mov	r0, r4
 8001322:	f7ff fecd 	bl	80010c0 <__aeabi_fcmplt>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d013      	beq.n	8001354 <Actuator_Reach_Look_Ahead_Distance+0x74>
 800132c:	4b0d      	ldr	r3, [pc, #52]	@ (8001364 <Actuator_Reach_Look_Ahead_Distance+0x84>)
 800132e:	695b      	ldr	r3, [r3, #20]
 8001330:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8001334:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <Actuator_Reach_Look_Ahead_Distance+0x84>)
 8001336:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff fcce 	bl	8000cdc <__aeabi_i2f>
 8001340:	4603      	mov	r3, r0
 8001342:	4619      	mov	r1, r3
 8001344:	4620      	mov	r0, r4
 8001346:	f7ff febb 	bl	80010c0 <__aeabi_fcmplt>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <Actuator_Reach_Look_Ahead_Distance+0x74>
		return 1;
 8001350:	2301      	movs	r3, #1
 8001352:	e000      	b.n	8001356 <Actuator_Reach_Look_Ahead_Distance+0x76>
	else
		return 0;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	bd98      	pop	{r3, r4, r7, pc}
 800135a:	bf00      	nop
 800135c:	20000240 	.word	0x20000240
 8001360:	200002bc 	.word	0x200002bc
 8001364:	20000338 	.word	0x20000338

08001368 <PositionPID>:

// PID - 
static float PositionPID(PID_Controller* pid, float error, float dt) {
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b089      	sub	sp, #36	@ 0x24
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
    const float MAX_INTEGRAL = 1000.0f;
 8001374:	4b3e      	ldr	r3, [pc, #248]	@ (8001470 <PositionPID+0x108>)
 8001376:	61fb      	str	r3, [r7, #28]
    const float DEAD_ZONE = 0.1f;
 8001378:	4b3e      	ldr	r3, [pc, #248]	@ (8001474 <PositionPID+0x10c>)
 800137a:	61bb      	str	r3, [r7, #24]

    // 
    if (fabsf(error) < DEAD_ZONE) {
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001382:	4619      	mov	r1, r3
 8001384:	69b8      	ldr	r0, [r7, #24]
 8001386:	f7ff feb9 	bl	80010fc <__aeabi_fcmpgt>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d006      	beq.n	800139e <PositionPID+0x36>
        error = 0;
 8001390:	f04f 0300 	mov.w	r3, #0
 8001394:	60bb      	str	r3, [r7, #8]
        pid->integral = 0;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	f04f 0200 	mov.w	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
    }

    // 
    if (fabsf(pid->integral) < MAX_INTEGRAL) {
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80013a6:	4619      	mov	r1, r3
 80013a8:	69f8      	ldr	r0, [r7, #28]
 80013aa:	f7ff fea7 	bl	80010fc <__aeabi_fcmpgt>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d00e      	beq.n	80013d2 <PositionPID+0x6a>
        pid->integral += error * dt;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	68dc      	ldr	r4, [r3, #12]
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	68b8      	ldr	r0, [r7, #8]
 80013bc:	f7ff fce2 	bl	8000d84 <__aeabi_fmul>
 80013c0:	4603      	mov	r3, r0
 80013c2:	4619      	mov	r1, r3
 80013c4:	4620      	mov	r0, r4
 80013c6:	f7ff fbd5 	bl	8000b74 <__addsf3>
 80013ca:	4603      	mov	r3, r0
 80013cc:	461a      	mov	r2, r3
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	60da      	str	r2, [r3, #12]
    }

    // 
    float derivative = (error - pid->prev_error) / dt;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	4619      	mov	r1, r3
 80013d8:	68b8      	ldr	r0, [r7, #8]
 80013da:	f7ff fbc9 	bl	8000b70 <__aeabi_fsub>
 80013de:	4603      	mov	r3, r0
 80013e0:	6879      	ldr	r1, [r7, #4]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fd82 	bl	8000eec <__aeabi_fdiv>
 80013e8:	4603      	mov	r3, r0
 80013ea:	617b      	str	r3, [r7, #20]
    static float filtered_derivative = 0;
    filtered_derivative = 0.1f * derivative + 0.9f * filtered_derivative;
 80013ec:	4921      	ldr	r1, [pc, #132]	@ (8001474 <PositionPID+0x10c>)
 80013ee:	6978      	ldr	r0, [r7, #20]
 80013f0:	f7ff fcc8 	bl	8000d84 <__aeabi_fmul>
 80013f4:	4603      	mov	r3, r0
 80013f6:	461c      	mov	r4, r3
 80013f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001478 <PositionPID+0x110>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	491f      	ldr	r1, [pc, #124]	@ (800147c <PositionPID+0x114>)
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fcc0 	bl	8000d84 <__aeabi_fmul>
 8001404:	4603      	mov	r3, r0
 8001406:	4619      	mov	r1, r3
 8001408:	4620      	mov	r0, r4
 800140a:	f7ff fbb3 	bl	8000b74 <__addsf3>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <PositionPID+0x110>)
 8001414:	601a      	str	r2, [r3, #0]

    pid->prev_error = error;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	68ba      	ldr	r2, [r7, #8]
 800141a:	615a      	str	r2, [r3, #20]

    return pid->kp * error +
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fcae 	bl	8000d84 <__aeabi_fmul>
 8001428:	4603      	mov	r3, r0
 800142a:	461c      	mov	r4, r3
           pid->ki * pid->integral +
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	685a      	ldr	r2, [r3, #4]
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4619      	mov	r1, r3
 8001436:	4610      	mov	r0, r2
 8001438:	f7ff fca4 	bl	8000d84 <__aeabi_fmul>
 800143c:	4603      	mov	r3, r0
    return pid->kp * error +
 800143e:	4619      	mov	r1, r3
 8001440:	4620      	mov	r0, r4
 8001442:	f7ff fb97 	bl	8000b74 <__addsf3>
 8001446:	4603      	mov	r3, r0
 8001448:	461c      	mov	r4, r3
           pid->kd * filtered_derivative;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <PositionPID+0x110>)
 8001450:	6812      	ldr	r2, [r2, #0]
 8001452:	4611      	mov	r1, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fc95 	bl	8000d84 <__aeabi_fmul>
 800145a:	4603      	mov	r3, r0
           pid->ki * pid->integral +
 800145c:	4619      	mov	r1, r3
 800145e:	4620      	mov	r0, r4
 8001460:	f7ff fb88 	bl	8000b74 <__addsf3>
 8001464:	4603      	mov	r3, r0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3724      	adds	r7, #36	@ 0x24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd90      	pop	{r4, r7, pc}
 800146e:	bf00      	nop
 8001470:	447a0000 	.word	0x447a0000
 8001474:	3dcccccd 	.word	0x3dcccccd
 8001478:	200003bc 	.word	0x200003bc
 800147c:	3f666666 	.word	0x3f666666

08001480 <ReadPositionSensor>:

    return pid->last_output;
}

// 
static float ReadPositionSensor(Actuator* actuator) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    // 
    return (float)Encoder_Read(actuator->id);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	4618      	mov	r0, r3
 800148e:	f001 f981 	bl	8002794 <Encoder_Read>
 8001492:	4603      	mov	r3, r0
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fc1d 	bl	8000cd4 <__aeabi_ui2f>
 800149a:	4603      	mov	r3, r0
}
 800149c:	4618      	mov	r0, r3
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <SetActuatorSpeed>:

// 
static void SetActuatorSpeed(Actuator* actuator, float speed) {
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
//        speed = actuator->current_speed +
//                (speed_change > 0 ? max_speed_change : -max_speed_change);
//    }

    // 
    speed = fminf(fmaxf(speed, -100), 100);	//maximum 100% duty cycle
 80014ae:	490c      	ldr	r1, [pc, #48]	@ (80014e0 <SetActuatorSpeed+0x3c>)
 80014b0:	6838      	ldr	r0, [r7, #0]
 80014b2:	f00d fee1 	bl	800f278 <fmaxf>
 80014b6:	4603      	mov	r3, r0
 80014b8:	490a      	ldr	r1, [pc, #40]	@ (80014e4 <SetActuatorSpeed+0x40>)
 80014ba:	4618      	mov	r0, r3
 80014bc:	f00d fef1 	bl	800f2a2 <fminf>
 80014c0:	6038      	str	r0, [r7, #0]
//        float slow_down_factor = position_error / SLOW_DOWN_THRESHOLD;
//        speed *= slow_down_factor;
//    }

    // 
    Motor_Set_Output(actuator->id, speed);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	781c      	ldrb	r4, [r3, #0]
 80014c6:	6838      	ldr	r0, [r7, #0]
 80014c8:	f7ff fe22 	bl	8001110 <__aeabi_f2iz>
 80014cc:	4603      	mov	r3, r0
 80014ce:	b25b      	sxtb	r3, r3
 80014d0:	4619      	mov	r1, r3
 80014d2:	4620      	mov	r0, r4
 80014d4:	f003 f99e 	bl	8004814 <Motor_Set_Output>
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd90      	pop	{r4, r7, pc}
 80014e0:	c2c80000 	.word	0xc2c80000
 80014e4:	42c80000 	.word	0x42c80000

080014e8 <ActuatorSystem_Init>:

// 
void ActuatorSystem_Init(void) {
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
    // 
	vertical_actuator.id = VER_MOTOR;
 80014ec:	4b48      	ldr	r3, [pc, #288]	@ (8001610 <ActuatorSystem_Init+0x128>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	701a      	strb	r2, [r3, #0]
	vertical_actuator.max_acceleration = 5;	//10;	//output delta
 80014f2:	4b47      	ldr	r3, [pc, #284]	@ (8001610 <ActuatorSystem_Init+0x128>)
 80014f4:	4a47      	ldr	r2, [pc, #284]	@ (8001614 <ActuatorSystem_Init+0x12c>)
 80014f6:	621a      	str	r2, [r3, #32]
    vertical_actuator.max_speed = 3150; //100%,   //1439;	//50%
 80014f8:	4b45      	ldr	r3, [pc, #276]	@ (8001610 <ActuatorSystem_Init+0x128>)
 80014fa:	4a47      	ldr	r2, [pc, #284]	@ (8001618 <ActuatorSystem_Init+0x130>)
 80014fc:	625a      	str	r2, [r3, #36]	@ 0x24
    vertical_actuator.min_speed = -3150;
 80014fe:	4b44      	ldr	r3, [pc, #272]	@ (8001610 <ActuatorSystem_Init+0x128>)
 8001500:	4a46      	ldr	r2, [pc, #280]	@ (800161c <ActuatorSystem_Init+0x134>)
 8001502:	629a      	str	r2, [r3, #40]	@ 0x28
    vertical_actuator.max_position = 16223;
 8001504:	4b42      	ldr	r3, [pc, #264]	@ (8001610 <ActuatorSystem_Init+0x128>)
 8001506:	4a46      	ldr	r2, [pc, #280]	@ (8001620 <ActuatorSystem_Init+0x138>)
 8001508:	62da      	str	r2, [r3, #44]	@ 0x2c
    vertical_actuator.min_position = 0;
 800150a:	4b41      	ldr	r3, [pc, #260]	@ (8001610 <ActuatorSystem_Init+0x128>)
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	631a      	str	r2, [r3, #48]	@ 0x30
    vertical_actuator.position_pid.kp = 0.2;
 8001512:	4b3f      	ldr	r3, [pc, #252]	@ (8001610 <ActuatorSystem_Init+0x128>)
 8001514:	4a43      	ldr	r2, [pc, #268]	@ (8001624 <ActuatorSystem_Init+0x13c>)
 8001516:	651a      	str	r2, [r3, #80]	@ 0x50
    vertical_actuator.position_pid.ki = 0.0;
 8001518:	4b3d      	ldr	r3, [pc, #244]	@ (8001610 <ActuatorSystem_Init+0x128>)
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	655a      	str	r2, [r3, #84]	@ 0x54
    vertical_actuator.position_pid.kd = 0.01;
 8001520:	4b3b      	ldr	r3, [pc, #236]	@ (8001610 <ActuatorSystem_Init+0x128>)
 8001522:	4a41      	ldr	r2, [pc, #260]	@ (8001628 <ActuatorSystem_Init+0x140>)
 8001524:	659a      	str	r2, [r3, #88]	@ 0x58
    vertical_actuator.speed_pid.kp = 0.2;
 8001526:	4b3a      	ldr	r3, [pc, #232]	@ (8001610 <ActuatorSystem_Init+0x128>)
 8001528:	4a3e      	ldr	r2, [pc, #248]	@ (8001624 <ActuatorSystem_Init+0x13c>)
 800152a:	635a      	str	r2, [r3, #52]	@ 0x34
    vertical_actuator.speed_pid.ki = 0.0;
 800152c:	4b38      	ldr	r3, [pc, #224]	@ (8001610 <ActuatorSystem_Init+0x128>)
 800152e:	f04f 0200 	mov.w	r2, #0
 8001532:	639a      	str	r2, [r3, #56]	@ 0x38
    vertical_actuator.speed_pid.kd = 0.01;
 8001534:	4b36      	ldr	r3, [pc, #216]	@ (8001610 <ActuatorSystem_Init+0x128>)
 8001536:	4a3c      	ldr	r2, [pc, #240]	@ (8001628 <ActuatorSystem_Init+0x140>)
 8001538:	63da      	str	r2, [r3, #60]	@ 0x3c
    vertical_actuator.soft_start_counter = 0;
 800153a:	4b35      	ldr	r3, [pc, #212]	@ (8001610 <ActuatorSystem_Init+0x128>)
 800153c:	2200      	movs	r2, #0
 800153e:	805a      	strh	r2, [r3, #2]
    vertical_actuator.look_ahead_distance = 400;
 8001540:	4b33      	ldr	r3, [pc, #204]	@ (8001610 <ActuatorSystem_Init+0x128>)
 8001542:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001546:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78


    // 
    horizontal_actuator.id = HOR_MOTOR;
 800154a:	4b38      	ldr	r3, [pc, #224]	@ (800162c <ActuatorSystem_Init+0x144>)
 800154c:	2202      	movs	r2, #2
 800154e:	701a      	strb	r2, [r3, #0]
    horizontal_actuator.max_acceleration = 80;	//output delta
 8001550:	4b36      	ldr	r3, [pc, #216]	@ (800162c <ActuatorSystem_Init+0x144>)
 8001552:	4a37      	ldr	r2, [pc, #220]	@ (8001630 <ActuatorSystem_Init+0x148>)
 8001554:	621a      	str	r2, [r3, #32]
    horizontal_actuator.max_speed = 1700;	//100%		//733;	//50%
 8001556:	4b35      	ldr	r3, [pc, #212]	@ (800162c <ActuatorSystem_Init+0x144>)
 8001558:	4a36      	ldr	r2, [pc, #216]	@ (8001634 <ActuatorSystem_Init+0x14c>)
 800155a:	625a      	str	r2, [r3, #36]	@ 0x24
    horizontal_actuator.min_speed = -1700;
 800155c:	4b33      	ldr	r3, [pc, #204]	@ (800162c <ActuatorSystem_Init+0x144>)
 800155e:	4a36      	ldr	r2, [pc, #216]	@ (8001638 <ActuatorSystem_Init+0x150>)
 8001560:	629a      	str	r2, [r3, #40]	@ 0x28
    horizontal_actuator.max_position = 6077;
 8001562:	4b32      	ldr	r3, [pc, #200]	@ (800162c <ActuatorSystem_Init+0x144>)
 8001564:	4a35      	ldr	r2, [pc, #212]	@ (800163c <ActuatorSystem_Init+0x154>)
 8001566:	62da      	str	r2, [r3, #44]	@ 0x2c
    horizontal_actuator.min_position = 0;
 8001568:	4b30      	ldr	r3, [pc, #192]	@ (800162c <ActuatorSystem_Init+0x144>)
 800156a:	f04f 0200 	mov.w	r2, #0
 800156e:	631a      	str	r2, [r3, #48]	@ 0x30
    horizontal_actuator.position_pid.kp = 1.0;
 8001570:	4b2e      	ldr	r3, [pc, #184]	@ (800162c <ActuatorSystem_Init+0x144>)
 8001572:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001576:	651a      	str	r2, [r3, #80]	@ 0x50
    horizontal_actuator.position_pid.ki = 0.0;
 8001578:	4b2c      	ldr	r3, [pc, #176]	@ (800162c <ActuatorSystem_Init+0x144>)
 800157a:	f04f 0200 	mov.w	r2, #0
 800157e:	655a      	str	r2, [r3, #84]	@ 0x54
    horizontal_actuator.position_pid.kd = 0.01;
 8001580:	4b2a      	ldr	r3, [pc, #168]	@ (800162c <ActuatorSystem_Init+0x144>)
 8001582:	4a29      	ldr	r2, [pc, #164]	@ (8001628 <ActuatorSystem_Init+0x140>)
 8001584:	659a      	str	r2, [r3, #88]	@ 0x58
    horizontal_actuator.speed_pid.kp = 1.5;	//1.0;
 8001586:	4b29      	ldr	r3, [pc, #164]	@ (800162c <ActuatorSystem_Init+0x144>)
 8001588:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 800158c:	635a      	str	r2, [r3, #52]	@ 0x34
    horizontal_actuator.speed_pid.ki = 0.0;
 800158e:	4b27      	ldr	r3, [pc, #156]	@ (800162c <ActuatorSystem_Init+0x144>)
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	639a      	str	r2, [r3, #56]	@ 0x38
    horizontal_actuator.speed_pid.kd = 0.01;
 8001596:	4b25      	ldr	r3, [pc, #148]	@ (800162c <ActuatorSystem_Init+0x144>)
 8001598:	4a23      	ldr	r2, [pc, #140]	@ (8001628 <ActuatorSystem_Init+0x140>)
 800159a:	63da      	str	r2, [r3, #60]	@ 0x3c
    horizontal_actuator.soft_start_counter = 0;
 800159c:	4b23      	ldr	r3, [pc, #140]	@ (800162c <ActuatorSystem_Init+0x144>)
 800159e:	2200      	movs	r2, #0
 80015a0:	805a      	strh	r2, [r3, #2]
    horizontal_actuator.look_ahead_distance = 100;
 80015a2:	4b22      	ldr	r3, [pc, #136]	@ (800162c <ActuatorSystem_Init+0x144>)
 80015a4:	2264      	movs	r2, #100	@ 0x64
 80015a6:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78

    // 
    tilt_actuator.id = TILT_MOTOR;
 80015aa:	4b25      	ldr	r3, [pc, #148]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015ac:	2203      	movs	r2, #3
 80015ae:	701a      	strb	r2, [r3, #0]
    tilt_actuator.max_acceleration = 40;	//output delta
 80015b0:	4b23      	ldr	r3, [pc, #140]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015b2:	4a24      	ldr	r2, [pc, #144]	@ (8001644 <ActuatorSystem_Init+0x15c>)
 80015b4:	621a      	str	r2, [r3, #32]
    tilt_actuator.max_speed = 130;	//100%	//60;	//50%
 80015b6:	4b22      	ldr	r3, [pc, #136]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015b8:	4a23      	ldr	r2, [pc, #140]	@ (8001648 <ActuatorSystem_Init+0x160>)
 80015ba:	625a      	str	r2, [r3, #36]	@ 0x24
    tilt_actuator.min_speed = -130;
 80015bc:	4b20      	ldr	r3, [pc, #128]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015be:	4a23      	ldr	r2, [pc, #140]	@ (800164c <ActuatorSystem_Init+0x164>)
 80015c0:	629a      	str	r2, [r3, #40]	@ 0x28
    tilt_actuator.max_position = 513;
 80015c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015c4:	4a22      	ldr	r2, [pc, #136]	@ (8001650 <ActuatorSystem_Init+0x168>)
 80015c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    tilt_actuator.min_position = 75;	//0;
 80015c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015ca:	4a22      	ldr	r2, [pc, #136]	@ (8001654 <ActuatorSystem_Init+0x16c>)
 80015cc:	631a      	str	r2, [r3, #48]	@ 0x30
    tilt_actuator.position_pid.kp = 1.0;
 80015ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015d0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80015d4:	651a      	str	r2, [r3, #80]	@ 0x50
    tilt_actuator.position_pid.ki = 0.0;
 80015d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	655a      	str	r2, [r3, #84]	@ 0x54
    tilt_actuator.position_pid.kd = 0.01;
 80015de:	4b18      	ldr	r3, [pc, #96]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015e0:	4a11      	ldr	r2, [pc, #68]	@ (8001628 <ActuatorSystem_Init+0x140>)
 80015e2:	659a      	str	r2, [r3, #88]	@ 0x58
    tilt_actuator.speed_pid.kp = 1.0;
 80015e4:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015e6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80015ea:	635a      	str	r2, [r3, #52]	@ 0x34
    tilt_actuator.speed_pid.ki = 0.0;
 80015ec:	4b14      	ldr	r3, [pc, #80]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015ee:	f04f 0200 	mov.w	r2, #0
 80015f2:	639a      	str	r2, [r3, #56]	@ 0x38
    tilt_actuator.speed_pid.kd = 0.01;
 80015f4:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015f6:	4a0c      	ldr	r2, [pc, #48]	@ (8001628 <ActuatorSystem_Init+0x140>)
 80015f8:	63da      	str	r2, [r3, #60]	@ 0x3c
    tilt_actuator.soft_start_counter = 0;
 80015fa:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <ActuatorSystem_Init+0x158>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	805a      	strh	r2, [r3, #2]
    tilt_actuator.look_ahead_distance = 50;
 8001600:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <ActuatorSystem_Init+0x158>)
 8001602:	2232      	movs	r2, #50	@ 0x32
 8001604:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78

    // 
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	20000240 	.word	0x20000240
 8001614:	40a00000 	.word	0x40a00000
 8001618:	4544e000 	.word	0x4544e000
 800161c:	c544e000 	.word	0xc544e000
 8001620:	467d7c00 	.word	0x467d7c00
 8001624:	3e4ccccd 	.word	0x3e4ccccd
 8001628:	3c23d70a 	.word	0x3c23d70a
 800162c:	200002bc 	.word	0x200002bc
 8001630:	42a00000 	.word	0x42a00000
 8001634:	44d48000 	.word	0x44d48000
 8001638:	c4d48000 	.word	0xc4d48000
 800163c:	45bde800 	.word	0x45bde800
 8001640:	20000338 	.word	0x20000338
 8001644:	42200000 	.word	0x42200000
 8001648:	43020000 	.word	0x43020000
 800164c:	c3020000 	.word	0xc3020000
 8001650:	44004000 	.word	0x44004000
 8001654:	42960000 	.word	0x42960000

08001658 <ActuatorSystem_Stop>:

void ActuatorSystem_Stop(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
    SetActuatorSpeed(&vertical_actuator, 0);
 800165c:	f04f 0100 	mov.w	r1, #0
 8001660:	4814      	ldr	r0, [pc, #80]	@ (80016b4 <ActuatorSystem_Stop+0x5c>)
 8001662:	f7ff ff1f 	bl	80014a4 <SetActuatorSpeed>
    SetActuatorSpeed(&horizontal_actuator, 0);
 8001666:	f04f 0100 	mov.w	r1, #0
 800166a:	4813      	ldr	r0, [pc, #76]	@ (80016b8 <ActuatorSystem_Stop+0x60>)
 800166c:	f7ff ff1a 	bl	80014a4 <SetActuatorSpeed>
    SetActuatorSpeed(&tilt_actuator, 0);
 8001670:	f04f 0100 	mov.w	r1, #0
 8001674:	4811      	ldr	r0, [pc, #68]	@ (80016bc <ActuatorSystem_Stop+0x64>)
 8001676:	f7ff ff15 	bl	80014a4 <SetActuatorSpeed>
    current_state = SYSTEM_IDLE;
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <ActuatorSystem_Stop+0x68>)
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
    if((Lifter_Error_Debug!=0) || (Actuator_debug!=0))
 8001680:	4b10      	ldr	r3, [pc, #64]	@ (80016c4 <ActuatorSystem_Stop+0x6c>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d103      	bne.n	8001690 <ActuatorSystem_Stop+0x38>
 8001688:	4b0f      	ldr	r3, [pc, #60]	@ (80016c8 <ActuatorSystem_Stop+0x70>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d002      	beq.n	8001696 <ActuatorSystem_Stop+0x3e>
    	printf("stop target \n");
 8001690:	480e      	ldr	r0, [pc, #56]	@ (80016cc <ActuatorSystem_Stop+0x74>)
 8001692:	f00b fa03 	bl	800ca9c <puts>
	if((GPIO_Get_Sensor() & ESTOP_KEY)==0)
 8001696:	f001 fa01 	bl	8002a9c <GPIO_Get_Sensor>
 800169a:	4603      	mov	r3, r0
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d104      	bne.n	80016ae <ActuatorSystem_Stop+0x56>
		LED_RS485_Color(LED_GREEN_COLOR,10);
 80016a4:	210a      	movs	r1, #10
 80016a6:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 80016aa:	f001 fb95 	bl	8002dd8 <LED_RS485_Color>
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000240 	.word	0x20000240
 80016b8:	200002bc 	.word	0x200002bc
 80016bc:	20000338 	.word	0x20000338
 80016c0:	200003b4 	.word	0x200003b4
 80016c4:	2000060d 	.word	0x2000060d
 80016c8:	2000023c 	.word	0x2000023c
 80016cc:	0800f318 	.word	0x0800f318

080016d0 <ActuatorSystem_SetTarget>:

void ActuatorSystem_SetTarget(uint16_t vertical, uint16_t horizontal, uint16_t tilt)
{
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af02      	add	r7, sp, #8
 80016d6:	4603      	mov	r3, r0
 80016d8:	80fb      	strh	r3, [r7, #6]
 80016da:	460b      	mov	r3, r1
 80016dc:	80bb      	strh	r3, [r7, #4]
 80016de:	4613      	mov	r3, r2
 80016e0:	807b      	strh	r3, [r7, #2]
    vertical_actuator.target_position = (float)vertical;
 80016e2:	88fb      	ldrh	r3, [r7, #6]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff faf5 	bl	8000cd4 <__aeabi_ui2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	4a23      	ldr	r2, [pc, #140]	@ (800177c <ActuatorSystem_SetTarget+0xac>)
 80016ee:	6113      	str	r3, [r2, #16]
    horizontal_actuator.target_position = (float)horizontal;
 80016f0:	88bb      	ldrh	r3, [r7, #4]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff faee 	bl	8000cd4 <__aeabi_ui2f>
 80016f8:	4603      	mov	r3, r0
 80016fa:	4a21      	ldr	r2, [pc, #132]	@ (8001780 <ActuatorSystem_SetTarget+0xb0>)
 80016fc:	6113      	str	r3, [r2, #16]
    tilt_actuator.target_position = (float)tilt;
 80016fe:	887b      	ldrh	r3, [r7, #2]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fae7 	bl	8000cd4 <__aeabi_ui2f>
 8001706:	4603      	mov	r3, r0
 8001708:	4a1e      	ldr	r2, [pc, #120]	@ (8001784 <ActuatorSystem_SetTarget+0xb4>)
 800170a:	6113      	str	r3, [r2, #16]

    InitActuator(&vertical_actuator);
 800170c:	481b      	ldr	r0, [pc, #108]	@ (800177c <ActuatorSystem_SetTarget+0xac>)
 800170e:	f000 f9b9 	bl	8001a84 <InitActuator>
    InitActuator(&horizontal_actuator);
 8001712:	481b      	ldr	r0, [pc, #108]	@ (8001780 <ActuatorSystem_SetTarget+0xb0>)
 8001714:	f000 f9b6 	bl	8001a84 <InitActuator>
    InitActuator(&tilt_actuator);
 8001718:	481a      	ldr	r0, [pc, #104]	@ (8001784 <ActuatorSystem_SetTarget+0xb4>)
 800171a:	f000 f9b3 	bl	8001a84 <InitActuator>

    current_state = SYSTEM_MOVING;
 800171e:	4b1a      	ldr	r3, [pc, #104]	@ (8001788 <ActuatorSystem_SetTarget+0xb8>)
 8001720:	2201      	movs	r2, #1
 8001722:	701a      	strb	r2, [r3, #0]
    vertical_actuator.state = SYSTEM_MOVING;
 8001724:	4b15      	ldr	r3, [pc, #84]	@ (800177c <ActuatorSystem_SetTarget+0xac>)
 8001726:	2201      	movs	r2, #1
 8001728:	705a      	strb	r2, [r3, #1]
    horizontal_actuator.state = SYSTEM_MOVING;
 800172a:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <ActuatorSystem_SetTarget+0xb0>)
 800172c:	2201      	movs	r2, #1
 800172e:	705a      	strb	r2, [r3, #1]
    tilt_actuator.state = SYSTEM_MOVING;
 8001730:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <ActuatorSystem_SetTarget+0xb4>)
 8001732:	2201      	movs	r2, #1
 8001734:	705a      	strb	r2, [r3, #1]
    if((Lifter_Error_Debug!=0) || (Actuator_debug!=0))
 8001736:	4b15      	ldr	r3, [pc, #84]	@ (800178c <ActuatorSystem_SetTarget+0xbc>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d103      	bne.n	8001746 <ActuatorSystem_SetTarget+0x76>
 800173e:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <ActuatorSystem_SetTarget+0xc0>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d011      	beq.n	800176a <ActuatorSystem_SetTarget+0x9a>
    {
    	printf("set target ver:%d, hor:%d, tilt:%d, speed:%.1f\n", vertical, horizontal, tilt, total_speed_factor);
 8001746:	88fc      	ldrh	r4, [r7, #6]
 8001748:	88bd      	ldrh	r5, [r7, #4]
 800174a:	887e      	ldrh	r6, [r7, #2]
 800174c:	4b11      	ldr	r3, [pc, #68]	@ (8001794 <ActuatorSystem_SetTarget+0xc4>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fe69 	bl	8000428 <__aeabi_f2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	e9cd 2300 	strd	r2, r3, [sp]
 800175e:	4633      	mov	r3, r6
 8001760:	462a      	mov	r2, r5
 8001762:	4621      	mov	r1, r4
 8001764:	480c      	ldr	r0, [pc, #48]	@ (8001798 <ActuatorSystem_SetTarget+0xc8>)
 8001766:	f00b f931 	bl	800c9cc <iprintf>
    }
	LED_RS485_Color(LED_YELLOW_COLOR,10);
 800176a:	210a      	movs	r1, #10
 800176c:	480b      	ldr	r0, [pc, #44]	@ (800179c <ActuatorSystem_SetTarget+0xcc>)
 800176e:	f001 fb33 	bl	8002dd8 <LED_RS485_Color>
}
 8001772:	bf00      	nop
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800177a:	bf00      	nop
 800177c:	20000240 	.word	0x20000240
 8001780:	200002bc 	.word	0x200002bc
 8001784:	20000338 	.word	0x20000338
 8001788:	200003b4 	.word	0x200003b4
 800178c:	2000060d 	.word	0x2000060d
 8001790:	2000023c 	.word	0x2000023c
 8001794:	200003b8 	.word	0x200003b8
 8001798:	0800f328 	.word	0x0800f328
 800179c:	00ffff00 	.word	0x00ffff00

080017a0 <ActuatorSystem_SetTarget_withoutInit>:

void ActuatorSystem_SetTarget_withoutInit(uint16_t vertical, uint16_t horizontal, uint16_t tilt)
{
 80017a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af02      	add	r7, sp, #8
 80017a6:	4603      	mov	r3, r0
 80017a8:	80fb      	strh	r3, [r7, #6]
 80017aa:	460b      	mov	r3, r1
 80017ac:	80bb      	strh	r3, [r7, #4]
 80017ae:	4613      	mov	r3, r2
 80017b0:	807b      	strh	r3, [r7, #2]
    vertical_actuator.target_position = (float)vertical;
 80017b2:	88fb      	ldrh	r3, [r7, #6]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fa8d 	bl	8000cd4 <__aeabi_ui2f>
 80017ba:	4603      	mov	r3, r0
 80017bc:	4a23      	ldr	r2, [pc, #140]	@ (800184c <ActuatorSystem_SetTarget_withoutInit+0xac>)
 80017be:	6113      	str	r3, [r2, #16]
    horizontal_actuator.target_position = (float)horizontal;
 80017c0:	88bb      	ldrh	r3, [r7, #4]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fa86 	bl	8000cd4 <__aeabi_ui2f>
 80017c8:	4603      	mov	r3, r0
 80017ca:	4a21      	ldr	r2, [pc, #132]	@ (8001850 <ActuatorSystem_SetTarget_withoutInit+0xb0>)
 80017cc:	6113      	str	r3, [r2, #16]
    tilt_actuator.target_position = (float)tilt;
 80017ce:	887b      	ldrh	r3, [r7, #2]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fa7f 	bl	8000cd4 <__aeabi_ui2f>
 80017d6:	4603      	mov	r3, r0
 80017d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001854 <ActuatorSystem_SetTarget_withoutInit+0xb4>)
 80017da:	6113      	str	r3, [r2, #16]

    InitActuator_Nonstop(&vertical_actuator);
 80017dc:	481b      	ldr	r0, [pc, #108]	@ (800184c <ActuatorSystem_SetTarget_withoutInit+0xac>)
 80017de:	f000 f990 	bl	8001b02 <InitActuator_Nonstop>
    InitActuator_Nonstop(&horizontal_actuator);
 80017e2:	481b      	ldr	r0, [pc, #108]	@ (8001850 <ActuatorSystem_SetTarget_withoutInit+0xb0>)
 80017e4:	f000 f98d 	bl	8001b02 <InitActuator_Nonstop>
    InitActuator_Nonstop(&tilt_actuator);
 80017e8:	481a      	ldr	r0, [pc, #104]	@ (8001854 <ActuatorSystem_SetTarget_withoutInit+0xb4>)
 80017ea:	f000 f98a 	bl	8001b02 <InitActuator_Nonstop>

    current_state = SYSTEM_MOVING;
 80017ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001858 <ActuatorSystem_SetTarget_withoutInit+0xb8>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
    vertical_actuator.state = SYSTEM_MOVING;
 80017f4:	4b15      	ldr	r3, [pc, #84]	@ (800184c <ActuatorSystem_SetTarget_withoutInit+0xac>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	705a      	strb	r2, [r3, #1]
    horizontal_actuator.state = SYSTEM_MOVING;
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <ActuatorSystem_SetTarget_withoutInit+0xb0>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	705a      	strb	r2, [r3, #1]
    tilt_actuator.state = SYSTEM_MOVING;
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <ActuatorSystem_SetTarget_withoutInit+0xb4>)
 8001802:	2201      	movs	r2, #1
 8001804:	705a      	strb	r2, [r3, #1]
    if((Lifter_Error_Debug!=0) || (Actuator_debug!=0))
 8001806:	4b15      	ldr	r3, [pc, #84]	@ (800185c <ActuatorSystem_SetTarget_withoutInit+0xbc>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d103      	bne.n	8001816 <ActuatorSystem_SetTarget_withoutInit+0x76>
 800180e:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <ActuatorSystem_SetTarget_withoutInit+0xc0>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d011      	beq.n	800183a <ActuatorSystem_SetTarget_withoutInit+0x9a>
    {
    	printf("set target ver:%d, hor:%d, tilt:%d, speed:%.1f\n", vertical, horizontal, tilt, total_speed_factor);
 8001816:	88fc      	ldrh	r4, [r7, #6]
 8001818:	88bd      	ldrh	r5, [r7, #4]
 800181a:	887e      	ldrh	r6, [r7, #2]
 800181c:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <ActuatorSystem_SetTarget_withoutInit+0xc4>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe fe01 	bl	8000428 <__aeabi_f2d>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	e9cd 2300 	strd	r2, r3, [sp]
 800182e:	4633      	mov	r3, r6
 8001830:	462a      	mov	r2, r5
 8001832:	4621      	mov	r1, r4
 8001834:	480c      	ldr	r0, [pc, #48]	@ (8001868 <ActuatorSystem_SetTarget_withoutInit+0xc8>)
 8001836:	f00b f8c9 	bl	800c9cc <iprintf>
    }
	LED_RS485_Color(LED_YELLOW_COLOR,10);
 800183a:	210a      	movs	r1, #10
 800183c:	480b      	ldr	r0, [pc, #44]	@ (800186c <ActuatorSystem_SetTarget_withoutInit+0xcc>)
 800183e:	f001 facb 	bl	8002dd8 <LED_RS485_Color>
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800184a:	bf00      	nop
 800184c:	20000240 	.word	0x20000240
 8001850:	200002bc 	.word	0x200002bc
 8001854:	20000338 	.word	0x20000338
 8001858:	200003b4 	.word	0x200003b4
 800185c:	2000060d 	.word	0x2000060d
 8001860:	2000023c 	.word	0x2000023c
 8001864:	200003b8 	.word	0x200003b8
 8001868:	0800f328 	.word	0x0800f328
 800186c:	00ffff00 	.word	0x00ffff00

08001870 <CalculateSyncFactor>:
		ActuatorSystem_Stop();
}


// 
static void CalculateSyncFactor(void) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af00      	add	r7, sp, #0
float v_distance=0, h_distance=0, t_distance=0;
 8001876:	f04f 0300 	mov.w	r3, #0
 800187a:	61fb      	str	r3, [r7, #28]
 800187c:	f04f 0300 	mov.w	r3, #0
 8001880:	61bb      	str	r3, [r7, #24]
 8001882:	f04f 0300 	mov.w	r3, #0
 8001886:	617b      	str	r3, [r7, #20]
	if(vertical_actuator.state == SYSTEM_MOVING)
 8001888:	4b3b      	ldr	r3, [pc, #236]	@ (8001978 <CalculateSyncFactor+0x108>)
 800188a:	785b      	ldrb	r3, [r3, #1]
 800188c:	2b01      	cmp	r3, #1
 800188e:	d10b      	bne.n	80018a8 <CalculateSyncFactor+0x38>
		v_distance = fabsf(vertical_actuator.target_position - vertical_actuator.current_position);
 8001890:	4b39      	ldr	r3, [pc, #228]	@ (8001978 <CalculateSyncFactor+0x108>)
 8001892:	691b      	ldr	r3, [r3, #16]
 8001894:	4a38      	ldr	r2, [pc, #224]	@ (8001978 <CalculateSyncFactor+0x108>)
 8001896:	6852      	ldr	r2, [r2, #4]
 8001898:	4611      	mov	r1, r2
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff f968 	bl	8000b70 <__aeabi_fsub>
 80018a0:	4603      	mov	r3, r0
 80018a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018a6:	61fb      	str	r3, [r7, #28]
    if(horizontal_actuator.state == SYSTEM_MOVING)
 80018a8:	4b34      	ldr	r3, [pc, #208]	@ (800197c <CalculateSyncFactor+0x10c>)
 80018aa:	785b      	ldrb	r3, [r3, #1]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d10b      	bne.n	80018c8 <CalculateSyncFactor+0x58>
    	h_distance = fabsf(horizontal_actuator.target_position - horizontal_actuator.current_position);
 80018b0:	4b32      	ldr	r3, [pc, #200]	@ (800197c <CalculateSyncFactor+0x10c>)
 80018b2:	691b      	ldr	r3, [r3, #16]
 80018b4:	4a31      	ldr	r2, [pc, #196]	@ (800197c <CalculateSyncFactor+0x10c>)
 80018b6:	6852      	ldr	r2, [r2, #4]
 80018b8:	4611      	mov	r1, r2
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff f958 	bl	8000b70 <__aeabi_fsub>
 80018c0:	4603      	mov	r3, r0
 80018c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018c6:	61bb      	str	r3, [r7, #24]
    if(tilt_actuator.state == SYSTEM_MOVING)
 80018c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001980 <CalculateSyncFactor+0x110>)
 80018ca:	785b      	ldrb	r3, [r3, #1]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d10b      	bne.n	80018e8 <CalculateSyncFactor+0x78>
    	t_distance = fabsf(tilt_actuator.target_position - tilt_actuator.current_position);
 80018d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001980 <CalculateSyncFactor+0x110>)
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001980 <CalculateSyncFactor+0x110>)
 80018d6:	6852      	ldr	r2, [r2, #4]
 80018d8:	4611      	mov	r1, r2
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff f948 	bl	8000b70 <__aeabi_fsub>
 80018e0:	4603      	mov	r3, r0
 80018e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018e6:	617b      	str	r3, [r7, #20]


    // 
    float v_time = v_distance / vertical_actuator.max_speed;
 80018e8:	4b23      	ldr	r3, [pc, #140]	@ (8001978 <CalculateSyncFactor+0x108>)
 80018ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ec:	4619      	mov	r1, r3
 80018ee:	69f8      	ldr	r0, [r7, #28]
 80018f0:	f7ff fafc 	bl	8000eec <__aeabi_fdiv>
 80018f4:	4603      	mov	r3, r0
 80018f6:	613b      	str	r3, [r7, #16]
    float h_time = h_distance / horizontal_actuator.max_speed;
 80018f8:	4b20      	ldr	r3, [pc, #128]	@ (800197c <CalculateSyncFactor+0x10c>)
 80018fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fc:	4619      	mov	r1, r3
 80018fe:	69b8      	ldr	r0, [r7, #24]
 8001900:	f7ff faf4 	bl	8000eec <__aeabi_fdiv>
 8001904:	4603      	mov	r3, r0
 8001906:	60fb      	str	r3, [r7, #12]
    float t_time = t_distance / tilt_actuator.max_speed;
 8001908:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <CalculateSyncFactor+0x110>)
 800190a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190c:	4619      	mov	r1, r3
 800190e:	6978      	ldr	r0, [r7, #20]
 8001910:	f7ff faec 	bl	8000eec <__aeabi_fdiv>
 8001914:	4603      	mov	r3, r0
 8001916:	60bb      	str	r3, [r7, #8]

    // 
    float max_time = fmaxf(fmaxf(v_time, h_time), t_time);
 8001918:	68f9      	ldr	r1, [r7, #12]
 800191a:	6938      	ldr	r0, [r7, #16]
 800191c:	f00d fcac 	bl	800f278 <fmaxf>
 8001920:	4603      	mov	r3, r0
 8001922:	4619      	mov	r1, r3
 8001924:	68b8      	ldr	r0, [r7, #8]
 8001926:	f00d fca7 	bl	800f278 <fmaxf>
 800192a:	6078      	str	r0, [r7, #4]

    // 
    if (max_time > 0) {
 800192c:	f04f 0100 	mov.w	r1, #0
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff fbe3 	bl	80010fc <__aeabi_fcmpgt>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d100      	bne.n	800193e <CalculateSyncFactor+0xce>
        // 
        vertical_actuator.sync_factor = v_time / max_time;
        horizontal_actuator.sync_factor = h_time / max_time;
        tilt_actuator.sync_factor = t_time / max_time;
    }
}
 800193c:	e017      	b.n	800196e <CalculateSyncFactor+0xfe>
        vertical_actuator.sync_factor = v_time / max_time;
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	6938      	ldr	r0, [r7, #16]
 8001942:	f7ff fad3 	bl	8000eec <__aeabi_fdiv>
 8001946:	4603      	mov	r3, r0
 8001948:	461a      	mov	r2, r3
 800194a:	4b0b      	ldr	r3, [pc, #44]	@ (8001978 <CalculateSyncFactor+0x108>)
 800194c:	671a      	str	r2, [r3, #112]	@ 0x70
        horizontal_actuator.sync_factor = h_time / max_time;
 800194e:	6879      	ldr	r1, [r7, #4]
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f7ff facb 	bl	8000eec <__aeabi_fdiv>
 8001956:	4603      	mov	r3, r0
 8001958:	461a      	mov	r2, r3
 800195a:	4b08      	ldr	r3, [pc, #32]	@ (800197c <CalculateSyncFactor+0x10c>)
 800195c:	671a      	str	r2, [r3, #112]	@ 0x70
        tilt_actuator.sync_factor = t_time / max_time;
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	68b8      	ldr	r0, [r7, #8]
 8001962:	f7ff fac3 	bl	8000eec <__aeabi_fdiv>
 8001966:	4603      	mov	r3, r0
 8001968:	461a      	mov	r2, r3
 800196a:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <CalculateSyncFactor+0x110>)
 800196c:	671a      	str	r2, [r3, #112]	@ 0x70
}
 800196e:	bf00      	nop
 8001970:	3720      	adds	r7, #32
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000240 	.word	0x20000240
 800197c:	200002bc 	.word	0x200002bc
 8001980:	20000338 	.word	0x20000338

08001984 <IsTargetReached>:

// 
static bool IsTargetReached(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	if((fabsf(vertical_actuator.current_position - vertical_actuator.target_position) < POSITION_TOLERANCE) && (vertical_actuator.state == SYSTEM_MOVING))
 8001988:	4b37      	ldr	r3, [pc, #220]	@ (8001a68 <IsTargetReached+0xe4>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	4a36      	ldr	r2, [pc, #216]	@ (8001a68 <IsTargetReached+0xe4>)
 800198e:	6912      	ldr	r2, [r2, #16]
 8001990:	4611      	mov	r1, r2
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff f8ec 	bl	8000b70 <__aeabi_fsub>
 8001998:	4603      	mov	r3, r0
 800199a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800199e:	4933      	ldr	r1, [pc, #204]	@ (8001a6c <IsTargetReached+0xe8>)
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fb8d 	bl	80010c0 <__aeabi_fcmplt>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d00b      	beq.n	80019c4 <IsTargetReached+0x40>
 80019ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001a68 <IsTargetReached+0xe4>)
 80019ae:	785b      	ldrb	r3, [r3, #1]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d107      	bne.n	80019c4 <IsTargetReached+0x40>
	{
	    SetActuatorSpeed(&vertical_actuator, 0);
 80019b4:	f04f 0100 	mov.w	r1, #0
 80019b8:	482b      	ldr	r0, [pc, #172]	@ (8001a68 <IsTargetReached+0xe4>)
 80019ba:	f7ff fd73 	bl	80014a4 <SetActuatorSpeed>
		vertical_actuator.state = SYSTEM_PAUSE;	//pause for all actuator reach
 80019be:	4b2a      	ldr	r3, [pc, #168]	@ (8001a68 <IsTargetReached+0xe4>)
 80019c0:	2202      	movs	r2, #2
 80019c2:	705a      	strb	r2, [r3, #1]
	}
	if((fabsf(horizontal_actuator.current_position - horizontal_actuator.target_position) < 30) && (horizontal_actuator.state == SYSTEM_MOVING))
 80019c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a70 <IsTargetReached+0xec>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	4a29      	ldr	r2, [pc, #164]	@ (8001a70 <IsTargetReached+0xec>)
 80019ca:	6912      	ldr	r2, [r2, #16]
 80019cc:	4611      	mov	r1, r2
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff f8ce 	bl	8000b70 <__aeabi_fsub>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80019da:	4926      	ldr	r1, [pc, #152]	@ (8001a74 <IsTargetReached+0xf0>)
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff fb6f 	bl	80010c0 <__aeabi_fcmplt>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d00b      	beq.n	8001a00 <IsTargetReached+0x7c>
 80019e8:	4b21      	ldr	r3, [pc, #132]	@ (8001a70 <IsTargetReached+0xec>)
 80019ea:	785b      	ldrb	r3, [r3, #1]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d107      	bne.n	8001a00 <IsTargetReached+0x7c>
	{
	    SetActuatorSpeed(&horizontal_actuator, 0);
 80019f0:	f04f 0100 	mov.w	r1, #0
 80019f4:	481e      	ldr	r0, [pc, #120]	@ (8001a70 <IsTargetReached+0xec>)
 80019f6:	f7ff fd55 	bl	80014a4 <SetActuatorSpeed>
		horizontal_actuator.state = SYSTEM_PAUSE;	//pause for all actuator reach
 80019fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001a70 <IsTargetReached+0xec>)
 80019fc:	2202      	movs	r2, #2
 80019fe:	705a      	strb	r2, [r3, #1]
	}

	if((fabsf(tilt_actuator.current_position - tilt_actuator.target_position) < 20) && (tilt_actuator.state == SYSTEM_MOVING))
 8001a00:	4b1d      	ldr	r3, [pc, #116]	@ (8001a78 <IsTargetReached+0xf4>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	4a1c      	ldr	r2, [pc, #112]	@ (8001a78 <IsTargetReached+0xf4>)
 8001a06:	6912      	ldr	r2, [r2, #16]
 8001a08:	4611      	mov	r1, r2
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff f8b0 	bl	8000b70 <__aeabi_fsub>
 8001a10:	4603      	mov	r3, r0
 8001a12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a16:	4919      	ldr	r1, [pc, #100]	@ (8001a7c <IsTargetReached+0xf8>)
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fb51 	bl	80010c0 <__aeabi_fcmplt>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d00b      	beq.n	8001a3c <IsTargetReached+0xb8>
 8001a24:	4b14      	ldr	r3, [pc, #80]	@ (8001a78 <IsTargetReached+0xf4>)
 8001a26:	785b      	ldrb	r3, [r3, #1]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d107      	bne.n	8001a3c <IsTargetReached+0xb8>
	{
	    SetActuatorSpeed(&tilt_actuator, 0);
 8001a2c:	f04f 0100 	mov.w	r1, #0
 8001a30:	4811      	ldr	r0, [pc, #68]	@ (8001a78 <IsTargetReached+0xf4>)
 8001a32:	f7ff fd37 	bl	80014a4 <SetActuatorSpeed>
		tilt_actuator.state = SYSTEM_PAUSE;	//pause for all actuator reach
 8001a36:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <IsTargetReached+0xf4>)
 8001a38:	2202      	movs	r2, #2
 8001a3a:	705a      	strb	r2, [r3, #1]
	}

	if((current_state == SYSTEM_MOVING) && (vertical_actuator.state == SYSTEM_PAUSE) && (horizontal_actuator.state == SYSTEM_PAUSE) && (tilt_actuator.state == SYSTEM_PAUSE))
 8001a3c:	4b10      	ldr	r3, [pc, #64]	@ (8001a80 <IsTargetReached+0xfc>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d10d      	bne.n	8001a60 <IsTargetReached+0xdc>
 8001a44:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <IsTargetReached+0xe4>)
 8001a46:	785b      	ldrb	r3, [r3, #1]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d109      	bne.n	8001a60 <IsTargetReached+0xdc>
 8001a4c:	4b08      	ldr	r3, [pc, #32]	@ (8001a70 <IsTargetReached+0xec>)
 8001a4e:	785b      	ldrb	r3, [r3, #1]
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d105      	bne.n	8001a60 <IsTargetReached+0xdc>
 8001a54:	4b08      	ldr	r3, [pc, #32]	@ (8001a78 <IsTargetReached+0xf4>)
 8001a56:	785b      	ldrb	r3, [r3, #1]
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d101      	bne.n	8001a60 <IsTargetReached+0xdc>
//	if((current_state == SYSTEM_MOVING) && (tilt_actuator.state == SYSTEM_PAUSE))
		return 1;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <IsTargetReached+0xde>

	return 0;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000240 	.word	0x20000240
 8001a6c:	42c80000 	.word	0x42c80000
 8001a70:	200002bc 	.word	0x200002bc
 8001a74:	41f00000 	.word	0x41f00000
 8001a78:	20000338 	.word	0x20000338
 8001a7c:	41a00000 	.word	0x41a00000
 8001a80:	200003b4 	.word	0x200003b4

08001a84 <InitActuator>:

static void InitActuator(Actuator* actuator) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
    // 
    actuator->current_position = ReadPositionSensor(actuator);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff fcf7 	bl	8001480 <ReadPositionSensor>
 8001a92:	4602      	mov	r2, r0
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	605a      	str	r2, [r3, #4]
    actuator->last_position = actuator->current_position;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	60da      	str	r2, [r3, #12]
    actuator->position_error = actuator->target_position - actuator->current_position;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	691a      	ldr	r2, [r3, #16]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4610      	mov	r0, r2
 8001aac:	f7ff f860 	bl	8000b70 <__aeabi_fsub>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	615a      	str	r2, [r3, #20]

    // PID()
    actuator->position_pid.integral = 0;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	65da      	str	r2, [r3, #92]	@ 0x5c
    actuator->position_pid.prev_error = 0;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	665a      	str	r2, [r3, #100]	@ 0x64

    // PID()
    actuator->speed_pid.last_error = 0;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	645a      	str	r2, [r3, #68]	@ 0x44
    actuator->speed_pid.prev_error = 0;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f04f 0200 	mov.w	r2, #0
 8001ad6:	649a      	str	r2, [r3, #72]	@ 0x48
    actuator->speed_pid.last_output = 0;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	64da      	str	r2, [r3, #76]	@ 0x4c

    actuator->last_update_time = HAL_GetTick();
 8001ae0:	f005 f9be 	bl	8006e60 <HAL_GetTick>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff f8f4 	bl	8000cd4 <__aeabi_ui2f>
 8001aec:	4602      	mov	r2, r0
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	66da      	str	r2, [r3, #108]	@ 0x6c
    actuator->prev_output = 0;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	675a      	str	r2, [r3, #116]	@ 0x74

}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <InitActuator_Nonstop>:

static void InitActuator_Nonstop(Actuator* actuator) {
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
    // 
    actuator->current_position = ReadPositionSensor(actuator);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff fcb8 	bl	8001480 <ReadPositionSensor>
 8001b10:	4602      	mov	r2, r0
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	605a      	str	r2, [r3, #4]
    actuator->last_position = actuator->current_position;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	60da      	str	r2, [r3, #12]
    actuator->position_error = actuator->target_position - actuator->current_position;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691a      	ldr	r2, [r3, #16]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	4619      	mov	r1, r3
 8001b28:	4610      	mov	r0, r2
 8001b2a:	f7ff f821 	bl	8000b70 <__aeabi_fsub>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	461a      	mov	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	615a      	str	r2, [r3, #20]

    // PID()
    actuator->position_pid.integral = 0;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	65da      	str	r2, [r3, #92]	@ 0x5c
    actuator->position_pid.prev_error = 0;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f04f 0200 	mov.w	r2, #0
 8001b44:	665a      	str	r2, [r3, #100]	@ 0x64

    // PID()
    actuator->speed_pid.last_error = 0;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	645a      	str	r2, [r3, #68]	@ 0x44
    actuator->speed_pid.prev_error = 0;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f04f 0200 	mov.w	r2, #0
 8001b54:	649a      	str	r2, [r3, #72]	@ 0x48
    actuator->speed_pid.last_output = 0;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f04f 0200 	mov.w	r2, #0
 8001b5c:	64da      	str	r2, [r3, #76]	@ 0x4c

    actuator->last_update_time = HAL_GetTick();
 8001b5e:	f005 f97f 	bl	8006e60 <HAL_GetTick>
 8001b62:	4603      	mov	r3, r0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff f8b5 	bl	8000cd4 <__aeabi_ui2f>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	66da      	str	r2, [r3, #108]	@ 0x6c
//    actuator->prev_output = 0;

}
 8001b70:	bf00      	nop
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <UpdateActuator>:

// 
static void UpdateActuator(Actuator* actuator, float speed_factor) {
 8001b78:	b590      	push	{r4, r7, lr}
 8001b7a:	b089      	sub	sp, #36	@ 0x24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
float control_output, delta_ouput;
    uint32_t current_time = HAL_GetTick();
 8001b82:	f005 f96d 	bl	8006e60 <HAL_GetTick>
 8001b86:	61b8      	str	r0, [r7, #24]
    float dt = (current_time - actuator->last_update_time) / 1000.0f;
 8001b88:	69b8      	ldr	r0, [r7, #24]
 8001b8a:	f7ff f8a3 	bl	8000cd4 <__aeabi_ui2f>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b94:	4619      	mov	r1, r3
 8001b96:	4610      	mov	r0, r2
 8001b98:	f7fe ffea 	bl	8000b70 <__aeabi_fsub>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	495e      	ldr	r1, [pc, #376]	@ (8001d18 <UpdateActuator+0x1a0>)
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff f9a3 	bl	8000eec <__aeabi_fdiv>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	617b      	str	r3, [r7, #20]

    // 
    actuator->current_position = ReadPositionSensor(actuator);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff fc68 	bl	8001480 <ReadPositionSensor>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	605a      	str	r2, [r3, #4]
    actuator->last_speed = actuator->current_speed;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	699a      	ldr	r2, [r3, #24]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	61da      	str	r2, [r3, #28]
    actuator->current_speed = (actuator->current_position - actuator->last_position) / dt;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4610      	mov	r0, r2
 8001bca:	f7fe ffd1 	bl	8000b70 <__aeabi_fsub>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	6979      	ldr	r1, [r7, #20]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff f98a 	bl	8000eec <__aeabi_fdiv>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	461a      	mov	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	619a      	str	r2, [r3, #24]

    // 1.  - PID
    actuator->position_error = actuator->target_position - actuator->current_position;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	691a      	ldr	r2, [r3, #16]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	4619      	mov	r1, r3
 8001bea:	4610      	mov	r0, r2
 8001bec:	f7fe ffc0 	bl	8000b70 <__aeabi_fsub>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	615a      	str	r2, [r3, #20]
    float desired_speed = PositionPID(&actuator->position_pid, actuator->position_error, dt);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	4619      	mov	r1, r3
 8001c06:	f7ff fbaf 	bl	8001368 <PositionPID>
 8001c0a:	6138      	str	r0, [r7, #16]

    // 
    actuator->last_position = actuator->current_position;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	60da      	str	r2, [r3, #12]
    actuator->last_update_time = current_time;
 8001c14:	69b8      	ldr	r0, [r7, #24]
 8001c16:	f7ff f85d 	bl	8000cd4 <__aeabi_ui2f>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	66da      	str	r2, [r3, #108]	@ 0x6c

    desired_speed = fminf(fmaxf(desired_speed, -100), 100);	//maximum 100% duty cycle
 8001c20:	493e      	ldr	r1, [pc, #248]	@ (8001d1c <UpdateActuator+0x1a4>)
 8001c22:	6938      	ldr	r0, [r7, #16]
 8001c24:	f00d fb28 	bl	800f278 <fmaxf>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	493d      	ldr	r1, [pc, #244]	@ (8001d20 <UpdateActuator+0x1a8>)
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f00d fb38 	bl	800f2a2 <fminf>
 8001c32:	6138      	str	r0, [r7, #16]
    // 
    control_output = desired_speed * actuator->sync_factor * speed_factor;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c38:	6939      	ldr	r1, [r7, #16]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff f8a2 	bl	8000d84 <__aeabi_fmul>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4619      	mov	r1, r3
 8001c44:	6838      	ldr	r0, [r7, #0]
 8001c46:	f7ff f89d 	bl	8000d84 <__aeabi_fmul>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	61fb      	str	r3, [r7, #28]

    // soft start
    if((actuator->soft_start_counter > 0)&&(fabsf(control_output)>1))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	885b      	ldrh	r3, [r3, #2]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d050      	beq.n	8001cf8 <UpdateActuator+0x180>
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c5c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff fa4b 	bl	80010fc <__aeabi_fcmpgt>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d045      	beq.n	8001cf8 <UpdateActuator+0x180>
    {
    	actuator->soft_start_counter--;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	885b      	ldrh	r3, [r3, #2]
 8001c70:	3b01      	subs	r3, #1
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	805a      	strh	r2, [r3, #2]
	    delta_ouput = fabsf(control_output - actuator->prev_output);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	69f8      	ldr	r0, [r7, #28]
 8001c80:	f7fe ff76 	bl	8000b70 <__aeabi_fsub>
 8001c84:	4603      	mov	r3, r0
 8001c86:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c8a:	60fb      	str	r3, [r7, #12]
	    if((control_output>0)&&(delta_ouput>actuator->max_acceleration))
 8001c8c:	f04f 0100 	mov.w	r1, #0
 8001c90:	69f8      	ldr	r0, [r7, #28]
 8001c92:	f7ff fa33 	bl	80010fc <__aeabi_fcmpgt>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d012      	beq.n	8001cc2 <UpdateActuator+0x14a>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	68f8      	ldr	r0, [r7, #12]
 8001ca4:	f7ff fa2a 	bl	80010fc <__aeabi_fcmpgt>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d009      	beq.n	8001cc2 <UpdateActuator+0x14a>
	    {
	    	control_output = actuator->prev_output + actuator->max_acceleration;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a1b      	ldr	r3, [r3, #32]
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4610      	mov	r0, r2
 8001cba:	f7fe ff5b 	bl	8000b74 <__addsf3>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	61fb      	str	r3, [r7, #28]
//	    	printf("%d acc limit, prev:%.1f, delta:%.1f, out:%.1f\n", actuator->id, actuator->prev_output, delta_ouput, control_output);
	    }
	    if((control_output<0)&&(delta_ouput>actuator->max_acceleration))
 8001cc2:	f04f 0100 	mov.w	r1, #0
 8001cc6:	69f8      	ldr	r0, [r7, #28]
 8001cc8:	f7ff f9fa 	bl	80010c0 <__aeabi_fcmplt>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d012      	beq.n	8001cf8 <UpdateActuator+0x180>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a1b      	ldr	r3, [r3, #32]
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	68f8      	ldr	r0, [r7, #12]
 8001cda:	f7ff fa0f 	bl	80010fc <__aeabi_fcmpgt>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d009      	beq.n	8001cf8 <UpdateActuator+0x180>
	    {
	    	control_output = actuator->prev_output - actuator->max_acceleration;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a1b      	ldr	r3, [r3, #32]
 8001cec:	4619      	mov	r1, r3
 8001cee:	4610      	mov	r0, r2
 8001cf0:	f7fe ff3e 	bl	8000b70 <__aeabi_fsub>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	61fb      	str	r3, [r7, #28]
    }

    // 
//    if(actuator->id == 1)
//    printf("UpdateActuator%d, pos=%.1f, error=%.1f, sync=%.2f, out=%.1f\n", actuator->id, actuator->current_position, actuator->position_error, actuator->sync_factor, control_output);
    Actuator_Set_Output(actuator->id, (int8_t)control_output);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	781c      	ldrb	r4, [r3, #0]
 8001cfc:	69f8      	ldr	r0, [r7, #28]
 8001cfe:	f7ff fa07 	bl	8001110 <__aeabi_f2iz>
 8001d02:	4603      	mov	r3, r0
 8001d04:	b25b      	sxtb	r3, r3
 8001d06:	4619      	mov	r1, r3
 8001d08:	4620      	mov	r0, r4
 8001d0a:	f000 f8d1 	bl	8001eb0 <Actuator_Set_Output>
}
 8001d0e:	bf00      	nop
 8001d10:	3724      	adds	r7, #36	@ 0x24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd90      	pop	{r4, r7, pc}
 8001d16:	bf00      	nop
 8001d18:	447a0000 	.word	0x447a0000
 8001d1c:	c2c80000 	.word	0xc2c80000
 8001d20:	42c80000 	.word	0x42c80000

08001d24 <Actuator_Output_Limiter>:


void Actuator_Output_Limiter(Actuator* actuator, int8_t output)
{
 8001d24:	b590      	push	{r4, r7, lr}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	70fb      	strb	r3, [r7, #3]
    actuator->current_position = ReadPositionSensor(actuator);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7ff fba5 	bl	8001480 <ReadPositionSensor>
 8001d36:	4602      	mov	r2, r0
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	605a      	str	r2, [r3, #4]
	if(((output>0)&&(actuator->current_position > actuator->max_position))||((output<0)&&(actuator->current_position < actuator->min_position)))
 8001d3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	dd0a      	ble.n	8001d5a <Actuator_Output_Limiter+0x36>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4610      	mov	r0, r2
 8001d50:	f7ff f9d4 	bl	80010fc <__aeabi_fcmpgt>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10e      	bne.n	8001d78 <Actuator_Output_Limiter+0x54>
 8001d5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	da22      	bge.n	8001da8 <Actuator_Output_Limiter+0x84>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4610      	mov	r0, r2
 8001d6e:	f7ff f9a7 	bl	80010c0 <__aeabi_fcmplt>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d017      	beq.n	8001da8 <Actuator_Output_Limiter+0x84>
	{
		output=0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	70fb      	strb	r3, [r7, #3]
	    if((Lifter_Error_Debug!=0) || (Actuator_debug!=0))
 8001d7c:	4b46      	ldr	r3, [pc, #280]	@ (8001e98 <Actuator_Output_Limiter+0x174>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d103      	bne.n	8001d8c <Actuator_Output_Limiter+0x68>
 8001d84:	4b45      	ldr	r3, [pc, #276]	@ (8001e9c <Actuator_Output_Limiter+0x178>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d00d      	beq.n	8001da8 <Actuator_Output_Limiter+0x84>
	    	printf("Actuator%d reached limit, pos=%.1f\n", actuator->id, actuator->current_position);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	461c      	mov	r4, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe fb46 	bl	8000428 <__aeabi_f2d>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4621      	mov	r1, r4
 8001da2:	483f      	ldr	r0, [pc, #252]	@ (8001ea0 <Actuator_Output_Limiter+0x17c>)
 8001da4:	f00a fe12 	bl	800c9cc <iprintf>
	}
	if((output-actuator->prev_output)>MAX_VERTICAL_ACC)
 8001da8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe ff95 	bl	8000cdc <__aeabi_i2f>
 8001db2:	4602      	mov	r2, r0
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001db8:	4619      	mov	r1, r3
 8001dba:	4610      	mov	r0, r2
 8001dbc:	f7fe fed8 	bl	8000b70 <__aeabi_fsub>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4938      	ldr	r1, [pc, #224]	@ (8001ea4 <Actuator_Output_Limiter+0x180>)
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff f999 	bl	80010fc <__aeabi_fcmpgt>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d01d      	beq.n	8001e0c <Actuator_Output_Limiter+0xe8>
	{
		output = actuator->prev_output + MAX_VERTICAL_ACC;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dd4:	4933      	ldr	r1, [pc, #204]	@ (8001ea4 <Actuator_Output_Limiter+0x180>)
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7fe fecc 	bl	8000b74 <__addsf3>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff f996 	bl	8001110 <__aeabi_f2iz>
 8001de4:	4603      	mov	r3, r0
 8001de6:	70fb      	strb	r3, [r7, #3]
	    if(Actuator_debug!=0)
 8001de8:	4b2c      	ldr	r3, [pc, #176]	@ (8001e9c <Actuator_Output_Limiter+0x178>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00d      	beq.n	8001e0c <Actuator_Output_Limiter+0xe8>
	    	printf("Actuator%d acceleration limit, pre_out=%.1f\n",actuator->id, actuator->prev_output);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	461c      	mov	r4, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7fe fb14 	bl	8000428 <__aeabi_f2d>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4621      	mov	r1, r4
 8001e06:	4828      	ldr	r0, [pc, #160]	@ (8001ea8 <Actuator_Output_Limiter+0x184>)
 8001e08:	f00a fde0 	bl	800c9cc <iprintf>
	}
	if((actuator->prev_output-output)>MAX_VERTICAL_DEC)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6f5c      	ldr	r4, [r3, #116]	@ 0x74
 8001e10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe ff61 	bl	8000cdc <__aeabi_i2f>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4620      	mov	r0, r4
 8001e20:	f7fe fea6 	bl	8000b70 <__aeabi_fsub>
 8001e24:	4603      	mov	r3, r0
 8001e26:	491f      	ldr	r1, [pc, #124]	@ (8001ea4 <Actuator_Output_Limiter+0x180>)
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff f967 	bl	80010fc <__aeabi_fcmpgt>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d01d      	beq.n	8001e70 <Actuator_Output_Limiter+0x14c>
	{
		output = actuator->prev_output - MAX_VERTICAL_DEC;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e38:	491a      	ldr	r1, [pc, #104]	@ (8001ea4 <Actuator_Output_Limiter+0x180>)
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fe98 	bl	8000b70 <__aeabi_fsub>
 8001e40:	4603      	mov	r3, r0
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7ff f964 	bl	8001110 <__aeabi_f2iz>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	70fb      	strb	r3, [r7, #3]
	    if(Actuator_debug!=0)
 8001e4c:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <Actuator_Output_Limiter+0x178>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d00d      	beq.n	8001e70 <Actuator_Output_Limiter+0x14c>
	    	printf("Actuator%d deceleration limit, pre_out=%.1f\n",actuator->id, actuator->prev_output);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461c      	mov	r4, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7fe fae2 	bl	8000428 <__aeabi_f2d>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4621      	mov	r1, r4
 8001e6a:	4810      	ldr	r0, [pc, #64]	@ (8001eac <Actuator_Output_Limiter+0x188>)
 8001e6c:	f00a fdae 	bl	800c9cc <iprintf>
	}
	//	if(abs(output)<=5)	//minimum speed limit
//		output = 0;
    actuator->prev_output = output;
 8001e70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7fe ff31 	bl	8000cdc <__aeabi_i2f>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	675a      	str	r2, [r3, #116]	@ 0x74
    Motor_Set_Output(actuator->id, (int8_t)output);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8001e88:	4611      	mov	r1, r2
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f002 fcc2 	bl	8004814 <Motor_Set_Output>
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd90      	pop	{r4, r7, pc}
 8001e98:	2000060d 	.word	0x2000060d
 8001e9c:	2000023c 	.word	0x2000023c
 8001ea0:	0800f358 	.word	0x0800f358
 8001ea4:	41a00000 	.word	0x41a00000
 8001ea8:	0800f37c 	.word	0x0800f37c
 8001eac:	0800f3ac 	.word	0x0800f3ac

08001eb0 <Actuator_Set_Output>:

void Actuator_Set_Output(uint8_t motor, int8_t output)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460a      	mov	r2, r1
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	71bb      	strb	r3, [r7, #6]
	switch (motor)
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	2b03      	cmp	r3, #3
 8001ec4:	d014      	beq.n	8001ef0 <Actuator_Set_Output+0x40>
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	dc19      	bgt.n	8001efe <Actuator_Set_Output+0x4e>
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d002      	beq.n	8001ed4 <Actuator_Set_Output+0x24>
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d007      	beq.n	8001ee2 <Actuator_Set_Output+0x32>
			break;
		case TILT_MOTOR:
			Actuator_Output_Limiter(&tilt_actuator, output);
			break;
		default:
			break;
 8001ed2:	e014      	b.n	8001efe <Actuator_Set_Output+0x4e>
			Actuator_Output_Limiter(&vertical_actuator, output);
 8001ed4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ed8:	4619      	mov	r1, r3
 8001eda:	480b      	ldr	r0, [pc, #44]	@ (8001f08 <Actuator_Set_Output+0x58>)
 8001edc:	f7ff ff22 	bl	8001d24 <Actuator_Output_Limiter>
			break;
 8001ee0:	e00e      	b.n	8001f00 <Actuator_Set_Output+0x50>
			Actuator_Output_Limiter(&horizontal_actuator, output);
 8001ee2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4808      	ldr	r0, [pc, #32]	@ (8001f0c <Actuator_Set_Output+0x5c>)
 8001eea:	f7ff ff1b 	bl	8001d24 <Actuator_Output_Limiter>
			break;
 8001eee:	e007      	b.n	8001f00 <Actuator_Set_Output+0x50>
			Actuator_Output_Limiter(&tilt_actuator, output);
 8001ef0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4806      	ldr	r0, [pc, #24]	@ (8001f10 <Actuator_Set_Output+0x60>)
 8001ef8:	f7ff ff14 	bl	8001d24 <Actuator_Output_Limiter>
			break;
 8001efc:	e000      	b.n	8001f00 <Actuator_Set_Output+0x50>
			break;
 8001efe:	bf00      	nop
	}
}
 8001f00:	bf00      	nop
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000240 	.word	0x20000240
 8001f0c:	200002bc 	.word	0x200002bc
 8001f10:	20000338 	.word	0x20000338

08001f14 <ActuatorSystem_Update>:

    printf("Speed ver=%.1f, hor=%.1f, tilt=%.1f\n", vertical_actuator.current_speed, horizontal_actuator.current_speed, tilt_actuator.current_speed);
}

// 
void ActuatorSystem_Update(void) {
 8001f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f18:	b08e      	sub	sp, #56	@ 0x38
 8001f1a:	af0a      	add	r7, sp, #40	@ 0x28
    if (current_state != SYSTEM_MOVING) {
 8001f1c:	4b37      	ldr	r3, [pc, #220]	@ (8001ffc <ActuatorSystem_Update+0xe8>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d166      	bne.n	8001ff2 <ActuatorSystem_Update+0xde>
        return;
    }

    // 
    CalculateSyncFactor();
 8001f24:	f7ff fca4 	bl	8001870 <CalculateSyncFactor>

    // 
    if(vertical_actuator.state == SYSTEM_MOVING)
 8001f28:	4b35      	ldr	r3, [pc, #212]	@ (8002000 <ActuatorSystem_Update+0xec>)
 8001f2a:	785b      	ldrb	r3, [r3, #1]
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d105      	bne.n	8001f3c <ActuatorSystem_Update+0x28>
    	UpdateActuator(&vertical_actuator, total_speed_factor);
 8001f30:	4b34      	ldr	r3, [pc, #208]	@ (8002004 <ActuatorSystem_Update+0xf0>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4619      	mov	r1, r3
 8001f36:	4832      	ldr	r0, [pc, #200]	@ (8002000 <ActuatorSystem_Update+0xec>)
 8001f38:	f7ff fe1e 	bl	8001b78 <UpdateActuator>
    if(horizontal_actuator.state == SYSTEM_MOVING)
 8001f3c:	4b32      	ldr	r3, [pc, #200]	@ (8002008 <ActuatorSystem_Update+0xf4>)
 8001f3e:	785b      	ldrb	r3, [r3, #1]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d105      	bne.n	8001f50 <ActuatorSystem_Update+0x3c>
    	UpdateActuator(&horizontal_actuator, total_speed_factor);
 8001f44:	4b2f      	ldr	r3, [pc, #188]	@ (8002004 <ActuatorSystem_Update+0xf0>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4619      	mov	r1, r3
 8001f4a:	482f      	ldr	r0, [pc, #188]	@ (8002008 <ActuatorSystem_Update+0xf4>)
 8001f4c:	f7ff fe14 	bl	8001b78 <UpdateActuator>
    if(tilt_actuator.state == SYSTEM_MOVING)
 8001f50:	4b2e      	ldr	r3, [pc, #184]	@ (800200c <ActuatorSystem_Update+0xf8>)
 8001f52:	785b      	ldrb	r3, [r3, #1]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d105      	bne.n	8001f64 <ActuatorSystem_Update+0x50>
    	UpdateActuator(&tilt_actuator, total_speed_factor);
 8001f58:	4b2a      	ldr	r3, [pc, #168]	@ (8002004 <ActuatorSystem_Update+0xf0>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	482b      	ldr	r0, [pc, #172]	@ (800200c <ActuatorSystem_Update+0xf8>)
 8001f60:	f7ff fe0a 	bl	8001b78 <UpdateActuator>

    if(Actuator_debug!=0)
 8001f64:	4b2a      	ldr	r3, [pc, #168]	@ (8002010 <ActuatorSystem_Update+0xfc>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d03a      	beq.n	8001fe2 <ActuatorSystem_Update+0xce>
    	printf("ActuatorSystem_Update, ver=%.1f, err=%.1f; hor=%.1f, err=%.1f; tilt=%.1f, err=%.1f\n", vertical_actuator.prev_output, vertical_actuator.position_error, horizontal_actuator.prev_output, horizontal_actuator.position_error, tilt_actuator.prev_output, tilt_actuator.position_error);
 8001f6c:	4b24      	ldr	r3, [pc, #144]	@ (8002000 <ActuatorSystem_Update+0xec>)
 8001f6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe fa59 	bl	8000428 <__aeabi_f2d>
 8001f76:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001f7a:	4b21      	ldr	r3, [pc, #132]	@ (8002000 <ActuatorSystem_Update+0xec>)
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7fe fa52 	bl	8000428 <__aeabi_f2d>
 8001f84:	4604      	mov	r4, r0
 8001f86:	460d      	mov	r5, r1
 8001f88:	4b1f      	ldr	r3, [pc, #124]	@ (8002008 <ActuatorSystem_Update+0xf4>)
 8001f8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe fa4b 	bl	8000428 <__aeabi_f2d>
 8001f92:	4680      	mov	r8, r0
 8001f94:	4689      	mov	r9, r1
 8001f96:	4b1c      	ldr	r3, [pc, #112]	@ (8002008 <ActuatorSystem_Update+0xf4>)
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fa44 	bl	8000428 <__aeabi_f2d>
 8001fa0:	4682      	mov	sl, r0
 8001fa2:	468b      	mov	fp, r1
 8001fa4:	4b19      	ldr	r3, [pc, #100]	@ (800200c <ActuatorSystem_Update+0xf8>)
 8001fa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7fe fa3d 	bl	8000428 <__aeabi_f2d>
 8001fae:	e9c7 0100 	strd	r0, r1, [r7]
 8001fb2:	4b16      	ldr	r3, [pc, #88]	@ (800200c <ActuatorSystem_Update+0xf8>)
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe fa36 	bl	8000428 <__aeabi_f2d>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001fc4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001fc8:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8001fcc:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001fd0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001fd4:	e9cd 4500 	strd	r4, r5, [sp]
 8001fd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fdc:	480d      	ldr	r0, [pc, #52]	@ (8002014 <ActuatorSystem_Update+0x100>)
 8001fde:	f00a fcf5 	bl	800c9cc <iprintf>
//        HandleSystemError();
//        return;
//    }

    // 
    if (IsTargetReached()) {
 8001fe2:	f7ff fccf 	bl	8001984 <IsTargetReached>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d003      	beq.n	8001ff4 <ActuatorSystem_Update+0xe0>
        FinishMotion();
 8001fec:	f000 f81e 	bl	800202c <FinishMotion>
 8001ff0:	e000      	b.n	8001ff4 <ActuatorSystem_Update+0xe0>
        return;
 8001ff2:	bf00      	nop
    }
}
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ffc:	200003b4 	.word	0x200003b4
 8002000:	20000240 	.word	0x20000240
 8002004:	200003b8 	.word	0x200003b8
 8002008:	200002bc 	.word	0x200002bc
 800200c:	20000338 	.word	0x20000338
 8002010:	2000023c 	.word	0x2000023c
 8002014:	0800f404 	.word	0x0800f404

08002018 <ActuatorSystem_GetState>:

SystemState ActuatorSystem_GetState(void) {
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
    return current_state;
 800201c:	4b02      	ldr	r3, [pc, #8]	@ (8002028 <ActuatorSystem_GetState+0x10>)
 800201e:	781b      	ldrb	r3, [r3, #0]
}
 8002020:	4618      	mov	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr
 8002028:	200003b4 	.word	0x200003b4

0800202c <FinishMotion>:

// 
static void FinishMotion(void) {
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
//    // 
//    SmoothStop(&vertical_actuator);
//    SmoothStop(&horizontal_actuator);
//    SmoothStop(&tilt_actuator);
    SetActuatorSpeed(&vertical_actuator, 0);
 8002030:	f04f 0100 	mov.w	r1, #0
 8002034:	4815      	ldr	r0, [pc, #84]	@ (800208c <FinishMotion+0x60>)
 8002036:	f7ff fa35 	bl	80014a4 <SetActuatorSpeed>
    SetActuatorSpeed(&horizontal_actuator, 0);
 800203a:	f04f 0100 	mov.w	r1, #0
 800203e:	4814      	ldr	r0, [pc, #80]	@ (8002090 <FinishMotion+0x64>)
 8002040:	f7ff fa30 	bl	80014a4 <SetActuatorSpeed>
    SetActuatorSpeed(&tilt_actuator, 0);
 8002044:	f04f 0100 	mov.w	r1, #0
 8002048:	4812      	ldr	r0, [pc, #72]	@ (8002094 <FinishMotion+0x68>)
 800204a:	f7ff fa2b 	bl	80014a4 <SetActuatorSpeed>
    current_state = SYSTEM_FINISH;	//SYSTEM_IDLE;
 800204e:	4b12      	ldr	r3, [pc, #72]	@ (8002098 <FinishMotion+0x6c>)
 8002050:	2203      	movs	r2, #3
 8002052:	701a      	strb	r2, [r3, #0]
    if((Lifter_Error_Debug!=0) || (Actuator_debug!=0))
 8002054:	4b11      	ldr	r3, [pc, #68]	@ (800209c <FinishMotion+0x70>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d103      	bne.n	8002064 <FinishMotion+0x38>
 800205c:	4b10      	ldr	r3, [pc, #64]	@ (80020a0 <FinishMotion+0x74>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d002      	beq.n	800206a <FinishMotion+0x3e>
    	printf("FinishMotion ");
 8002064:	480f      	ldr	r0, [pc, #60]	@ (80020a4 <FinishMotion+0x78>)
 8002066:	f00a fcb1 	bl	800c9cc <iprintf>
    Encoder_Show_Value();
 800206a:	f000 fce3 	bl	8002a34 <Encoder_Show_Value>
	if((GPIO_Get_Sensor() & ESTOP_KEY)==0)
 800206e:	f000 fd15 	bl	8002a9c <GPIO_Get_Sensor>
 8002072:	4603      	mov	r3, r0
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	2b00      	cmp	r3, #0
 800207a:	d104      	bne.n	8002086 <FinishMotion+0x5a>
		LED_RS485_Color(LED_GREEN_COLOR,10);
 800207c:	210a      	movs	r1, #10
 800207e:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 8002082:	f000 fea9 	bl	8002dd8 <LED_RS485_Color>
    // PID
//    ResetPIDControllers();
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000240 	.word	0x20000240
 8002090:	200002bc 	.word	0x200002bc
 8002094:	20000338 	.word	0x20000338
 8002098:	200003b4 	.word	0x200003b4
 800209c:	2000060d 	.word	0x2000060d
 80020a0:	2000023c 	.word	0x2000023c
 80020a4:	0800f458 	.word	0x0800f458

080020a8 <BMS_Init>:
bool BMS_CheckCRC(uint8_t * data, uint8_t total_length);


// Code -----------------------------------------------------------
void BMS_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
	BMS_Serial_debug=1;
 80020ac:	4b07      	ldr	r3, [pc, #28]	@ (80020cc <BMS_Init+0x24>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	701a      	strb	r2, [r3, #0]
	bms.voltage=0;
 80020b2:	4b07      	ldr	r3, [pc, #28]	@ (80020d0 <BMS_Init+0x28>)
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	605a      	str	r2, [r3, #4]
	bms.charging=0;
 80020ba:	4b05      	ldr	r3, [pc, #20]	@ (80020d0 <BMS_Init+0x28>)
 80020bc:	2200      	movs	r2, #0
 80020be:	731a      	strb	r2, [r3, #12]
	printf("BMS_Serial_Init\n");
 80020c0:	4804      	ldr	r0, [pc, #16]	@ (80020d4 <BMS_Init+0x2c>)
 80020c2:	f00a fceb 	bl	800ca9c <puts>
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	200003d0 	.word	0x200003d0
 80020d0:	200003c0 	.word	0x200003c0
 80020d4:	0800f488 	.word	0x0800f488

080020d8 <BMS_Read_Percent>:
{
	BMS_Serial_debug=enable;
}

uint8_t BMS_Read_Percent(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
	return bms.percent;
 80020dc:	4b02      	ldr	r3, [pc, #8]	@ (80020e8 <BMS_Read_Percent+0x10>)
 80020de:	781b      	ldrb	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr
 80020e8:	200003c0 	.word	0x200003c0

080020ec <BMS_Read_Voltage>:

uint8_t BMS_Read_Voltage(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
	return bms.voltage;
 80020f0:	4b04      	ldr	r3, [pc, #16]	@ (8002104 <BMS_Read_Voltage+0x18>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff f831 	bl	800115c <__aeabi_f2uiz>
 80020fa:	4603      	mov	r3, r0
 80020fc:	b2db      	uxtb	r3, r3
}
 80020fe:	4618      	mov	r0, r3
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	200003c0 	.word	0x200003c0

08002108 <BMS_GetValue>:
 * void BMS_GetValue(void)
 * @brief  BMS response time xxxus
 *
 *******************************************************************/
void BMS_GetValue(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
	while (__HAL_UART_GET_FLAG (&BMS_RS485_Tx, UART_FLAG_TXE) == RESET){}
 800210c:	bf00      	nop
 800210e:	4b0e      	ldr	r3, [pc, #56]	@ (8002148 <BMS_GetValue+0x40>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002118:	2b80      	cmp	r3, #128	@ 0x80
 800211a:	d1f8      	bne.n	800210e <BMS_GetValue+0x6>
	while (__HAL_UART_GET_FLAG(&BMS_RS485_Tx, UART_FLAG_TC) == RESET){}
 800211c:	bf00      	nop
 800211e:	4b0a      	ldr	r3, [pc, #40]	@ (8002148 <BMS_GetValue+0x40>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002128:	2b40      	cmp	r3, #64	@ 0x40
 800212a:	d1f8      	bne.n	800211e <BMS_GetValue+0x16>
	HAL_UART_Transmit_DMA(&BMS_RS485_Tx, BMS_GetValue_CMD, 7);
 800212c:	2207      	movs	r2, #7
 800212e:	4907      	ldr	r1, [pc, #28]	@ (800214c <BMS_GetValue+0x44>)
 8002130:	4805      	ldr	r0, [pc, #20]	@ (8002148 <BMS_GetValue+0x40>)
 8002132:	f008 f8b3 	bl	800a29c <HAL_UART_Transmit_DMA>
	if(BMS_Serial_debug!=0)
 8002136:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <BMS_GetValue+0x48>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d002      	beq.n	8002144 <BMS_GetValue+0x3c>
		printf("BMS get value\n");}
 800213e:	4805      	ldr	r0, [pc, #20]	@ (8002154 <BMS_GetValue+0x4c>)
 8002140:	f00a fcac 	bl	800ca9c <puts>
 8002144:	bf00      	nop
 8002146:	bd80      	pop	{r7, pc}
 8002148:	20000f98 	.word	0x20000f98
 800214c:	20000000 	.word	0x20000000
 8002150:	200003d0 	.word	0x200003d0
 8002154:	0800f498 	.word	0x0800f498

08002158 <BMS_Serial_Handler>:
 * @brief  Check and process serial packet from serial port,
 * 			should call this function in every main loop
 *
 *******************************************************************/
uint16_t BMS_Serial_Handler(uint8_t* rx_data, uint16_t len)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	807b      	strh	r3, [r7, #2]
	len = BMS_Serial_CheckPacket(rx_data, len);
 8002164:	887b      	ldrh	r3, [r7, #2]
 8002166:	b2db      	uxtb	r3, r3
 8002168:	4619      	mov	r1, r3
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f83e 	bl	80021ec <BMS_Serial_CheckPacket>
 8002170:	4603      	mov	r3, r0
 8002172:	807b      	strh	r3, [r7, #2]
	if(len!=0)
 8002174:	887b      	ldrh	r3, [r7, #2]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d02f      	beq.n	80021da <BMS_Serial_Handler+0x82>
	{
		bms.voltage = (float)(((uint16_t)rx_data[4]<<8) + rx_data[5])/100;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3304      	adds	r3, #4
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	021b      	lsls	r3, r3, #8
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	3205      	adds	r2, #5
 8002186:	7812      	ldrb	r2, [r2, #0]
 8002188:	4413      	add	r3, r2
 800218a:	4618      	mov	r0, r3
 800218c:	f7fe fda6 	bl	8000cdc <__aeabi_i2f>
 8002190:	4603      	mov	r3, r0
 8002192:	4914      	ldr	r1, [pc, #80]	@ (80021e4 <BMS_Serial_Handler+0x8c>)
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe fea9 	bl	8000eec <__aeabi_fdiv>
 800219a:	4603      	mov	r3, r0
 800219c:	461a      	mov	r2, r3
 800219e:	4b12      	ldr	r3, [pc, #72]	@ (80021e8 <BMS_Serial_Handler+0x90>)
 80021a0:	605a      	str	r2, [r3, #4]
		bms.current = (float)(((uint16_t)rx_data[6]<<8) + rx_data[7])/100;	//todo: need to check negative value
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3306      	adds	r3, #6
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	021b      	lsls	r3, r3, #8
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	3207      	adds	r2, #7
 80021ae:	7812      	ldrb	r2, [r2, #0]
 80021b0:	4413      	add	r3, r2
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe fd92 	bl	8000cdc <__aeabi_i2f>
 80021b8:	4603      	mov	r3, r0
 80021ba:	490a      	ldr	r1, [pc, #40]	@ (80021e4 <BMS_Serial_Handler+0x8c>)
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe fe95 	bl	8000eec <__aeabi_fdiv>
 80021c2:	4603      	mov	r3, r0
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <BMS_Serial_Handler+0x90>)
 80021c8:	609a      	str	r2, [r3, #8]
		bms.percent = rx_data[23];
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	7dda      	ldrb	r2, [r3, #23]
 80021ce:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <BMS_Serial_Handler+0x90>)
 80021d0:	701a      	strb	r2, [r3, #0]
		BMS_Show_Value();
 80021d2:	f000 f861 	bl	8002298 <BMS_Show_Value>
		return len;
 80021d6:	887b      	ldrh	r3, [r7, #2]
 80021d8:	e000      	b.n	80021dc <BMS_Serial_Handler+0x84>
	}
	return 0;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	42c80000 	.word	0x42c80000
 80021e8:	200003c0 	.word	0x200003c0

080021ec <BMS_Serial_CheckPacket>:

uint8_t BMS_Serial_CheckPacket(uint8_t *rx_data, uint8_t len)  //return total packet length
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	70fb      	strb	r3, [r7, #3]
uint16_t packet_len=0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	81fb      	strh	r3, [r7, #14]
	if((rx_data[0]==0xDD) && (rx_data[1]==0x03) && (rx_data[2]==0x00) && (rx_data[3]==0x26))	//match address and read command
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2bdd      	cmp	r3, #221	@ 0xdd
 8002202:	d126      	bne.n	8002252 <BMS_Serial_CheckPacket+0x66>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3301      	adds	r3, #1
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	2b03      	cmp	r3, #3
 800220c:	d121      	bne.n	8002252 <BMS_Serial_CheckPacket+0x66>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	3302      	adds	r3, #2
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d11c      	bne.n	8002252 <BMS_Serial_CheckPacket+0x66>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3303      	adds	r3, #3
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b26      	cmp	r3, #38	@ 0x26
 8002220:	d117      	bne.n	8002252 <BMS_Serial_CheckPacket+0x66>
	{
		packet_len=(((uint16_t)(rx_data[2])<<8) + rx_data[3]);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3302      	adds	r3, #2
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	021b      	lsls	r3, r3, #8
 800222a:	b29b      	uxth	r3, r3
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	3203      	adds	r2, #3
 8002230:	7812      	ldrb	r2, [r2, #0]
 8002232:	4413      	add	r3, r2
 8002234:	81fb      	strh	r3, [r7, #14]
		if(BMS_CheckCRC(rx_data,packet_len))
 8002236:	89fb      	ldrh	r3, [r7, #14]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	4619      	mov	r1, r3
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f000 f80d 	bl	800225c <BMS_CheckCRC>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d004      	beq.n	8002252 <BMS_Serial_CheckPacket+0x66>
			return packet_len+7;
 8002248:	89fb      	ldrh	r3, [r7, #14]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	3307      	adds	r3, #7
 800224e:	b2db      	uxtb	r3, r3
 8002250:	e000      	b.n	8002254 <BMS_Serial_CheckPacket+0x68>
	}
	return 0;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <BMS_CheckCRC>:

bool BMS_CheckCRC(uint8_t * data, uint8_t total_length)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	70fb      	strb	r3, [r7, #3]
uint16_t BMS_CRC, Packet_CRC;
	BMS_CRC=Packet_CRC;		//todo: add crc check later
 8002268:	89fb      	ldrh	r3, [r7, #14]
 800226a:	81bb      	strh	r3, [r7, #12]

	if(Packet_CRC==BMS_CRC)
 800226c:	89fa      	ldrh	r2, [r7, #14]
 800226e:	89bb      	ldrh	r3, [r7, #12]
 8002270:	429a      	cmp	r2, r3
 8002272:	d101      	bne.n	8002278 <BMS_CheckCRC+0x1c>
		return 1;
 8002274:	2301      	movs	r3, #1
 8002276:	e007      	b.n	8002288 <BMS_CheckCRC+0x2c>
	if(BMS_Serial_debug!=0)
 8002278:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <BMS_CheckCRC+0x34>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d002      	beq.n	8002286 <BMS_CheckCRC+0x2a>
		printf("BMS CRC Error\n");
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <BMS_CheckCRC+0x38>)
 8002282:	f00a fc0b 	bl	800ca9c <puts>
	return 0;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	200003d0 	.word	0x200003d0
 8002294:	0800f4a8 	.word	0x0800f4a8

08002298 <BMS_Show_Value>:

void BMS_Show_Value(void)
{
 8002298:	b5b0      	push	{r4, r5, r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af04      	add	r7, sp, #16
	printf("BMS Data: vol:%.2fV, current:%.2fA, percent:%d\n", bms.voltage, bms.current, bms.percent);
 800229e:	4b0d      	ldr	r3, [pc, #52]	@ (80022d4 <BMS_Show_Value+0x3c>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7fe f8c0 	bl	8000428 <__aeabi_f2d>
 80022a8:	4604      	mov	r4, r0
 80022aa:	460d      	mov	r5, r1
 80022ac:	4b09      	ldr	r3, [pc, #36]	@ (80022d4 <BMS_Show_Value+0x3c>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7fe f8b9 	bl	8000428 <__aeabi_f2d>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4906      	ldr	r1, [pc, #24]	@ (80022d4 <BMS_Show_Value+0x3c>)
 80022bc:	7809      	ldrb	r1, [r1, #0]
 80022be:	9102      	str	r1, [sp, #8]
 80022c0:	e9cd 2300 	strd	r2, r3, [sp]
 80022c4:	4622      	mov	r2, r4
 80022c6:	462b      	mov	r3, r5
 80022c8:	4803      	ldr	r0, [pc, #12]	@ (80022d8 <BMS_Show_Value+0x40>)
 80022ca:	f00a fb7f 	bl	800c9cc <iprintf>
}
 80022ce:	bf00      	nop
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bdb0      	pop	{r4, r5, r7, pc}
 80022d4:	200003c0 	.word	0x200003c0
 80022d8:	0800f4b8 	.word	0x0800f4b8

080022dc <Debug_Serial_Handler>:
 * @brief  Check and process serial packet from serial port,
 * 			should call this function in every main loop
 *
 *******************************************************************/
uint16_t Debug_Serial_Handler(uint8_t* rx_data, uint16_t len)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	460b      	mov	r3, r1
 80022e6:	807b      	strh	r3, [r7, #2]
float temp_float;
	if(Extract_Keyword("debug:",&temp_float, rx_data))
 80022e8:	f107 030c 	add.w	r3, r7, #12
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	4619      	mov	r1, r3
 80022f0:	48b2      	ldr	r0, [pc, #712]	@ (80025bc <Debug_Serial_Handler+0x2e0>)
 80022f2:	f000 f9bd 	bl	8002670 <Extract_Keyword>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d017      	beq.n	800232c <Debug_Serial_Handler+0x50>
	{
		if(temp_float==1)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe fed2 	bl	80010ac <__aeabi_fcmpeq>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <Debug_Serial_Handler+0x3a>
			Debug_Enable=1;
 800230e:	4bac      	ldr	r3, [pc, #688]	@ (80025c0 <Debug_Serial_Handler+0x2e4>)
 8002310:	2201      	movs	r2, #1
 8002312:	701a      	strb	r2, [r3, #0]
 8002314:	e002      	b.n	800231c <Debug_Serial_Handler+0x40>
		else
			Debug_Enable=0;
 8002316:	4baa      	ldr	r3, [pc, #680]	@ (80025c0 <Debug_Serial_Handler+0x2e4>)
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]
		printf("set debug= %d \n",Debug_Enable);
 800231c:	4ba8      	ldr	r3, [pc, #672]	@ (80025c0 <Debug_Serial_Handler+0x2e4>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	4619      	mov	r1, r3
 8002322:	48a8      	ldr	r0, [pc, #672]	@ (80025c4 <Debug_Serial_Handler+0x2e8>)
 8002324:	f00a fb52 	bl	800c9cc <iprintf>
		return len;	//throw all buffer when match
 8002328:	887b      	ldrh	r3, [r7, #2]
 800232a:	e199      	b.n	8002660 <Debug_Serial_Handler+0x384>
	}

	if(Debug_Enable!=0)
 800232c:	4ba4      	ldr	r3, [pc, #656]	@ (80025c0 <Debug_Serial_Handler+0x2e4>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	f000 8194 	beq.w	800265e <Debug_Serial_Handler+0x382>
	{
		if(Extract_Keyword("encoder:",&temp_float, rx_data))
 8002336:	f107 030c 	add.w	r3, r7, #12
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	4619      	mov	r1, r3
 800233e:	48a2      	ldr	r0, [pc, #648]	@ (80025c8 <Debug_Serial_Handler+0x2ec>)
 8002340:	f000 f996 	bl	8002670 <Extract_Keyword>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d006      	beq.n	8002358 <Debug_Serial_Handler+0x7c>
		{
			printf("get encoder \n");
 800234a:	48a0      	ldr	r0, [pc, #640]	@ (80025cc <Debug_Serial_Handler+0x2f0>)
 800234c:	f00a fba6 	bl	800ca9c <puts>
			Encoder_Show_Value();
 8002350:	f000 fb70 	bl	8002a34 <Encoder_Show_Value>
			return len;	//throw all buffer when match
 8002354:	887b      	ldrh	r3, [r7, #2]
 8002356:	e183      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}

		if(Extract_Keyword("til:",&temp_float, rx_data))
 8002358:	f107 030c 	add.w	r3, r7, #12
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	4619      	mov	r1, r3
 8002360:	489b      	ldr	r0, [pc, #620]	@ (80025d0 <Debug_Serial_Handler+0x2f4>)
 8002362:	f000 f985 	bl	8002670 <Extract_Keyword>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d015      	beq.n	8002398 <Debug_Serial_Handler+0xbc>
		{
			printf("set tile motor %d \n",(int8_t)temp_float);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe fece 	bl	8001110 <__aeabi_f2iz>
 8002374:	4603      	mov	r3, r0
 8002376:	b25b      	sxtb	r3, r3
 8002378:	4619      	mov	r1, r3
 800237a:	4896      	ldr	r0, [pc, #600]	@ (80025d4 <Debug_Serial_Handler+0x2f8>)
 800237c:	f00a fb26 	bl	800c9cc <iprintf>
			Motor_Set_Output(TILT_MOTOR, (int8_t)temp_float);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe fec4 	bl	8001110 <__aeabi_f2iz>
 8002388:	4603      	mov	r3, r0
 800238a:	b25b      	sxtb	r3, r3
 800238c:	4619      	mov	r1, r3
 800238e:	2003      	movs	r0, #3
 8002390:	f002 fa40 	bl	8004814 <Motor_Set_Output>
			return len;	//throw all buffer when match
 8002394:	887b      	ldrh	r3, [r7, #2]
 8002396:	e163      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}
		if(Extract_Keyword("ver:",&temp_float, rx_data))
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	4619      	mov	r1, r3
 80023a0:	488d      	ldr	r0, [pc, #564]	@ (80025d8 <Debug_Serial_Handler+0x2fc>)
 80023a2:	f000 f965 	bl	8002670 <Extract_Keyword>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d015      	beq.n	80023d8 <Debug_Serial_Handler+0xfc>
		{
			printf("set vertical motor %d \n",(int8_t)temp_float);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe feae 	bl	8001110 <__aeabi_f2iz>
 80023b4:	4603      	mov	r3, r0
 80023b6:	b25b      	sxtb	r3, r3
 80023b8:	4619      	mov	r1, r3
 80023ba:	4888      	ldr	r0, [pc, #544]	@ (80025dc <Debug_Serial_Handler+0x300>)
 80023bc:	f00a fb06 	bl	800c9cc <iprintf>
			Motor_Set_Output(VER_MOTOR, (int8_t)temp_float);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7fe fea4 	bl	8001110 <__aeabi_f2iz>
 80023c8:	4603      	mov	r3, r0
 80023ca:	b25b      	sxtb	r3, r3
 80023cc:	4619      	mov	r1, r3
 80023ce:	2001      	movs	r0, #1
 80023d0:	f002 fa20 	bl	8004814 <Motor_Set_Output>
			return len;	//throw all buffer when match
 80023d4:	887b      	ldrh	r3, [r7, #2]
 80023d6:	e143      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}
		if(Extract_Keyword("hor:",&temp_float, rx_data))
 80023d8:	f107 030c 	add.w	r3, r7, #12
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	4619      	mov	r1, r3
 80023e0:	487f      	ldr	r0, [pc, #508]	@ (80025e0 <Debug_Serial_Handler+0x304>)
 80023e2:	f000 f945 	bl	8002670 <Extract_Keyword>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d015      	beq.n	8002418 <Debug_Serial_Handler+0x13c>
		{
			printf("set horizontal motor %d \n",(int8_t)temp_float);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7fe fe8e 	bl	8001110 <__aeabi_f2iz>
 80023f4:	4603      	mov	r3, r0
 80023f6:	b25b      	sxtb	r3, r3
 80023f8:	4619      	mov	r1, r3
 80023fa:	487a      	ldr	r0, [pc, #488]	@ (80025e4 <Debug_Serial_Handler+0x308>)
 80023fc:	f00a fae6 	bl	800c9cc <iprintf>
			Motor_Set_Output(HOR_MOTOR, (int8_t)temp_float);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe fe84 	bl	8001110 <__aeabi_f2iz>
 8002408:	4603      	mov	r3, r0
 800240a:	b25b      	sxtb	r3, r3
 800240c:	4619      	mov	r1, r3
 800240e:	2002      	movs	r0, #2
 8002410:	f002 fa00 	bl	8004814 <Motor_Set_Output>
			return len;	//throw all buffer when match
 8002414:	887b      	ldrh	r3, [r7, #2]
 8002416:	e123      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}
		if(Extract_Keyword("lat:",&temp_float, rx_data))
 8002418:	f107 030c 	add.w	r3, r7, #12
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	4619      	mov	r1, r3
 8002420:	4871      	ldr	r0, [pc, #452]	@ (80025e8 <Debug_Serial_Handler+0x30c>)
 8002422:	f000 f925 	bl	8002670 <Extract_Keyword>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d015      	beq.n	8002458 <Debug_Serial_Handler+0x17c>
		{
			printf("set latch motor %d \n",(int8_t)temp_float);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe fe6e 	bl	8001110 <__aeabi_f2iz>
 8002434:	4603      	mov	r3, r0
 8002436:	b25b      	sxtb	r3, r3
 8002438:	4619      	mov	r1, r3
 800243a:	486c      	ldr	r0, [pc, #432]	@ (80025ec <Debug_Serial_Handler+0x310>)
 800243c:	f00a fac6 	bl	800c9cc <iprintf>
			Motor_Set_Output(LATCH_MOTOR, (int8_t)temp_float);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe fe64 	bl	8001110 <__aeabi_f2iz>
 8002448:	4603      	mov	r3, r0
 800244a:	b25b      	sxtb	r3, r3
 800244c:	4619      	mov	r1, r3
 800244e:	2004      	movs	r0, #4
 8002450:	f002 f9e0 	bl	8004814 <Motor_Set_Output>
			return len;	//throw all buffer when match
 8002454:	887b      	ldrh	r3, [r7, #2]
 8002456:	e103      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}
		if(Extract_Keyword("led:",&temp_float, rx_data))
 8002458:	f107 030c 	add.w	r3, r7, #12
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4619      	mov	r1, r3
 8002460:	4863      	ldr	r0, [pc, #396]	@ (80025f0 <Debug_Serial_Handler+0x314>)
 8002462:	f000 f905 	bl	8002670 <Extract_Keyword>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d013      	beq.n	8002494 <Debug_Serial_Handler+0x1b8>
		{
			printf("set led color %X \n",(uint32_t)temp_float);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe fe74 	bl	800115c <__aeabi_f2uiz>
 8002474:	4603      	mov	r3, r0
 8002476:	4619      	mov	r1, r3
 8002478:	485e      	ldr	r0, [pc, #376]	@ (80025f4 <Debug_Serial_Handler+0x318>)
 800247a:	f00a faa7 	bl	800c9cc <iprintf>
			LED_RS485_Color((uint32_t)temp_float,10);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe fe6b 	bl	800115c <__aeabi_f2uiz>
 8002486:	4603      	mov	r3, r0
 8002488:	210a      	movs	r1, #10
 800248a:	4618      	mov	r0, r3
 800248c:	f000 fca4 	bl	8002dd8 <LED_RS485_Color>
			return len;	//throw all buffer when match
 8002490:	887b      	ldrh	r3, [r7, #2]
 8002492:	e0e5      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}
		if(Extract_Keyword("sound:",&temp_float, rx_data))
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	4619      	mov	r1, r3
 800249c:	4856      	ldr	r0, [pc, #344]	@ (80025f8 <Debug_Serial_Handler+0x31c>)
 800249e:	f000 f8e7 	bl	8002670 <Extract_Keyword>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d014      	beq.n	80024d2 <Debug_Serial_Handler+0x1f6>
		{
			printf("play sound %d \n",(uint8_t)temp_float);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fe fe56 	bl	800115c <__aeabi_f2uiz>
 80024b0:	4603      	mov	r3, r0
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	4619      	mov	r1, r3
 80024b6:	4851      	ldr	r0, [pc, #324]	@ (80025fc <Debug_Serial_Handler+0x320>)
 80024b8:	f00a fa88 	bl	800c9cc <iprintf>
			Sound_RS485_Play((uint8_t)temp_float);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4618      	mov	r0, r3
 80024c0:	f7fe fe4c 	bl	800115c <__aeabi_f2uiz>
 80024c4:	4603      	mov	r3, r0
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	4618      	mov	r0, r3
 80024ca:	f002 ffbd 	bl	8005448 <Sound_RS485_Play>
			return len;	//throw all buffer when match
 80024ce:	887b      	ldrh	r3, [r7, #2]
 80024d0:	e0c6      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}

		if(Extract_Keyword("volume:",&temp_float, rx_data))
 80024d2:	f107 030c 	add.w	r3, r7, #12
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	4619      	mov	r1, r3
 80024da:	4849      	ldr	r0, [pc, #292]	@ (8002600 <Debug_Serial_Handler+0x324>)
 80024dc:	f000 f8c8 	bl	8002670 <Extract_Keyword>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d014      	beq.n	8002510 <Debug_Serial_Handler+0x234>
		{
			printf("set volume %d \n",(uint8_t)temp_float);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fe fe37 	bl	800115c <__aeabi_f2uiz>
 80024ee:	4603      	mov	r3, r0
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	4619      	mov	r1, r3
 80024f4:	4843      	ldr	r0, [pc, #268]	@ (8002604 <Debug_Serial_Handler+0x328>)
 80024f6:	f00a fa69 	bl	800c9cc <iprintf>
			Sound_RS485_Volume((uint8_t)temp_float);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fe fe2d 	bl	800115c <__aeabi_f2uiz>
 8002502:	4603      	mov	r3, r0
 8002504:	b2db      	uxtb	r3, r3
 8002506:	4618      	mov	r0, r3
 8002508:	f002 ffde 	bl	80054c8 <Sound_RS485_Volume>
			return len;	//throw all buffer when match
 800250c:	887b      	ldrh	r3, [r7, #2]
 800250e:	e0a7      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}

		if(Extract_Keyword("calibrate:",&temp_float, rx_data))
 8002510:	f107 030c 	add.w	r3, r7, #12
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	4619      	mov	r1, r3
 8002518:	483b      	ldr	r0, [pc, #236]	@ (8002608 <Debug_Serial_Handler+0x32c>)
 800251a:	f000 f8a9 	bl	8002670 <Extract_Keyword>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00d      	beq.n	8002540 <Debug_Serial_Handler+0x264>
		{
			printf("encoder calibrate zero %d \n",(uint8_t)temp_float);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	4618      	mov	r0, r3
 8002528:	f7fe fe18 	bl	800115c <__aeabi_f2uiz>
 800252c:	4603      	mov	r3, r0
 800252e:	b2db      	uxtb	r3, r3
 8002530:	4619      	mov	r1, r3
 8002532:	4836      	ldr	r0, [pc, #216]	@ (800260c <Debug_Serial_Handler+0x330>)
 8002534:	f00a fa4a 	bl	800c9cc <iprintf>
			Encoder_Write_Calibrate();
 8002538:	f000 fa5a 	bl	80029f0 <Encoder_Write_Calibrate>
			return len;	//throw all buffer when match
 800253c:	887b      	ldrh	r3, [r7, #2]
 800253e:	e08f      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}
		if(Extract_Keyword("repeat:",&temp_float, rx_data))
 8002540:	f107 030c 	add.w	r3, r7, #12
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	4619      	mov	r1, r3
 8002548:	4831      	ldr	r0, [pc, #196]	@ (8002610 <Debug_Serial_Handler+0x334>)
 800254a:	f000 f891 	bl	8002670 <Extract_Keyword>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d014      	beq.n	800257e <Debug_Serial_Handler+0x2a2>
		{
			printf("set repeat times %d \n",(uint8_t)temp_float);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4618      	mov	r0, r3
 8002558:	f7fe fe00 	bl	800115c <__aeabi_f2uiz>
 800255c:	4603      	mov	r3, r0
 800255e:	b2db      	uxtb	r3, r3
 8002560:	4619      	mov	r1, r3
 8002562:	482c      	ldr	r0, [pc, #176]	@ (8002614 <Debug_Serial_Handler+0x338>)
 8002564:	f00a fa32 	bl	800c9cc <iprintf>
			Task_Set_Repeat((uint8_t)temp_float);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe fdf6 	bl	800115c <__aeabi_f2uiz>
 8002570:	4603      	mov	r3, r0
 8002572:	b2db      	uxtb	r3, r3
 8002574:	4618      	mov	r0, r3
 8002576:	f001 fe97 	bl	80042a8 <Task_Set_Repeat>
			return len;	//throw all buffer when match
 800257a:	887b      	ldrh	r3, [r7, #2]
 800257c:	e070      	b.n	8002660 <Debug_Serial_Handler+0x384>
		}
		if(Extract_Keyword("pos_limit:",&temp_float, rx_data))
 800257e:	f107 030c 	add.w	r3, r7, #12
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	4619      	mov	r1, r3
 8002586:	4824      	ldr	r0, [pc, #144]	@ (8002618 <Debug_Serial_Handler+0x33c>)
 8002588:	f000 f872 	bl	8002670 <Extract_Keyword>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d046      	beq.n	8002620 <Debug_Serial_Handler+0x344>
		{
			printf("set position limiter %d \n",(uint8_t)temp_float);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4618      	mov	r0, r3
 8002596:	f7fe fde1 	bl	800115c <__aeabi_f2uiz>
 800259a:	4603      	mov	r3, r0
 800259c:	b2db      	uxtb	r3, r3
 800259e:	4619      	mov	r1, r3
 80025a0:	481e      	ldr	r0, [pc, #120]	@ (800261c <Debug_Serial_Handler+0x340>)
 80025a2:	f00a fa13 	bl	800c9cc <iprintf>
			Motor_Set_Position_Limiter((uint8_t)temp_float);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7fe fdd7 	bl	800115c <__aeabi_f2uiz>
 80025ae:	4603      	mov	r3, r0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	4618      	mov	r0, r3
 80025b4:	f002 fac2 	bl	8004b3c <Motor_Set_Position_Limiter>
			return len;	//throw all buffer when match
 80025b8:	887b      	ldrh	r3, [r7, #2]
 80025ba:	e051      	b.n	8002660 <Debug_Serial_Handler+0x384>
 80025bc:	0800f4fc 	.word	0x0800f4fc
 80025c0:	200003d1 	.word	0x200003d1
 80025c4:	0800f504 	.word	0x0800f504
 80025c8:	0800f514 	.word	0x0800f514
 80025cc:	0800f520 	.word	0x0800f520
 80025d0:	0800f530 	.word	0x0800f530
 80025d4:	0800f538 	.word	0x0800f538
 80025d8:	0800f54c 	.word	0x0800f54c
 80025dc:	0800f554 	.word	0x0800f554
 80025e0:	0800f56c 	.word	0x0800f56c
 80025e4:	0800f574 	.word	0x0800f574
 80025e8:	0800f590 	.word	0x0800f590
 80025ec:	0800f598 	.word	0x0800f598
 80025f0:	0800f5b0 	.word	0x0800f5b0
 80025f4:	0800f5b8 	.word	0x0800f5b8
 80025f8:	0800f5cc 	.word	0x0800f5cc
 80025fc:	0800f5d4 	.word	0x0800f5d4
 8002600:	0800f5e4 	.word	0x0800f5e4
 8002604:	0800f5ec 	.word	0x0800f5ec
 8002608:	0800f5fc 	.word	0x0800f5fc
 800260c:	0800f608 	.word	0x0800f608
 8002610:	0800f624 	.word	0x0800f624
 8002614:	0800f62c 	.word	0x0800f62c
 8002618:	0800f644 	.word	0x0800f644
 800261c:	0800f650 	.word	0x0800f650
		}
		if(Extract_Keyword("actuator_debug:",&temp_float, rx_data))
 8002620:	f107 030c 	add.w	r3, r7, #12
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	4619      	mov	r1, r3
 8002628:	480f      	ldr	r0, [pc, #60]	@ (8002668 <Debug_Serial_Handler+0x38c>)
 800262a:	f000 f821 	bl	8002670 <Extract_Keyword>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d014      	beq.n	800265e <Debug_Serial_Handler+0x382>
		{
			printf("set actuator_debug %d \n",(uint8_t)temp_float);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	4618      	mov	r0, r3
 8002638:	f7fe fd90 	bl	800115c <__aeabi_f2uiz>
 800263c:	4603      	mov	r3, r0
 800263e:	b2db      	uxtb	r3, r3
 8002640:	4619      	mov	r1, r3
 8002642:	480a      	ldr	r0, [pc, #40]	@ (800266c <Debug_Serial_Handler+0x390>)
 8002644:	f00a f9c2 	bl	800c9cc <iprintf>
			Actuator_Set_Debug((uint8_t)temp_float);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4618      	mov	r0, r3
 800264c:	f7fe fd86 	bl	800115c <__aeabi_f2uiz>
 8002650:	4603      	mov	r3, r0
 8002652:	b2db      	uxtb	r3, r3
 8002654:	4618      	mov	r0, r3
 8002656:	f7fe fded 	bl	8001234 <Actuator_Set_Debug>
			return len;	//throw all buffer when match
 800265a:	887b      	ldrh	r3, [r7, #2]
 800265c:	e000      	b.n	8002660 <Debug_Serial_Handler+0x384>
	//	if(Extract_Keyword("job:",&temp_float, rx_data))
	//	{
	//		Task_Load_Job();
	//	}
	}
	return 0;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	0800f66c 	.word	0x0800f66c
 800266c:	0800f67c 	.word	0x0800f67c

08002670 <Extract_Keyword>:

unsigned char Extract_Keyword(const char *keyword, float*data, uint8_t *rx_data)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b088      	sub	sp, #32
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
uint8_t i;
size_t len = strlen(keyword);
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f7fd fd67 	bl	8000150 <strlen>
 8002682:	61b8      	str	r0, [r7, #24]
float temp_float;
	for(i=0; i<len; i++)
 8002684:	2300      	movs	r3, #0
 8002686:	77fb      	strb	r3, [r7, #31]
 8002688:	e00c      	b.n	80026a4 <Extract_Keyword+0x34>
	{
		if(rx_data[i]!=keyword[i])
 800268a:	7ffb      	ldrb	r3, [r7, #31]
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	4413      	add	r3, r2
 8002690:	781a      	ldrb	r2, [r3, #0]
 8002692:	7ffb      	ldrb	r3, [r7, #31]
 8002694:	68f9      	ldr	r1, [r7, #12]
 8002696:	440b      	add	r3, r1
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d107      	bne.n	80026ae <Extract_Keyword+0x3e>
	for(i=0; i<len; i++)
 800269e:	7ffb      	ldrb	r3, [r7, #31]
 80026a0:	3301      	adds	r3, #1
 80026a2:	77fb      	strb	r3, [r7, #31]
 80026a4:	7ffb      	ldrb	r3, [r7, #31]
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d8ee      	bhi.n	800268a <Extract_Keyword+0x1a>
 80026ac:	e000      	b.n	80026b0 <Extract_Keyword+0x40>
			break;
 80026ae:	bf00      	nop
	}
	if(i>=len)	//all header matched
 80026b0:	7ffb      	ldrb	r3, [r7, #31]
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d822      	bhi.n	80026fe <Extract_Keyword+0x8e>
	{
		temp_float=atof((char*)&rx_data[i]);
 80026b8:	7ffb      	ldrb	r3, [r7, #31]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f008 fe5e 	bl	800b380 <atof>
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	4610      	mov	r0, r2
 80026ca:	4619      	mov	r1, r3
 80026cc:	f7fe f9fc 	bl	8000ac8 <__aeabi_d2f>
 80026d0:	4603      	mov	r3, r0
 80026d2:	617b      	str	r3, [r7, #20]
		if((temp_float==0)&&((rx_data[i]!='0')))	//handle atof return 0 when convert fail.
 80026d4:	f04f 0100 	mov.w	r1, #0
 80026d8:	6978      	ldr	r0, [r7, #20]
 80026da:	f7fe fce7 	bl	80010ac <__aeabi_fcmpeq>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <Extract_Keyword+0x84>
 80026e4:	7ffb      	ldrb	r3, [r7, #31]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b30      	cmp	r3, #48	@ 0x30
 80026ee:	d001      	beq.n	80026f4 <Extract_Keyword+0x84>
			return 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	e005      	b.n	8002700 <Extract_Keyword+0x90>
		//temp_float=round(temp_float * 1e5) / 1e5;	//limit 5 decimal places
		*data=temp_float;
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	601a      	str	r2, [r3, #0]
		return 1;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <Extract_Keyword+0x90>
	}
	return 0;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3720      	adds	r7, #32
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <__io_putchar>:

int __io_putchar(int ch) {
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
	//Normal Mode
	HAL_UART_Transmit(&Debug_Tx, (uint8_t*)&ch, 1, 0xffff);
 8002710:	1d39      	adds	r1, r7, #4
 8002712:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002716:	2201      	movs	r2, #1
 8002718:	4803      	ldr	r0, [pc, #12]	@ (8002728 <__io_putchar+0x20>)
 800271a:	f007 fcff 	bl	800a11c <HAL_UART_Transmit>
    return ch;
 800271e:	687b      	ldr	r3, [r7, #4]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	20000f50 	.word	0x20000f50

0800272c <_write>:

int _write(int file, char *ptr, int len)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx< len; DataIdx++)
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	e009      	b.n	8002752 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	1c5a      	adds	r2, r3, #1
 8002742:	60ba      	str	r2, [r7, #8]
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff ffde 	bl	8002708 <__io_putchar>
	for (DataIdx = 0; DataIdx< len; DataIdx++)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	3301      	adds	r3, #1
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	429a      	cmp	r2, r3
 8002758:	dbf1      	blt.n	800273e <_write+0x12>
	}
	return len;
 800275a:	687b      	ldr	r3, [r7, #4]
}
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <Encoder_Init>:
uint8_t Encoder_Serial_CheckPacket(uint8_t *rx_data, uint8_t len, uint8_t addr);


// Code -----------------------------------------------------------
void Encoder_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
	Encoder_Serial_debug=0;
 8002768:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <Encoder_Init+0x20>)
 800276a:	2200      	movs	r2, #0
 800276c:	701a      	strb	r2, [r3, #0]
	printf("Encoder_Serial_Init\n");
 800276e:	4806      	ldr	r0, [pc, #24]	@ (8002788 <Encoder_Init+0x24>)
 8002770:	f00a f994 	bl	800ca9c <puts>
	encoder.Last_Addr = 0;
 8002774:	4b05      	ldr	r3, [pc, #20]	@ (800278c <Encoder_Init+0x28>)
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
	Encoder_Pause_Timer=0;
 800277a:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <Encoder_Init+0x2c>)
 800277c:	2200      	movs	r2, #0
 800277e:	801a      	strh	r2, [r3, #0]

}
 8002780:	bf00      	nop
 8002782:	bd80      	pop	{r7, pc}
 8002784:	200003e8 	.word	0x200003e8
 8002788:	0800f694 	.word	0x0800f694
 800278c:	200003d4 	.word	0x200003d4
 8002790:	200003ea 	.word	0x200003ea

08002794 <Encoder_Read>:
{
	Encoder_Serial_debug=enable;
}

uint16_t Encoder_Read(uint8_t id)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	71fb      	strb	r3, [r7, #7]
	return encoder.Value[id-1];
 800279e:	79fb      	ldrb	r3, [r7, #7]
 80027a0:	3b01      	subs	r3, #1
 80027a2:	4a04      	ldr	r2, [pc, #16]	@ (80027b4 <Encoder_Read+0x20>)
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	4413      	add	r3, r2
 80027a8:	885b      	ldrh	r3, [r3, #2]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr
 80027b4:	200003d4 	.word	0x200003d4

080027b8 <Encoder_Ready>:

uint8_t Encoder_Ready(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
	if((encoder.Raw_Value[0]!=0)&&(encoder.Raw_Value[1]!=0)&&(encoder.Raw_Value[2]!=0))
 80027bc:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <Encoder_Ready+0x2c>)
 80027be:	89db      	ldrh	r3, [r3, #14]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d009      	beq.n	80027d8 <Encoder_Ready+0x20>
 80027c4:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <Encoder_Ready+0x2c>)
 80027c6:	8a1b      	ldrh	r3, [r3, #16]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <Encoder_Ready+0x20>
 80027cc:	4b05      	ldr	r3, [pc, #20]	@ (80027e4 <Encoder_Ready+0x2c>)
 80027ce:	8a5b      	ldrh	r3, [r3, #18]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <Encoder_Ready+0x20>
		return 1;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e000      	b.n	80027da <Encoder_Ready+0x22>
	else
		return 0;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	200003d4 	.word	0x200003d4

080027e8 <Encoder_Check_Pause>:

uint8_t Encoder_Check_Pause(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
	if(Encoder_Pause_Timer==0)
 80027ec:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <Encoder_Check_Pause+0x28>)
 80027ee:	881b      	ldrh	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d101      	bne.n	80027f8 <Encoder_Check_Pause+0x10>
		return 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	e006      	b.n	8002806 <Encoder_Check_Pause+0x1e>
	Encoder_Pause_Timer--;
 80027f8:	4b05      	ldr	r3, [pc, #20]	@ (8002810 <Encoder_Check_Pause+0x28>)
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	3b01      	subs	r3, #1
 80027fe:	b29a      	uxth	r2, r3
 8002800:	4b03      	ldr	r3, [pc, #12]	@ (8002810 <Encoder_Check_Pause+0x28>)
 8002802:	801a      	strh	r2, [r3, #0]
		return 1;
 8002804:	2301      	movs	r3, #1
}
 8002806:	4618      	mov	r0, r3
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	200003ea 	.word	0x200003ea

08002814 <Encoder_Set_Pause>:

void Encoder_Set_Pause(uint16_t time)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	80fb      	strh	r3, [r7, #6]
	Encoder_Pause_Timer=time;
 800281e:	4a04      	ldr	r2, [pc, #16]	@ (8002830 <Encoder_Set_Pause+0x1c>)
 8002820:	88fb      	ldrh	r3, [r7, #6]
 8002822:	8013      	strh	r3, [r2, #0]
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	200003ea 	.word	0x200003ea

08002834 <Encoder_GetValue>:
 * void Encoder_GetValue(void)
 * @brief  Encoder response time 700us
 *
 *******************************************************************/
void Encoder_GetValue(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	if(Encoder_Check_Pause()==0)
 8002838:	f7ff ffd6 	bl	80027e8 <Encoder_Check_Pause>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d127      	bne.n	8002892 <Encoder_GetValue+0x5e>
	{
		if(++encoder.Last_Addr > MAX_ENCODER)
 8002842:	4b15      	ldr	r3, [pc, #84]	@ (8002898 <Encoder_GetValue+0x64>)
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	3301      	adds	r3, #1
 8002848:	b2da      	uxtb	r2, r3
 800284a:	4b13      	ldr	r3, [pc, #76]	@ (8002898 <Encoder_GetValue+0x64>)
 800284c:	701a      	strb	r2, [r3, #0]
 800284e:	4b12      	ldr	r3, [pc, #72]	@ (8002898 <Encoder_GetValue+0x64>)
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	2b03      	cmp	r3, #3
 8002854:	d902      	bls.n	800285c <Encoder_GetValue+0x28>
			encoder.Last_Addr = 1;
 8002856:	4b10      	ldr	r3, [pc, #64]	@ (8002898 <Encoder_GetValue+0x64>)
 8002858:	2201      	movs	r2, #1
 800285a:	701a      	strb	r2, [r3, #0]
	//	HAL_UART_Transmit_IT(&Encoder_RS485_Tx, Encoder_GetValue_CMD[encoder.Last_Addr-1], 8);
		while (__HAL_UART_GET_FLAG (&Encoder_RS485_Tx, UART_FLAG_TXE) == RESET){}
 800285c:	bf00      	nop
 800285e:	4b0f      	ldr	r3, [pc, #60]	@ (800289c <Encoder_GetValue+0x68>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002868:	2b80      	cmp	r3, #128	@ 0x80
 800286a:	d1f8      	bne.n	800285e <Encoder_GetValue+0x2a>
		while (__HAL_UART_GET_FLAG(&Encoder_RS485_Tx, UART_FLAG_TC) == RESET){}
 800286c:	bf00      	nop
 800286e:	4b0b      	ldr	r3, [pc, #44]	@ (800289c <Encoder_GetValue+0x68>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002878:	2b40      	cmp	r3, #64	@ 0x40
 800287a:	d1f8      	bne.n	800286e <Encoder_GetValue+0x3a>
		HAL_UART_Transmit_DMA(&Encoder_RS485_Tx, Encoder_GetValue_CMD[encoder.Last_Addr-1], 8);
 800287c:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <Encoder_GetValue+0x64>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	3b01      	subs	r3, #1
 8002882:	00db      	lsls	r3, r3, #3
 8002884:	4a06      	ldr	r2, [pc, #24]	@ (80028a0 <Encoder_GetValue+0x6c>)
 8002886:	4413      	add	r3, r2
 8002888:	2208      	movs	r2, #8
 800288a:	4619      	mov	r1, r3
 800288c:	4803      	ldr	r0, [pc, #12]	@ (800289c <Encoder_GetValue+0x68>)
 800288e:	f007 fd05 	bl	800a29c <HAL_UART_Transmit_DMA>
	}
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	200003d4 	.word	0x200003d4
 800289c:	20000f98 	.word	0x20000f98
 80028a0:	20000008 	.word	0x20000008

080028a4 <Encoder_Serial_Handler>:
 * @brief  Check and process serial packet from serial port,
 * 			should call this function in every main loop
 *
 *******************************************************************/
uint16_t Encoder_Serial_Handler(uint8_t* rx_data, uint16_t len)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	807b      	strh	r3, [r7, #2]
uint32_t value=0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	60fb      	str	r3, [r7, #12]
uint8_t i;

	len = Encoder_Serial_CheckPacket(rx_data, len, encoder.Last_Addr);
 80028b4:	887b      	ldrh	r3, [r7, #2]
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	4a35      	ldr	r2, [pc, #212]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 80028ba:	7812      	ldrb	r2, [r2, #0]
 80028bc:	4619      	mov	r1, r3
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f86c 	bl	800299c <Encoder_Serial_CheckPacket>
 80028c4:	4603      	mov	r3, r0
 80028c6:	807b      	strh	r3, [r7, #2]
	if(len!=0)
 80028c8:	887b      	ldrh	r3, [r7, #2]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d05a      	beq.n	8002984 <Encoder_Serial_Handler+0xe0>
	{
		for(i=0;i<rx_data[2];i++)
 80028ce:	2300      	movs	r3, #0
 80028d0:	72fb      	strb	r3, [r7, #11]
 80028d2:	e00e      	b.n	80028f2 <Encoder_Serial_Handler+0x4e>
		{
			value = value << 8;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	021b      	lsls	r3, r3, #8
 80028d8:	60fb      	str	r3, [r7, #12]
			value|= rx_data[i+3];
 80028da:	7afb      	ldrb	r3, [r7, #11]
 80028dc:	3303      	adds	r3, #3
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	4413      	add	r3, r2
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	461a      	mov	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	60fb      	str	r3, [r7, #12]
		for(i=0;i<rx_data[2];i++)
 80028ec:	7afb      	ldrb	r3, [r7, #11]
 80028ee:	3301      	adds	r3, #1
 80028f0:	72fb      	strb	r3, [r7, #11]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3302      	adds	r3, #2
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	7afa      	ldrb	r2, [r7, #11]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d3ea      	bcc.n	80028d4 <Encoder_Serial_Handler+0x30>
		}
		if(Encoder_Serial_debug!=0)
 80028fe:	4b25      	ldr	r3, [pc, #148]	@ (8002994 <Encoder_Serial_Handler+0xf0>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d006      	beq.n	8002914 <Encoder_Serial_Handler+0x70>
			printf("Received encoder%d value= %d\n", encoder.Last_Addr, value);
 8002906:	4b22      	ldr	r3, [pc, #136]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	4619      	mov	r1, r3
 800290e:	4822      	ldr	r0, [pc, #136]	@ (8002998 <Encoder_Serial_Handler+0xf4>)
 8002910:	f00a f85c 	bl	800c9cc <iprintf>
#ifdef INVERT_TILT_ENCODER
		if((encoder.Last_Addr-1)==2)
 8002914:	4b1e      	ldr	r3, [pc, #120]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b03      	cmp	r3, #3
 800291a:	d103      	bne.n	8002924 <Encoder_Serial_Handler+0x80>
			value = 4096 - value;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8002922:	60fb      	str	r3, [r7, #12]
#endif
		encoder.Raw_Value[encoder.Last_Addr-1]=value;
 8002924:	4b1a      	ldr	r3, [pc, #104]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	3b01      	subs	r3, #1
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	b291      	uxth	r1, r2
 800292e:	4a18      	ldr	r2, [pc, #96]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 8002930:	3304      	adds	r3, #4
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	4413      	add	r3, r2
 8002936:	460a      	mov	r2, r1
 8002938:	80da      	strh	r2, [r3, #6]

		if(value > encoder.Zero_Offset[encoder.Last_Addr-1])
 800293a:	4b15      	ldr	r3, [pc, #84]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	3b01      	subs	r3, #1
 8002940:	4a13      	ldr	r2, [pc, #76]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 8002942:	3304      	adds	r3, #4
 8002944:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002948:	461a      	mov	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	4293      	cmp	r3, r2
 800294e:	d90b      	bls.n	8002968 <Encoder_Serial_Handler+0xc4>
			value = value - encoder.Zero_Offset[encoder.Last_Addr-1];
 8002950:	4b0f      	ldr	r3, [pc, #60]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	3b01      	subs	r3, #1
 8002956:	4a0e      	ldr	r2, [pc, #56]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 8002958:	3304      	adds	r3, #4
 800295a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800295e:	461a      	mov	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	1a9b      	subs	r3, r3, r2
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	e001      	b.n	800296c <Encoder_Serial_Handler+0xc8>
		else
			value = 0;
 8002968:	2300      	movs	r3, #0
 800296a:	60fb      	str	r3, [r7, #12]

		encoder.Value[encoder.Last_Addr-1]=value;
 800296c:	4b08      	ldr	r3, [pc, #32]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	3b01      	subs	r3, #1
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	b291      	uxth	r1, r2
 8002976:	4a06      	ldr	r2, [pc, #24]	@ (8002990 <Encoder_Serial_Handler+0xec>)
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	4413      	add	r3, r2
 800297c:	460a      	mov	r2, r1
 800297e:	805a      	strh	r2, [r3, #2]

		return len;
 8002980:	887b      	ldrh	r3, [r7, #2]
 8002982:	e000      	b.n	8002986 <Encoder_Serial_Handler+0xe2>
	}
	return 0;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	200003d4 	.word	0x200003d4
 8002994:	200003e8 	.word	0x200003e8
 8002998:	0800f6a8 	.word	0x0800f6a8

0800299c <Encoder_Serial_CheckPacket>:

uint8_t Encoder_Serial_CheckPacket(uint8_t *rx_data, uint8_t len, uint8_t addr)  //return total packet length
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	70fb      	strb	r3, [r7, #3]
 80029a8:	4613      	mov	r3, r2
 80029aa:	70bb      	strb	r3, [r7, #2]
uint8_t packet_len=0;
 80029ac:	2300      	movs	r3, #0
 80029ae:	73fb      	strb	r3, [r7, #15]
	if((rx_data[0]==addr) && (rx_data[1]==0x03))	//match address and read command
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	78ba      	ldrb	r2, [r7, #2]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d115      	bne.n	80029e6 <Encoder_Serial_CheckPacket+0x4a>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	3301      	adds	r3, #1
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b03      	cmp	r3, #3
 80029c2:	d110      	bne.n	80029e6 <Encoder_Serial_CheckPacket+0x4a>
	{
		packet_len=(rx_data[2]+3);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3302      	adds	r3, #2
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	3303      	adds	r3, #3
 80029cc:	73fb      	strb	r3, [r7, #15]
		if(Modbus_CheckCRC(rx_data,packet_len))
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
 80029d0:	4619      	mov	r1, r3
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f001 fe16 	bl	8004604 <Modbus_CheckCRC>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <Encoder_Serial_CheckPacket+0x4a>
			return packet_len+2;
 80029de:	7bfb      	ldrb	r3, [r7, #15]
 80029e0:	3302      	adds	r3, #2
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	e000      	b.n	80029e8 <Encoder_Serial_CheckPacket+0x4c>
	}
	return 0;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <Encoder_Write_Calibrate>:

void Encoder_Write_Calibrate(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
	encoder.Zero_Offset[0] = encoder.Raw_Value[0];
 80029f4:	4b0d      	ldr	r3, [pc, #52]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 80029f6:	89da      	ldrh	r2, [r3, #14]
 80029f8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 80029fa:	811a      	strh	r2, [r3, #8]
	encoder.Zero_Offset[1] = encoder.Raw_Value[1];
 80029fc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 80029fe:	8a1a      	ldrh	r2, [r3, #16]
 8002a00:	4b0a      	ldr	r3, [pc, #40]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 8002a02:	815a      	strh	r2, [r3, #10]
	encoder.Zero_Offset[2] = encoder.Raw_Value[2];
 8002a04:	4b09      	ldr	r3, [pc, #36]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 8002a06:	8a5a      	ldrh	r2, [r3, #18]
 8002a08:	4b08      	ldr	r3, [pc, #32]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 8002a0a:	819a      	strh	r2, [r3, #12]
	printf("Encoder Zero Offset Data: ver:%d, hor:%d, tilt:%d\n",encoder.Zero_Offset[0], encoder.Zero_Offset[1], encoder.Zero_Offset[2]);
 8002a0c:	4b07      	ldr	r3, [pc, #28]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 8002a0e:	891b      	ldrh	r3, [r3, #8]
 8002a10:	4619      	mov	r1, r3
 8002a12:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 8002a14:	895b      	ldrh	r3, [r3, #10]
 8002a16:	461a      	mov	r2, r3
 8002a18:	4b04      	ldr	r3, [pc, #16]	@ (8002a2c <Encoder_Write_Calibrate+0x3c>)
 8002a1a:	899b      	ldrh	r3, [r3, #12]
 8002a1c:	4804      	ldr	r0, [pc, #16]	@ (8002a30 <Encoder_Write_Calibrate+0x40>)
 8002a1e:	f009 ffd5 	bl	800c9cc <iprintf>
	Write_Lifter_Setting();
 8002a22:	f000 fca7 	bl	8003374 <Write_Lifter_Setting>
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200003d4 	.word	0x200003d4
 8002a30:	0800f6c8 	.word	0x0800f6c8

08002a34 <Encoder_Show_Value>:

void Encoder_Show_Value(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
	printf("Encoder Data: ver:%d, hor:%d, tilt:%d\n",encoder.Value[0], encoder.Value[1], encoder.Value[2]);
 8002a38:	4b06      	ldr	r3, [pc, #24]	@ (8002a54 <Encoder_Show_Value+0x20>)
 8002a3a:	885b      	ldrh	r3, [r3, #2]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4b05      	ldr	r3, [pc, #20]	@ (8002a54 <Encoder_Show_Value+0x20>)
 8002a40:	889b      	ldrh	r3, [r3, #4]
 8002a42:	461a      	mov	r2, r3
 8002a44:	4b03      	ldr	r3, [pc, #12]	@ (8002a54 <Encoder_Show_Value+0x20>)
 8002a46:	88db      	ldrh	r3, [r3, #6]
 8002a48:	4803      	ldr	r0, [pc, #12]	@ (8002a58 <Encoder_Show_Value+0x24>)
 8002a4a:	f009 ffbf 	bl	800c9cc <iprintf>
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	200003d4 	.word	0x200003d4
 8002a58:	0800f6fc 	.word	0x0800f6fc

08002a5c <Encoder_Show_Offset>:

void Encoder_Show_Offset(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
	printf("Encoder Offset: ver:%d, hor:%d, tilt:%d\n",encoder.Zero_Offset[0], encoder.Zero_Offset[1], encoder.Zero_Offset[2]);
 8002a60:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <Encoder_Show_Offset+0x20>)
 8002a62:	891b      	ldrh	r3, [r3, #8]
 8002a64:	4619      	mov	r1, r3
 8002a66:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <Encoder_Show_Offset+0x20>)
 8002a68:	895b      	ldrh	r3, [r3, #10]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	4b03      	ldr	r3, [pc, #12]	@ (8002a7c <Encoder_Show_Offset+0x20>)
 8002a6e:	899b      	ldrh	r3, [r3, #12]
 8002a70:	4803      	ldr	r0, [pc, #12]	@ (8002a80 <Encoder_Show_Offset+0x24>)
 8002a72:	f009 ffab 	bl	800c9cc <iprintf>
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	200003d4 	.word	0x200003d4
 8002a80:	0800f724 	.word	0x0800f724

08002a84 <GPIO_Init>:
// Subroutine -----------------------------------------------------


// Code -----------------------------------------------------------
void GPIO_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
	printf("GPIO_Init\n");
 8002a88:	4803      	ldr	r0, [pc, #12]	@ (8002a98 <GPIO_Init+0x14>)
 8002a8a:	f00a f807 	bl	800ca9c <puts>

	GPIO_Set_Key_Led(KEY_LED_OFF);
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f000 f8be 	bl	8002c10 <GPIO_Set_Key_Led>
}
 8002a94:	bf00      	nop
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	0800f750 	.word	0x0800f750

08002a9c <GPIO_Get_Sensor>:

uint8_t GPIO_Get_Sensor(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
uint8_t result=0;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	71fb      	strb	r3, [r7, #7]
	do
	{
		if(HAL_GPIO_ReadPin(SENSOR_PORT,IR_LEFT_PIN)==0)
 8002aa6:	2108      	movs	r1, #8
 8002aa8:	4831      	ldr	r0, [pc, #196]	@ (8002b70 <GPIO_Get_Sensor+0xd4>)
 8002aaa:	f005 fde1 	bl	8008670 <HAL_GPIO_ReadPin>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d103      	bne.n	8002abc <GPIO_Get_Sensor+0x20>
			result |= IR_LEFT;
 8002ab4:	79fb      	ldrb	r3, [r7, #7]
 8002ab6:	f043 0310 	orr.w	r3, r3, #16
 8002aba:	71fb      	strb	r3, [r7, #7]
		if(HAL_GPIO_ReadPin(SENSOR_PORT,IR_RIGHT_PIN)==0)
 8002abc:	2110      	movs	r1, #16
 8002abe:	482c      	ldr	r0, [pc, #176]	@ (8002b70 <GPIO_Get_Sensor+0xd4>)
 8002ac0:	f005 fdd6 	bl	8008670 <HAL_GPIO_ReadPin>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d103      	bne.n	8002ad2 <GPIO_Get_Sensor+0x36>
			result |= IR_RIGHT;
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	f043 0320 	orr.w	r3, r3, #32
 8002ad0:	71fb      	strb	r3, [r7, #7]
		if(HAL_GPIO_ReadPin(SENSOR_PORT,IR_BOTTOM_PIN)==0)
 8002ad2:	2120      	movs	r1, #32
 8002ad4:	4826      	ldr	r0, [pc, #152]	@ (8002b70 <GPIO_Get_Sensor+0xd4>)
 8002ad6:	f005 fdcb 	bl	8008670 <HAL_GPIO_ReadPin>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d103      	bne.n	8002ae8 <GPIO_Get_Sensor+0x4c>
			result |= IR_BOTTOM;
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ae6:	71fb      	strb	r3, [r7, #7]
		if(HAL_GPIO_ReadPin(KEY_PORT,UP_KEY_PIN)==0)
 8002ae8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002aec:	4821      	ldr	r0, [pc, #132]	@ (8002b74 <GPIO_Get_Sensor+0xd8>)
 8002aee:	f005 fdbf 	bl	8008670 <HAL_GPIO_ReadPin>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d103      	bne.n	8002b00 <GPIO_Get_Sensor+0x64>
			result |= UP_KEY;
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	71fb      	strb	r3, [r7, #7]
		if(HAL_GPIO_ReadPin(KEY_PORT,DOWN_KEY_PIN)==0)
 8002b00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b04:	481b      	ldr	r0, [pc, #108]	@ (8002b74 <GPIO_Get_Sensor+0xd8>)
 8002b06:	f005 fdb3 	bl	8008670 <HAL_GPIO_ReadPin>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d103      	bne.n	8002b18 <GPIO_Get_Sensor+0x7c>
			result |= DOWN_KEY;
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	f043 0302 	orr.w	r3, r3, #2
 8002b16:	71fb      	strb	r3, [r7, #7]
		if(HAL_GPIO_ReadPin(KEY_PORT,ESTOP_PIN)==0)
 8002b18:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b1c:	4815      	ldr	r0, [pc, #84]	@ (8002b74 <GPIO_Get_Sensor+0xd8>)
 8002b1e:	f005 fda7 	bl	8008670 <HAL_GPIO_ReadPin>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d103      	bne.n	8002b30 <GPIO_Get_Sensor+0x94>
			result |= ESTOP_KEY;
 8002b28:	79fb      	ldrb	r3, [r7, #7]
 8002b2a:	f043 0304 	orr.w	r3, r3, #4
 8002b2e:	71fb      	strb	r3, [r7, #7]

		if(result!=sensor_image)
 8002b30:	4b11      	ldr	r3, [pc, #68]	@ (8002b78 <GPIO_Get_Sensor+0xdc>)
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	79fa      	ldrb	r2, [r7, #7]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d006      	beq.n	8002b48 <GPIO_Get_Sensor+0xac>
		{
			sensor_image=result;
 8002b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8002b78 <GPIO_Get_Sensor+0xdc>)
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	7013      	strb	r3, [r2, #0]
			sensor_debounce=SENSOR_DEBOUNCE_COUNT;
 8002b40:	4b0e      	ldr	r3, [pc, #56]	@ (8002b7c <GPIO_Get_Sensor+0xe0>)
 8002b42:	2203      	movs	r2, #3
 8002b44:	701a      	strb	r2, [r3, #0]
 8002b46:	e009      	b.n	8002b5c <GPIO_Get_Sensor+0xc0>
		}
		else
		{
			if(sensor_debounce!=0)
 8002b48:	4b0c      	ldr	r3, [pc, #48]	@ (8002b7c <GPIO_Get_Sensor+0xe0>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d005      	beq.n	8002b5c <GPIO_Get_Sensor+0xc0>
				sensor_debounce--;
 8002b50:	4b0a      	ldr	r3, [pc, #40]	@ (8002b7c <GPIO_Get_Sensor+0xe0>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	4b08      	ldr	r3, [pc, #32]	@ (8002b7c <GPIO_Get_Sensor+0xe0>)
 8002b5a:	701a      	strb	r2, [r3, #0]
		}

	}
	while(sensor_debounce!=0);
 8002b5c:	4b07      	ldr	r3, [pc, #28]	@ (8002b7c <GPIO_Get_Sensor+0xe0>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1a0      	bne.n	8002aa6 <GPIO_Get_Sensor+0xa>

	return result;
 8002b64:	79fb      	ldrb	r3, [r7, #7]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	40010c00 	.word	0x40010c00
 8002b74:	40010800 	.word	0x40010800
 8002b78:	200003f7 	.word	0x200003f7
 8002b7c:	200003f8 	.word	0x200003f8

08002b80 <GPIO_Get_Key>:

uint8_t GPIO_Get_Key(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
uint8_t result=0;
 8002b86:	2300      	movs	r3, #0
 8002b88:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(KEY_PORT,UP_KEY_PIN)==0)
 8002b8a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002b8e:	481f      	ldr	r0, [pc, #124]	@ (8002c0c <GPIO_Get_Key+0x8c>)
 8002b90:	f005 fd6e 	bl	8008670 <HAL_GPIO_ReadPin>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d103      	bne.n	8002ba2 <GPIO_Get_Key+0x22>
		result |= UP_KEY;
 8002b9a:	79fb      	ldrb	r3, [r7, #7]
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(KEY_PORT,DOWN_KEY_PIN)==0)
 8002ba2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002ba6:	4819      	ldr	r0, [pc, #100]	@ (8002c0c <GPIO_Get_Key+0x8c>)
 8002ba8:	f005 fd62 	bl	8008670 <HAL_GPIO_ReadPin>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d103      	bne.n	8002bba <GPIO_Get_Key+0x3a>
		result |= DOWN_KEY;
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	f043 0302 	orr.w	r3, r3, #2
 8002bb8:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(KEY_PORT,ESTOP_PIN)==0)
 8002bba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002bbe:	4813      	ldr	r0, [pc, #76]	@ (8002c0c <GPIO_Get_Key+0x8c>)
 8002bc0:	f005 fd56 	bl	8008670 <HAL_GPIO_ReadPin>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d103      	bne.n	8002bd2 <GPIO_Get_Key+0x52>
		result |= ESTOP_KEY;
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	f043 0304 	orr.w	r3, r3, #4
 8002bd0:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(KEY_PORT,RUN_KEY_PIN)==0)
 8002bd2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002bd6:	480d      	ldr	r0, [pc, #52]	@ (8002c0c <GPIO_Get_Key+0x8c>)
 8002bd8:	f005 fd4a 	bl	8008670 <HAL_GPIO_ReadPin>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d103      	bne.n	8002bea <GPIO_Get_Key+0x6a>
		result |= RUN_KEY;
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	f043 0308 	orr.w	r3, r3, #8
 8002be8:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(KEY_PORT,SOS_KEY_PIN)==0)
 8002bea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002bee:	4807      	ldr	r0, [pc, #28]	@ (8002c0c <GPIO_Get_Key+0x8c>)
 8002bf0:	f005 fd3e 	bl	8008670 <HAL_GPIO_ReadPin>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d103      	bne.n	8002c02 <GPIO_Get_Key+0x82>
		result |= SOS_KEY;
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c00:	71fb      	strb	r3, [r7, #7]

	return result;
 8002c02:	79fb      	ldrb	r3, [r7, #7]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40010800 	.word	0x40010800

08002c10 <GPIO_Set_Key_Led>:

void GPIO_Set_Key_Led(uint8_t led)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	71fb      	strb	r3, [r7, #7]
	Key_LED.state=led;
 8002c1a:	4a0e      	ldr	r2, [pc, #56]	@ (8002c54 <GPIO_Set_Key_Led+0x44>)
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	7013      	strb	r3, [r2, #0]
	if(led==KEY_LED_OFF)
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <GPIO_Set_Key_Led+0x24>
	{
		HAL_GPIO_WritePin(LED_PORT, KEY_LED_PIN, GPIO_PIN_RESET);
 8002c26:	2200      	movs	r2, #0
 8002c28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c2c:	480a      	ldr	r0, [pc, #40]	@ (8002c58 <GPIO_Set_Key_Led+0x48>)
 8002c2e:	f005 fd36 	bl	800869e <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(LED_PORT, KEY_LED_PIN, GPIO_PIN_SET);
		Key_LED.flash_divider = led;	//for LED flash
		Key_LED.flash = 0;
	}
}
 8002c32:	e00b      	b.n	8002c4c <GPIO_Set_Key_Led+0x3c>
		HAL_GPIO_WritePin(LED_PORT, KEY_LED_PIN, GPIO_PIN_SET);
 8002c34:	2201      	movs	r2, #1
 8002c36:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c3a:	4807      	ldr	r0, [pc, #28]	@ (8002c58 <GPIO_Set_Key_Led+0x48>)
 8002c3c:	f005 fd2f 	bl	800869e <HAL_GPIO_WritePin>
		Key_LED.flash_divider = led;	//for LED flash
 8002c40:	4a04      	ldr	r2, [pc, #16]	@ (8002c54 <GPIO_Set_Key_Led+0x44>)
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	7053      	strb	r3, [r2, #1]
		Key_LED.flash = 0;
 8002c46:	4b03      	ldr	r3, [pc, #12]	@ (8002c54 <GPIO_Set_Key_Led+0x44>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	709a      	strb	r2, [r3, #2]
}
 8002c4c:	bf00      	nop
 8002c4e:	3708      	adds	r7, #8
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	200003f4 	.word	0x200003f4
 8002c58:	40010c00 	.word	0x40010c00

08002c5c <GPIO_Trigger_Power_Switch>:
		HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);

}

void GPIO_Trigger_Power_Switch(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PWR_SW_PORT, PWR_SW_PIN, GPIO_PIN_SET);
 8002c60:	2201      	movs	r2, #1
 8002c62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c66:	4807      	ldr	r0, [pc, #28]	@ (8002c84 <GPIO_Trigger_Power_Switch+0x28>)
 8002c68:	f005 fd19 	bl	800869e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c6c:	2064      	movs	r0, #100	@ 0x64
 8002c6e:	f004 f901 	bl	8006e74 <HAL_Delay>
	HAL_GPIO_WritePin(PWR_SW_PORT, PWR_SW_PIN, GPIO_PIN_RESET);
 8002c72:	2200      	movs	r2, #0
 8002c74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c78:	4802      	ldr	r0, [pc, #8]	@ (8002c84 <GPIO_Trigger_Power_Switch+0x28>)
 8002c7a:	f005 fd10 	bl	800869e <HAL_GPIO_WritePin>

}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40010800 	.word	0x40010800

08002c88 <Flash_Handler>:

void Flash_Handler(void)	//10Hz timebase
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
	if(Key_LED.state>1)	//flash mode
 8002c8c:	4b16      	ldr	r3, [pc, #88]	@ (8002ce8 <Flash_Handler+0x60>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d927      	bls.n	8002ce4 <Flash_Handler+0x5c>
	{
		if(--Key_LED.flash_divider==0)
 8002c94:	4b14      	ldr	r3, [pc, #80]	@ (8002ce8 <Flash_Handler+0x60>)
 8002c96:	785b      	ldrb	r3, [r3, #1]
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ce8 <Flash_Handler+0x60>)
 8002c9e:	705a      	strb	r2, [r3, #1]
 8002ca0:	4b11      	ldr	r3, [pc, #68]	@ (8002ce8 <Flash_Handler+0x60>)
 8002ca2:	785b      	ldrb	r3, [r3, #1]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d11d      	bne.n	8002ce4 <Flash_Handler+0x5c>
		{
			Key_LED.flash_divider = Key_LED.state;
 8002ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce8 <Flash_Handler+0x60>)
 8002caa:	781a      	ldrb	r2, [r3, #0]
 8002cac:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce8 <Flash_Handler+0x60>)
 8002cae:	705a      	strb	r2, [r3, #1]
			if(Key_LED.flash==0)
 8002cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce8 <Flash_Handler+0x60>)
 8002cb2:	789b      	ldrb	r3, [r3, #2]
 8002cb4:	f083 0301 	eor.w	r3, r3, #1
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d009      	beq.n	8002cd2 <Flash_Handler+0x4a>
			{
				Key_LED.flash = 1;
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce8 <Flash_Handler+0x60>)
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(LED_PORT, KEY_LED_PIN, GPIO_PIN_RESET);
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cca:	4808      	ldr	r0, [pc, #32]	@ (8002cec <Flash_Handler+0x64>)
 8002ccc:	f005 fce7 	bl	800869e <HAL_GPIO_WritePin>
				Key_LED.flash = 0;
				HAL_GPIO_WritePin(LED_PORT, KEY_LED_PIN, GPIO_PIN_SET);
			}
		}
	}
}
 8002cd0:	e008      	b.n	8002ce4 <Flash_Handler+0x5c>
				Key_LED.flash = 0;
 8002cd2:	4b05      	ldr	r3, [pc, #20]	@ (8002ce8 <Flash_Handler+0x60>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	709a      	strb	r2, [r3, #2]
				HAL_GPIO_WritePin(LED_PORT, KEY_LED_PIN, GPIO_PIN_SET);
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cde:	4803      	ldr	r0, [pc, #12]	@ (8002cec <Flash_Handler+0x64>)
 8002ce0:	f005 fcdd 	bl	800869e <HAL_GPIO_WritePin>
}
 8002ce4:	bf00      	nop
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	200003f4 	.word	0x200003f4
 8002cec:	40010c00 	.word	0x40010c00

08002cf0 <Scankey_Handler>:

uint8_t Scankey_Handler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
	Scankey.key=GPIO_Get_Key();
 8002cf4:	f7ff ff44 	bl	8002b80 <GPIO_Get_Key>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	4b22      	ldr	r3, [pc, #136]	@ (8002d88 <Scankey_Handler+0x98>)
 8002cfe:	701a      	strb	r2, [r3, #0]
	if(Scankey.key == Scankey.key_image)
 8002d00:	4b21      	ldr	r3, [pc, #132]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d02:	781a      	ldrb	r2, [r3, #0]
 8002d04:	4b20      	ldr	r3, [pc, #128]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d06:	789b      	ldrb	r3, [r3, #2]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d101      	bne.n	8002d10 <Scankey_Handler+0x20>
		return 0;		//no key change;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	e038      	b.n	8002d82 <Scankey_Handler+0x92>
	else
	{
		if(Scankey.debounce!=0)
 8002d10:	4b1d      	ldr	r3, [pc, #116]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d12:	791b      	ldrb	r3, [r3, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d007      	beq.n	8002d28 <Scankey_Handler+0x38>
		{
			Scankey.debounce--;
 8002d18:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d1a:	791b      	ldrb	r3, [r3, #4]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	4b19      	ldr	r3, [pc, #100]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d22:	711a      	strb	r2, [r3, #4]
			return 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	e02c      	b.n	8002d82 <Scankey_Handler+0x92>
		}
	}
	Scankey.debounce=KEY_DEBOUNCE_COUNT;
 8002d28:	4b17      	ldr	r3, [pc, #92]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d2a:	2204      	movs	r2, #4
 8002d2c:	711a      	strb	r2, [r3, #4]
	Scankey.new_key = Scankey.key ^ Scankey.key_image;
 8002d2e:	4b16      	ldr	r3, [pc, #88]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d30:	781a      	ldrb	r2, [r3, #0]
 8002d32:	4b15      	ldr	r3, [pc, #84]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d34:	789b      	ldrb	r3, [r3, #2]
 8002d36:	4053      	eors	r3, r2
 8002d38:	b2da      	uxtb	r2, r3
 8002d3a:	4b13      	ldr	r3, [pc, #76]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d3c:	705a      	strb	r2, [r3, #1]
	Scankey.key_image = Scankey.key;
 8002d3e:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d40:	781a      	ldrb	r2, [r3, #0]
 8002d42:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d44:	709a      	strb	r2, [r3, #2]
	if((Scankey.new_key & Scankey.key) != 0)	//key press
 8002d46:	4b10      	ldr	r3, [pc, #64]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d48:	785a      	ldrb	r2, [r3, #1]
 8002d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d007      	beq.n	8002d66 <Scankey_Handler+0x76>
		Scankey.new_key |= KEY_PRESS;
 8002d56:	4b0c      	ldr	r3, [pc, #48]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d58:	785b      	ldrb	r3, [r3, #1]
 8002d5a:	f043 0310 	orr.w	r3, r3, #16
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d62:	705a      	strb	r2, [r3, #1]
 8002d64:	e006      	b.n	8002d74 <Scankey_Handler+0x84>
	else
		Scankey.new_key |= KEY_RELEASE;
 8002d66:	4b08      	ldr	r3, [pc, #32]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d68:	785b      	ldrb	r3, [r3, #1]
 8002d6a:	f043 0320 	orr.w	r3, r3, #32
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	4b05      	ldr	r3, [pc, #20]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d72:	705a      	strb	r2, [r3, #1]

	Scankey.key_ready=1;
 8002d74:	4a04      	ldr	r2, [pc, #16]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d76:	78d3      	ldrb	r3, [r2, #3]
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	70d3      	strb	r3, [r2, #3]
	return Scankey.new_key;
 8002d7e:	4b02      	ldr	r3, [pc, #8]	@ (8002d88 <Scankey_Handler+0x98>)
 8002d80:	785b      	ldrb	r3, [r3, #1]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	200003ec 	.word	0x200003ec

08002d8c <Scankey_GetKey>:

uint8_t Scankey_GetKey(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
	if(Scankey.key_ready==0)
 8002d90:	4b09      	ldr	r3, [pc, #36]	@ (8002db8 <Scankey_GetKey+0x2c>)
 8002d92:	78db      	ldrb	r3, [r3, #3]
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <Scankey_GetKey+0x16>
		return 0;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	e006      	b.n	8002db0 <Scankey_GetKey+0x24>
	Scankey.key_ready=0;
 8002da2:	4a05      	ldr	r2, [pc, #20]	@ (8002db8 <Scankey_GetKey+0x2c>)
 8002da4:	78d3      	ldrb	r3, [r2, #3]
 8002da6:	f36f 0300 	bfc	r3, #0, #1
 8002daa:	70d3      	strb	r3, [r2, #3]
	return Scankey.new_key;
 8002dac:	4b02      	ldr	r3, [pc, #8]	@ (8002db8 <Scankey_GetKey+0x2c>)
 8002dae:	785b      	ldrb	r3, [r3, #1]

}
 8002db0:	4618      	mov	r0, r3
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr
 8002db8:	200003ec 	.word	0x200003ec

08002dbc <LED_RS485_Init>:

// Subroutine -----------------------------------------------------

// Code -----------------------------------------------------------
void LED_RS485_Init(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
	LED_RS485_debug=1;
 8002dc0:	4b03      	ldr	r3, [pc, #12]	@ (8002dd0 <LED_RS485_Init+0x14>)
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	701a      	strb	r2, [r3, #0]
	printf("LED_RS485_Init\n");
 8002dc6:	4803      	ldr	r0, [pc, #12]	@ (8002dd4 <LED_RS485_Init+0x18>)
 8002dc8:	f009 fe68 	bl	800ca9c <puts>
}
 8002dcc:	bf00      	nop
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	200003f9 	.word	0x200003f9
 8002dd4:	0800f75c 	.word	0x0800f75c

08002dd8 <LED_RS485_Color>:

void LED_RS485_Color (uint32_t color_code, uint8_t duty)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	70fb      	strb	r3, [r7, #3]
uint32_t color;
	color = ((color_code>>16)&0xff)*duty/100;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	0c1b      	lsrs	r3, r3, #16
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	78fa      	ldrb	r2, [r7, #3]
 8002dec:	fb02 f303 	mul.w	r3, r2, r3
 8002df0:	4a1f      	ldr	r2, [pc, #124]	@ (8002e70 <LED_RS485_Color+0x98>)
 8002df2:	fba2 2303 	umull	r2, r3, r2, r3
 8002df6:	095b      	lsrs	r3, r3, #5
 8002df8:	60fb      	str	r3, [r7, #12]
	LED_COLOR_CMD[16]=(uint8_t)color;	//RED
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8002e74 <LED_RS485_Color+0x9c>)
 8002e00:	741a      	strb	r2, [r3, #16]
	color = ((color_code>>8)&0xff)*duty/100;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	0a1b      	lsrs	r3, r3, #8
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	fb02 f303 	mul.w	r3, r2, r3
 8002e0e:	4a18      	ldr	r2, [pc, #96]	@ (8002e70 <LED_RS485_Color+0x98>)
 8002e10:	fba2 2303 	umull	r2, r3, r2, r3
 8002e14:	095b      	lsrs	r3, r3, #5
 8002e16:	60fb      	str	r3, [r7, #12]
	LED_COLOR_CMD[17]=(uint8_t)color;	//GREEN
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	b2da      	uxtb	r2, r3
 8002e1c:	4b15      	ldr	r3, [pc, #84]	@ (8002e74 <LED_RS485_Color+0x9c>)
 8002e1e:	745a      	strb	r2, [r3, #17]
	color = ((color_code)&0xff)*duty/100;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	78fa      	ldrb	r2, [r7, #3]
 8002e26:	fb02 f303 	mul.w	r3, r2, r3
 8002e2a:	4a11      	ldr	r2, [pc, #68]	@ (8002e70 <LED_RS485_Color+0x98>)
 8002e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e30:	095b      	lsrs	r3, r3, #5
 8002e32:	60fb      	str	r3, [r7, #12]
	LED_COLOR_CMD[18]=(uint8_t)color;	//BLUE
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	4b0e      	ldr	r3, [pc, #56]	@ (8002e74 <LED_RS485_Color+0x9c>)
 8002e3a:	749a      	strb	r2, [r3, #18]

//	HAL_UART_Transmit_IT(&Panel_Tx_Port, Panel_Serial_TxBuffer, byte+2);
	while (__HAL_UART_GET_FLAG (&LED_Tx_Port, UART_FLAG_TXE) == RESET){}
 8002e3c:	bf00      	nop
 8002e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e78 <LED_RS485_Color+0xa0>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e48:	2b80      	cmp	r3, #128	@ 0x80
 8002e4a:	d1f8      	bne.n	8002e3e <LED_RS485_Color+0x66>
	while (__HAL_UART_GET_FLAG(&LED_Tx_Port, UART_FLAG_TC) == RESET){}
 8002e4c:	bf00      	nop
 8002e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <LED_RS485_Color+0xa0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e58:	2b40      	cmp	r3, #64	@ 0x40
 8002e5a:	d1f8      	bne.n	8002e4e <LED_RS485_Color+0x76>
	HAL_UART_Transmit_DMA(&LED_Tx_Port, LED_COLOR_CMD, 21);
 8002e5c:	2215      	movs	r2, #21
 8002e5e:	4905      	ldr	r1, [pc, #20]	@ (8002e74 <LED_RS485_Color+0x9c>)
 8002e60:	4805      	ldr	r0, [pc, #20]	@ (8002e78 <LED_RS485_Color+0xa0>)
 8002e62:	f007 fa1b 	bl	800a29c <HAL_UART_Transmit_DMA>

}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	51eb851f 	.word	0x51eb851f
 8002e74:	20000020 	.word	0x20000020
 8002e78:	20000fe0 	.word	0x20000fe0

08002e7c <Lifter_Init>:
void PWM_OUTPUT(uint16_t pwm1, uint16_t pwm2, uint16_t pwm3, uint16_t pwm4);
void Lifter_PowerOn_1Sec_Init(void);

// Code ---------------------------------------------------------
void Lifter_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
	printf("Elderly Lifter STM V1.32\n");
 8002e80:	4813      	ldr	r0, [pc, #76]	@ (8002ed0 <Lifter_Init+0x54>)
 8002e82:	f009 fe0b 	bl	800ca9c <puts>
	HAL_TIM_Base_Start_IT(&htim2);
 8002e86:	4813      	ldr	r0, [pc, #76]	@ (8002ed4 <Lifter_Init+0x58>)
 8002e88:	f006 f9ee 	bl	8009268 <HAL_TIM_Base_Start_IT>
	USB_Serial_Init();
 8002e8c:	f002 fb5c 	bl	8005548 <USB_Serial_Init>
	GPIO_Init();
 8002e90:	f7ff fdf8 	bl	8002a84 <GPIO_Init>
	User_ADC_Init();
 8002e94:	f002 fba8 	bl	80055e8 <User_ADC_Init>
	User_UART_Init();
 8002e98:	f002 fd40 	bl	800591c <User_UART_Init>
	Motor_Init();
 8002e9c:	f001 fc54 	bl	8004748 <Motor_Init>
	Actuator_Control_Init();
 8002ea0:	f7fe f9b2 	bl	8001208 <Actuator_Control_Init>
	Task_Init();
 8002ea4:	f000 fb0a 	bl	80034bc <Task_Init>
	BMS_Init();
 8002ea8:	f7ff f8fe 	bl	80020a8 <BMS_Init>
	LED_RS485_Init();
 8002eac:	f7ff ff86 	bl	8002dbc <LED_RS485_Init>
	Sound_RS485_Init();
 8002eb0:	f002 fabc 	bl	800542c <Sound_RS485_Init>
	USB_Lifter_Ready=0;
 8002eb4:	4b08      	ldr	r3, [pc, #32]	@ (8002ed8 <Lifter_Init+0x5c>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	701a      	strb	r2, [r3, #0]
	Lifter_Error_Debug=1;
 8002eba:	4b08      	ldr	r3, [pc, #32]	@ (8002edc <Lifter_Init+0x60>)
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	701a      	strb	r2, [r3, #0]
	Lifter_PowerOn_1Sec_Flag=0;
 8002ec0:	4b07      	ldr	r3, [pc, #28]	@ (8002ee0 <Lifter_Init+0x64>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	701a      	strb	r2, [r3, #0]
	Lifter_Auto_Off_Update();
 8002ec6:	f000 fa39 	bl	800333c <Lifter_Auto_Off_Update>
}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	0800f76c 	.word	0x0800f76c
 8002ed4:	20000ec0 	.word	0x20000ec0
 8002ed8:	2000060a 	.word	0x2000060a
 8002edc:	2000060d 	.word	0x2000060d
 8002ee0:	2000060e 	.word	0x2000060e

08002ee4 <Lifter_PowerOn_1Sec_Init>:

void Lifter_PowerOn_1Sec_Init(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
	if(Lifter_PowerOn_1Sec_Flag==0)
 8002ee8:	4b11      	ldr	r3, [pc, #68]	@ (8002f30 <Lifter_PowerOn_1Sec_Init+0x4c>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	f083 0301 	eor.w	r3, r3, #1
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d01a      	beq.n	8002f2c <Lifter_PowerOn_1Sec_Init+0x48>
	{
		Lifter_PowerOn_1Sec_Flag=1;
 8002ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f30 <Lifter_PowerOn_1Sec_Init+0x4c>)
 8002ef8:	2201      	movs	r2, #1
 8002efa:	701a      	strb	r2, [r3, #0]
		Sound_RS485_Volume(VOLUME_DEFAULT);
 8002efc:	200f      	movs	r0, #15
 8002efe:	f002 fae3 	bl	80054c8 <Sound_RS485_Volume>
		HAL_Delay(10);
 8002f02:	200a      	movs	r0, #10
 8002f04:	f003 ffb6 	bl	8006e74 <HAL_Delay>
		if((GPIO_Get_Sensor() & ESTOP_KEY)==0)
 8002f08:	f7ff fdc8 	bl	8002a9c <GPIO_Get_Sensor>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d105      	bne.n	8002f22 <Lifter_PowerOn_1Sec_Init+0x3e>
			LED_RS485_Color(LED_GREEN_COLOR,10);
 8002f16:	210a      	movs	r1, #10
 8002f18:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 8002f1c:	f7ff ff5c 	bl	8002dd8 <LED_RS485_Color>
		else
			LED_RS485_Color(LED_RED_COLOR,10);
	}
}
 8002f20:	e004      	b.n	8002f2c <Lifter_PowerOn_1Sec_Init+0x48>
			LED_RS485_Color(LED_RED_COLOR,10);
 8002f22:	210a      	movs	r1, #10
 8002f24:	f44f 007f 	mov.w	r0, #16711680	@ 0xff0000
 8002f28:	f7ff ff56 	bl	8002dd8 <LED_RS485_Color>
}
 8002f2c:	bf00      	nop
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	2000060e 	.word	0x2000060e

08002f34 <Lifter_20Hz_ISR>:

void Lifter_20Hz_ISR(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
	Lifter_20Hz_Flag = 1;
 8002f38:	4b23      	ldr	r3, [pc, #140]	@ (8002fc8 <Lifter_20Hz_ISR+0x94>)
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	701a      	strb	r2, [r3, #0]
	if(++Lifter_1Min_Count >=1200)
 8002f3e:	4b23      	ldr	r3, [pc, #140]	@ (8002fcc <Lifter_20Hz_ISR+0x98>)
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	3301      	adds	r3, #1
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	4b21      	ldr	r3, [pc, #132]	@ (8002fcc <Lifter_20Hz_ISR+0x98>)
 8002f48:	801a      	strh	r2, [r3, #0]
 8002f4a:	4b20      	ldr	r3, [pc, #128]	@ (8002fcc <Lifter_20Hz_ISR+0x98>)
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002f52:	d305      	bcc.n	8002f60 <Lifter_20Hz_ISR+0x2c>
	{
		Lifter_1Min_Flag=1;
 8002f54:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd0 <Lifter_20Hz_ISR+0x9c>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	701a      	strb	r2, [r3, #0]
		Lifter_1Min_Count=0;
 8002f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8002fcc <Lifter_20Hz_ISR+0x98>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	801a      	strh	r2, [r3, #0]
	}
	if(++Lifter_1Hz_Count >=20)
 8002f60:	4b1c      	ldr	r3, [pc, #112]	@ (8002fd4 <Lifter_20Hz_ISR+0xa0>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	3301      	adds	r3, #1
 8002f66:	b2da      	uxtb	r2, r3
 8002f68:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd4 <Lifter_20Hz_ISR+0xa0>)
 8002f6a:	701a      	strb	r2, [r3, #0]
 8002f6c:	4b19      	ldr	r3, [pc, #100]	@ (8002fd4 <Lifter_20Hz_ISR+0xa0>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b13      	cmp	r3, #19
 8002f72:	d905      	bls.n	8002f80 <Lifter_20Hz_ISR+0x4c>
	{
		Lifter_1Hz_Flag=1;
 8002f74:	4b18      	ldr	r3, [pc, #96]	@ (8002fd8 <Lifter_20Hz_ISR+0xa4>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	701a      	strb	r2, [r3, #0]
		Lifter_1Hz_Count=0;
 8002f7a:	4b16      	ldr	r3, [pc, #88]	@ (8002fd4 <Lifter_20Hz_ISR+0xa0>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	701a      	strb	r2, [r3, #0]
	}
	if(++Lifter_2Hz_Count >=10)
 8002f80:	4b16      	ldr	r3, [pc, #88]	@ (8002fdc <Lifter_20Hz_ISR+0xa8>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	3301      	adds	r3, #1
 8002f86:	b2da      	uxtb	r2, r3
 8002f88:	4b14      	ldr	r3, [pc, #80]	@ (8002fdc <Lifter_20Hz_ISR+0xa8>)
 8002f8a:	701a      	strb	r2, [r3, #0]
 8002f8c:	4b13      	ldr	r3, [pc, #76]	@ (8002fdc <Lifter_20Hz_ISR+0xa8>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	2b09      	cmp	r3, #9
 8002f92:	d905      	bls.n	8002fa0 <Lifter_20Hz_ISR+0x6c>
	{
		Lifter_2Hz_Flag=1;
 8002f94:	4b12      	ldr	r3, [pc, #72]	@ (8002fe0 <Lifter_20Hz_ISR+0xac>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	701a      	strb	r2, [r3, #0]
		Lifter_2Hz_Count=0;
 8002f9a:	4b10      	ldr	r3, [pc, #64]	@ (8002fdc <Lifter_20Hz_ISR+0xa8>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	701a      	strb	r2, [r3, #0]
	}
	if(++Lifter_10Hz_Count >=2)
 8002fa0:	4b10      	ldr	r3, [pc, #64]	@ (8002fe4 <Lifter_20Hz_ISR+0xb0>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe4 <Lifter_20Hz_ISR+0xb0>)
 8002faa:	701a      	strb	r2, [r3, #0]
 8002fac:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe4 <Lifter_20Hz_ISR+0xb0>)
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d905      	bls.n	8002fc0 <Lifter_20Hz_ISR+0x8c>
	{
		Lifter_10Hz_Flag=1;
 8002fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe8 <Lifter_20Hz_ISR+0xb4>)
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	701a      	strb	r2, [r3, #0]
		Lifter_10Hz_Count=0;
 8002fba:	4b0a      	ldr	r3, [pc, #40]	@ (8002fe4 <Lifter_20Hz_ISR+0xb0>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	701a      	strb	r2, [r3, #0]
	}
}
 8002fc0:	bf00      	nop
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr
 8002fc8:	200005fc 	.word	0x200005fc
 8002fcc:	20000608 	.word	0x20000608
 8002fd0:	20000600 	.word	0x20000600
 8002fd4:	20000601 	.word	0x20000601
 8002fd8:	200005ff 	.word	0x200005ff
 8002fdc:	20000603 	.word	0x20000603
 8002fe0:	20000602 	.word	0x20000602
 8002fe4:	200005fe 	.word	0x200005fe
 8002fe8:	200005fd 	.word	0x200005fd

08002fec <Lifter_20Hz_Handler>:

void Lifter_20Hz_Handler(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
	if(Lifter_20Hz_Flag!=0)
 8002ff0:	4b07      	ldr	r3, [pc, #28]	@ (8003010 <Lifter_20Hz_Handler+0x24>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d008      	beq.n	800300a <Lifter_20Hz_Handler+0x1e>
	{
		Lifter_20Hz_Flag=0;
 8002ff8:	4b05      	ldr	r3, [pc, #20]	@ (8003010 <Lifter_20Hz_Handler+0x24>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
		Encoder_GetValue();
 8002ffe:	f7ff fc19 	bl	8002834 <Encoder_GetValue>
		Scankey_Handler();
 8003002:	f7ff fe75 	bl	8002cf0 <Scankey_Handler>
		Motor_Position_Limiter();
 8003006:	f001 fd15 	bl	8004a34 <Motor_Position_Limiter>
	}
}
 800300a:	bf00      	nop
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	200005fc 	.word	0x200005fc

08003014 <Lifter_10Hz_Handler>:

void Lifter_10Hz_Handler(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
	if(Lifter_10Hz_Flag!=0)
 8003018:	4b07      	ldr	r3, [pc, #28]	@ (8003038 <Lifter_10Hz_Handler+0x24>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d008      	beq.n	8003032 <Lifter_10Hz_Handler+0x1e>
	{
		Lifter_10Hz_Flag=0;
 8003020:	4b05      	ldr	r3, [pc, #20]	@ (8003038 <Lifter_10Hz_Handler+0x24>)
 8003022:	2200      	movs	r2, #0
 8003024:	701a      	strb	r2, [r3, #0]
		Actuator_Control_Handler();
 8003026:	f7fe f94b 	bl	80012c0 <Actuator_Control_Handler>
//		Motor_Timeout_Handler();
		Task_Repeat_Timer_Handler();
 800302a:	f001 fac1 	bl	80045b0 <Task_Repeat_Timer_Handler>
		Flash_Handler();
 800302e:	f7ff fe2b 	bl	8002c88 <Flash_Handler>
	}
}
 8003032:	bf00      	nop
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200005fd 	.word	0x200005fd

0800303c <Lifter_1Hz_Handler>:

void Lifter_1Hz_Handler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
	if(Lifter_1Hz_Flag!=0)
 8003040:	4b0d      	ldr	r3, [pc, #52]	@ (8003078 <Lifter_1Hz_Handler+0x3c>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d015      	beq.n	8003074 <Lifter_1Hz_Handler+0x38>
	{
		Lifter_1Hz_Flag=0;
 8003048:	4b0b      	ldr	r3, [pc, #44]	@ (8003078 <Lifter_1Hz_Handler+0x3c>)
 800304a:	2200      	movs	r2, #0
 800304c:	701a      	strb	r2, [r3, #0]
		Lifter_PowerOn_1Sec_Init();
 800304e:	f7ff ff49 	bl	8002ee4 <Lifter_PowerOn_1Sec_Init>
		Lifter_Auto_Off_Handler();
 8003052:	f000 f939 	bl	80032c8 <Lifter_Auto_Off_Handler>
		Lifter_Auto_Lock_Foot_Handler();
 8003056:	f000 f9b9 	bl	80033cc <Lifter_Auto_Lock_Foot_Handler>
//		BMS_Show_Value();
		if(USB_Lifter_Ready!=0)
		{
		}

		if(BMS_Read_Voltage()==0)	//for make sure get battery after startup
 800305a:	f7ff f847 	bl	80020ec <BMS_Read_Voltage>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d107      	bne.n	8003074 <Lifter_1Hz_Handler+0x38>
		{
			Encoder_Set_Pause(5);	//pause get encoder for 0.5 second
 8003064:	2005      	movs	r0, #5
 8003066:	f7ff fbd5 	bl	8002814 <Encoder_Set_Pause>
			HAL_Delay(100);
 800306a:	2064      	movs	r0, #100	@ 0x64
 800306c:	f003 ff02 	bl	8006e74 <HAL_Delay>
			BMS_GetValue();
 8003070:	f7ff f84a 	bl	8002108 <BMS_GetValue>
		}
	}
}
 8003074:	bf00      	nop
 8003076:	bd80      	pop	{r7, pc}
 8003078:	200005ff 	.word	0x200005ff

0800307c <Lifter_2Hz_Handler>:

void Lifter_2Hz_Handler(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
	if(Lifter_2Hz_Flag!=0)
 8003080:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <Lifter_2Hz_Handler+0x1c>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d004      	beq.n	8003092 <Lifter_2Hz_Handler+0x16>
	{
		Lifter_2Hz_Flag=0;
 8003088:	4b03      	ldr	r3, [pc, #12]	@ (8003098 <Lifter_2Hz_Handler+0x1c>)
 800308a:	2200      	movs	r2, #0
 800308c:	701a      	strb	r2, [r3, #0]
		GPIO_Get_Sensor();
 800308e:	f7ff fd05 	bl	8002a9c <GPIO_Get_Sensor>
//		Show_Actuator_Speed();
//		Show_ADC();
	}

}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	20000602 	.word	0x20000602

0800309c <Lifter_1Min_Handler>:

void Lifter_1Min_Handler(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
	if(Lifter_1Min_Flag!=0)
 80030a0:	4b0a      	ldr	r3, [pc, #40]	@ (80030cc <Lifter_1Min_Handler+0x30>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00f      	beq.n	80030c8 <Lifter_1Min_Handler+0x2c>
	{
		Lifter_1Min_Flag=0;
 80030a8:	4b08      	ldr	r3, [pc, #32]	@ (80030cc <Lifter_1Min_Handler+0x30>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	701a      	strb	r2, [r3, #0]
		if(ActuatorSystem_GetState()!=SYSTEM_MOVING)
 80030ae:	f7fe ffb3 	bl	8002018 <ActuatorSystem_GetState>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d007      	beq.n	80030c8 <Lifter_1Min_Handler+0x2c>
		{
			Encoder_Set_Pause(5);	//pause get encoder for 0.5 second
 80030b8:	2005      	movs	r0, #5
 80030ba:	f7ff fbab 	bl	8002814 <Encoder_Set_Pause>
			HAL_Delay(100);
 80030be:	2064      	movs	r0, #100	@ 0x64
 80030c0:	f003 fed8 	bl	8006e74 <HAL_Delay>
			BMS_GetValue();
 80030c4:	f7ff f820 	bl	8002108 <BMS_GetValue>
		}
	}
}
 80030c8:	bf00      	nop
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	20000600 	.word	0x20000600

080030d0 <Lifter_Main>:

void Lifter_Main(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
	Read_Lifter_Setting();
 80030d4:	f000 f9b8 	bl	8003448 <Read_Lifter_Setting>
	Encoder_Set_Pause(20);	//pause get encoder for 1 second
 80030d8:	2014      	movs	r0, #20
 80030da:	f7ff fb9b 	bl	8002814 <Encoder_Set_Pause>
	HAL_Delay(100);
 80030de:	2064      	movs	r0, #100	@ 0x64
 80030e0:	f003 fec8 	bl	8006e74 <HAL_Delay>
	BMS_GetValue();
 80030e4:	f7ff f810 	bl	8002108 <BMS_GetValue>
	while(1)
	{
		USB_Serial_Handler();
 80030e8:	f002 fa5e 	bl	80055a8 <USB_Serial_Handler>
		User_UART_Rx_Handler();
 80030ec:	f002 fc7e 	bl	80059ec <User_UART_Rx_Handler>
		Lifter_20Hz_Handler();
 80030f0:	f7ff ff7c 	bl	8002fec <Lifter_20Hz_Handler>
		Lifter_1Hz_Handler();
 80030f4:	f7ff ffa2 	bl	800303c <Lifter_1Hz_Handler>
		Lifter_2Hz_Handler();
 80030f8:	f7ff ffc0 	bl	800307c <Lifter_2Hz_Handler>
		Lifter_10Hz_Handler();
 80030fc:	f7ff ff8a 	bl	8003014 <Lifter_10Hz_Handler>
		Lifter_1Min_Handler();
 8003100:	f7ff ffcc 	bl	800309c <Lifter_1Min_Handler>
		Lifter_Key_Handler();
 8003104:	f000 f804 	bl	8003110 <Lifter_Key_Handler>
		Task_Execute_Handler();
 8003108:	f000 fb80 	bl	800380c <Task_Execute_Handler>
		USB_Serial_Handler();
 800310c:	bf00      	nop
 800310e:	e7eb      	b.n	80030e8 <Lifter_Main+0x18>

08003110 <Lifter_Key_Handler>:
	}
}

void Lifter_Key_Handler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
uint8_t key;
	key = Scankey_GetKey();
 8003116:	f7ff fe39 	bl	8002d8c <Scankey_GetKey>
 800311a:	4603      	mov	r3, r0
 800311c:	71fb      	strb	r3, [r7, #7]
	if(key!=0)
 800311e:	79fb      	ldrb	r3, [r7, #7]
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 80b9 	beq.w	8003298 <Lifter_Key_Handler+0x188>
	{
		Lifter_Auto_Off_Update();
 8003126:	f000 f909 	bl	800333c <Lifter_Auto_Off_Update>
		switch(key)
 800312a:	79fb      	ldrb	r3, [r7, #7]
 800312c:	2ba0      	cmp	r3, #160	@ 0xa0
 800312e:	f000 80ac 	beq.w	800328a <Lifter_Key_Handler+0x17a>
 8003132:	2ba0      	cmp	r3, #160	@ 0xa0
 8003134:	f300 80ad 	bgt.w	8003292 <Lifter_Key_Handler+0x182>
 8003138:	2b28      	cmp	r3, #40	@ 0x28
 800313a:	dc39      	bgt.n	80031b0 <Lifter_Key_Handler+0xa0>
 800313c:	2b11      	cmp	r3, #17
 800313e:	f2c0 80a8 	blt.w	8003292 <Lifter_Key_Handler+0x182>
 8003142:	3b11      	subs	r3, #17
 8003144:	2b17      	cmp	r3, #23
 8003146:	f200 80a4 	bhi.w	8003292 <Lifter_Key_Handler+0x182>
 800314a:	a201      	add	r2, pc, #4	@ (adr r2, 8003150 <Lifter_Key_Handler+0x40>)
 800314c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003150:	080031b7 	.word	0x080031b7
 8003154:	080031f1 	.word	0x080031f1
 8003158:	08003293 	.word	0x08003293
 800315c:	0800322b 	.word	0x0800322b
 8003160:	08003293 	.word	0x08003293
 8003164:	08003293 	.word	0x08003293
 8003168:	08003293 	.word	0x08003293
 800316c:	08003259 	.word	0x08003259
 8003170:	08003293 	.word	0x08003293
 8003174:	08003293 	.word	0x08003293
 8003178:	08003293 	.word	0x08003293
 800317c:	08003293 	.word	0x08003293
 8003180:	08003293 	.word	0x08003293
 8003184:	08003293 	.word	0x08003293
 8003188:	08003293 	.word	0x08003293
 800318c:	08003293 	.word	0x08003293
 8003190:	080031df 	.word	0x080031df
 8003194:	08003219 	.word	0x08003219
 8003198:	08003293 	.word	0x08003293
 800319c:	08003247 	.word	0x08003247
 80031a0:	08003293 	.word	0x08003293
 80031a4:	08003293 	.word	0x08003293
 80031a8:	08003293 	.word	0x08003293
 80031ac:	08003273 	.word	0x08003273
 80031b0:	2b90      	cmp	r3, #144	@ 0x90
 80031b2:	d064      	beq.n	800327e <Lifter_Key_Handler+0x16e>
			case SOS_KEY|KEY_RELEASE:
				printf("sos release\n");
//				Task_Move_Stop();	//test
				break;
			default:
				break;
 80031b4:	e06d      	b.n	8003292 <Lifter_Key_Handler+0x182>
				printf("up press\n");
 80031b6:	483a      	ldr	r0, [pc, #232]	@ (80032a0 <Lifter_Key_Handler+0x190>)
 80031b8:	f009 fc70 	bl	800ca9c <puts>
				if((GPIO_Get_Sensor()&(ESTOP_KEY|IR_RIGHT|IR_LEFT))==(IR_RIGHT|IR_LEFT))
 80031bc:	f7ff fc6e 	bl	8002a9c <GPIO_Get_Sensor>
 80031c0:	4603      	mov	r3, r0
 80031c2:	f003 0334 	and.w	r3, r3, #52	@ 0x34
 80031c6:	2b30      	cmp	r3, #48	@ 0x30
 80031c8:	d105      	bne.n	80031d6 <Lifter_Key_Handler+0xc6>
					GPIO_Set_Key_Led(KEY_LED_ON);
 80031ca:	2001      	movs	r0, #1
 80031cc:	f7ff fd20 	bl	8002c10 <GPIO_Set_Key_Led>
					Task_Move_Up();
 80031d0:	f000 ff2c 	bl	800402c <Task_Move_Up>
				break;
 80031d4:	e060      	b.n	8003298 <Lifter_Key_Handler+0x188>
					GPIO_Set_Key_Led(KEY_LED_5HZ);
 80031d6:	2002      	movs	r0, #2
 80031d8:	f7ff fd1a 	bl	8002c10 <GPIO_Set_Key_Led>
				break;
 80031dc:	e05c      	b.n	8003298 <Lifter_Key_Handler+0x188>
				printf("up release\n");
 80031de:	4831      	ldr	r0, [pc, #196]	@ (80032a4 <Lifter_Key_Handler+0x194>)
 80031e0:	f009 fc5c 	bl	800ca9c <puts>
				GPIO_Set_Key_Led(KEY_LED_OFF);
 80031e4:	2000      	movs	r0, #0
 80031e6:	f7ff fd13 	bl	8002c10 <GPIO_Set_Key_Led>
				Task_Move_Stop();
 80031ea:	f001 f803 	bl	80041f4 <Task_Move_Stop>
				break;
 80031ee:	e053      	b.n	8003298 <Lifter_Key_Handler+0x188>
				printf("down press\n");
 80031f0:	482d      	ldr	r0, [pc, #180]	@ (80032a8 <Lifter_Key_Handler+0x198>)
 80031f2:	f009 fc53 	bl	800ca9c <puts>
				if((GPIO_Get_Sensor()&(ESTOP_KEY|IR_RIGHT|IR_LEFT))==(IR_RIGHT|IR_LEFT))
 80031f6:	f7ff fc51 	bl	8002a9c <GPIO_Get_Sensor>
 80031fa:	4603      	mov	r3, r0
 80031fc:	f003 0334 	and.w	r3, r3, #52	@ 0x34
 8003200:	2b30      	cmp	r3, #48	@ 0x30
 8003202:	d105      	bne.n	8003210 <Lifter_Key_Handler+0x100>
					GPIO_Set_Key_Led(KEY_LED_ON);
 8003204:	2001      	movs	r0, #1
 8003206:	f7ff fd03 	bl	8002c10 <GPIO_Set_Key_Led>
					Task_Move_Down();
 800320a:	f000 ff71 	bl	80040f0 <Task_Move_Down>
				break;
 800320e:	e043      	b.n	8003298 <Lifter_Key_Handler+0x188>
					GPIO_Set_Key_Led(KEY_LED_5HZ);
 8003210:	2002      	movs	r0, #2
 8003212:	f7ff fcfd 	bl	8002c10 <GPIO_Set_Key_Led>
				break;
 8003216:	e03f      	b.n	8003298 <Lifter_Key_Handler+0x188>
				printf("down release\n");
 8003218:	4824      	ldr	r0, [pc, #144]	@ (80032ac <Lifter_Key_Handler+0x19c>)
 800321a:	f009 fc3f 	bl	800ca9c <puts>
				GPIO_Set_Key_Led(KEY_LED_OFF);
 800321e:	2000      	movs	r0, #0
 8003220:	f7ff fcf6 	bl	8002c10 <GPIO_Set_Key_Led>
				Task_Move_Stop();
 8003224:	f000 ffe6 	bl	80041f4 <Task_Move_Stop>
				break;
 8003228:	e036      	b.n	8003298 <Lifter_Key_Handler+0x188>
				printf("estop press\n");
 800322a:	4821      	ldr	r0, [pc, #132]	@ (80032b0 <Lifter_Key_Handler+0x1a0>)
 800322c:	f009 fc36 	bl	800ca9c <puts>
				Sound_RS485_Play(SOUND_E_STOP);
 8003230:	2005      	movs	r0, #5
 8003232:	f002 f909 	bl	8005448 <Sound_RS485_Play>
				Task_Move_Stop();
 8003236:	f000 ffdd 	bl	80041f4 <Task_Move_Stop>
				LED_RS485_Color(LED_RED_COLOR,10);
 800323a:	210a      	movs	r1, #10
 800323c:	f44f 007f 	mov.w	r0, #16711680	@ 0xff0000
 8003240:	f7ff fdca 	bl	8002dd8 <LED_RS485_Color>
				break;
 8003244:	e028      	b.n	8003298 <Lifter_Key_Handler+0x188>
				printf("estop release\n");
 8003246:	481b      	ldr	r0, [pc, #108]	@ (80032b4 <Lifter_Key_Handler+0x1a4>)
 8003248:	f009 fc28 	bl	800ca9c <puts>
				LED_RS485_Color(LED_GREEN_COLOR,10);
 800324c:	210a      	movs	r1, #10
 800324e:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 8003252:	f7ff fdc1 	bl	8002dd8 <LED_RS485_Color>
				break;
 8003256:	e01f      	b.n	8003298 <Lifter_Key_Handler+0x188>
				if((GPIO_Get_Sensor()&(ESTOP_KEY|IR_RIGHT|IR_LEFT))==(IR_RIGHT|IR_LEFT))
 8003258:	f7ff fc20 	bl	8002a9c <GPIO_Get_Sensor>
 800325c:	4603      	mov	r3, r0
 800325e:	f003 0334 	and.w	r3, r3, #52	@ 0x34
 8003262:	2b30      	cmp	r3, #48	@ 0x30
 8003264:	d117      	bne.n	8003296 <Lifter_Key_Handler+0x186>
					printf("run press\n");
 8003266:	4814      	ldr	r0, [pc, #80]	@ (80032b8 <Lifter_Key_Handler+0x1a8>)
 8003268:	f009 fc18 	bl	800ca9c <puts>
					Task_Repeat();
 800326c:	f001 f866 	bl	800433c <Task_Repeat>
				break;
 8003270:	e011      	b.n	8003296 <Lifter_Key_Handler+0x186>
				printf("run release\n");
 8003272:	4812      	ldr	r0, [pc, #72]	@ (80032bc <Lifter_Key_Handler+0x1ac>)
 8003274:	f009 fc12 	bl	800ca9c <puts>
				Task_Repeat_Pause();
 8003278:	f001 f950 	bl	800451c <Task_Repeat_Pause>
				break;
 800327c:	e00c      	b.n	8003298 <Lifter_Key_Handler+0x188>
				printf("sos press\n");
 800327e:	4810      	ldr	r0, [pc, #64]	@ (80032c0 <Lifter_Key_Handler+0x1b0>)
 8003280:	f009 fc0c 	bl	800ca9c <puts>
				Task_SOS();
 8003284:	f001 f978 	bl	8004578 <Task_SOS>
				break;
 8003288:	e006      	b.n	8003298 <Lifter_Key_Handler+0x188>
				printf("sos release\n");
 800328a:	480e      	ldr	r0, [pc, #56]	@ (80032c4 <Lifter_Key_Handler+0x1b4>)
 800328c:	f009 fc06 	bl	800ca9c <puts>
				break;
 8003290:	e002      	b.n	8003298 <Lifter_Key_Handler+0x188>
				break;
 8003292:	bf00      	nop
 8003294:	e000      	b.n	8003298 <Lifter_Key_Handler+0x188>
				break;
 8003296:	bf00      	nop
		}
	}
}
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	0800f788 	.word	0x0800f788
 80032a4:	0800f794 	.word	0x0800f794
 80032a8:	0800f7a0 	.word	0x0800f7a0
 80032ac:	0800f7ac 	.word	0x0800f7ac
 80032b0:	0800f7bc 	.word	0x0800f7bc
 80032b4:	0800f7c8 	.word	0x0800f7c8
 80032b8:	0800f7d8 	.word	0x0800f7d8
 80032bc:	0800f7e4 	.word	0x0800f7e4
 80032c0:	0800f7f0 	.word	0x0800f7f0
 80032c4:	0800f7fc 	.word	0x0800f7fc

080032c8 <Lifter_Auto_Off_Handler>:

void Lifter_Auto_Off_Handler(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
	if(Lifter_Auto_Off_Timer>0)
 80032cc:	4b17      	ldr	r3, [pc, #92]	@ (800332c <Lifter_Auto_Off_Handler+0x64>)
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d013      	beq.n	80032fc <Lifter_Auto_Off_Handler+0x34>
	{
		if(--Lifter_Auto_Off_Timer==0)
 80032d4:	4b15      	ldr	r3, [pc, #84]	@ (800332c <Lifter_Auto_Off_Handler+0x64>)
 80032d6:	881b      	ldrh	r3, [r3, #0]
 80032d8:	3b01      	subs	r3, #1
 80032da:	b29a      	uxth	r2, r3
 80032dc:	4b13      	ldr	r3, [pc, #76]	@ (800332c <Lifter_Auto_Off_Handler+0x64>)
 80032de:	801a      	strh	r2, [r3, #0]
 80032e0:	4b12      	ldr	r3, [pc, #72]	@ (800332c <Lifter_Auto_Off_Handler+0x64>)
 80032e2:	881b      	ldrh	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d109      	bne.n	80032fc <Lifter_Auto_Off_Handler+0x34>
		{
			printf("Lifter auto power off, %d sec\n",LIFTER_AUTO_OFF_SEC);
 80032e8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80032ec:	4810      	ldr	r0, [pc, #64]	@ (8003330 <Lifter_Auto_Off_Handler+0x68>)
 80032ee:	f009 fb6d 	bl	800c9cc <iprintf>
			HAL_Delay(10);
 80032f2:	200a      	movs	r0, #10
 80032f4:	f003 fdbe 	bl	8006e74 <HAL_Delay>
			GPIO_Trigger_Power_Switch();
 80032f8:	f7ff fcb0 	bl	8002c5c <GPIO_Trigger_Power_Switch>
		}
	}
	if(Lifter_Delay_Off_Timer>0)
 80032fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003334 <Lifter_Auto_Off_Handler+0x6c>)
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d011      	beq.n	8003328 <Lifter_Auto_Off_Handler+0x60>
	{
		if(--Lifter_Delay_Off_Timer==0)
 8003304:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <Lifter_Auto_Off_Handler+0x6c>)
 8003306:	881b      	ldrh	r3, [r3, #0]
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	4b09      	ldr	r3, [pc, #36]	@ (8003334 <Lifter_Auto_Off_Handler+0x6c>)
 800330e:	801a      	strh	r2, [r3, #0]
 8003310:	4b08      	ldr	r3, [pc, #32]	@ (8003334 <Lifter_Auto_Off_Handler+0x6c>)
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d107      	bne.n	8003328 <Lifter_Auto_Off_Handler+0x60>
		{
			printf("Lifter power off\n");
 8003318:	4807      	ldr	r0, [pc, #28]	@ (8003338 <Lifter_Auto_Off_Handler+0x70>)
 800331a:	f009 fbbf 	bl	800ca9c <puts>
			HAL_Delay(10);
 800331e:	200a      	movs	r0, #10
 8003320:	f003 fda8 	bl	8006e74 <HAL_Delay>
			GPIO_Trigger_Power_Switch();
 8003324:	f7ff fc9a 	bl	8002c5c <GPIO_Trigger_Power_Switch>
		}
	}
}
 8003328:	bf00      	nop
 800332a:	bd80      	pop	{r7, pc}
 800332c:	20000604 	.word	0x20000604
 8003330:	0800f808 	.word	0x0800f808
 8003334:	20000606 	.word	0x20000606
 8003338:	0800f828 	.word	0x0800f828

0800333c <Lifter_Auto_Off_Update>:

void Lifter_Auto_Off_Update(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
	Lifter_Auto_Off_Timer=LIFTER_AUTO_OFF_SEC;
 8003340:	4b03      	ldr	r3, [pc, #12]	@ (8003350 <Lifter_Auto_Off_Update+0x14>)
 8003342:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8003346:	801a      	strh	r2, [r3, #0]
}
 8003348:	bf00      	nop
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr
 8003350:	20000604 	.word	0x20000604

08003354 <Lifter_Set_Delay_Off>:

void Lifter_Set_Delay_Off(uint16_t delay)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	4603      	mov	r3, r0
 800335c:	80fb      	strh	r3, [r7, #6]
	Lifter_Delay_Off_Timer = delay;
 800335e:	4a04      	ldr	r2, [pc, #16]	@ (8003370 <Lifter_Set_Delay_Off+0x1c>)
 8003360:	88fb      	ldrh	r3, [r7, #6]
 8003362:	8013      	strh	r3, [r2, #0]
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	bc80      	pop	{r7}
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	20000606 	.word	0x20000606

08003374 <Write_Lifter_Setting>:

void Write_Lifter_Setting(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
uint16_t sum;
	sum = 0xFFFF;
 800337a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800337e:	80fb      	strh	r3, [r7, #6]
	Lifter_Setting[0]= encoder.Zero_Offset[0];
 8003380:	4b0f      	ldr	r3, [pc, #60]	@ (80033c0 <Write_Lifter_Setting+0x4c>)
 8003382:	891a      	ldrh	r2, [r3, #8]
 8003384:	4b0f      	ldr	r3, [pc, #60]	@ (80033c4 <Write_Lifter_Setting+0x50>)
 8003386:	801a      	strh	r2, [r3, #0]
	Lifter_Setting[1]= encoder.Zero_Offset[1];
 8003388:	4b0d      	ldr	r3, [pc, #52]	@ (80033c0 <Write_Lifter_Setting+0x4c>)
 800338a:	895a      	ldrh	r2, [r3, #10]
 800338c:	4b0d      	ldr	r3, [pc, #52]	@ (80033c4 <Write_Lifter_Setting+0x50>)
 800338e:	805a      	strh	r2, [r3, #2]
	Lifter_Setting[2]= encoder.Zero_Offset[2];
 8003390:	4b0b      	ldr	r3, [pc, #44]	@ (80033c0 <Write_Lifter_Setting+0x4c>)
 8003392:	899a      	ldrh	r2, [r3, #12]
 8003394:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <Write_Lifter_Setting+0x50>)
 8003396:	809a      	strh	r2, [r3, #4]

	sum = Modbus_CalCRC_16bit(Lifter_Setting,LIFTER_FLASH_SETTING_SIZE-1);
 8003398:	21ff      	movs	r1, #255	@ 0xff
 800339a:	480a      	ldr	r0, [pc, #40]	@ (80033c4 <Write_Lifter_Setting+0x50>)
 800339c:	f001 f99d 	bl	80046da <Modbus_CalCRC_16bit>
 80033a0:	4603      	mov	r3, r0
 80033a2:	80fb      	strh	r3, [r7, #6]
	Lifter_Setting[LIFTER_SUM_ADDR]= sum;
 80033a4:	4a07      	ldr	r2, [pc, #28]	@ (80033c4 <Write_Lifter_Setting+0x50>)
 80033a6:	88fb      	ldrh	r3, [r7, #6]
 80033a8:	f8a2 31fe 	strh.w	r3, [r2, #510]	@ 0x1fe

	Internal_WriteFlash(LIFTER_FLASH_ADDR,Lifter_Setting,LIFTER_FLASH_SETTING_SIZE);
 80033ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033b0:	4904      	ldr	r1, [pc, #16]	@ (80033c4 <Write_Lifter_Setting+0x50>)
 80033b2:	4805      	ldr	r0, [pc, #20]	@ (80033c8 <Write_Lifter_Setting+0x54>)
 80033b4:	f002 f9c6 	bl	8005744 <Internal_WriteFlash>

}
 80033b8:	bf00      	nop
 80033ba:	3708      	adds	r7, #8
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	200003d4 	.word	0x200003d4
 80033c4:	200003fc 	.word	0x200003fc
 80033c8:	0801fc00 	.word	0x0801fc00

080033cc <Lifter_Auto_Lock_Foot_Handler>:

void Lifter_Auto_Lock_Foot_Handler(void)	//1Hz timebase
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
	if((GPIO_Get_Sensor()&(IR_BOTTOM))==0)
 80033d0:	f7ff fb64 	bl	8002a9c <GPIO_Get_Sensor>
 80033d4:	4603      	mov	r3, r0
 80033d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d112      	bne.n	8003404 <Lifter_Auto_Lock_Foot_Handler+0x38>
	{
		if(Lifter_Auto_Lock_Foot_Flag==0)
 80033de:	4b16      	ldr	r3, [pc, #88]	@ (8003438 <Lifter_Auto_Lock_Foot_Handler+0x6c>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d111      	bne.n	800340a <Lifter_Auto_Lock_Foot_Handler+0x3e>
		{
			Lifter_Auto_Lock_Foot_Flag = 1;
 80033e6:	4b14      	ldr	r3, [pc, #80]	@ (8003438 <Lifter_Auto_Lock_Foot_Handler+0x6c>)
 80033e8:	2201      	movs	r2, #1
 80033ea:	701a      	strb	r2, [r3, #0]
			Motor_Set_Output(LATCH_MOTOR, -100);	//Lock foot
 80033ec:	f06f 0163 	mvn.w	r1, #99	@ 0x63
 80033f0:	2004      	movs	r0, #4
 80033f2:	f001 fa0f 	bl	8004814 <Motor_Set_Output>
			Lifter_Auto_Lock_Foot_Timer = 5;	//5sec
 80033f6:	4b11      	ldr	r3, [pc, #68]	@ (800343c <Lifter_Auto_Lock_Foot_Handler+0x70>)
 80033f8:	2205      	movs	r2, #5
 80033fa:	701a      	strb	r2, [r3, #0]
			printf("locking foot\n");
 80033fc:	4810      	ldr	r0, [pc, #64]	@ (8003440 <Lifter_Auto_Lock_Foot_Handler+0x74>)
 80033fe:	f009 fb4d 	bl	800ca9c <puts>
 8003402:	e002      	b.n	800340a <Lifter_Auto_Lock_Foot_Handler+0x3e>
		}
	}
	else
		Lifter_Auto_Lock_Foot_Flag=0;
 8003404:	4b0c      	ldr	r3, [pc, #48]	@ (8003438 <Lifter_Auto_Lock_Foot_Handler+0x6c>)
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
	if(Lifter_Auto_Lock_Foot_Timer!=0)
 800340a:	4b0c      	ldr	r3, [pc, #48]	@ (800343c <Lifter_Auto_Lock_Foot_Handler+0x70>)
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d010      	beq.n	8003434 <Lifter_Auto_Lock_Foot_Handler+0x68>
	{
		if(--Lifter_Auto_Lock_Foot_Timer==0)
 8003412:	4b0a      	ldr	r3, [pc, #40]	@ (800343c <Lifter_Auto_Lock_Foot_Handler+0x70>)
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	3b01      	subs	r3, #1
 8003418:	b2da      	uxtb	r2, r3
 800341a:	4b08      	ldr	r3, [pc, #32]	@ (800343c <Lifter_Auto_Lock_Foot_Handler+0x70>)
 800341c:	701a      	strb	r2, [r3, #0]
 800341e:	4b07      	ldr	r3, [pc, #28]	@ (800343c <Lifter_Auto_Lock_Foot_Handler+0x70>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d106      	bne.n	8003434 <Lifter_Auto_Lock_Foot_Handler+0x68>
		{
			Motor_Set_Output(LATCH_MOTOR, 0);	//turn off motor
 8003426:	2100      	movs	r1, #0
 8003428:	2004      	movs	r0, #4
 800342a:	f001 f9f3 	bl	8004814 <Motor_Set_Output>
			printf("lock foot finish\n");
 800342e:	4805      	ldr	r0, [pc, #20]	@ (8003444 <Lifter_Auto_Lock_Foot_Handler+0x78>)
 8003430:	f009 fb34 	bl	800ca9c <puts>
		}

	}

}
 8003434:	bf00      	nop
 8003436:	bd80      	pop	{r7, pc}
 8003438:	2000060c 	.word	0x2000060c
 800343c:	2000060b 	.word	0x2000060b
 8003440:	0800f83c 	.word	0x0800f83c
 8003444:	0800f84c 	.word	0x0800f84c

08003448 <Read_Lifter_Setting>:

unsigned char Read_Lifter_Setting(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
uint16_t i;
uint16_t sum;
	sum = 0xFFFF;
 800344e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003452:	80bb      	strh	r3, [r7, #4]
	Internal_ReadFlash(LIFTER_FLASH_ADDR,Lifter_Setting,LIFTER_FLASH_SETTING_SIZE*2);
 8003454:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003458:	4915      	ldr	r1, [pc, #84]	@ (80034b0 <Read_Lifter_Setting+0x68>)
 800345a:	4816      	ldr	r0, [pc, #88]	@ (80034b4 <Read_Lifter_Setting+0x6c>)
 800345c:	f002 f8e8 	bl	8005630 <Internal_ReadFlash>
	sum = Modbus_CalCRC_16bit(Lifter_Setting,LIFTER_FLASH_SETTING_SIZE-1);
 8003460:	21ff      	movs	r1, #255	@ 0xff
 8003462:	4813      	ldr	r0, [pc, #76]	@ (80034b0 <Read_Lifter_Setting+0x68>)
 8003464:	f001 f939 	bl	80046da <Modbus_CalCRC_16bit>
 8003468:	4603      	mov	r3, r0
 800346a:	80bb      	strh	r3, [r7, #4]

	if(Lifter_Setting[LIFTER_SUM_ADDR]==sum)	//checksum match
 800346c:	4b10      	ldr	r3, [pc, #64]	@ (80034b0 <Read_Lifter_Setting+0x68>)
 800346e:	f8b3 31fe 	ldrh.w	r3, [r3, #510]	@ 0x1fe
 8003472:	88ba      	ldrh	r2, [r7, #4]
 8003474:	429a      	cmp	r2, r3
 8003476:	d115      	bne.n	80034a4 <Read_Lifter_Setting+0x5c>
	{
		for(i=0;i<3;i++)
 8003478:	2300      	movs	r3, #0
 800347a:	80fb      	strh	r3, [r7, #6]
 800347c:	e00b      	b.n	8003496 <Read_Lifter_Setting+0x4e>
			encoder.Zero_Offset[i] = Lifter_Setting[i];
 800347e:	88fa      	ldrh	r2, [r7, #6]
 8003480:	88fb      	ldrh	r3, [r7, #6]
 8003482:	490b      	ldr	r1, [pc, #44]	@ (80034b0 <Read_Lifter_Setting+0x68>)
 8003484:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8003488:	4a0b      	ldr	r2, [pc, #44]	@ (80034b8 <Read_Lifter_Setting+0x70>)
 800348a:	3304      	adds	r3, #4
 800348c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(i=0;i<3;i++)
 8003490:	88fb      	ldrh	r3, [r7, #6]
 8003492:	3301      	adds	r3, #1
 8003494:	80fb      	strh	r3, [r7, #6]
 8003496:	88fb      	ldrh	r3, [r7, #6]
 8003498:	2b02      	cmp	r3, #2
 800349a:	d9f0      	bls.n	800347e <Read_Lifter_Setting+0x36>
		Encoder_Show_Offset();
 800349c:	f7ff fade 	bl	8002a5c <Encoder_Show_Offset>
		return 1;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <Read_Lifter_Setting+0x5e>
	}
	return 0;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	200003fc 	.word	0x200003fc
 80034b4:	0801fc00 	.word	0x0801fc00
 80034b8:	200003d4 	.word	0x200003d4

080034bc <Task_Init>:
// Subroutine -----------------------------------------------------
void Task_Clear_Repeat(void);

// Code -----------------------------------------------------------
void Task_Init(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
	Task_Serial_debug=1;
 80034c0:	4b11      	ldr	r3, [pc, #68]	@ (8003508 <Task_Init+0x4c>)
 80034c2:	2201      	movs	r2, #1
 80034c4:	701a      	strb	r2, [r3, #0]
	task.state = RESET_STATE;
 80034c6:	4b11      	ldr	r3, [pc, #68]	@ (800350c <Task_Init+0x50>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]
	task.up_speed = 50;	//default 50%
 80034cc:	4b0f      	ldr	r3, [pc, #60]	@ (800350c <Task_Init+0x50>)
 80034ce:	2232      	movs	r2, #50	@ 0x32
 80034d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
	task.down_speed = 50;	//default 50%
 80034d4:	4b0d      	ldr	r3, [pc, #52]	@ (800350c <Task_Init+0x50>)
 80034d6:	2232      	movs	r2, #50	@ 0x32
 80034d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
	task.last_waypoint = 0;
 80034dc:	4b0b      	ldr	r3, [pc, #44]	@ (800350c <Task_Init+0x50>)
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
	task.last_action = RESET_STATE;
 80034e4:	4b09      	ldr	r3, [pc, #36]	@ (800350c <Task_Init+0x50>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
	task.volume = VOLUME_DEFAULT;
 80034ec:	4b07      	ldr	r3, [pc, #28]	@ (800350c <Task_Init+0x50>)
 80034ee:	220f      	movs	r2, #15
 80034f0:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	Task_Load_Job();
 80034f4:	f000 f960 	bl	80037b8 <Task_Load_Job>
	Task_Clear_Repeat();
 80034f8:	f000 fec2 	bl	8004280 <Task_Clear_Repeat>
	printf("Lifter_Task_Init\n");
 80034fc:	4804      	ldr	r0, [pc, #16]	@ (8003510 <Task_Init+0x54>)
 80034fe:	f009 facd 	bl	800ca9c <puts>

}
 8003502:	bf00      	nop
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20000676 	.word	0x20000676
 800350c:	20000610 	.word	0x20000610
 8003510:	0800f860 	.word	0x0800f860

08003514 <Task_Clear_Waypoint>:
{
	Task_Serial_debug=enable;
}

void Task_Clear_Waypoint(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
	task.buffer[0] = 0;
 8003518:	4b08      	ldr	r3, [pc, #32]	@ (800353c <Task_Clear_Waypoint+0x28>)
 800351a:	2200      	movs	r2, #0
 800351c:	709a      	strb	r2, [r3, #2]
	task.total_waypoint = 0;
 800351e:	4b07      	ldr	r3, [pc, #28]	@ (800353c <Task_Clear_Waypoint+0x28>)
 8003520:	2200      	movs	r2, #0
 8003522:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
	task.pointer = 0;
 8003526:	4b05      	ldr	r3, [pc, #20]	@ (800353c <Task_Clear_Waypoint+0x28>)
 8003528:	2200      	movs	r2, #0
 800352a:	705a      	strb	r2, [r3, #1]
	task.last_action = RESET_STATE;
 800352c:	4b03      	ldr	r3, [pc, #12]	@ (800353c <Task_Clear_Waypoint+0x28>)
 800352e:	2200      	movs	r2, #0
 8003530:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
	Task_Move_Stop();
 8003534:	f000 fe5e 	bl	80041f4 <Task_Move_Stop>
}
 8003538:	bf00      	nop
 800353a:	bd80      	pop	{r7, pc}
 800353c:	20000610 	.word	0x20000610

08003540 <Task_Push_Waypoint>:

void Task_Push_Waypoint(uint8_t speed, uint16_t vertical, uint16_t horizontal, uint16_t tilt)
{
 8003540:	b590      	push	{r4, r7, lr}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	4604      	mov	r4, r0
 8003548:	4608      	mov	r0, r1
 800354a:	4611      	mov	r1, r2
 800354c:	461a      	mov	r2, r3
 800354e:	4623      	mov	r3, r4
 8003550:	71fb      	strb	r3, [r7, #7]
 8003552:	4603      	mov	r3, r0
 8003554:	80bb      	strh	r3, [r7, #4]
 8003556:	460b      	mov	r3, r1
 8003558:	807b      	strh	r3, [r7, #2]
 800355a:	4613      	mov	r3, r2
 800355c:	803b      	strh	r3, [r7, #0]
uint16_t i;
	if(task.buffer[0]<MAX_WAYPOINT)
 800355e:	4b36      	ldr	r3, [pc, #216]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003560:	789b      	ldrb	r3, [r3, #2]
 8003562:	2b09      	cmp	r3, #9
 8003564:	d859      	bhi.n	800361a <Task_Push_Waypoint+0xda>
	{
		task.buffer[0]++;
 8003566:	4b34      	ldr	r3, [pc, #208]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003568:	789b      	ldrb	r3, [r3, #2]
 800356a:	3301      	adds	r3, #1
 800356c:	b2da      	uxtb	r2, r3
 800356e:	4b32      	ldr	r3, [pc, #200]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003570:	709a      	strb	r2, [r3, #2]
		i= task.buffer[0]*WAYPOINT_SIZE;	//number of waypoints
 8003572:	4b31      	ldr	r3, [pc, #196]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003574:	789b      	ldrb	r3, [r3, #2]
 8003576:	461a      	mov	r2, r3
 8003578:	00d2      	lsls	r2, r2, #3
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	81fb      	strh	r3, [r7, #14]
		task.buffer[i+1]= speed;			//speed ratio
 800357e:	89fb      	ldrh	r3, [r7, #14]
 8003580:	3301      	adds	r3, #1
 8003582:	4a2d      	ldr	r2, [pc, #180]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003584:	4413      	add	r3, r2
 8003586:	79fa      	ldrb	r2, [r7, #7]
 8003588:	709a      	strb	r2, [r3, #2]
		task.buffer[i+2]= vertical>>8;		//Vertical Encoder value high byte
 800358a:	88bb      	ldrh	r3, [r7, #4]
 800358c:	0a1b      	lsrs	r3, r3, #8
 800358e:	b29a      	uxth	r2, r3
 8003590:	89fb      	ldrh	r3, [r7, #14]
 8003592:	3302      	adds	r3, #2
 8003594:	b2d1      	uxtb	r1, r2
 8003596:	4a28      	ldr	r2, [pc, #160]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003598:	4413      	add	r3, r2
 800359a:	460a      	mov	r2, r1
 800359c:	709a      	strb	r2, [r3, #2]
		task.buffer[i+3]= vertical & 0xff;	//Vertical Encoder value low byte
 800359e:	89fb      	ldrh	r3, [r7, #14]
 80035a0:	3303      	adds	r3, #3
 80035a2:	88ba      	ldrh	r2, [r7, #4]
 80035a4:	b2d1      	uxtb	r1, r2
 80035a6:	4a24      	ldr	r2, [pc, #144]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 80035a8:	4413      	add	r3, r2
 80035aa:	460a      	mov	r2, r1
 80035ac:	709a      	strb	r2, [r3, #2]
		task.buffer[i+4]= horizontal>>8;	//Horizontal Encoder value high byte
 80035ae:	887b      	ldrh	r3, [r7, #2]
 80035b0:	0a1b      	lsrs	r3, r3, #8
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	89fb      	ldrh	r3, [r7, #14]
 80035b6:	3304      	adds	r3, #4
 80035b8:	b2d1      	uxtb	r1, r2
 80035ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 80035bc:	4413      	add	r3, r2
 80035be:	460a      	mov	r2, r1
 80035c0:	709a      	strb	r2, [r3, #2]
		task.buffer[i+5]= horizontal & 0xff;//Horizontal Encoder value low byte
 80035c2:	89fb      	ldrh	r3, [r7, #14]
 80035c4:	3305      	adds	r3, #5
 80035c6:	887a      	ldrh	r2, [r7, #2]
 80035c8:	b2d1      	uxtb	r1, r2
 80035ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 80035cc:	4413      	add	r3, r2
 80035ce:	460a      	mov	r2, r1
 80035d0:	709a      	strb	r2, [r3, #2]
		task.buffer[i+6]= tilt>>8;			//Tilt Encoder value high byte
 80035d2:	883b      	ldrh	r3, [r7, #0]
 80035d4:	0a1b      	lsrs	r3, r3, #8
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	89fb      	ldrh	r3, [r7, #14]
 80035da:	3306      	adds	r3, #6
 80035dc:	b2d1      	uxtb	r1, r2
 80035de:	4a16      	ldr	r2, [pc, #88]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 80035e0:	4413      	add	r3, r2
 80035e2:	460a      	mov	r2, r1
 80035e4:	709a      	strb	r2, [r3, #2]
		task.buffer[i+7]= tilt & 0xff;		//Tilt Encoder value low byte
 80035e6:	89fb      	ldrh	r3, [r7, #14]
 80035e8:	3307      	adds	r3, #7
 80035ea:	883a      	ldrh	r2, [r7, #0]
 80035ec:	b2d1      	uxtb	r1, r2
 80035ee:	4a12      	ldr	r2, [pc, #72]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 80035f0:	4413      	add	r3, r2
 80035f2:	460a      	mov	r2, r1
 80035f4:	709a      	strb	r2, [r3, #2]

		task.buffer[i+8]= 0xAA;		//End
 80035f6:	89fb      	ldrh	r3, [r7, #14]
 80035f8:	3308      	adds	r3, #8
 80035fa:	4a0f      	ldr	r2, [pc, #60]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 80035fc:	4413      	add	r3, r2
 80035fe:	22aa      	movs	r2, #170	@ 0xaa
 8003600:	709a      	strb	r2, [r3, #2]
		task.buffer[i+9]= 1;		//
 8003602:	89fb      	ldrh	r3, [r7, #14]
 8003604:	3309      	adds	r3, #9
 8003606:	4a0c      	ldr	r2, [pc, #48]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003608:	4413      	add	r3, r2
 800360a:	2201      	movs	r2, #1
 800360c:	709a      	strb	r2, [r3, #2]
		task.total_waypoint = task.buffer[0];
 800360e:	4b0a      	ldr	r3, [pc, #40]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003610:	789a      	ldrb	r2, [r3, #2]
 8003612:	4b09      	ldr	r3, [pc, #36]	@ (8003638 <Task_Push_Waypoint+0xf8>)
 8003614:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
	else
	{
		if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
			printf("Task_Push_Waypoint buffer full\n");
	}
}
 8003618:	e00a      	b.n	8003630 <Task_Push_Waypoint+0xf0>
		if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 800361a:	4b08      	ldr	r3, [pc, #32]	@ (800363c <Task_Push_Waypoint+0xfc>)
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d103      	bne.n	800362a <Task_Push_Waypoint+0xea>
 8003622:	4b07      	ldr	r3, [pc, #28]	@ (8003640 <Task_Push_Waypoint+0x100>)
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d002      	beq.n	8003630 <Task_Push_Waypoint+0xf0>
			printf("Task_Push_Waypoint buffer full\n");
 800362a:	4806      	ldr	r0, [pc, #24]	@ (8003644 <Task_Push_Waypoint+0x104>)
 800362c:	f009 fa36 	bl	800ca9c <puts>
}
 8003630:	bf00      	nop
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	bd90      	pop	{r4, r7, pc}
 8003638:	20000610 	.word	0x20000610
 800363c:	2000060d 	.word	0x2000060d
 8003640:	20000676 	.word	0x20000676
 8003644:	0800f874 	.word	0x0800f874

08003648 <Task_Load_Waypoint>:
 * void Task_Load_Waypoint(void)
 * @brief  Load waypoint from buffer
 *
 *******************************************************************/
Waypoint_TypeDef Task_Load_Waypoint(uint8_t pointer)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	70fb      	strb	r3, [r7, #3]
Waypoint_TypeDef wp;
	if(pointer > task.total_waypoint)
 8003654:	4b2f      	ldr	r3, [pc, #188]	@ (8003714 <Task_Load_Waypoint+0xcc>)
 8003656:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800365a:	78fa      	ldrb	r2, [r7, #3]
 800365c:	429a      	cmp	r2, r3
 800365e:	d902      	bls.n	8003666 <Task_Load_Waypoint+0x1e>
	{
//		task.state = FINISH_STATE;
		wp.id = 0;
 8003660:	2300      	movs	r3, #0
 8003662:	723b      	strb	r3, [r7, #8]
 8003664:	e049      	b.n	80036fa <Task_Load_Waypoint+0xb2>
	}
	else
	{
		wp.id = pointer;
 8003666:	78fb      	ldrb	r3, [r7, #3]
 8003668:	723b      	strb	r3, [r7, #8]
		wp.target_speed = task.buffer[pointer*WAYPOINT_SIZE+1];
 800366a:	78fa      	ldrb	r2, [r7, #3]
 800366c:	4613      	mov	r3, r2
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	1a9b      	subs	r3, r3, r2
 8003672:	3301      	adds	r3, #1
 8003674:	4a27      	ldr	r2, [pc, #156]	@ (8003714 <Task_Load_Waypoint+0xcc>)
 8003676:	4413      	add	r3, r2
 8003678:	789b      	ldrb	r3, [r3, #2]
 800367a:	727b      	strb	r3, [r7, #9]
		wp.target_V = ((uint16_t)task.buffer[pointer*WAYPOINT_SIZE+2]<<8) + task.buffer[pointer*WAYPOINT_SIZE+3];
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	4613      	mov	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	3302      	adds	r3, #2
 8003686:	4a23      	ldr	r2, [pc, #140]	@ (8003714 <Task_Load_Waypoint+0xcc>)
 8003688:	4413      	add	r3, r2
 800368a:	789b      	ldrb	r3, [r3, #2]
 800368c:	021b      	lsls	r3, r3, #8
 800368e:	b299      	uxth	r1, r3
 8003690:	78fa      	ldrb	r2, [r7, #3]
 8003692:	4613      	mov	r3, r2
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	1a9b      	subs	r3, r3, r2
 8003698:	3303      	adds	r3, #3
 800369a:	4a1e      	ldr	r2, [pc, #120]	@ (8003714 <Task_Load_Waypoint+0xcc>)
 800369c:	4413      	add	r3, r2
 800369e:	789b      	ldrb	r3, [r3, #2]
 80036a0:	440b      	add	r3, r1
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	817b      	strh	r3, [r7, #10]
		wp.target_H = ((uint16_t)task.buffer[pointer*WAYPOINT_SIZE+4]<<8) + task.buffer[pointer*WAYPOINT_SIZE+5];
 80036a6:	78fa      	ldrb	r2, [r7, #3]
 80036a8:	4613      	mov	r3, r2
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	1a9b      	subs	r3, r3, r2
 80036ae:	3304      	adds	r3, #4
 80036b0:	4a18      	ldr	r2, [pc, #96]	@ (8003714 <Task_Load_Waypoint+0xcc>)
 80036b2:	4413      	add	r3, r2
 80036b4:	789b      	ldrb	r3, [r3, #2]
 80036b6:	021b      	lsls	r3, r3, #8
 80036b8:	b299      	uxth	r1, r3
 80036ba:	78fa      	ldrb	r2, [r7, #3]
 80036bc:	4613      	mov	r3, r2
 80036be:	00db      	lsls	r3, r3, #3
 80036c0:	1a9b      	subs	r3, r3, r2
 80036c2:	3305      	adds	r3, #5
 80036c4:	4a13      	ldr	r2, [pc, #76]	@ (8003714 <Task_Load_Waypoint+0xcc>)
 80036c6:	4413      	add	r3, r2
 80036c8:	789b      	ldrb	r3, [r3, #2]
 80036ca:	440b      	add	r3, r1
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	81bb      	strh	r3, [r7, #12]
		wp.target_T = ((uint16_t)task.buffer[pointer*WAYPOINT_SIZE+6]<<8) + task.buffer[pointer*WAYPOINT_SIZE+7];
 80036d0:	78fa      	ldrb	r2, [r7, #3]
 80036d2:	4613      	mov	r3, r2
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	1a9b      	subs	r3, r3, r2
 80036d8:	3306      	adds	r3, #6
 80036da:	4a0e      	ldr	r2, [pc, #56]	@ (8003714 <Task_Load_Waypoint+0xcc>)
 80036dc:	4413      	add	r3, r2
 80036de:	789b      	ldrb	r3, [r3, #2]
 80036e0:	021b      	lsls	r3, r3, #8
 80036e2:	b299      	uxth	r1, r3
 80036e4:	78fb      	ldrb	r3, [r7, #3]
 80036e6:	1c5a      	adds	r2, r3, #1
 80036e8:	4613      	mov	r3, r2
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	1a9b      	subs	r3, r3, r2
 80036ee:	4a09      	ldr	r2, [pc, #36]	@ (8003714 <Task_Load_Waypoint+0xcc>)
 80036f0:	4413      	add	r3, r2
 80036f2:	789b      	ldrb	r3, [r3, #2]
 80036f4:	440b      	add	r3, r1
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	81fb      	strh	r3, [r7, #14]
	}
	return wp;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	461a      	mov	r2, r3
 80036fe:	f107 0308 	add.w	r3, r7, #8
 8003702:	cb03      	ldmia	r3!, {r0, r1}
 8003704:	6010      	str	r0, [r2, #0]
 8003706:	6051      	str	r1, [r2, #4]
}
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	3714      	adds	r7, #20
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	20000610 	.word	0x20000610

08003718 <Task_Search_Waypoint>:
 * void Task_Search_Waypoint(void)
 * @brief  search closest waypoint from buffer
 *
 *******************************************************************/
Waypoint_TypeDef Task_Search_Waypoint(uint16_t vertical_position, uint8_t dir)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	460b      	mov	r3, r1
 8003722:	807b      	strh	r3, [r7, #2]
 8003724:	4613      	mov	r3, r2
 8003726:	707b      	strb	r3, [r7, #1]
uint8_t i;
uint16_t target;
	for(i=1; i<=task.total_waypoint; i++)
 8003728:	2301      	movs	r3, #1
 800372a:	73fb      	strb	r3, [r7, #15]
 800372c:	e01a      	b.n	8003764 <Task_Search_Waypoint+0x4c>
	{
		target = ((uint16_t)task.buffer[i*WAYPOINT_SIZE+2]<<8) + task.buffer[i*WAYPOINT_SIZE+3];
 800372e:	7bfa      	ldrb	r2, [r7, #15]
 8003730:	4613      	mov	r3, r2
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	1a9b      	subs	r3, r3, r2
 8003736:	3302      	adds	r3, #2
 8003738:	4a1e      	ldr	r2, [pc, #120]	@ (80037b4 <Task_Search_Waypoint+0x9c>)
 800373a:	4413      	add	r3, r2
 800373c:	789b      	ldrb	r3, [r3, #2]
 800373e:	021b      	lsls	r3, r3, #8
 8003740:	b299      	uxth	r1, r3
 8003742:	7bfa      	ldrb	r2, [r7, #15]
 8003744:	4613      	mov	r3, r2
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	1a9b      	subs	r3, r3, r2
 800374a:	3303      	adds	r3, #3
 800374c:	4a19      	ldr	r2, [pc, #100]	@ (80037b4 <Task_Search_Waypoint+0x9c>)
 800374e:	4413      	add	r3, r2
 8003750:	789b      	ldrb	r3, [r3, #2]
 8003752:	440b      	add	r3, r1
 8003754:	81bb      	strh	r3, [r7, #12]
		if(target > vertical_position)
 8003756:	89ba      	ldrh	r2, [r7, #12]
 8003758:	887b      	ldrh	r3, [r7, #2]
 800375a:	429a      	cmp	r2, r3
 800375c:	d809      	bhi.n	8003772 <Task_Search_Waypoint+0x5a>
	for(i=1; i<=task.total_waypoint; i++)
 800375e:	7bfb      	ldrb	r3, [r7, #15]
 8003760:	3301      	adds	r3, #1
 8003762:	73fb      	strb	r3, [r7, #15]
 8003764:	4b13      	ldr	r3, [pc, #76]	@ (80037b4 <Task_Search_Waypoint+0x9c>)
 8003766:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800376a:	7bfa      	ldrb	r2, [r7, #15]
 800376c:	429a      	cmp	r2, r3
 800376e:	d9de      	bls.n	800372e <Task_Search_Waypoint+0x16>
 8003770:	e000      	b.n	8003774 <Task_Search_Waypoint+0x5c>
			break;
 8003772:	bf00      	nop
	}
	if(i>task.total_waypoint)
 8003774:	4b0f      	ldr	r3, [pc, #60]	@ (80037b4 <Task_Search_Waypoint+0x9c>)
 8003776:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800377a:	7bfa      	ldrb	r2, [r7, #15]
 800377c:	429a      	cmp	r2, r3
 800377e:	d903      	bls.n	8003788 <Task_Search_Waypoint+0x70>
		i=task.total_waypoint;
 8003780:	4b0c      	ldr	r3, [pc, #48]	@ (80037b4 <Task_Search_Waypoint+0x9c>)
 8003782:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8003786:	73fb      	strb	r3, [r7, #15]

	if(dir==0)	//down direction
 8003788:	787b      	ldrb	r3, [r7, #1]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d108      	bne.n	80037a0 <Task_Search_Waypoint+0x88>
	{
		if(i>1)
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d903      	bls.n	800379c <Task_Search_Waypoint+0x84>
			i--;
 8003794:	7bfb      	ldrb	r3, [r7, #15]
 8003796:	3b01      	subs	r3, #1
 8003798:	73fb      	strb	r3, [r7, #15]
 800379a:	e001      	b.n	80037a0 <Task_Search_Waypoint+0x88>
		else
			i=1;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
	}
	return Task_Load_Waypoint(i);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	7bfa      	ldrb	r2, [r7, #15]
 80037a4:	4611      	mov	r1, r2
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff ff4e 	bl	8003648 <Task_Load_Waypoint>
}
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	20000610 	.word	0x20000610

080037b8 <Task_Load_Job>:
 * void Task_Load_Job(void)
 * @brief  Load task from flash
 *
 *******************************************************************/
void Task_Load_Job(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
	Task_Push_Waypoint(50, 0, 0, 500);	//home
 80037bc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80037c0:	2200      	movs	r2, #0
 80037c2:	2100      	movs	r1, #0
 80037c4:	2032      	movs	r0, #50	@ 0x32
 80037c6:	f7ff febb 	bl	8003540 <Task_Push_Waypoint>
	Task_Push_Waypoint(100, 0, 0, 200);
 80037ca:	23c8      	movs	r3, #200	@ 0xc8
 80037cc:	2200      	movs	r2, #0
 80037ce:	2100      	movs	r1, #0
 80037d0:	2064      	movs	r0, #100	@ 0x64
 80037d2:	f7ff feb5 	bl	8003540 <Task_Push_Waypoint>
	Task_Push_Waypoint(100, 15000, 0, 290);
 80037d6:	f44f 7391 	mov.w	r3, #290	@ 0x122
 80037da:	2200      	movs	r2, #0
 80037dc:	f643 2198 	movw	r1, #15000	@ 0x3a98
 80037e0:	2064      	movs	r0, #100	@ 0x64
 80037e2:	f7ff fead 	bl	8003540 <Task_Push_Waypoint>
	task.total_waypoint = task.buffer[0];
 80037e6:	4b08      	ldr	r3, [pc, #32]	@ (8003808 <Task_Load_Job+0x50>)
 80037e8:	789a      	ldrb	r2, [r3, #2]
 80037ea:	4b07      	ldr	r3, [pc, #28]	@ (8003808 <Task_Load_Job+0x50>)
 80037ec:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
	if(task.total_waypoint > MAX_WAYPOINT)
 80037f0:	4b05      	ldr	r3, [pc, #20]	@ (8003808 <Task_Load_Job+0x50>)
 80037f2:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80037f6:	2b0a      	cmp	r3, #10
 80037f8:	d903      	bls.n	8003802 <Task_Load_Job+0x4a>
		task.total_waypoint = MAX_WAYPOINT;
 80037fa:	4b03      	ldr	r3, [pc, #12]	@ (8003808 <Task_Load_Job+0x50>)
 80037fc:	220a      	movs	r2, #10
 80037fe:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
}
 8003802:	bf00      	nop
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	20000610 	.word	0x20000610

0800380c <Task_Execute_Handler>:
 * @brief  Execute task buffer waypoint one by one
 * 			should call this function in every main loop
 *
 *******************************************************************/
uint8_t Task_Execute_Handler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b086      	sub	sp, #24
 8003810:	af00      	add	r7, sp, #0
Waypoint_TypeDef target;

	switch(task.state)
 8003812:	4bab      	ldr	r3, [pc, #684]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	2b29      	cmp	r3, #41	@ 0x29
 8003818:	f200 83c8 	bhi.w	8003fac <Task_Execute_Handler+0x7a0>
 800381c:	a201      	add	r2, pc, #4	@ (adr r2, 8003824 <Task_Execute_Handler+0x18>)
 800381e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003822:	bf00      	nop
 8003824:	080038cd 	.word	0x080038cd
 8003828:	080038d5 	.word	0x080038d5
 800382c:	08003fad 	.word	0x08003fad
 8003830:	08003fad 	.word	0x08003fad
 8003834:	08003fad 	.word	0x08003fad
 8003838:	08003fad 	.word	0x08003fad
 800383c:	08003905 	.word	0x08003905
 8003840:	08003969 	.word	0x08003969
 8003844:	08003fad 	.word	0x08003fad
 8003848:	080039d7 	.word	0x080039d7
 800384c:	08003a4f 	.word	0x08003a4f
 8003850:	08003fad 	.word	0x08003fad
 8003854:	08003fad 	.word	0x08003fad
 8003858:	08003fad 	.word	0x08003fad
 800385c:	08003fad 	.word	0x08003fad
 8003860:	08003fad 	.word	0x08003fad
 8003864:	08003fad 	.word	0x08003fad
 8003868:	08003fad 	.word	0x08003fad
 800386c:	08003fad 	.word	0x08003fad
 8003870:	08003fad 	.word	0x08003fad
 8003874:	08003aed 	.word	0x08003aed
 8003878:	08003b21 	.word	0x08003b21
 800387c:	08003fad 	.word	0x08003fad
 8003880:	08003bc1 	.word	0x08003bc1
 8003884:	08003fad 	.word	0x08003fad
 8003888:	08003fad 	.word	0x08003fad
 800388c:	08003bfd 	.word	0x08003bfd
 8003890:	08003c91 	.word	0x08003c91
 8003894:	08003fad 	.word	0x08003fad
 8003898:	08003ced 	.word	0x08003ced
 800389c:	08003d51 	.word	0x08003d51
 80038a0:	08003de5 	.word	0x08003de5
 80038a4:	08003fad 	.word	0x08003fad
 80038a8:	08003e3b 	.word	0x08003e3b
 80038ac:	08003ea7 	.word	0x08003ea7
 80038b0:	08003ee9 	.word	0x08003ee9
 80038b4:	08003fad 	.word	0x08003fad
 80038b8:	08003f17 	.word	0x08003f17
 80038bc:	08003fad 	.word	0x08003fad
 80038c0:	08003fad 	.word	0x08003fad
 80038c4:	08003f41 	.word	0x08003f41
 80038c8:	08003f7f 	.word	0x08003f7f
	{
		case RESET_STATE:
			task.state = SEARCH_WAYPOINT_STATE;
 80038cc:	4b7c      	ldr	r3, [pc, #496]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80038ce:	2201      	movs	r2, #1
 80038d0:	701a      	strb	r2, [r3, #0]
			break;
 80038d2:	e3a6      	b.n	8004022 <Task_Execute_Handler+0x816>
		case SEARCH_WAYPOINT_STATE:
			if(Encoder_Ready()!=0)
 80038d4:	f7fe ff70 	bl	80027b8 <Encoder_Ready>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f000 8368 	beq.w	8003fb0 <Task_Execute_Handler+0x7a4>
			{
				task.pointer = Task_Search_Waypoint(Encoder_Read(VER_MOTOR),0).id;
 80038e0:	2001      	movs	r0, #1
 80038e2:	f7fe ff57 	bl	8002794 <Encoder_Read>
 80038e6:	4603      	mov	r3, r0
 80038e8:	4619      	mov	r1, r3
 80038ea:	f107 0310 	add.w	r3, r7, #16
 80038ee:	2200      	movs	r2, #0
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff ff11 	bl	8003718 <Task_Search_Waypoint>
 80038f6:	7c3a      	ldrb	r2, [r7, #16]
 80038f8:	4b71      	ldr	r3, [pc, #452]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80038fa:	705a      	strb	r2, [r3, #1]
				task.state = IDLE_STATE;
 80038fc:	4b70      	ldr	r3, [pc, #448]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80038fe:	2202      	movs	r2, #2
 8003900:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003902:	e355      	b.n	8003fb0 <Task_Execute_Handler+0x7a4>
		case MOVE_UP_STATE:
			target = Task_Load_Waypoint(task.pointer);
 8003904:	4b6e      	ldr	r3, [pc, #440]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003906:	785a      	ldrb	r2, [r3, #1]
 8003908:	f107 0308 	add.w	r3, r7, #8
 800390c:	4611      	mov	r1, r2
 800390e:	4618      	mov	r0, r3
 8003910:	f7ff fe9a 	bl	8003648 <Task_Load_Waypoint>
			if(target.id!=0)
 8003914:	7a3b      	ldrb	r3, [r7, #8]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d014      	beq.n	8003944 <Task_Execute_Handler+0x138>
			{
				printf("move up to waypoint:%d\n",task.pointer);
 800391a:	4b69      	ldr	r3, [pc, #420]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 800391c:	785b      	ldrb	r3, [r3, #1]
 800391e:	4619      	mov	r1, r3
 8003920:	4868      	ldr	r0, [pc, #416]	@ (8003ac4 <Task_Execute_Handler+0x2b8>)
 8003922:	f009 f853 	bl	800c9cc <iprintf>
				ActuatorSystem_SetTarget(target.target_V, target.target_H, target.target_T);
 8003926:	897b      	ldrh	r3, [r7, #10]
 8003928:	89b9      	ldrh	r1, [r7, #12]
 800392a:	89fa      	ldrh	r2, [r7, #14]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd fecf 	bl	80016d0 <ActuatorSystem_SetTarget>
				task.state = UP_RUNNING_STATE;
 8003932:	4b63      	ldr	r3, [pc, #396]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003934:	2209      	movs	r2, #9
 8003936:	701a      	strb	r2, [r3, #0]
				task.last_waypoint = task.pointer;
 8003938:	4b61      	ldr	r3, [pc, #388]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 800393a:	785a      	ldrb	r2, [r3, #1]
 800393c:	4b60      	ldr	r3, [pc, #384]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 800393e:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
					printf("Not move up waypoint found\n");
				task.state = IDLE_STATE;
				GPIO_Set_Key_Led(KEY_LED_2HZ);
			}
			break;
 8003942:	e36e      	b.n	8004022 <Task_Execute_Handler+0x816>
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003944:	4b60      	ldr	r3, [pc, #384]	@ (8003ac8 <Task_Execute_Handler+0x2bc>)
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d103      	bne.n	8003954 <Task_Execute_Handler+0x148>
 800394c:	4b5f      	ldr	r3, [pc, #380]	@ (8003acc <Task_Execute_Handler+0x2c0>)
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <Task_Execute_Handler+0x14e>
					printf("Not move up waypoint found\n");
 8003954:	485e      	ldr	r0, [pc, #376]	@ (8003ad0 <Task_Execute_Handler+0x2c4>)
 8003956:	f009 f8a1 	bl	800ca9c <puts>
				task.state = IDLE_STATE;
 800395a:	4b59      	ldr	r3, [pc, #356]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 800395c:	2202      	movs	r2, #2
 800395e:	701a      	strb	r2, [r3, #0]
				GPIO_Set_Key_Led(KEY_LED_2HZ);
 8003960:	2005      	movs	r0, #5
 8003962:	f7ff f955 	bl	8002c10 <GPIO_Set_Key_Led>
			break;
 8003966:	e35c      	b.n	8004022 <Task_Execute_Handler+0x816>
		case MOVE_DOWN_STATE:
			target = Task_Load_Waypoint(task.pointer);
 8003968:	4b55      	ldr	r3, [pc, #340]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 800396a:	785a      	ldrb	r2, [r3, #1]
 800396c:	463b      	mov	r3, r7
 800396e:	4611      	mov	r1, r2
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fe69 	bl	8003648 <Task_Load_Waypoint>
 8003976:	f107 0308 	add.w	r3, r7, #8
 800397a:	463a      	mov	r2, r7
 800397c:	6810      	ldr	r0, [r2, #0]
 800397e:	6851      	ldr	r1, [r2, #4]
 8003980:	c303      	stmia	r3!, {r0, r1}
			if(target.id!=0)
 8003982:	7a3b      	ldrb	r3, [r7, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d014      	beq.n	80039b2 <Task_Execute_Handler+0x1a6>
			{
				printf("move down to waypoint:%d\n",task.pointer);
 8003988:	4b4d      	ldr	r3, [pc, #308]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 800398a:	785b      	ldrb	r3, [r3, #1]
 800398c:	4619      	mov	r1, r3
 800398e:	4851      	ldr	r0, [pc, #324]	@ (8003ad4 <Task_Execute_Handler+0x2c8>)
 8003990:	f009 f81c 	bl	800c9cc <iprintf>
				ActuatorSystem_SetTarget(target.target_V, target.target_H, target.target_T);
 8003994:	897b      	ldrh	r3, [r7, #10]
 8003996:	89b9      	ldrh	r1, [r7, #12]
 8003998:	89fa      	ldrh	r2, [r7, #14]
 800399a:	4618      	mov	r0, r3
 800399c:	f7fd fe98 	bl	80016d0 <ActuatorSystem_SetTarget>
				task.state = DOWN_RUNNING_STATE;
 80039a0:	4b47      	ldr	r3, [pc, #284]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80039a2:	220a      	movs	r2, #10
 80039a4:	701a      	strb	r2, [r3, #0]
				task.last_waypoint = task.pointer;
 80039a6:	4b46      	ldr	r3, [pc, #280]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80039a8:	785a      	ldrb	r2, [r3, #1]
 80039aa:	4b45      	ldr	r3, [pc, #276]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80039ac:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
					printf("Not move down waypoint found\n");
				task.state = IDLE_STATE;
				GPIO_Set_Key_Led(KEY_LED_2HZ);
			}
			break;
 80039b0:	e337      	b.n	8004022 <Task_Execute_Handler+0x816>
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 80039b2:	4b45      	ldr	r3, [pc, #276]	@ (8003ac8 <Task_Execute_Handler+0x2bc>)
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d103      	bne.n	80039c2 <Task_Execute_Handler+0x1b6>
 80039ba:	4b44      	ldr	r3, [pc, #272]	@ (8003acc <Task_Execute_Handler+0x2c0>)
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d002      	beq.n	80039c8 <Task_Execute_Handler+0x1bc>
					printf("Not move down waypoint found\n");
 80039c2:	4845      	ldr	r0, [pc, #276]	@ (8003ad8 <Task_Execute_Handler+0x2cc>)
 80039c4:	f009 f86a 	bl	800ca9c <puts>
				task.state = IDLE_STATE;
 80039c8:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80039ca:	2202      	movs	r2, #2
 80039cc:	701a      	strb	r2, [r3, #0]
				GPIO_Set_Key_Led(KEY_LED_2HZ);
 80039ce:	2005      	movs	r0, #5
 80039d0:	f7ff f91e 	bl	8002c10 <GPIO_Set_Key_Led>
			break;
 80039d4:	e325      	b.n	8004022 <Task_Execute_Handler+0x816>
		case UP_RUNNING_STATE:
			if((Actuator_Get_State() == SYSTEM_FINISH) || (Actuator_Reach_Look_Ahead_Distance()!=0))
 80039d6:	f7fd fc79 	bl	80012cc <Actuator_Get_State>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d005      	beq.n	80039ec <Task_Execute_Handler+0x1e0>
 80039e0:	f7fd fc7e 	bl	80012e0 <Actuator_Reach_Look_Ahead_Distance>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 82e4 	beq.w	8003fb4 <Task_Execute_Handler+0x7a8>
			{
				if(task.pointer < task.total_waypoint)
 80039ec:	4b34      	ldr	r3, [pc, #208]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80039ee:	785a      	ldrb	r2, [r3, #1]
 80039f0:	4b33      	ldr	r3, [pc, #204]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 80039f2:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d217      	bcs.n	8003a2a <Task_Execute_Handler+0x21e>
				{
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 80039fa:	4b33      	ldr	r3, [pc, #204]	@ (8003ac8 <Task_Execute_Handler+0x2bc>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d103      	bne.n	8003a0a <Task_Execute_Handler+0x1fe>
 8003a02:	4b32      	ldr	r3, [pc, #200]	@ (8003acc <Task_Execute_Handler+0x2c0>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d005      	beq.n	8003a16 <Task_Execute_Handler+0x20a>
						printf("move up waypoint%d reach\n",task.pointer);
 8003a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a0c:	785b      	ldrb	r3, [r3, #1]
 8003a0e:	4619      	mov	r1, r3
 8003a10:	4832      	ldr	r0, [pc, #200]	@ (8003adc <Task_Execute_Handler+0x2d0>)
 8003a12:	f008 ffdb 	bl	800c9cc <iprintf>
					task.pointer++;
 8003a16:	4b2a      	ldr	r3, [pc, #168]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a18:	785b      	ldrb	r3, [r3, #1]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	4b28      	ldr	r3, [pc, #160]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a20:	705a      	strb	r2, [r3, #1]
					task.state = MOVE_UP_STATE;
 8003a22:	4b27      	ldr	r3, [pc, #156]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a24:	2206      	movs	r2, #6
 8003a26:	701a      	strb	r2, [r3, #0]
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
						printf("move up finish\n");
					GPIO_Set_Key_Led(KEY_LED_2HZ);
				}
			}
			break;
 8003a28:	e2c4      	b.n	8003fb4 <Task_Execute_Handler+0x7a8>
					task.state = IDLE_STATE;
 8003a2a:	4b25      	ldr	r3, [pc, #148]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	701a      	strb	r2, [r3, #0]
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003a30:	4b25      	ldr	r3, [pc, #148]	@ (8003ac8 <Task_Execute_Handler+0x2bc>)
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d103      	bne.n	8003a40 <Task_Execute_Handler+0x234>
 8003a38:	4b24      	ldr	r3, [pc, #144]	@ (8003acc <Task_Execute_Handler+0x2c0>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d002      	beq.n	8003a46 <Task_Execute_Handler+0x23a>
						printf("move up finish\n");
 8003a40:	4827      	ldr	r0, [pc, #156]	@ (8003ae0 <Task_Execute_Handler+0x2d4>)
 8003a42:	f009 f82b 	bl	800ca9c <puts>
					GPIO_Set_Key_Led(KEY_LED_2HZ);
 8003a46:	2005      	movs	r0, #5
 8003a48:	f7ff f8e2 	bl	8002c10 <GPIO_Set_Key_Led>
			break;
 8003a4c:	e2b2      	b.n	8003fb4 <Task_Execute_Handler+0x7a8>
		case DOWN_RUNNING_STATE:
			if((Actuator_Get_State() == SYSTEM_FINISH) || (Actuator_Reach_Look_Ahead_Distance()!=0))
 8003a4e:	f7fd fc3d 	bl	80012cc <Actuator_Get_State>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b03      	cmp	r3, #3
 8003a56:	d005      	beq.n	8003a64 <Task_Execute_Handler+0x258>
 8003a58:	f7fd fc42 	bl	80012e0 <Actuator_Reach_Look_Ahead_Distance>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f000 82aa 	beq.w	8003fb8 <Task_Execute_Handler+0x7ac>
			{
				if(task.pointer!=0)
 8003a64:	4b16      	ldr	r3, [pc, #88]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a66:	785b      	ldrb	r3, [r3, #1]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d017      	beq.n	8003a9c <Task_Execute_Handler+0x290>
				{
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003a6c:	4b16      	ldr	r3, [pc, #88]	@ (8003ac8 <Task_Execute_Handler+0x2bc>)
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d103      	bne.n	8003a7c <Task_Execute_Handler+0x270>
 8003a74:	4b15      	ldr	r3, [pc, #84]	@ (8003acc <Task_Execute_Handler+0x2c0>)
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d005      	beq.n	8003a88 <Task_Execute_Handler+0x27c>
						printf("move down waypoint%d reach\n",task.pointer);
 8003a7c:	4b10      	ldr	r3, [pc, #64]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a7e:	785b      	ldrb	r3, [r3, #1]
 8003a80:	4619      	mov	r1, r3
 8003a82:	4818      	ldr	r0, [pc, #96]	@ (8003ae4 <Task_Execute_Handler+0x2d8>)
 8003a84:	f008 ffa2 	bl	800c9cc <iprintf>
					task.pointer--;
 8003a88:	4b0d      	ldr	r3, [pc, #52]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a8a:	785b      	ldrb	r3, [r3, #1]
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b2da      	uxtb	r2, r3
 8003a90:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a92:	705a      	strb	r2, [r3, #1]
					task.state = MOVE_DOWN_STATE;
 8003a94:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a96:	2207      	movs	r2, #7
 8003a98:	701a      	strb	r2, [r3, #0]
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
						printf("move down finish\n");
					GPIO_Set_Key_Led(KEY_LED_2HZ);
				}
			}
			break;
 8003a9a:	e28d      	b.n	8003fb8 <Task_Execute_Handler+0x7ac>
					task.state = IDLE_STATE;
 8003a9c:	4b08      	ldr	r3, [pc, #32]	@ (8003ac0 <Task_Execute_Handler+0x2b4>)
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	701a      	strb	r2, [r3, #0]
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003aa2:	4b09      	ldr	r3, [pc, #36]	@ (8003ac8 <Task_Execute_Handler+0x2bc>)
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d103      	bne.n	8003ab2 <Task_Execute_Handler+0x2a6>
 8003aaa:	4b08      	ldr	r3, [pc, #32]	@ (8003acc <Task_Execute_Handler+0x2c0>)
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <Task_Execute_Handler+0x2ac>
						printf("move down finish\n");
 8003ab2:	480d      	ldr	r0, [pc, #52]	@ (8003ae8 <Task_Execute_Handler+0x2dc>)
 8003ab4:	f008 fff2 	bl	800ca9c <puts>
					GPIO_Set_Key_Led(KEY_LED_2HZ);
 8003ab8:	2005      	movs	r0, #5
 8003aba:	f7ff f8a9 	bl	8002c10 <GPIO_Set_Key_Led>
			break;
 8003abe:	e27b      	b.n	8003fb8 <Task_Execute_Handler+0x7ac>
 8003ac0:	20000610 	.word	0x20000610
 8003ac4:	0800f894 	.word	0x0800f894
 8003ac8:	2000060d 	.word	0x2000060d
 8003acc:	20000676 	.word	0x20000676
 8003ad0:	0800f8ac 	.word	0x0800f8ac
 8003ad4:	0800f8c8 	.word	0x0800f8c8
 8003ad8:	0800f8e4 	.word	0x0800f8e4
 8003adc:	0800f904 	.word	0x0800f904
 8003ae0:	0800f920 	.word	0x0800f920
 8003ae4:	0800f930 	.word	0x0800f930
 8003ae8:	0800f94c 	.word	0x0800f94c
		case REPEAT_RUN_STATE:
			if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003aec:	4b8b      	ldr	r3, [pc, #556]	@ (8003d1c <Task_Execute_Handler+0x510>)
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d103      	bne.n	8003afc <Task_Execute_Handler+0x2f0>
 8003af4:	4b8a      	ldr	r3, [pc, #552]	@ (8003d20 <Task_Execute_Handler+0x514>)
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d002      	beq.n	8003b02 <Task_Execute_Handler+0x2f6>
				printf("repeat run start\n");
 8003afc:	4889      	ldr	r0, [pc, #548]	@ (8003d24 <Task_Execute_Handler+0x518>)
 8003afe:	f008 ffcd 	bl	800ca9c <puts>
			//check is at home position or not
			//play sound "back to starting point"
			Sound_RS485_Play(SOUND_START_POINT);
 8003b02:	200a      	movs	r0, #10
 8003b04:	f001 fca0 	bl	8005448 <Sound_RS485_Play>
			task.repeat_wait_timer = REPEAT_WAIT;
 8003b08:	4b87      	ldr	r3, [pc, #540]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003b0a:	220f      	movs	r2, #15
 8003b0c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
			task.repeat_flag = 1;
 8003b10:	4b85      	ldr	r3, [pc, #532]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
			task.state = REPEAT_HOME_STATE;
 8003b18:	4b83      	ldr	r3, [pc, #524]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003b1a:	2215      	movs	r2, #21
 8003b1c:	701a      	strb	r2, [r3, #0]
			break;
 8003b1e:	e280      	b.n	8004022 <Task_Execute_Handler+0x816>

		case REPEAT_HOME_STATE:
			if(task.repeat_wait_timer==0)
 8003b20:	4b81      	ldr	r3, [pc, #516]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003b22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f040 8248 	bne.w	8003fbc <Task_Execute_Handler+0x7b0>
			{
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003b2c:	4b7b      	ldr	r3, [pc, #492]	@ (8003d1c <Task_Execute_Handler+0x510>)
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d103      	bne.n	8003b3c <Task_Execute_Handler+0x330>
 8003b34:	4b7a      	ldr	r3, [pc, #488]	@ (8003d20 <Task_Execute_Handler+0x514>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d002      	beq.n	8003b42 <Task_Execute_Handler+0x336>
					printf("repeat back to home position\n");
 8003b3c:	487b      	ldr	r0, [pc, #492]	@ (8003d2c <Task_Execute_Handler+0x520>)
 8003b3e:	f008 ffad 	bl	800ca9c <puts>
				task.pointer = 1;
 8003b42:	4b79      	ldr	r3, [pc, #484]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003b44:	2201      	movs	r2, #1
 8003b46:	705a      	strb	r2, [r3, #1]
				Actuator_Set_Total_Speed((float)(task.down_speed)/100);
 8003b48:	4b77      	ldr	r3, [pc, #476]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003b4a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fd f8c0 	bl	8000cd4 <__aeabi_ui2f>
 8003b54:	4603      	mov	r3, r0
 8003b56:	4976      	ldr	r1, [pc, #472]	@ (8003d30 <Task_Execute_Handler+0x524>)
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7fd f9c7 	bl	8000eec <__aeabi_fdiv>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fd fb7d 	bl	8001260 <Actuator_Set_Total_Speed>
				Actuator_Set_Soft_Start();
 8003b66:	f7fd fb9f 	bl	80012a8 <Actuator_Set_Soft_Start>

				target = Task_Load_Waypoint(task.pointer);
 8003b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003b6c:	785a      	ldrb	r2, [r3, #1]
 8003b6e:	463b      	mov	r3, r7
 8003b70:	4611      	mov	r1, r2
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7ff fd68 	bl	8003648 <Task_Load_Waypoint>
 8003b78:	f107 0308 	add.w	r3, r7, #8
 8003b7c:	463a      	mov	r2, r7
 8003b7e:	6810      	ldr	r0, [r2, #0]
 8003b80:	6851      	ldr	r1, [r2, #4]
 8003b82:	c303      	stmia	r3!, {r0, r1}
				if(target.id!=0)
 8003b84:	7a3b      	ldrb	r3, [r7, #8]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f000 8218 	beq.w	8003fbc <Task_Execute_Handler+0x7b0>
				{
					printf("move down to home:%d\n",task.pointer);
 8003b8c:	4b66      	ldr	r3, [pc, #408]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003b8e:	785b      	ldrb	r3, [r3, #1]
 8003b90:	4619      	mov	r1, r3
 8003b92:	4868      	ldr	r0, [pc, #416]	@ (8003d34 <Task_Execute_Handler+0x528>)
 8003b94:	f008 ff1a 	bl	800c9cc <iprintf>
					ActuatorSystem_SetTarget(target.target_V, target.target_H, target.target_T);
 8003b98:	897b      	ldrh	r3, [r7, #10]
 8003b9a:	89b9      	ldrh	r1, [r7, #12]
 8003b9c:	89fa      	ldrh	r2, [r7, #14]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fd fd96 	bl	80016d0 <ActuatorSystem_SetTarget>
					task.last_waypoint = task.pointer;
 8003ba4:	4b60      	ldr	r3, [pc, #384]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003ba6:	785a      	ldrb	r2, [r3, #1]
 8003ba8:	4b5f      	ldr	r3, [pc, #380]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003baa:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
					task.last_action = task.state;
 8003bae:	4b5e      	ldr	r3, [pc, #376]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003bb0:	781a      	ldrb	r2, [r3, #0]
 8003bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003bb4:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
					task.state = REPEAT_HOME_RUNNING_STATE;
 8003bb8:	4b5b      	ldr	r3, [pc, #364]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003bba:	2217      	movs	r2, #23
 8003bbc:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 8003bbe:	e1fd      	b.n	8003fbc <Task_Execute_Handler+0x7b0>
		case REPEAT_HOME_RUNNING_STATE:
			if(Actuator_Reach_Look_Ahead_Distance()!=0)
 8003bc0:	f7fd fb8e 	bl	80012e0 <Actuator_Reach_Look_Ahead_Distance>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 81fa 	beq.w	8003fc0 <Task_Execute_Handler+0x7b4>
			{
				task.last_action = task.state;
 8003bcc:	4b56      	ldr	r3, [pc, #344]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003bce:	781a      	ldrb	r2, [r3, #0]
 8003bd0:	4b55      	ldr	r3, [pc, #340]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003bd2:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
				task.state = REPEAT_HOME_FINISH_STATE;
 8003bd6:	4b54      	ldr	r3, [pc, #336]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003bd8:	2219      	movs	r2, #25
 8003bda:	701a      	strb	r2, [r3, #0]
				Sound_RS485_Play(SOUND_I_AM_READY);
 8003bdc:	2001      	movs	r0, #1
 8003bde:	f001 fc33 	bl	8005448 <Sound_RS485_Play>
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003be2:	4b4e      	ldr	r3, [pc, #312]	@ (8003d1c <Task_Execute_Handler+0x510>)
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d104      	bne.n	8003bf4 <Task_Execute_Handler+0x3e8>
 8003bea:	4b4d      	ldr	r3, [pc, #308]	@ (8003d20 <Task_Execute_Handler+0x514>)
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f000 81e6 	beq.w	8003fc0 <Task_Execute_Handler+0x7b4>
					printf("reach home position of repeat mode\n");
 8003bf4:	4850      	ldr	r0, [pc, #320]	@ (8003d38 <Task_Execute_Handler+0x52c>)
 8003bf6:	f008 ff51 	bl	800ca9c <puts>
			}
			break;
 8003bfa:	e1e1      	b.n	8003fc0 <Task_Execute_Handler+0x7b4>

		case REPEAT_UP_STATE:
			if(task.repeat_wait_timer==0)
 8003bfc:	4b4a      	ldr	r3, [pc, #296]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003bfe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	f040 81de 	bne.w	8003fc4 <Task_Execute_Handler+0x7b8>
			{
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003c08:	4b44      	ldr	r3, [pc, #272]	@ (8003d1c <Task_Execute_Handler+0x510>)
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d103      	bne.n	8003c18 <Task_Execute_Handler+0x40c>
 8003c10:	4b43      	ldr	r3, [pc, #268]	@ (8003d20 <Task_Execute_Handler+0x514>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d002      	beq.n	8003c1e <Task_Execute_Handler+0x412>
					printf("repeat move up\n");
 8003c18:	4848      	ldr	r0, [pc, #288]	@ (8003d3c <Task_Execute_Handler+0x530>)
 8003c1a:	f008 ff3f 	bl	800ca9c <puts>

				target = Task_Load_Waypoint(task.pointer);
 8003c1e:	4b42      	ldr	r3, [pc, #264]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003c20:	785a      	ldrb	r2, [r3, #1]
 8003c22:	463b      	mov	r3, r7
 8003c24:	4611      	mov	r1, r2
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7ff fd0e 	bl	8003648 <Task_Load_Waypoint>
 8003c2c:	f107 0308 	add.w	r3, r7, #8
 8003c30:	463a      	mov	r2, r7
 8003c32:	6810      	ldr	r0, [r2, #0]
 8003c34:	6851      	ldr	r1, [r2, #4]
 8003c36:	c303      	stmia	r3!, {r0, r1}
				if(target.id!=0)
 8003c38:	7a3b      	ldrb	r3, [r7, #8]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d019      	beq.n	8003c72 <Task_Execute_Handler+0x466>
				{
					printf("repeat move up to waypoint:%d\n",task.pointer);
 8003c3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003c40:	785b      	ldrb	r3, [r3, #1]
 8003c42:	4619      	mov	r1, r3
 8003c44:	483e      	ldr	r0, [pc, #248]	@ (8003d40 <Task_Execute_Handler+0x534>)
 8003c46:	f008 fec1 	bl	800c9cc <iprintf>
//					ActuatorSystem_SetTarget(target.target_V, target.target_H, target.target_T);
					ActuatorSystem_SetTarget_withoutInit(target.target_V, target.target_H, target.target_T);
 8003c4a:	897b      	ldrh	r3, [r7, #10]
 8003c4c:	89b9      	ldrh	r1, [r7, #12]
 8003c4e:	89fa      	ldrh	r2, [r7, #14]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fd fda5 	bl	80017a0 <ActuatorSystem_SetTarget_withoutInit>
					task.last_waypoint = task.pointer;
 8003c56:	4b34      	ldr	r3, [pc, #208]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003c58:	785a      	ldrb	r2, [r3, #1]
 8003c5a:	4b33      	ldr	r3, [pc, #204]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003c5c:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
					task.last_action = task.state;
 8003c60:	4b31      	ldr	r3, [pc, #196]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003c62:	781a      	ldrb	r2, [r3, #0]
 8003c64:	4b30      	ldr	r3, [pc, #192]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003c66:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
					task.state = REPEAT_UP_RUNNING_STATE;
 8003c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003c6c:	221b      	movs	r2, #27
 8003c6e:	701a      	strb	r2, [r3, #0]
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
						printf("repeat mode no move up waypoint found\n");
					task.state = REPEAT_UP_FINISH_STATE;
				}
			}
			break;
 8003c70:	e1a8      	b.n	8003fc4 <Task_Execute_Handler+0x7b8>
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003c72:	4b2a      	ldr	r3, [pc, #168]	@ (8003d1c <Task_Execute_Handler+0x510>)
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d103      	bne.n	8003c82 <Task_Execute_Handler+0x476>
 8003c7a:	4b29      	ldr	r3, [pc, #164]	@ (8003d20 <Task_Execute_Handler+0x514>)
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <Task_Execute_Handler+0x47c>
						printf("repeat mode no move up waypoint found\n");
 8003c82:	4830      	ldr	r0, [pc, #192]	@ (8003d44 <Task_Execute_Handler+0x538>)
 8003c84:	f008 ff0a 	bl	800ca9c <puts>
					task.state = REPEAT_UP_FINISH_STATE;
 8003c88:	4b27      	ldr	r3, [pc, #156]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003c8a:	221d      	movs	r2, #29
 8003c8c:	701a      	strb	r2, [r3, #0]
			break;
 8003c8e:	e199      	b.n	8003fc4 <Task_Execute_Handler+0x7b8>
		case REPEAT_UP_RUNNING_STATE:
			if((Actuator_Get_State() == SYSTEM_FINISH) || (Actuator_Reach_Look_Ahead_Distance()!=0))
 8003c90:	f7fd fb1c 	bl	80012cc <Actuator_Get_State>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b03      	cmp	r3, #3
 8003c98:	d005      	beq.n	8003ca6 <Task_Execute_Handler+0x49a>
 8003c9a:	f7fd fb21 	bl	80012e0 <Actuator_Reach_Look_Ahead_Distance>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8191 	beq.w	8003fc8 <Task_Execute_Handler+0x7bc>
			{
				if(task.pointer < task.total_waypoint)
 8003ca6:	4b20      	ldr	r3, [pc, #128]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003ca8:	785a      	ldrb	r2, [r3, #1]
 8003caa:	4b1f      	ldr	r3, [pc, #124]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003cac:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d217      	bcs.n	8003ce4 <Task_Execute_Handler+0x4d8>
				{
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003cb4:	4b19      	ldr	r3, [pc, #100]	@ (8003d1c <Task_Execute_Handler+0x510>)
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d103      	bne.n	8003cc4 <Task_Execute_Handler+0x4b8>
 8003cbc:	4b18      	ldr	r3, [pc, #96]	@ (8003d20 <Task_Execute_Handler+0x514>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <Task_Execute_Handler+0x4c4>
						printf("repeat move up waypoint%d reach\n",task.pointer);
 8003cc4:	4b18      	ldr	r3, [pc, #96]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003cc6:	785b      	ldrb	r3, [r3, #1]
 8003cc8:	4619      	mov	r1, r3
 8003cca:	481f      	ldr	r0, [pc, #124]	@ (8003d48 <Task_Execute_Handler+0x53c>)
 8003ccc:	f008 fe7e 	bl	800c9cc <iprintf>
					task.pointer++;
 8003cd0:	4b15      	ldr	r3, [pc, #84]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003cd2:	785b      	ldrb	r3, [r3, #1]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	4b13      	ldr	r3, [pc, #76]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003cda:	705a      	strb	r2, [r3, #1]
					task.state = REPEAT_UP_STATE;
 8003cdc:	4b12      	ldr	r3, [pc, #72]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003cde:	221a      	movs	r2, #26
 8003ce0:	701a      	strb	r2, [r3, #0]
				}
				else
					task.state = REPEAT_UP_FINISH_STATE;

			}
			break;
 8003ce2:	e171      	b.n	8003fc8 <Task_Execute_Handler+0x7bc>
					task.state = REPEAT_UP_FINISH_STATE;
 8003ce4:	4b10      	ldr	r3, [pc, #64]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003ce6:	221d      	movs	r2, #29
 8003ce8:	701a      	strb	r2, [r3, #0]
			break;
 8003cea:	e16d      	b.n	8003fc8 <Task_Execute_Handler+0x7bc>

		case REPEAT_UP_FINISH_STATE:
			if(task.last_action != REPEAT_UP_FINISH_STATE)
 8003cec:	4b0e      	ldr	r3, [pc, #56]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003cee:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8003cf2:	2b1d      	cmp	r3, #29
 8003cf4:	d00e      	beq.n	8003d14 <Task_Execute_Handler+0x508>
			{
				task.last_action = REPEAT_UP_FINISH_STATE;
 8003cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003cf8:	221d      	movs	r2, #29
 8003cfa:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
//				Sound_RS485_Play(SOUND_UP_FINISH);
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003cfe:	4b07      	ldr	r3, [pc, #28]	@ (8003d1c <Task_Execute_Handler+0x510>)
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d103      	bne.n	8003d0e <Task_Execute_Handler+0x502>
 8003d06:	4b06      	ldr	r3, [pc, #24]	@ (8003d20 <Task_Execute_Handler+0x514>)
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <Task_Execute_Handler+0x508>
					printf("repeat move up finish\n");
 8003d0e:	480f      	ldr	r0, [pc, #60]	@ (8003d4c <Task_Execute_Handler+0x540>)
 8003d10:	f008 fec4 	bl	800ca9c <puts>
			}
			task.state = REPEAT_STAND_STATE;
 8003d14:	4b04      	ldr	r3, [pc, #16]	@ (8003d28 <Task_Execute_Handler+0x51c>)
 8003d16:	2222      	movs	r2, #34	@ 0x22
 8003d18:	701a      	strb	r2, [r3, #0]
			break;
 8003d1a:	e182      	b.n	8004022 <Task_Execute_Handler+0x816>
 8003d1c:	2000060d 	.word	0x2000060d
 8003d20:	20000676 	.word	0x20000676
 8003d24:	0800f960 	.word	0x0800f960
 8003d28:	20000610 	.word	0x20000610
 8003d2c:	0800f974 	.word	0x0800f974
 8003d30:	42c80000 	.word	0x42c80000
 8003d34:	0800f994 	.word	0x0800f994
 8003d38:	0800f9ac 	.word	0x0800f9ac
 8003d3c:	0800f9d0 	.word	0x0800f9d0
 8003d40:	0800f9e0 	.word	0x0800f9e0
 8003d44:	0800fa00 	.word	0x0800fa00
 8003d48:	0800fa28 	.word	0x0800fa28
 8003d4c:	0800fa4c 	.word	0x0800fa4c

		case REPEAT_DOWN_STATE:
			if(task.repeat_wait_timer==0)
 8003d50:	4ba5      	ldr	r3, [pc, #660]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003d52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	f040 8138 	bne.w	8003fcc <Task_Execute_Handler+0x7c0>
			{
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003d5c:	4ba3      	ldr	r3, [pc, #652]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d103      	bne.n	8003d6c <Task_Execute_Handler+0x560>
 8003d64:	4ba2      	ldr	r3, [pc, #648]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d002      	beq.n	8003d72 <Task_Execute_Handler+0x566>
					printf("repeat move down\n");
 8003d6c:	48a1      	ldr	r0, [pc, #644]	@ (8003ff4 <Task_Execute_Handler+0x7e8>)
 8003d6e:	f008 fe95 	bl	800ca9c <puts>

				target = Task_Load_Waypoint(task.pointer);
 8003d72:	4b9d      	ldr	r3, [pc, #628]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003d74:	785a      	ldrb	r2, [r3, #1]
 8003d76:	463b      	mov	r3, r7
 8003d78:	4611      	mov	r1, r2
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff fc64 	bl	8003648 <Task_Load_Waypoint>
 8003d80:	f107 0308 	add.w	r3, r7, #8
 8003d84:	463a      	mov	r2, r7
 8003d86:	6810      	ldr	r0, [r2, #0]
 8003d88:	6851      	ldr	r1, [r2, #4]
 8003d8a:	c303      	stmia	r3!, {r0, r1}
				if(target.id!=0)
 8003d8c:	7a3b      	ldrb	r3, [r7, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d019      	beq.n	8003dc6 <Task_Execute_Handler+0x5ba>
				{
					printf("repeat move down to waypoint:%d\n",task.pointer);
 8003d92:	4b95      	ldr	r3, [pc, #596]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003d94:	785b      	ldrb	r3, [r3, #1]
 8003d96:	4619      	mov	r1, r3
 8003d98:	4897      	ldr	r0, [pc, #604]	@ (8003ff8 <Task_Execute_Handler+0x7ec>)
 8003d9a:	f008 fe17 	bl	800c9cc <iprintf>
					ActuatorSystem_SetTarget(target.target_V, target.target_H, target.target_T);
 8003d9e:	897b      	ldrh	r3, [r7, #10]
 8003da0:	89b9      	ldrh	r1, [r7, #12]
 8003da2:	89fa      	ldrh	r2, [r7, #14]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fd fc93 	bl	80016d0 <ActuatorSystem_SetTarget>
					task.last_waypoint = task.pointer;
 8003daa:	4b8f      	ldr	r3, [pc, #572]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003dac:	785a      	ldrb	r2, [r3, #1]
 8003dae:	4b8e      	ldr	r3, [pc, #568]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003db0:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
					task.last_action = task.state;
 8003db4:	4b8c      	ldr	r3, [pc, #560]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003db6:	781a      	ldrb	r2, [r3, #0]
 8003db8:	4b8b      	ldr	r3, [pc, #556]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003dba:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
					task.state = REPEAT_DOWN_RUNNING_STATE;
 8003dbe:	4b8a      	ldr	r3, [pc, #552]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003dc0:	221f      	movs	r2, #31
 8003dc2:	701a      	strb	r2, [r3, #0]
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
						printf("repeat mode no move down waypoint found\n");
					task.state = REPEAT_DOWN_FINISH_STATE;
				}
			}
			break;
 8003dc4:	e102      	b.n	8003fcc <Task_Execute_Handler+0x7c0>
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003dc6:	4b89      	ldr	r3, [pc, #548]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d103      	bne.n	8003dd6 <Task_Execute_Handler+0x5ca>
 8003dce:	4b88      	ldr	r3, [pc, #544]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d002      	beq.n	8003ddc <Task_Execute_Handler+0x5d0>
						printf("repeat mode no move down waypoint found\n");
 8003dd6:	4889      	ldr	r0, [pc, #548]	@ (8003ffc <Task_Execute_Handler+0x7f0>)
 8003dd8:	f008 fe60 	bl	800ca9c <puts>
					task.state = REPEAT_DOWN_FINISH_STATE;
 8003ddc:	4b82      	ldr	r3, [pc, #520]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003dde:	2221      	movs	r2, #33	@ 0x21
 8003de0:	701a      	strb	r2, [r3, #0]
			break;
 8003de2:	e0f3      	b.n	8003fcc <Task_Execute_Handler+0x7c0>
		case REPEAT_DOWN_RUNNING_STATE:
			if((Actuator_Get_State() == SYSTEM_FINISH) || (Actuator_Reach_Look_Ahead_Distance()!=0))
 8003de4:	f7fd fa72 	bl	80012cc <Actuator_Get_State>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b03      	cmp	r3, #3
 8003dec:	d005      	beq.n	8003dfa <Task_Execute_Handler+0x5ee>
 8003dee:	f7fd fa77 	bl	80012e0 <Actuator_Reach_Look_Ahead_Distance>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 80eb 	beq.w	8003fd0 <Task_Execute_Handler+0x7c4>
			{
				if(task.pointer!=0)
 8003dfa:	4b7b      	ldr	r3, [pc, #492]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003dfc:	785b      	ldrb	r3, [r3, #1]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d017      	beq.n	8003e32 <Task_Execute_Handler+0x626>
				{
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003e02:	4b7a      	ldr	r3, [pc, #488]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d103      	bne.n	8003e12 <Task_Execute_Handler+0x606>
 8003e0a:	4b79      	ldr	r3, [pc, #484]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d005      	beq.n	8003e1e <Task_Execute_Handler+0x612>
						printf("repeat move down waypoint%d reach\n",task.pointer);
 8003e12:	4b75      	ldr	r3, [pc, #468]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e14:	785b      	ldrb	r3, [r3, #1]
 8003e16:	4619      	mov	r1, r3
 8003e18:	4879      	ldr	r0, [pc, #484]	@ (8004000 <Task_Execute_Handler+0x7f4>)
 8003e1a:	f008 fdd7 	bl	800c9cc <iprintf>
					task.pointer--;
 8003e1e:	4b72      	ldr	r3, [pc, #456]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e20:	785b      	ldrb	r3, [r3, #1]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	b2da      	uxtb	r2, r3
 8003e26:	4b70      	ldr	r3, [pc, #448]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e28:	705a      	strb	r2, [r3, #1]
					task.state = REPEAT_DOWN_STATE;
 8003e2a:	4b6f      	ldr	r3, [pc, #444]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e2c:	221e      	movs	r2, #30
 8003e2e:	701a      	strb	r2, [r3, #0]
				}
				else
					task.state = REPEAT_DOWN_FINISH_STATE;

			}
			break;
 8003e30:	e0ce      	b.n	8003fd0 <Task_Execute_Handler+0x7c4>
					task.state = REPEAT_DOWN_FINISH_STATE;
 8003e32:	4b6d      	ldr	r3, [pc, #436]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e34:	2221      	movs	r2, #33	@ 0x21
 8003e36:	701a      	strb	r2, [r3, #0]
			break;
 8003e38:	e0ca      	b.n	8003fd0 <Task_Execute_Handler+0x7c4>

		case REPEAT_DOWN_FINISH_STATE:
			if(task.last_action != REPEAT_DOWN_FINISH_STATE)
 8003e3a:	4b6b      	ldr	r3, [pc, #428]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e3c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8003e40:	2b21      	cmp	r3, #33	@ 0x21
 8003e42:	f000 80c7 	beq.w	8003fd4 <Task_Execute_Handler+0x7c8>
			{
				task.last_action = REPEAT_DOWN_FINISH_STATE;
 8003e46:	4b68      	ldr	r3, [pc, #416]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e48:	2221      	movs	r2, #33	@ 0x21
 8003e4a:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
				if(--task.repeat_remain_times==0)
 8003e4e:	4b66      	ldr	r3, [pc, #408]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e50:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8003e54:	3b01      	subs	r3, #1
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	4b63      	ldr	r3, [pc, #396]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e5a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
 8003e5e:	4b62      	ldr	r3, [pc, #392]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e60:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d10a      	bne.n	8003e7e <Task_Execute_Handler+0x672>
				{
					task.state = REPEAT_FINISH_STATE;
 8003e68:	4b5f      	ldr	r3, [pc, #380]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e6a:	2225      	movs	r2, #37	@ 0x25
 8003e6c:	701a      	strb	r2, [r3, #0]
					Sound_RS485_Play(SOUND_TRAINING_COMPLETE);
 8003e6e:	2003      	movs	r0, #3
 8003e70:	f001 faea 	bl	8005448 <Sound_RS485_Play>
					task.repeat_wait_timer = REPEAT_WAIT;
 8003e74:	4b5c      	ldr	r3, [pc, #368]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e76:	220f      	movs	r2, #15
 8003e78:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
					Sound_RS485_Play(SOUND_END_POINT);
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
						printf("repeat move down finish, remain %d times\n",task.repeat_remain_times);
				}
			}
			break;
 8003e7c:	e0aa      	b.n	8003fd4 <Task_Execute_Handler+0x7c8>
					Sound_RS485_Play(SOUND_END_POINT);
 8003e7e:	2009      	movs	r0, #9
 8003e80:	f001 fae2 	bl	8005448 <Sound_RS485_Play>
					if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003e84:	4b59      	ldr	r3, [pc, #356]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d104      	bne.n	8003e96 <Task_Execute_Handler+0x68a>
 8003e8c:	4b58      	ldr	r3, [pc, #352]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 809f 	beq.w	8003fd4 <Task_Execute_Handler+0x7c8>
						printf("repeat move down finish, remain %d times\n",task.repeat_remain_times);
 8003e96:	4b54      	ldr	r3, [pc, #336]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003e98:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4859      	ldr	r0, [pc, #356]	@ (8004004 <Task_Execute_Handler+0x7f8>)
 8003ea0:	f008 fd94 	bl	800c9cc <iprintf>
			break;
 8003ea4:	e096      	b.n	8003fd4 <Task_Execute_Handler+0x7c8>

		case REPEAT_STAND_STATE:
			task.state = REPEAT_STAND_WAITING_STATE;
 8003ea6:	4b50      	ldr	r3, [pc, #320]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003ea8:	2223      	movs	r2, #35	@ 0x23
 8003eaa:	701a      	strb	r2, [r3, #0]
			Sound_RS485_Play(SOUND_UP_FINISH);
 8003eac:	200b      	movs	r0, #11
 8003eae:	f001 facb 	bl	8005448 <Sound_RS485_Play>
			task.repeat_wait_timer = task.repeat_stand_time*10;
 8003eb2:	4b4d      	ldr	r3, [pc, #308]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003eb4:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8003eb8:	461a      	mov	r2, r3
 8003eba:	0092      	lsls	r2, r2, #2
 8003ebc:	4413      	add	r3, r2
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	4b49      	ldr	r3, [pc, #292]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003ec4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
			if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003ec8:	4b48      	ldr	r3, [pc, #288]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d103      	bne.n	8003ed8 <Task_Execute_Handler+0x6cc>
 8003ed0:	4b47      	ldr	r3, [pc, #284]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d07f      	beq.n	8003fd8 <Task_Execute_Handler+0x7cc>
				printf("repeat stand up %d sec\n",task.repeat_stand_time);
 8003ed8:	4b43      	ldr	r3, [pc, #268]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003eda:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4849      	ldr	r0, [pc, #292]	@ (8004008 <Task_Execute_Handler+0x7fc>)
 8003ee2:	f008 fd73 	bl	800c9cc <iprintf>
			break;
 8003ee6:	e077      	b.n	8003fd8 <Task_Execute_Handler+0x7cc>

		case REPEAT_STAND_WAITING_STATE:
			if(task.repeat_wait_timer==0)	//wait for stand time
 8003ee8:	4b3f      	ldr	r3, [pc, #252]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003eea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d174      	bne.n	8003fdc <Task_Execute_Handler+0x7d0>
			{
				task.state = REPEAT_STAND_FINISH_STATE;
 8003ef2:	4b3d      	ldr	r3, [pc, #244]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003ef4:	2224      	movs	r2, #36	@ 0x24
 8003ef6:	701a      	strb	r2, [r3, #0]
				Sound_RS485_Play(SOUND_STAND_FINISH);
 8003ef8:	200c      	movs	r0, #12
 8003efa:	f001 faa5 	bl	8005448 <Sound_RS485_Play>
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003efe:	4b3b      	ldr	r3, [pc, #236]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d103      	bne.n	8003f0e <Task_Execute_Handler+0x702>
 8003f06:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d066      	beq.n	8003fdc <Task_Execute_Handler+0x7d0>
					printf("repeat stand finish\n");
 8003f0e:	483f      	ldr	r0, [pc, #252]	@ (800400c <Task_Execute_Handler+0x800>)
 8003f10:	f008 fdc4 	bl	800ca9c <puts>
			}
			break;
 8003f14:	e062      	b.n	8003fdc <Task_Execute_Handler+0x7d0>

		case REPEAT_STAND_FINISH_STATE:
			break;

		case REPEAT_FINISH_STATE:
			if(task.repeat_wait_timer==0)	//wait for sound playing
 8003f16:	4b34      	ldr	r3, [pc, #208]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003f18:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d15f      	bne.n	8003fe0 <Task_Execute_Handler+0x7d4>
			{
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003f20:	4b32      	ldr	r3, [pc, #200]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d103      	bne.n	8003f30 <Task_Execute_Handler+0x724>
 8003f28:	4b31      	ldr	r3, [pc, #196]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <Task_Execute_Handler+0x72a>
					printf("repeat finish\n");
 8003f30:	4837      	ldr	r0, [pc, #220]	@ (8004010 <Task_Execute_Handler+0x804>)
 8003f32:	f008 fdb3 	bl	800ca9c <puts>
				Task_Clear_Repeat();
 8003f36:	f000 f9a3 	bl	8004280 <Task_Clear_Repeat>
				Task_Move_Stop();
 8003f3a:	f000 f95b 	bl	80041f4 <Task_Move_Stop>
			}
			break;
 8003f3e:	e04f      	b.n	8003fe0 <Task_Execute_Handler+0x7d4>

		case MOVE_HOME_STATE:
			if(task.repeat_wait_timer==0)
 8003f40:	4b29      	ldr	r3, [pc, #164]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003f42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d14c      	bne.n	8003fe4 <Task_Execute_Handler+0x7d8>
			{
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003f4a:	4b28      	ldr	r3, [pc, #160]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d103      	bne.n	8003f5a <Task_Execute_Handler+0x74e>
 8003f52:	4b27      	ldr	r3, [pc, #156]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <Task_Execute_Handler+0x754>
					printf("running to home position\n");
 8003f5a:	482e      	ldr	r0, [pc, #184]	@ (8004014 <Task_Execute_Handler+0x808>)
 8003f5c:	f008 fd9e 	bl	800ca9c <puts>
				Actuator_Set_Total_Speed(0.3);	//half speed
 8003f60:	482d      	ldr	r0, [pc, #180]	@ (8004018 <Task_Execute_Handler+0x80c>)
 8003f62:	f7fd f97d 	bl	8001260 <Actuator_Set_Total_Speed>
				Actuator_Set_Soft_Start();
 8003f66:	f7fd f99f 	bl	80012a8 <Actuator_Set_Soft_Start>
				ActuatorSystem_SetTarget(0, 0, 500);	//home position
 8003f6a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003f6e:	2100      	movs	r1, #0
 8003f70:	2000      	movs	r0, #0
 8003f72:	f7fd fbad 	bl	80016d0 <ActuatorSystem_SetTarget>
				task.state = MOVE_HOME_RUNNING_STATE;
 8003f76:	4b1c      	ldr	r3, [pc, #112]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003f78:	2229      	movs	r2, #41	@ 0x29
 8003f7a:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f7c:	e032      	b.n	8003fe4 <Task_Execute_Handler+0x7d8>
		case MOVE_HOME_RUNNING_STATE:
			if(Actuator_Get_State() == SYSTEM_FINISH)
 8003f7e:	f7fd f9a5 	bl	80012cc <Actuator_Get_State>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b03      	cmp	r3, #3
 8003f86:	d14b      	bne.n	8004020 <Task_Execute_Handler+0x814>
			{
				if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 8003f88:	4b18      	ldr	r3, [pc, #96]	@ (8003fec <Task_Execute_Handler+0x7e0>)
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d103      	bne.n	8003f98 <Task_Execute_Handler+0x78c>
 8003f90:	4b17      	ldr	r3, [pc, #92]	@ (8003ff0 <Task_Execute_Handler+0x7e4>)
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <Task_Execute_Handler+0x792>
					printf("move to home position reach\n");
 8003f98:	4820      	ldr	r0, [pc, #128]	@ (800401c <Task_Execute_Handler+0x810>)
 8003f9a:	f008 fd7f 	bl	800ca9c <puts>
				task.state = IDLE_STATE;
 8003f9e:	4b12      	ldr	r3, [pc, #72]	@ (8003fe8 <Task_Execute_Handler+0x7dc>)
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	701a      	strb	r2, [r3, #0]
				Sound_RS485_Play(SOUND_END_POINT);
 8003fa4:	2009      	movs	r0, #9
 8003fa6:	f001 fa4f 	bl	8005448 <Sound_RS485_Play>
			}
			break;
 8003faa:	e039      	b.n	8004020 <Task_Execute_Handler+0x814>

		default:
			break;
 8003fac:	bf00      	nop
 8003fae:	e038      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fb0:	bf00      	nop
 8003fb2:	e036      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fb4:	bf00      	nop
 8003fb6:	e034      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fb8:	bf00      	nop
 8003fba:	e032      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fbc:	bf00      	nop
 8003fbe:	e030      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fc0:	bf00      	nop
 8003fc2:	e02e      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fc4:	bf00      	nop
 8003fc6:	e02c      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fc8:	bf00      	nop
 8003fca:	e02a      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fcc:	bf00      	nop
 8003fce:	e028      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fd0:	bf00      	nop
 8003fd2:	e026      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fd4:	bf00      	nop
 8003fd6:	e024      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fd8:	bf00      	nop
 8003fda:	e022      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fdc:	bf00      	nop
 8003fde:	e020      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fe0:	bf00      	nop
 8003fe2:	e01e      	b.n	8004022 <Task_Execute_Handler+0x816>
			break;
 8003fe4:	bf00      	nop
 8003fe6:	e01c      	b.n	8004022 <Task_Execute_Handler+0x816>
 8003fe8:	20000610 	.word	0x20000610
 8003fec:	2000060d 	.word	0x2000060d
 8003ff0:	20000676 	.word	0x20000676
 8003ff4:	0800fa64 	.word	0x0800fa64
 8003ff8:	0800fa78 	.word	0x0800fa78
 8003ffc:	0800fa9c 	.word	0x0800fa9c
 8004000:	0800fac4 	.word	0x0800fac4
 8004004:	0800fae8 	.word	0x0800fae8
 8004008:	0800fb14 	.word	0x0800fb14
 800400c:	0800fb2c 	.word	0x0800fb2c
 8004010:	0800fb40 	.word	0x0800fb40
 8004014:	0800fb50 	.word	0x0800fb50
 8004018:	3e99999a 	.word	0x3e99999a
 800401c:	0800fb6c 	.word	0x0800fb6c
			break;
 8004020:	bf00      	nop
	}
	return 0;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <Task_Move_Up>:

void Task_Move_Up(void)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
	if(task.state == IDLE_STATE)
 8004032:	4b2c      	ldr	r3, [pc, #176]	@ (80040e4 <Task_Move_Up+0xb8>)
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	2b02      	cmp	r3, #2
 8004038:	d14f      	bne.n	80040da <Task_Move_Up+0xae>
	{
		printf("last waypoint:%d\n",task.last_waypoint);
 800403a:	4b2a      	ldr	r3, [pc, #168]	@ (80040e4 <Task_Move_Up+0xb8>)
 800403c:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8004040:	4619      	mov	r1, r3
 8004042:	4829      	ldr	r0, [pc, #164]	@ (80040e8 <Task_Move_Up+0xbc>)
 8004044:	f008 fcc2 	bl	800c9cc <iprintf>
		if(task.last_action == MOVE_UP_STATE)
 8004048:	4b26      	ldr	r3, [pc, #152]	@ (80040e4 <Task_Move_Up+0xb8>)
 800404a:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 800404e:	2b06      	cmp	r3, #6
 8004050:	d105      	bne.n	800405e <Task_Move_Up+0x32>
			task.pointer = task.last_waypoint;
 8004052:	4b24      	ldr	r3, [pc, #144]	@ (80040e4 <Task_Move_Up+0xb8>)
 8004054:	f893 205f 	ldrb.w	r2, [r3, #95]	@ 0x5f
 8004058:	4b22      	ldr	r3, [pc, #136]	@ (80040e4 <Task_Move_Up+0xb8>)
 800405a:	705a      	strb	r2, [r3, #1]
 800405c:	e019      	b.n	8004092 <Task_Move_Up+0x66>
		else if(task.last_action == MOVE_DOWN_STATE)
 800405e:	4b21      	ldr	r3, [pc, #132]	@ (80040e4 <Task_Move_Up+0xb8>)
 8004060:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8004064:	2b07      	cmp	r3, #7
 8004066:	d107      	bne.n	8004078 <Task_Move_Up+0x4c>
			task.pointer = task.last_waypoint+1;
 8004068:	4b1e      	ldr	r3, [pc, #120]	@ (80040e4 <Task_Move_Up+0xb8>)
 800406a:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 800406e:	3301      	adds	r3, #1
 8004070:	b2da      	uxtb	r2, r3
 8004072:	4b1c      	ldr	r3, [pc, #112]	@ (80040e4 <Task_Move_Up+0xb8>)
 8004074:	705a      	strb	r2, [r3, #1]
 8004076:	e00c      	b.n	8004092 <Task_Move_Up+0x66>
		else
			task.pointer = Task_Search_Waypoint(Encoder_Read(VER_MOTOR),1).id;	//up search
 8004078:	2001      	movs	r0, #1
 800407a:	f7fe fb8b 	bl	8002794 <Encoder_Read>
 800407e:	4603      	mov	r3, r0
 8004080:	4619      	mov	r1, r3
 8004082:	463b      	mov	r3, r7
 8004084:	2201      	movs	r2, #1
 8004086:	4618      	mov	r0, r3
 8004088:	f7ff fb46 	bl	8003718 <Task_Search_Waypoint>
 800408c:	783a      	ldrb	r2, [r7, #0]
 800408e:	4b15      	ldr	r3, [pc, #84]	@ (80040e4 <Task_Move_Up+0xb8>)
 8004090:	705a      	strb	r2, [r3, #1]

		if(task.pointer > task.total_waypoint)
 8004092:	4b14      	ldr	r3, [pc, #80]	@ (80040e4 <Task_Move_Up+0xb8>)
 8004094:	785a      	ldrb	r2, [r3, #1]
 8004096:	4b13      	ldr	r3, [pc, #76]	@ (80040e4 <Task_Move_Up+0xb8>)
 8004098:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800409c:	429a      	cmp	r2, r3
 800409e:	d904      	bls.n	80040aa <Task_Move_Up+0x7e>
			task.pointer = task.total_waypoint;
 80040a0:	4b10      	ldr	r3, [pc, #64]	@ (80040e4 <Task_Move_Up+0xb8>)
 80040a2:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 80040a6:	4b0f      	ldr	r3, [pc, #60]	@ (80040e4 <Task_Move_Up+0xb8>)
 80040a8:	705a      	strb	r2, [r3, #1]
		Actuator_Set_Total_Speed((float)(task.up_speed)/100);
 80040aa:	4b0e      	ldr	r3, [pc, #56]	@ (80040e4 <Task_Move_Up+0xb8>)
 80040ac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fc fe0f 	bl	8000cd4 <__aeabi_ui2f>
 80040b6:	4603      	mov	r3, r0
 80040b8:	490c      	ldr	r1, [pc, #48]	@ (80040ec <Task_Move_Up+0xc0>)
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fc ff16 	bl	8000eec <__aeabi_fdiv>
 80040c0:	4603      	mov	r3, r0
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fd f8cc 	bl	8001260 <Actuator_Set_Total_Speed>
		Actuator_Set_Soft_Start();
 80040c8:	f7fd f8ee 	bl	80012a8 <Actuator_Set_Soft_Start>
		task.state = MOVE_UP_STATE;
 80040cc:	4b05      	ldr	r3, [pc, #20]	@ (80040e4 <Task_Move_Up+0xb8>)
 80040ce:	2206      	movs	r2, #6
 80040d0:	701a      	strb	r2, [r3, #0]
		task.last_action = MOVE_UP_STATE;
 80040d2:	4b04      	ldr	r3, [pc, #16]	@ (80040e4 <Task_Move_Up+0xb8>)
 80040d4:	2206      	movs	r2, #6
 80040d6:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
	}
}
 80040da:	bf00      	nop
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	20000610 	.word	0x20000610
 80040e8:	0800fb88 	.word	0x0800fb88
 80040ec:	42c80000 	.word	0x42c80000

080040f0 <Task_Move_Down>:

void Task_Move_Down(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
	if(task.state == IDLE_STATE)
 80040f6:	4b29      	ldr	r3, [pc, #164]	@ (800419c <Task_Move_Down+0xac>)
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d14a      	bne.n	8004194 <Task_Move_Down+0xa4>
	{
		printf("last waypoint:%d\n",task.last_waypoint);
 80040fe:	4b27      	ldr	r3, [pc, #156]	@ (800419c <Task_Move_Down+0xac>)
 8004100:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8004104:	4619      	mov	r1, r3
 8004106:	4826      	ldr	r0, [pc, #152]	@ (80041a0 <Task_Move_Down+0xb0>)
 8004108:	f008 fc60 	bl	800c9cc <iprintf>
		if(task.last_action == MOVE_DOWN_STATE)
 800410c:	4b23      	ldr	r3, [pc, #140]	@ (800419c <Task_Move_Down+0xac>)
 800410e:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8004112:	2b07      	cmp	r3, #7
 8004114:	d105      	bne.n	8004122 <Task_Move_Down+0x32>
			task.pointer = task.last_waypoint;
 8004116:	4b21      	ldr	r3, [pc, #132]	@ (800419c <Task_Move_Down+0xac>)
 8004118:	f893 205f 	ldrb.w	r2, [r3, #95]	@ 0x5f
 800411c:	4b1f      	ldr	r3, [pc, #124]	@ (800419c <Task_Move_Down+0xac>)
 800411e:	705a      	strb	r2, [r3, #1]
 8004120:	e019      	b.n	8004156 <Task_Move_Down+0x66>
		else if(task.last_action == MOVE_UP_STATE)
 8004122:	4b1e      	ldr	r3, [pc, #120]	@ (800419c <Task_Move_Down+0xac>)
 8004124:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8004128:	2b06      	cmp	r3, #6
 800412a:	d107      	bne.n	800413c <Task_Move_Down+0x4c>
			task.pointer = task.last_waypoint-1;
 800412c:	4b1b      	ldr	r3, [pc, #108]	@ (800419c <Task_Move_Down+0xac>)
 800412e:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 8004132:	3b01      	subs	r3, #1
 8004134:	b2da      	uxtb	r2, r3
 8004136:	4b19      	ldr	r3, [pc, #100]	@ (800419c <Task_Move_Down+0xac>)
 8004138:	705a      	strb	r2, [r3, #1]
 800413a:	e00c      	b.n	8004156 <Task_Move_Down+0x66>
		else
			task.pointer = Task_Search_Waypoint(Encoder_Read(VER_MOTOR),0).id;		//down search
 800413c:	2001      	movs	r0, #1
 800413e:	f7fe fb29 	bl	8002794 <Encoder_Read>
 8004142:	4603      	mov	r3, r0
 8004144:	4619      	mov	r1, r3
 8004146:	463b      	mov	r3, r7
 8004148:	2200      	movs	r2, #0
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff fae4 	bl	8003718 <Task_Search_Waypoint>
 8004150:	783a      	ldrb	r2, [r7, #0]
 8004152:	4b12      	ldr	r3, [pc, #72]	@ (800419c <Task_Move_Down+0xac>)
 8004154:	705a      	strb	r2, [r3, #1]
		if(task.pointer < 1)
 8004156:	4b11      	ldr	r3, [pc, #68]	@ (800419c <Task_Move_Down+0xac>)
 8004158:	785b      	ldrb	r3, [r3, #1]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d102      	bne.n	8004164 <Task_Move_Down+0x74>
			task.pointer = 1;
 800415e:	4b0f      	ldr	r3, [pc, #60]	@ (800419c <Task_Move_Down+0xac>)
 8004160:	2201      	movs	r2, #1
 8004162:	705a      	strb	r2, [r3, #1]
		Actuator_Set_Total_Speed((float)(task.down_speed)/100);
 8004164:	4b0d      	ldr	r3, [pc, #52]	@ (800419c <Task_Move_Down+0xac>)
 8004166:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800416a:	4618      	mov	r0, r3
 800416c:	f7fc fdb2 	bl	8000cd4 <__aeabi_ui2f>
 8004170:	4603      	mov	r3, r0
 8004172:	490c      	ldr	r1, [pc, #48]	@ (80041a4 <Task_Move_Down+0xb4>)
 8004174:	4618      	mov	r0, r3
 8004176:	f7fc feb9 	bl	8000eec <__aeabi_fdiv>
 800417a:	4603      	mov	r3, r0
 800417c:	4618      	mov	r0, r3
 800417e:	f7fd f86f 	bl	8001260 <Actuator_Set_Total_Speed>
		Actuator_Set_Soft_Start();
 8004182:	f7fd f891 	bl	80012a8 <Actuator_Set_Soft_Start>
		task.state = MOVE_DOWN_STATE;
 8004186:	4b05      	ldr	r3, [pc, #20]	@ (800419c <Task_Move_Down+0xac>)
 8004188:	2207      	movs	r2, #7
 800418a:	701a      	strb	r2, [r3, #0]
		task.last_action = MOVE_DOWN_STATE;
 800418c:	4b03      	ldr	r3, [pc, #12]	@ (800419c <Task_Move_Down+0xac>)
 800418e:	2207      	movs	r2, #7
 8004190:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
	}
}
 8004194:	bf00      	nop
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	20000610 	.word	0x20000610
 80041a0:	0800fb88 	.word	0x0800fb88
 80041a4:	42c80000 	.word	0x42c80000

080041a8 <Task_Move_Home>:

void Task_Move_Home(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
	if(task.state == IDLE_STATE)
 80041ac:	4b0d      	ldr	r3, [pc, #52]	@ (80041e4 <Task_Move_Home+0x3c>)
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d114      	bne.n	80041de <Task_Move_Home+0x36>
	{
		if((Lifter_Error_Debug!=0) || (Task_Serial_debug!=0))
 80041b4:	4b0c      	ldr	r3, [pc, #48]	@ (80041e8 <Task_Move_Home+0x40>)
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d103      	bne.n	80041c4 <Task_Move_Home+0x1c>
 80041bc:	4b0b      	ldr	r3, [pc, #44]	@ (80041ec <Task_Move_Home+0x44>)
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d002      	beq.n	80041ca <Task_Move_Home+0x22>
			printf("move to home position\n");
 80041c4:	480a      	ldr	r0, [pc, #40]	@ (80041f0 <Task_Move_Home+0x48>)
 80041c6:	f008 fc69 	bl	800ca9c <puts>
		Sound_RS485_Play(SOUND_HOME_POINT);
 80041ca:	200a      	movs	r0, #10
 80041cc:	f001 f93c 	bl	8005448 <Sound_RS485_Play>
		task.repeat_wait_timer = REPEAT_WAIT;
 80041d0:	4b04      	ldr	r3, [pc, #16]	@ (80041e4 <Task_Move_Home+0x3c>)
 80041d2:	220f      	movs	r2, #15
 80041d4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
		task.state = MOVE_HOME_STATE;
 80041d8:	4b02      	ldr	r3, [pc, #8]	@ (80041e4 <Task_Move_Home+0x3c>)
 80041da:	2228      	movs	r2, #40	@ 0x28
 80041dc:	701a      	strb	r2, [r3, #0]
	}
}
 80041de:	bf00      	nop
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	20000610 	.word	0x20000610
 80041e8:	2000060d 	.word	0x2000060d
 80041ec:	20000676 	.word	0x20000676
 80041f0:	0800fb9c 	.word	0x0800fb9c

080041f4 <Task_Move_Stop>:

void Task_Move_Stop(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
	ActuatorSystem_Stop();
 80041f8:	f7fd fa2e 	bl	8001658 <ActuatorSystem_Stop>
	task.state = IDLE_STATE;
 80041fc:	4b02      	ldr	r3, [pc, #8]	@ (8004208 <Task_Move_Stop+0x14>)
 80041fe:	2202      	movs	r2, #2
 8004200:	701a      	strb	r2, [r3, #0]
}
 8004202:	bf00      	nop
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	20000610 	.word	0x20000610

0800420c <Task_Set_Speed>:

void Task_Set_Speed(uint8_t up_speed, uint8_t down_speed)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	460a      	mov	r2, r1
 8004216:	71fb      	strb	r3, [r7, #7]
 8004218:	4613      	mov	r3, r2
 800421a:	71bb      	strb	r3, [r7, #6]
	if(up_speed>100)
 800421c:	79fb      	ldrb	r3, [r7, #7]
 800421e:	2b64      	cmp	r3, #100	@ 0x64
 8004220:	d901      	bls.n	8004226 <Task_Set_Speed+0x1a>
		up_speed = 100;
 8004222:	2364      	movs	r3, #100	@ 0x64
 8004224:	71fb      	strb	r3, [r7, #7]
	if(down_speed>100)
 8004226:	79bb      	ldrb	r3, [r7, #6]
 8004228:	2b64      	cmp	r3, #100	@ 0x64
 800422a:	d901      	bls.n	8004230 <Task_Set_Speed+0x24>
		down_speed = 100;
 800422c:	2364      	movs	r3, #100	@ 0x64
 800422e:	71bb      	strb	r3, [r7, #6]
	task.up_speed = up_speed;
 8004230:	4a06      	ldr	r2, [pc, #24]	@ (800424c <Task_Set_Speed+0x40>)
 8004232:	79fb      	ldrb	r3, [r7, #7]
 8004234:	f882 305c 	strb.w	r3, [r2, #92]	@ 0x5c
	task.down_speed = down_speed;
 8004238:	4a04      	ldr	r2, [pc, #16]	@ (800424c <Task_Set_Speed+0x40>)
 800423a:	79bb      	ldrb	r3, [r7, #6]
 800423c:	f882 305d 	strb.w	r3, [r2, #93]	@ 0x5d
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	bc80      	pop	{r7}
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	20000610 	.word	0x20000610

08004250 <Task_Up_Speed>:

uint8_t Task_Up_Speed(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
	return task.up_speed;
 8004254:	4b03      	ldr	r3, [pc, #12]	@ (8004264 <Task_Up_Speed+0x14>)
 8004256:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
}
 800425a:	4618      	mov	r0, r3
 800425c:	46bd      	mov	sp, r7
 800425e:	bc80      	pop	{r7}
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	20000610 	.word	0x20000610

08004268 <Task_Down_Speed>:

uint8_t Task_Down_Speed(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
	return task.down_speed;
 800426c:	4b03      	ldr	r3, [pc, #12]	@ (800427c <Task_Down_Speed+0x14>)
 800426e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
}
 8004272:	4618      	mov	r0, r3
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	20000610 	.word	0x20000610

08004280 <Task_Clear_Repeat>:

void Task_Clear_Repeat(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
	task.repeat_flag = 0;
 8004284:	4b07      	ldr	r3, [pc, #28]	@ (80042a4 <Task_Clear_Repeat+0x24>)
 8004286:	2200      	movs	r2, #0
 8004288:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	task.repeat_remain_times = 0;
 800428c:	4b05      	ldr	r3, [pc, #20]	@ (80042a4 <Task_Clear_Repeat+0x24>)
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
	task.repeat_wait_timer = 0;
 8004294:	4b03      	ldr	r3, [pc, #12]	@ (80042a4 <Task_Clear_Repeat+0x24>)
 8004296:	2200      	movs	r2, #0
 8004298:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
}
 800429c:	bf00      	nop
 800429e:	46bd      	mov	sp, r7
 80042a0:	bc80      	pop	{r7}
 80042a2:	4770      	bx	lr
 80042a4:	20000610 	.word	0x20000610

080042a8 <Task_Set_Repeat>:

void Task_Set_Repeat(uint8_t repeat)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	4603      	mov	r3, r0
 80042b0:	71fb      	strb	r3, [r7, #7]
	if(repeat > REPEAT_MAX_TIMES)
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	2b32      	cmp	r3, #50	@ 0x32
 80042b6:	d901      	bls.n	80042bc <Task_Set_Repeat+0x14>
		repeat = 0;
 80042b8:	2300      	movs	r3, #0
 80042ba:	71fb      	strb	r3, [r7, #7]
	Task_Move_Stop();
 80042bc:	f7ff ff9a 	bl	80041f4 <Task_Move_Stop>
	task.repeat_flag=0;
 80042c0:	4b05      	ldr	r3, [pc, #20]	@ (80042d8 <Task_Set_Repeat+0x30>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	task.repeat_remain_times = repeat;
 80042c8:	4a03      	ldr	r2, [pc, #12]	@ (80042d8 <Task_Set_Repeat+0x30>)
 80042ca:	79fb      	ldrb	r3, [r7, #7]
 80042cc:	f882 3060 	strb.w	r3, [r2, #96]	@ 0x60

}
 80042d0:	bf00      	nop
 80042d2:	3708      	adds	r7, #8
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20000610 	.word	0x20000610

080042dc <Task_Set_StandTime>:

void Task_Set_StandTime(uint8_t time)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	71fb      	strb	r3, [r7, #7]
	if(time > STAND_MAX_TIME)
 80042e6:	79fb      	ldrb	r3, [r7, #7]
 80042e8:	2b78      	cmp	r3, #120	@ 0x78
 80042ea:	d901      	bls.n	80042f0 <Task_Set_StandTime+0x14>
		time = 0;
 80042ec:	2300      	movs	r3, #0
 80042ee:	71fb      	strb	r3, [r7, #7]
	task.repeat_stand_time = time;
 80042f0:	4a04      	ldr	r2, [pc, #16]	@ (8004304 <Task_Set_StandTime+0x28>)
 80042f2:	79fb      	ldrb	r3, [r7, #7]
 80042f4:	f882 3064 	strb.w	r3, [r2, #100]	@ 0x64

}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	20000610 	.word	0x20000610

08004308 <Task_Set_Volume>:

void Task_Set_Volume(uint8_t vol)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	4603      	mov	r3, r0
 8004310:	71fb      	strb	r3, [r7, #7]
	if(vol > 100)
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	2b64      	cmp	r3, #100	@ 0x64
 8004316:	d901      	bls.n	800431c <Task_Set_Volume+0x14>
		vol = 50;	//back to default
 8004318:	2332      	movs	r3, #50	@ 0x32
 800431a:	71fb      	strb	r3, [r7, #7]
	task.volume = vol;
 800431c:	4a06      	ldr	r2, [pc, #24]	@ (8004338 <Task_Set_Volume+0x30>)
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	f882 3065 	strb.w	r3, [r2, #101]	@ 0x65
	Sound_RS485_Volume(task.volume);
 8004324:	4b04      	ldr	r3, [pc, #16]	@ (8004338 <Task_Set_Volume+0x30>)
 8004326:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 800432a:	4618      	mov	r0, r3
 800432c:	f001 f8cc 	bl	80054c8 <Sound_RS485_Volume>
}
 8004330:	bf00      	nop
 8004332:	3708      	adds	r7, #8
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	20000610 	.word	0x20000610

0800433c <Task_Repeat>:


void Task_Repeat(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
	switch(task.state)
 8004340:	4b74      	ldr	r3, [pc, #464]	@ (8004514 <Task_Repeat+0x1d8>)
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	3b02      	subs	r3, #2
 8004346:	2b22      	cmp	r3, #34	@ 0x22
 8004348:	f200 80e1 	bhi.w	800450e <Task_Repeat+0x1d2>
 800434c:	a201      	add	r2, pc, #4	@ (adr r2, 8004354 <Task_Repeat+0x18>)
 800434e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004352:	bf00      	nop
 8004354:	080043e1 	.word	0x080043e1
 8004358:	0800450f 	.word	0x0800450f
 800435c:	0800450f 	.word	0x0800450f
 8004360:	0800450f 	.word	0x0800450f
 8004364:	0800450f 	.word	0x0800450f
 8004368:	0800450f 	.word	0x0800450f
 800436c:	0800450f 	.word	0x0800450f
 8004370:	0800450f 	.word	0x0800450f
 8004374:	0800450f 	.word	0x0800450f
 8004378:	0800450f 	.word	0x0800450f
 800437c:	0800450f 	.word	0x0800450f
 8004380:	0800450f 	.word	0x0800450f
 8004384:	0800450f 	.word	0x0800450f
 8004388:	0800450f 	.word	0x0800450f
 800438c:	0800450f 	.word	0x0800450f
 8004390:	0800450f 	.word	0x0800450f
 8004394:	0800450f 	.word	0x0800450f
 8004398:	0800450f 	.word	0x0800450f
 800439c:	0800450f 	.word	0x0800450f
 80043a0:	0800450f 	.word	0x0800450f
 80043a4:	0800450f 	.word	0x0800450f
 80043a8:	0800450f 	.word	0x0800450f
 80043ac:	0800440b 	.word	0x0800440b
 80043b0:	0800441d 	.word	0x0800441d
 80043b4:	0800450f 	.word	0x0800450f
 80043b8:	0800450f 	.word	0x0800450f
 80043bc:	0800445f 	.word	0x0800445f
 80043c0:	0800450f 	.word	0x0800450f
 80043c4:	0800450f 	.word	0x0800450f
 80043c8:	0800450f 	.word	0x0800450f
 80043cc:	080044b3 	.word	0x080044b3
 80043d0:	080044c5 	.word	0x080044c5
 80043d4:	0800450f 	.word	0x0800450f
 80043d8:	0800450f 	.word	0x0800450f
 80043dc:	08004471 	.word	0x08004471
	{
		case IDLE_STATE:
			if((task.repeat_flag==0)&&(task.repeat_remain_times!=0))
 80043e0:	4b4c      	ldr	r3, [pc, #304]	@ (8004514 <Task_Repeat+0x1d8>)
 80043e2:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f040 8090 	bne.w	800450c <Task_Repeat+0x1d0>
 80043ec:	4b49      	ldr	r3, [pc, #292]	@ (8004514 <Task_Repeat+0x1d8>)
 80043ee:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 808a 	beq.w	800450c <Task_Repeat+0x1d0>
			{
				task.last_action = task.state;
 80043f8:	4b46      	ldr	r3, [pc, #280]	@ (8004514 <Task_Repeat+0x1d8>)
 80043fa:	781a      	ldrb	r2, [r3, #0]
 80043fc:	4b45      	ldr	r3, [pc, #276]	@ (8004514 <Task_Repeat+0x1d8>)
 80043fe:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
				task.state = REPEAT_RUN_STATE;
 8004402:	4b44      	ldr	r3, [pc, #272]	@ (8004514 <Task_Repeat+0x1d8>)
 8004404:	2214      	movs	r2, #20
 8004406:	701a      	strb	r2, [r3, #0]

			}
			break;
 8004408:	e080      	b.n	800450c <Task_Repeat+0x1d0>
		case REPEAT_HOME_PAUSE_STATE:
			task.last_action = task.state;
 800440a:	4b42      	ldr	r3, [pc, #264]	@ (8004514 <Task_Repeat+0x1d8>)
 800440c:	781a      	ldrb	r2, [r3, #0]
 800440e:	4b41      	ldr	r3, [pc, #260]	@ (8004514 <Task_Repeat+0x1d8>)
 8004410:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
			task.state = REPEAT_HOME_STATE;
 8004414:	4b3f      	ldr	r3, [pc, #252]	@ (8004514 <Task_Repeat+0x1d8>)
 8004416:	2215      	movs	r2, #21
 8004418:	701a      	strb	r2, [r3, #0]
			break;
 800441a:	e078      	b.n	800450e <Task_Repeat+0x1d2>
		case REPEAT_HOME_FINISH_STATE:
			Sound_RS485_Play(SOUND_UP);
 800441c:	2006      	movs	r0, #6
 800441e:	f001 f813 	bl	8005448 <Sound_RS485_Play>
			Actuator_Set_Total_Speed((float)(task.up_speed)/100);
 8004422:	4b3c      	ldr	r3, [pc, #240]	@ (8004514 <Task_Repeat+0x1d8>)
 8004424:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004428:	4618      	mov	r0, r3
 800442a:	f7fc fc53 	bl	8000cd4 <__aeabi_ui2f>
 800442e:	4603      	mov	r3, r0
 8004430:	4939      	ldr	r1, [pc, #228]	@ (8004518 <Task_Repeat+0x1dc>)
 8004432:	4618      	mov	r0, r3
 8004434:	f7fc fd5a 	bl	8000eec <__aeabi_fdiv>
 8004438:	4603      	mov	r3, r0
 800443a:	4618      	mov	r0, r3
 800443c:	f7fc ff10 	bl	8001260 <Actuator_Set_Total_Speed>
			Actuator_Set_Soft_Start();
 8004440:	f7fc ff32 	bl	80012a8 <Actuator_Set_Soft_Start>
			task.repeat_wait_timer = REPEAT_WAIT;
 8004444:	4b33      	ldr	r3, [pc, #204]	@ (8004514 <Task_Repeat+0x1d8>)
 8004446:	220f      	movs	r2, #15
 8004448:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
			task.last_action = task.state;
 800444c:	4b31      	ldr	r3, [pc, #196]	@ (8004514 <Task_Repeat+0x1d8>)
 800444e:	781a      	ldrb	r2, [r3, #0]
 8004450:	4b30      	ldr	r3, [pc, #192]	@ (8004514 <Task_Repeat+0x1d8>)
 8004452:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
			task.state = REPEAT_UP_STATE;
 8004456:	4b2f      	ldr	r3, [pc, #188]	@ (8004514 <Task_Repeat+0x1d8>)
 8004458:	221a      	movs	r2, #26
 800445a:	701a      	strb	r2, [r3, #0]
			break;
 800445c:	e057      	b.n	800450e <Task_Repeat+0x1d2>

		case REPEAT_UP_PAUSE_STATE:
			task.last_action = task.state;
 800445e:	4b2d      	ldr	r3, [pc, #180]	@ (8004514 <Task_Repeat+0x1d8>)
 8004460:	781a      	ldrb	r2, [r3, #0]
 8004462:	4b2c      	ldr	r3, [pc, #176]	@ (8004514 <Task_Repeat+0x1d8>)
 8004464:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
			task.state = REPEAT_UP_STATE;
 8004468:	4b2a      	ldr	r3, [pc, #168]	@ (8004514 <Task_Repeat+0x1d8>)
 800446a:	221a      	movs	r2, #26
 800446c:	701a      	strb	r2, [r3, #0]
			break;
 800446e:	e04e      	b.n	800450e <Task_Repeat+0x1d2>

		case REPEAT_STAND_FINISH_STATE:	//REPEAT_UP_FINISH_STATE:
			Actuator_Set_Total_Speed((float)(task.down_speed)/100);
 8004470:	4b28      	ldr	r3, [pc, #160]	@ (8004514 <Task_Repeat+0x1d8>)
 8004472:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004476:	4618      	mov	r0, r3
 8004478:	f7fc fc2c 	bl	8000cd4 <__aeabi_ui2f>
 800447c:	4603      	mov	r3, r0
 800447e:	4926      	ldr	r1, [pc, #152]	@ (8004518 <Task_Repeat+0x1dc>)
 8004480:	4618      	mov	r0, r3
 8004482:	f7fc fd33 	bl	8000eec <__aeabi_fdiv>
 8004486:	4603      	mov	r3, r0
 8004488:	4618      	mov	r0, r3
 800448a:	f7fc fee9 	bl	8001260 <Actuator_Set_Total_Speed>
			Actuator_Set_Soft_Start();
 800448e:	f7fc ff0b 	bl	80012a8 <Actuator_Set_Soft_Start>
			task.repeat_wait_timer = REPEAT_WAIT;
 8004492:	4b20      	ldr	r3, [pc, #128]	@ (8004514 <Task_Repeat+0x1d8>)
 8004494:	220f      	movs	r2, #15
 8004496:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
			task.last_action = task.state;
 800449a:	4b1e      	ldr	r3, [pc, #120]	@ (8004514 <Task_Repeat+0x1d8>)
 800449c:	781a      	ldrb	r2, [r3, #0]
 800449e:	4b1d      	ldr	r3, [pc, #116]	@ (8004514 <Task_Repeat+0x1d8>)
 80044a0:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
			task.state = REPEAT_DOWN_STATE;
 80044a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004514 <Task_Repeat+0x1d8>)
 80044a6:	221e      	movs	r2, #30
 80044a8:	701a      	strb	r2, [r3, #0]
			Sound_RS485_Play(SOUND_DOWN);
 80044aa:	2007      	movs	r0, #7
 80044ac:	f000 ffcc 	bl	8005448 <Sound_RS485_Play>
			break;
 80044b0:	e02d      	b.n	800450e <Task_Repeat+0x1d2>

		case REPEAT_DOWN_PAUSE_STATE:
			task.last_action = task.state;
 80044b2:	4b18      	ldr	r3, [pc, #96]	@ (8004514 <Task_Repeat+0x1d8>)
 80044b4:	781a      	ldrb	r2, [r3, #0]
 80044b6:	4b17      	ldr	r3, [pc, #92]	@ (8004514 <Task_Repeat+0x1d8>)
 80044b8:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
			task.state = REPEAT_DOWN_STATE;
 80044bc:	4b15      	ldr	r3, [pc, #84]	@ (8004514 <Task_Repeat+0x1d8>)
 80044be:	221e      	movs	r2, #30
 80044c0:	701a      	strb	r2, [r3, #0]
			break;
 80044c2:	e024      	b.n	800450e <Task_Repeat+0x1d2>

		case REPEAT_DOWN_FINISH_STATE:
			Actuator_Set_Total_Speed((float)(task.up_speed)/100);
 80044c4:	4b13      	ldr	r3, [pc, #76]	@ (8004514 <Task_Repeat+0x1d8>)
 80044c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fc fc02 	bl	8000cd4 <__aeabi_ui2f>
 80044d0:	4603      	mov	r3, r0
 80044d2:	4911      	ldr	r1, [pc, #68]	@ (8004518 <Task_Repeat+0x1dc>)
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7fc fd09 	bl	8000eec <__aeabi_fdiv>
 80044da:	4603      	mov	r3, r0
 80044dc:	4618      	mov	r0, r3
 80044de:	f7fc febf 	bl	8001260 <Actuator_Set_Total_Speed>
			Actuator_Set_Soft_Start();
 80044e2:	f7fc fee1 	bl	80012a8 <Actuator_Set_Soft_Start>
			task.pointer = 1;
 80044e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004514 <Task_Repeat+0x1d8>)
 80044e8:	2201      	movs	r2, #1
 80044ea:	705a      	strb	r2, [r3, #1]
			task.repeat_wait_timer = REPEAT_WAIT;
 80044ec:	4b09      	ldr	r3, [pc, #36]	@ (8004514 <Task_Repeat+0x1d8>)
 80044ee:	220f      	movs	r2, #15
 80044f0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
			task.last_action = task.state;
 80044f4:	4b07      	ldr	r3, [pc, #28]	@ (8004514 <Task_Repeat+0x1d8>)
 80044f6:	781a      	ldrb	r2, [r3, #0]
 80044f8:	4b06      	ldr	r3, [pc, #24]	@ (8004514 <Task_Repeat+0x1d8>)
 80044fa:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
			task.state = REPEAT_UP_STATE;
 80044fe:	4b05      	ldr	r3, [pc, #20]	@ (8004514 <Task_Repeat+0x1d8>)
 8004500:	221a      	movs	r2, #26
 8004502:	701a      	strb	r2, [r3, #0]
			Sound_RS485_Play(SOUND_UP);
 8004504:	2006      	movs	r0, #6
 8004506:	f000 ff9f 	bl	8005448 <Sound_RS485_Play>
			break;
 800450a:	e000      	b.n	800450e <Task_Repeat+0x1d2>
			break;
 800450c:	bf00      	nop
	}
}
 800450e:	bf00      	nop
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	20000610 	.word	0x20000610
 8004518:	42c80000 	.word	0x42c80000

0800451c <Task_Repeat_Pause>:

void Task_Repeat_Pause(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
	ActuatorSystem_Stop();
 8004520:	f7fd f89a 	bl	8001658 <ActuatorSystem_Stop>
	task.last_action = task.state;
 8004524:	4b13      	ldr	r3, [pc, #76]	@ (8004574 <Task_Repeat_Pause+0x58>)
 8004526:	781a      	ldrb	r2, [r3, #0]
 8004528:	4b12      	ldr	r3, [pc, #72]	@ (8004574 <Task_Repeat_Pause+0x58>)
 800452a:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
	if((task.state==REPEAT_HOME_RUNNING_STATE)||(task.state==REPEAT_HOME_STATE))
 800452e:	4b11      	ldr	r3, [pc, #68]	@ (8004574 <Task_Repeat_Pause+0x58>)
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	2b17      	cmp	r3, #23
 8004534:	d003      	beq.n	800453e <Task_Repeat_Pause+0x22>
 8004536:	4b0f      	ldr	r3, [pc, #60]	@ (8004574 <Task_Repeat_Pause+0x58>)
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	2b15      	cmp	r3, #21
 800453c:	d102      	bne.n	8004544 <Task_Repeat_Pause+0x28>
		task.state = REPEAT_HOME_PAUSE_STATE;
 800453e:	4b0d      	ldr	r3, [pc, #52]	@ (8004574 <Task_Repeat_Pause+0x58>)
 8004540:	2218      	movs	r2, #24
 8004542:	701a      	strb	r2, [r3, #0]
	if((task.state==REPEAT_UP_RUNNING_STATE)||(task.state==REPEAT_UP_STATE))
 8004544:	4b0b      	ldr	r3, [pc, #44]	@ (8004574 <Task_Repeat_Pause+0x58>)
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	2b1b      	cmp	r3, #27
 800454a:	d003      	beq.n	8004554 <Task_Repeat_Pause+0x38>
 800454c:	4b09      	ldr	r3, [pc, #36]	@ (8004574 <Task_Repeat_Pause+0x58>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b1a      	cmp	r3, #26
 8004552:	d102      	bne.n	800455a <Task_Repeat_Pause+0x3e>
		task.state = REPEAT_UP_PAUSE_STATE;
 8004554:	4b07      	ldr	r3, [pc, #28]	@ (8004574 <Task_Repeat_Pause+0x58>)
 8004556:	221c      	movs	r2, #28
 8004558:	701a      	strb	r2, [r3, #0]
	if((task.state==REPEAT_DOWN_RUNNING_STATE)||(task.state==REPEAT_DOWN_STATE))
 800455a:	4b06      	ldr	r3, [pc, #24]	@ (8004574 <Task_Repeat_Pause+0x58>)
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	2b1f      	cmp	r3, #31
 8004560:	d003      	beq.n	800456a <Task_Repeat_Pause+0x4e>
 8004562:	4b04      	ldr	r3, [pc, #16]	@ (8004574 <Task_Repeat_Pause+0x58>)
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	2b1e      	cmp	r3, #30
 8004568:	d102      	bne.n	8004570 <Task_Repeat_Pause+0x54>
		task.state = REPEAT_DOWN_PAUSE_STATE;
 800456a:	4b02      	ldr	r3, [pc, #8]	@ (8004574 <Task_Repeat_Pause+0x58>)
 800456c:	2220      	movs	r2, #32
 800456e:	701a      	strb	r2, [r3, #0]

}
 8004570:	bf00      	nop
 8004572:	bd80      	pop	{r7, pc}
 8004574:	20000610 	.word	0x20000610

08004578 <Task_SOS>:

void Task_SOS(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
	ActuatorSystem_Stop();
 800457c:	f7fd f86c 	bl	8001658 <ActuatorSystem_Stop>
	if(task.repeat_wait_timer == 0)		//avoid interrupt previous sound
 8004580:	4b0a      	ldr	r3, [pc, #40]	@ (80045ac <Task_SOS+0x34>)
 8004582:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10e      	bne.n	80045a8 <Task_SOS+0x30>
	{
		task.repeat_wait_timer = SOS_WAIT;
 800458a:	4b08      	ldr	r3, [pc, #32]	@ (80045ac <Task_SOS+0x34>)
 800458c:	2219      	movs	r2, #25
 800458e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
		Sound_RS485_Volume(VOLUME_SOS);
 8004592:	2017      	movs	r0, #23
 8004594:	f000 ff98 	bl	80054c8 <Sound_RS485_Volume>
		Sound_RS485_Play(SOUND_HELP);
 8004598:	2004      	movs	r0, #4
 800459a:	f000 ff55 	bl	8005448 <Sound_RS485_Play>
		LED_RS485_Color(LED_RED_COLOR,10);
 800459e:	210a      	movs	r1, #10
 80045a0:	f44f 007f 	mov.w	r0, #16711680	@ 0xff0000
 80045a4:	f7fe fc18 	bl	8002dd8 <LED_RS485_Color>
	}
}
 80045a8:	bf00      	nop
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	20000610 	.word	0x20000610

080045b0 <Task_Repeat_Timer_Handler>:

void Task_Repeat_Timer_Handler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
	if(task.repeat_wait_timer!=0)
 80045b4:	4b0c      	ldr	r3, [pc, #48]	@ (80045e8 <Task_Repeat_Timer_Handler+0x38>)
 80045b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d007      	beq.n	80045ce <Task_Repeat_Timer_Handler+0x1e>
		task.repeat_wait_timer--;
 80045be:	4b0a      	ldr	r3, [pc, #40]	@ (80045e8 <Task_Repeat_Timer_Handler+0x38>)
 80045c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	4b07      	ldr	r3, [pc, #28]	@ (80045e8 <Task_Repeat_Timer_Handler+0x38>)
 80045ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
	if(task.repeat_wait_timer==1)	//need to remove later
 80045ce:	4b06      	ldr	r3, [pc, #24]	@ (80045e8 <Task_Repeat_Timer_Handler+0x38>)
 80045d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d105      	bne.n	80045e4 <Task_Repeat_Timer_Handler+0x34>
		Sound_RS485_Volume(task.volume);
 80045d8:	4b03      	ldr	r3, [pc, #12]	@ (80045e8 <Task_Repeat_Timer_Handler+0x38>)
 80045da:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 ff72 	bl	80054c8 <Sound_RS485_Volume>

}
 80045e4:	bf00      	nop
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	20000610 	.word	0x20000610

080045ec <Task_Get_Remain_Repeat_Times>:

uint8_t Task_Get_Remain_Repeat_Times(void)
{
 80045ec:	b480      	push	{r7}
 80045ee:	af00      	add	r7, sp, #0
	return task.repeat_remain_times;
 80045f0:	4b03      	ldr	r3, [pc, #12]	@ (8004600 <Task_Get_Remain_Repeat_Times+0x14>)
 80045f2:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bc80      	pop	{r7}
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	20000610 	.word	0x20000610

08004604 <Modbus_CheckCRC>:
// Subroutine -----------------------------------------------------


// Code -----------------------------------------------------------
bool Modbus_CheckCRC(uint8_t * data, uint8_t total_length)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	70fb      	strb	r3, [r7, #3]
uint16_t Modbus_CRC, Packet_CRC;
	Modbus_CRC=Modbus_CalCRC(data,total_length);
 8004610:	78fb      	ldrb	r3, [r7, #3]
 8004612:	4619      	mov	r1, r3
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f829 	bl	800466c <Modbus_CalCRC>
 800461a:	4603      	mov	r3, r0
 800461c:	81fb      	strh	r3, [r7, #14]
	Packet_CRC=data[total_length+1];	//high order byte
 800461e:	78fb      	ldrb	r3, [r7, #3]
 8004620:	3301      	adds	r3, #1
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	4413      	add	r3, r2
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	81bb      	strh	r3, [r7, #12]
	Packet_CRC=Packet_CRC<<8;
 800462a:	89bb      	ldrh	r3, [r7, #12]
 800462c:	021b      	lsls	r3, r3, #8
 800462e:	81bb      	strh	r3, [r7, #12]
	Packet_CRC|=data[total_length];		//low order byte
 8004630:	78fb      	ldrb	r3, [r7, #3]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	4413      	add	r3, r2
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	461a      	mov	r2, r3
 800463a:	89bb      	ldrh	r3, [r7, #12]
 800463c:	4313      	orrs	r3, r2
 800463e:	81bb      	strh	r3, [r7, #12]

	if(Packet_CRC==Modbus_CRC)
 8004640:	89ba      	ldrh	r2, [r7, #12]
 8004642:	89fb      	ldrh	r3, [r7, #14]
 8004644:	429a      	cmp	r2, r3
 8004646:	d101      	bne.n	800464c <Modbus_CheckCRC+0x48>
		return 1;
 8004648:	2301      	movs	r3, #1
 800464a:	e007      	b.n	800465c <Modbus_CheckCRC+0x58>
	if(modbus_debug!=0)
 800464c:	4b05      	ldr	r3, [pc, #20]	@ (8004664 <Modbus_CheckCRC+0x60>)
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d002      	beq.n	800465a <Modbus_CheckCRC+0x56>
		printf("LSCM_@DB Modbus CRC Error\n");
 8004654:	4804      	ldr	r0, [pc, #16]	@ (8004668 <Modbus_CheckCRC+0x64>)
 8004656:	f008 fa21 	bl	800ca9c <puts>
	return 0;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	20000677 	.word	0x20000677
 8004668:	0800fbb4 	.word	0x0800fbb4

0800466c <Modbus_CalCRC>:

uint16_t Modbus_CalCRC(uint8_t * data, uint8_t length)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	70fb      	strb	r3, [r7, #3]
int j;
unsigned int reg_crc=0xFFFF;
 8004678:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800467c:	60bb      	str	r3, [r7, #8]

	while(length--)
 800467e:	e020      	b.n	80046c2 <Modbus_CalCRC+0x56>
	{
		reg_crc  ^=  *data++;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	1c5a      	adds	r2, r3, #1
 8004684:	607a      	str	r2, [r7, #4]
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	4053      	eors	r3, r2
 800468e:	60bb      	str	r3, [r7, #8]
		for(j=0;j<8;j++)
 8004690:	2300      	movs	r3, #0
 8004692:	60fb      	str	r3, [r7, #12]
 8004694:	e012      	b.n	80046bc <Modbus_CalCRC+0x50>
		{
			if(reg_crc  &  0x01)  /*  LSB(b0)=1  */
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <Modbus_CalCRC+0x44>
				reg_crc=(reg_crc>>1)  ^  0xA001;
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	085b      	lsrs	r3, r3, #1
 80046a4:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 80046a8:	f083 0301 	eor.w	r3, r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	e002      	b.n	80046b6 <Modbus_CalCRC+0x4a>
			else
				reg_crc=reg_crc >>1;
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	085b      	lsrs	r3, r3, #1
 80046b4:	60bb      	str	r3, [r7, #8]
		for(j=0;j<8;j++)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	3301      	adds	r3, #1
 80046ba:	60fb      	str	r3, [r7, #12]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2b07      	cmp	r3, #7
 80046c0:	dde9      	ble.n	8004696 <Modbus_CalCRC+0x2a>
	while(length--)
 80046c2:	78fb      	ldrb	r3, [r7, #3]
 80046c4:	1e5a      	subs	r2, r3, #1
 80046c6:	70fa      	strb	r2, [r7, #3]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1d9      	bne.n	8004680 <Modbus_CalCRC+0x14>
		}
	}
	return reg_crc;
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	b29b      	uxth	r3, r3
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr

080046da <Modbus_CalCRC_16bit>:

uint16_t Modbus_CalCRC_16bit(unsigned short * data, uint16_t length)
{
 80046da:	b480      	push	{r7}
 80046dc:	b085      	sub	sp, #20
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
 80046e2:	460b      	mov	r3, r1
 80046e4:	807b      	strh	r3, [r7, #2]
int j;
unsigned int reg_crc=0xFFFF;
 80046e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80046ea:	60bb      	str	r3, [r7, #8]

	while(length--)
 80046ec:	e020      	b.n	8004730 <Modbus_CalCRC_16bit+0x56>
	{
		reg_crc  ^=  *data++;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	1c9a      	adds	r2, r3, #2
 80046f2:	607a      	str	r2, [r7, #4]
 80046f4:	881b      	ldrh	r3, [r3, #0]
 80046f6:	461a      	mov	r2, r3
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	4053      	eors	r3, r2
 80046fc:	60bb      	str	r3, [r7, #8]
		for(j=0;j<8;j++)
 80046fe:	2300      	movs	r3, #0
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	e012      	b.n	800472a <Modbus_CalCRC_16bit+0x50>
		{
			if(reg_crc  &  0x01)  /*  LSB(b0)=1  */
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b00      	cmp	r3, #0
 800470c:	d007      	beq.n	800471e <Modbus_CalCRC_16bit+0x44>
				reg_crc=(reg_crc>>1)  ^  0xA001;
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	085b      	lsrs	r3, r3, #1
 8004712:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8004716:	f083 0301 	eor.w	r3, r3, #1
 800471a:	60bb      	str	r3, [r7, #8]
 800471c:	e002      	b.n	8004724 <Modbus_CalCRC_16bit+0x4a>
			else
				reg_crc=reg_crc >>1;
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	085b      	lsrs	r3, r3, #1
 8004722:	60bb      	str	r3, [r7, #8]
		for(j=0;j<8;j++)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	3301      	adds	r3, #1
 8004728:	60fb      	str	r3, [r7, #12]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2b07      	cmp	r3, #7
 800472e:	dde9      	ble.n	8004704 <Modbus_CalCRC_16bit+0x2a>
	while(length--)
 8004730:	887b      	ldrh	r3, [r7, #2]
 8004732:	1e5a      	subs	r2, r3, #1
 8004734:	807a      	strh	r2, [r7, #2]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1d9      	bne.n	80046ee <Modbus_CalCRC_16bit+0x14>
		}
	}
	return reg_crc;
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	b29b      	uxth	r3, r3
}
 800473e:	4618      	mov	r0, r3
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	bc80      	pop	{r7}
 8004746:	4770      	bx	lr

08004748 <Motor_Init>:
// Subroutine -----------------------------------------------------


// Code -----------------------------------------------------------
void Motor_Init(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
	Motor_debug=0;
 800474c:	4b1b      	ldr	r3, [pc, #108]	@ (80047bc <Motor_Init+0x74>)
 800474e:	2200      	movs	r2, #0
 8004750:	701a      	strb	r2, [r3, #0]
	Motor_timer=0;
 8004752:	4b1b      	ldr	r3, [pc, #108]	@ (80047c0 <Motor_Init+0x78>)
 8004754:	2200      	movs	r2, #0
 8004756:	601a      	str	r2, [r3, #0]
	Motor_Set_Position_Limiter(1);
 8004758:	2001      	movs	r0, #1
 800475a:	f000 f9ef 	bl	8004b3c <Motor_Set_Position_Limiter>

	motor.max_position1 = 513;	//tilt
 800475e:	4b19      	ldr	r3, [pc, #100]	@ (80047c4 <Motor_Init+0x7c>)
 8004760:	f240 2201 	movw	r2, #513	@ 0x201
 8004764:	811a      	strh	r2, [r3, #8]
	motor.min_position1 = 75;	//0;
 8004766:	4b17      	ldr	r3, [pc, #92]	@ (80047c4 <Motor_Init+0x7c>)
 8004768:	224b      	movs	r2, #75	@ 0x4b
 800476a:	815a      	strh	r2, [r3, #10]

	motor.max_position2 = 16223;	//vertical
 800476c:	4b15      	ldr	r3, [pc, #84]	@ (80047c4 <Motor_Init+0x7c>)
 800476e:	f643 725f 	movw	r2, #16223	@ 0x3f5f
 8004772:	819a      	strh	r2, [r3, #12]
	motor.min_position2 = 0;
 8004774:	4b13      	ldr	r3, [pc, #76]	@ (80047c4 <Motor_Init+0x7c>)
 8004776:	2200      	movs	r2, #0
 8004778:	81da      	strh	r2, [r3, #14]

	motor.max_position4 = 6077;	//horizontal
 800477a:	4b12      	ldr	r3, [pc, #72]	@ (80047c4 <Motor_Init+0x7c>)
 800477c:	f241 72bd 	movw	r2, #6077	@ 0x17bd
 8004780:	821a      	strh	r2, [r3, #16]
	motor.min_position4 = 0;
 8004782:	4b10      	ldr	r3, [pc, #64]	@ (80047c4 <Motor_Init+0x7c>)
 8004784:	2200      	movs	r2, #0
 8004786:	825a      	strh	r2, [r3, #18]

	motor.run_timer = 0;
 8004788:	4b0e      	ldr	r3, [pc, #56]	@ (80047c4 <Motor_Init+0x7c>)
 800478a:	2200      	movs	r2, #0
 800478c:	601a      	str	r2, [r3, #0]

	printf("Motor_Init\n");
 800478e:	480e      	ldr	r0, [pc, #56]	@ (80047c8 <Motor_Init+0x80>)
 8004790:	f008 f984 	bl	800ca9c <puts>

	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8004794:	2100      	movs	r1, #0
 8004796:	480d      	ldr	r0, [pc, #52]	@ (80047cc <Motor_Init+0x84>)
 8004798:	f004 fe08 	bl	80093ac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 800479c:	2104      	movs	r1, #4
 800479e:	480b      	ldr	r0, [pc, #44]	@ (80047cc <Motor_Init+0x84>)
 80047a0:	f004 fe04 	bl	80093ac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 80047a4:	2108      	movs	r1, #8
 80047a6:	4809      	ldr	r0, [pc, #36]	@ (80047cc <Motor_Init+0x84>)
 80047a8:	f004 fe00 	bl	80093ac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4);
 80047ac:	210c      	movs	r1, #12
 80047ae:	4807      	ldr	r0, [pc, #28]	@ (80047cc <Motor_Init+0x84>)
 80047b0:	f004 fdfc 	bl	80093ac <HAL_TIM_PWM_Start>
	Motor_Stop();
 80047b4:	f000 f80c 	bl	80047d0 <Motor_Stop>

}
 80047b8:	bf00      	nop
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	20000678 	.word	0x20000678
 80047c0:	2000067c 	.word	0x2000067c
 80047c4:	20000684 	.word	0x20000684
 80047c8:	0800fbd0 	.word	0x0800fbd0
 80047cc:	20000f08 	.word	0x20000f08

080047d0 <Motor_Stop>:

void Motor_Stop(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	af00      	add	r7, sp, #0
    TIM3->CCR1 = 0;
 80047d4:	4b0d      	ldr	r3, [pc, #52]	@ (800480c <Motor_Stop+0x3c>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM3->CCR2 = 0;
 80047da:	4b0c      	ldr	r3, [pc, #48]	@ (800480c <Motor_Stop+0x3c>)
 80047dc:	2200      	movs	r2, #0
 80047de:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM3->CCR3 = 0;
 80047e0:	4b0a      	ldr	r3, [pc, #40]	@ (800480c <Motor_Stop+0x3c>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM3->CCR4 = 0;
 80047e6:	4b09      	ldr	r3, [pc, #36]	@ (800480c <Motor_Stop+0x3c>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	641a      	str	r2, [r3, #64]	@ 0x40
    motor.pwm1 = 0;
 80047ec:	4b08      	ldr	r3, [pc, #32]	@ (8004810 <Motor_Stop+0x40>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	711a      	strb	r2, [r3, #4]
    motor.pwm2 = 0;
 80047f2:	4b07      	ldr	r3, [pc, #28]	@ (8004810 <Motor_Stop+0x40>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	715a      	strb	r2, [r3, #5]
    motor.pwm3 = 0;
 80047f8:	4b05      	ldr	r3, [pc, #20]	@ (8004810 <Motor_Stop+0x40>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	719a      	strb	r2, [r3, #6]
    motor.pwm4 = 0;
 80047fe:	4b04      	ldr	r3, [pc, #16]	@ (8004810 <Motor_Stop+0x40>)
 8004800:	2200      	movs	r2, #0
 8004802:	71da      	strb	r2, [r3, #7]

}
 8004804:	bf00      	nop
 8004806:	46bd      	mov	sp, r7
 8004808:	bc80      	pop	{r7}
 800480a:	4770      	bx	lr
 800480c:	40000400 	.word	0x40000400
 8004810:	20000684 	.word	0x20000684

08004814 <Motor_Set_Output>:

void Motor_Set_Output(uint8_t motor_id, int8_t output)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	460a      	mov	r2, r1
 800481e:	71fb      	strb	r3, [r7, #7]
 8004820:	4613      	mov	r3, r2
 8004822:	71bb      	strb	r3, [r7, #6]
uint8_t dir=0;
 8004824:	2300      	movs	r3, #0
 8004826:	73fb      	strb	r3, [r7, #15]
uint16_t pwm;
	motor.run_timer	= HAL_GetTick();
 8004828:	f002 fb1a 	bl	8006e60 <HAL_GetTick>
 800482c:	4603      	mov	r3, r0
 800482e:	4a7b      	ldr	r2, [pc, #492]	@ (8004a1c <Motor_Set_Output+0x208>)
 8004830:	6013      	str	r3, [r2, #0]
	if(output>=0)
 8004832:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004836:	2b00      	cmp	r3, #0
 8004838:	db01      	blt.n	800483e <Motor_Set_Output+0x2a>
		dir=1;
 800483a:	2301      	movs	r3, #1
 800483c:	73fb      	strb	r3, [r7, #15]
	pwm = abs(output);
 800483e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004842:	2b00      	cmp	r3, #0
 8004844:	bfb8      	it	lt
 8004846:	425b      	neglt	r3, r3
 8004848:	b2db      	uxtb	r3, r3
 800484a:	81bb      	strh	r3, [r7, #12]
	if(pwm > MAX_PWM_DUTY)
 800484c:	89bb      	ldrh	r3, [r7, #12]
 800484e:	2b5f      	cmp	r3, #95	@ 0x5f
 8004850:	d901      	bls.n	8004856 <Motor_Set_Output+0x42>
		pwm = MAX_PWM_DUTY;
 8004852:	235f      	movs	r3, #95	@ 0x5f
 8004854:	81bb      	strh	r3, [r7, #12]
	if((pwm < MIN_PWM_DUTY)&&(pwm!=0))
 8004856:	89bb      	ldrh	r3, [r7, #12]
 8004858:	2b13      	cmp	r3, #19
 800485a:	d804      	bhi.n	8004866 <Motor_Set_Output+0x52>
 800485c:	89bb      	ldrh	r3, [r7, #12]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <Motor_Set_Output+0x52>
		pwm = MIN_PWM_DUTY;
 8004862:	2314      	movs	r3, #20
 8004864:	81bb      	strh	r3, [r7, #12]
	switch(motor_id)
 8004866:	79fb      	ldrb	r3, [r7, #7]
 8004868:	3b01      	subs	r3, #1
 800486a:	2b03      	cmp	r3, #3
 800486c:	f200 80d1 	bhi.w	8004a12 <Motor_Set_Output+0x1fe>
 8004870:	a201      	add	r2, pc, #4	@ (adr r2, 8004878 <Motor_Set_Output+0x64>)
 8004872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004876:	bf00      	nop
 8004878:	080048f9 	.word	0x080048f9
 800487c:	080049c7 	.word	0x080049c7
 8004880:	08004889 	.word	0x08004889
 8004884:	0800497b 	.word	0x0800497b
	{
	case 3:	//pwm1 //PA6 //TILT_MOTOR
	    motor.pwm1 = output;
 8004888:	4a64      	ldr	r2, [pc, #400]	@ (8004a1c <Motor_Set_Output+0x208>)
 800488a:	79bb      	ldrb	r3, [r7, #6]
 800488c:	7113      	strb	r3, [r2, #4]
		if(pwm == 0)	//stop
 800488e:	89bb      	ldrh	r3, [r7, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10d      	bne.n	80048b0 <Motor_Set_Output+0x9c>
		{
			HAL_GPIO_WritePin(PWM1_PORT, PWM1_D1_PIN, GPIO_PIN_RESET);
 8004894:	2200      	movs	r2, #0
 8004896:	2120      	movs	r1, #32
 8004898:	4861      	ldr	r0, [pc, #388]	@ (8004a20 <Motor_Set_Output+0x20c>)
 800489a:	f003 ff00 	bl	800869e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(PWM1_PORT, PWM1_D2_PIN, GPIO_PIN_RESET);
 800489e:	2200      	movs	r2, #0
 80048a0:	2110      	movs	r1, #16
 80048a2:	485f      	ldr	r0, [pc, #380]	@ (8004a20 <Motor_Set_Output+0x20c>)
 80048a4:	f003 fefb 	bl	800869e <HAL_GPIO_WritePin>
		    TIM3->CCR1 = 0;	//PA6
 80048a8:	4b5e      	ldr	r3, [pc, #376]	@ (8004a24 <Motor_Set_Output+0x210>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	635a      	str	r2, [r3, #52]	@ 0x34
				HAL_GPIO_WritePin(PWM1_PORT, PWM1_D1_PIN, GPIO_PIN_SET);
				HAL_GPIO_WritePin(PWM1_PORT, PWM1_D2_PIN, GPIO_PIN_RESET);
			}
		    TIM3->CCR1 = TIM3->ARR*pwm/100;	//PA6
		}
		break;
 80048ae:	e0b1      	b.n	8004a14 <Motor_Set_Output+0x200>
			if(dir<=0)	//forward
 80048b0:	7bfb      	ldrb	r3, [r7, #15]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10a      	bne.n	80048cc <Motor_Set_Output+0xb8>
				HAL_GPIO_WritePin(PWM1_PORT, PWM1_D1_PIN, GPIO_PIN_RESET);
 80048b6:	2200      	movs	r2, #0
 80048b8:	2120      	movs	r1, #32
 80048ba:	4859      	ldr	r0, [pc, #356]	@ (8004a20 <Motor_Set_Output+0x20c>)
 80048bc:	f003 feef 	bl	800869e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(PWM1_PORT, PWM1_D2_PIN, GPIO_PIN_SET);
 80048c0:	2201      	movs	r2, #1
 80048c2:	2110      	movs	r1, #16
 80048c4:	4856      	ldr	r0, [pc, #344]	@ (8004a20 <Motor_Set_Output+0x20c>)
 80048c6:	f003 feea 	bl	800869e <HAL_GPIO_WritePin>
 80048ca:	e009      	b.n	80048e0 <Motor_Set_Output+0xcc>
				HAL_GPIO_WritePin(PWM1_PORT, PWM1_D1_PIN, GPIO_PIN_SET);
 80048cc:	2201      	movs	r2, #1
 80048ce:	2120      	movs	r1, #32
 80048d0:	4853      	ldr	r0, [pc, #332]	@ (8004a20 <Motor_Set_Output+0x20c>)
 80048d2:	f003 fee4 	bl	800869e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(PWM1_PORT, PWM1_D2_PIN, GPIO_PIN_RESET);
 80048d6:	2200      	movs	r2, #0
 80048d8:	2110      	movs	r1, #16
 80048da:	4851      	ldr	r0, [pc, #324]	@ (8004a20 <Motor_Set_Output+0x20c>)
 80048dc:	f003 fedf 	bl	800869e <HAL_GPIO_WritePin>
		    TIM3->CCR1 = TIM3->ARR*pwm/100;	//PA6
 80048e0:	4b50      	ldr	r3, [pc, #320]	@ (8004a24 <Motor_Set_Output+0x210>)
 80048e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e4:	89ba      	ldrh	r2, [r7, #12]
 80048e6:	fb02 f303 	mul.w	r3, r2, r3
 80048ea:	4a4e      	ldr	r2, [pc, #312]	@ (8004a24 <Motor_Set_Output+0x210>)
 80048ec:	494e      	ldr	r1, [pc, #312]	@ (8004a28 <Motor_Set_Output+0x214>)
 80048ee:	fba1 1303 	umull	r1, r3, r1, r3
 80048f2:	095b      	lsrs	r3, r3, #5
 80048f4:	6353      	str	r3, [r2, #52]	@ 0x34
		break;
 80048f6:	e08d      	b.n	8004a14 <Motor_Set_Output+0x200>
	case 1:	//pwm2 //PA7 //VER_MOTOR
	    motor.pwm2 = output;
 80048f8:	4a48      	ldr	r2, [pc, #288]	@ (8004a1c <Motor_Set_Output+0x208>)
 80048fa:	79bb      	ldrb	r3, [r7, #6]
 80048fc:	7153      	strb	r3, [r2, #5]
		if(pwm == 0)	//stop
 80048fe:	89bb      	ldrh	r3, [r7, #12]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d112      	bne.n	800492a <Motor_Set_Output+0x116>
		{
			HAL_GPIO_WritePin(PWM2_PORT, PWM2_D1_PIN, GPIO_PIN_RESET);
 8004904:	2200      	movs	r2, #0
 8004906:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800490a:	4848      	ldr	r0, [pc, #288]	@ (8004a2c <Motor_Set_Output+0x218>)
 800490c:	f003 fec7 	bl	800869e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(PWM2_PORT, PWM2_D2_PIN, GPIO_PIN_RESET);
 8004910:	2200      	movs	r2, #0
 8004912:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004916:	4845      	ldr	r0, [pc, #276]	@ (8004a2c <Motor_Set_Output+0x218>)
 8004918:	f003 fec1 	bl	800869e <HAL_GPIO_WritePin>
			HAL_Delay(50);
 800491c:	2032      	movs	r0, #50	@ 0x32
 800491e:	f002 faa9 	bl	8006e74 <HAL_Delay>
		    TIM3->CCR2 = 0;	//PA7
 8004922:	4b40      	ldr	r3, [pc, #256]	@ (8004a24 <Motor_Set_Output+0x210>)
 8004924:	2200      	movs	r2, #0
 8004926:	639a      	str	r2, [r3, #56]	@ 0x38
				HAL_GPIO_WritePin(PWM2_PORT, PWM2_D1_PIN, GPIO_PIN_SET);
				HAL_GPIO_WritePin(PWM2_PORT, PWM2_D2_PIN, GPIO_PIN_RESET);
			}
		    TIM3->CCR2 = TIM3->ARR*pwm/100;	//PA7
		}
		break;
 8004928:	e074      	b.n	8004a14 <Motor_Set_Output+0x200>
			if(dir>0)	//forward
 800492a:	7bfb      	ldrb	r3, [r7, #15]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00c      	beq.n	800494a <Motor_Set_Output+0x136>
				HAL_GPIO_WritePin(PWM2_PORT, PWM2_D1_PIN, GPIO_PIN_RESET);
 8004930:	2200      	movs	r2, #0
 8004932:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004936:	483d      	ldr	r0, [pc, #244]	@ (8004a2c <Motor_Set_Output+0x218>)
 8004938:	f003 feb1 	bl	800869e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(PWM2_PORT, PWM2_D2_PIN, GPIO_PIN_SET);
 800493c:	2201      	movs	r2, #1
 800493e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004942:	483a      	ldr	r0, [pc, #232]	@ (8004a2c <Motor_Set_Output+0x218>)
 8004944:	f003 feab 	bl	800869e <HAL_GPIO_WritePin>
 8004948:	e00b      	b.n	8004962 <Motor_Set_Output+0x14e>
				HAL_GPIO_WritePin(PWM2_PORT, PWM2_D1_PIN, GPIO_PIN_SET);
 800494a:	2201      	movs	r2, #1
 800494c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004950:	4836      	ldr	r0, [pc, #216]	@ (8004a2c <Motor_Set_Output+0x218>)
 8004952:	f003 fea4 	bl	800869e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(PWM2_PORT, PWM2_D2_PIN, GPIO_PIN_RESET);
 8004956:	2200      	movs	r2, #0
 8004958:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800495c:	4833      	ldr	r0, [pc, #204]	@ (8004a2c <Motor_Set_Output+0x218>)
 800495e:	f003 fe9e 	bl	800869e <HAL_GPIO_WritePin>
		    TIM3->CCR2 = TIM3->ARR*pwm/100;	//PA7
 8004962:	4b30      	ldr	r3, [pc, #192]	@ (8004a24 <Motor_Set_Output+0x210>)
 8004964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004966:	89ba      	ldrh	r2, [r7, #12]
 8004968:	fb02 f303 	mul.w	r3, r2, r3
 800496c:	4a2d      	ldr	r2, [pc, #180]	@ (8004a24 <Motor_Set_Output+0x210>)
 800496e:	492e      	ldr	r1, [pc, #184]	@ (8004a28 <Motor_Set_Output+0x214>)
 8004970:	fba1 1303 	umull	r1, r3, r1, r3
 8004974:	095b      	lsrs	r3, r3, #5
 8004976:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 8004978:	e04c      	b.n	8004a14 <Motor_Set_Output+0x200>
	case 4:	//pwm3  //PB0  //LATCH_MOTOR
	    motor.pwm3 = output;
 800497a:	4a28      	ldr	r2, [pc, #160]	@ (8004a1c <Motor_Set_Output+0x208>)
 800497c:	79bb      	ldrb	r3, [r7, #6]
 800497e:	7193      	strb	r3, [r2, #6]
		if(pwm == 0)	//stop
 8004980:	89bb      	ldrh	r3, [r7, #12]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d103      	bne.n	800498e <Motor_Set_Output+0x17a>
		{
//			HAL_GPIO_WritePin(PWM3_PORT, PWM3_D1_PIN, GPIO_PIN_RESET);
//			HAL_GPIO_WritePin(PWM3_PORT, PWM3_D2_PIN, GPIO_PIN_RESET);
		    TIM3->CCR3 = 0;	//PB0
 8004986:	4b27      	ldr	r3, [pc, #156]	@ (8004a24 <Motor_Set_Output+0x210>)
 8004988:	2200      	movs	r2, #0
 800498a:	63da      	str	r2, [r3, #60]	@ 0x3c
//				HAL_GPIO_WritePin(PWM3_PORT, PWM3_D2_PIN, GPIO_PIN_SET);
				HAL_GPIO_WritePin(PWM3_PORT, PWM3_DIR_PIN, GPIO_PIN_SET);
			}
		    TIM3->CCR3 = TIM3->ARR*pwm/100;	//PB0
		}
		break;
 800498c:	e042      	b.n	8004a14 <Motor_Set_Output+0x200>
			if(dir>0)	//forward
 800498e:	7bfb      	ldrb	r3, [r7, #15]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d006      	beq.n	80049a2 <Motor_Set_Output+0x18e>
				HAL_GPIO_WritePin(PWM3_PORT, PWM3_DIR_PIN, GPIO_PIN_RESET);
 8004994:	2200      	movs	r2, #0
 8004996:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800499a:	4825      	ldr	r0, [pc, #148]	@ (8004a30 <Motor_Set_Output+0x21c>)
 800499c:	f003 fe7f 	bl	800869e <HAL_GPIO_WritePin>
 80049a0:	e005      	b.n	80049ae <Motor_Set_Output+0x19a>
				HAL_GPIO_WritePin(PWM3_PORT, PWM3_DIR_PIN, GPIO_PIN_SET);
 80049a2:	2201      	movs	r2, #1
 80049a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80049a8:	4821      	ldr	r0, [pc, #132]	@ (8004a30 <Motor_Set_Output+0x21c>)
 80049aa:	f003 fe78 	bl	800869e <HAL_GPIO_WritePin>
		    TIM3->CCR3 = TIM3->ARR*pwm/100;	//PB0
 80049ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004a24 <Motor_Set_Output+0x210>)
 80049b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b2:	89ba      	ldrh	r2, [r7, #12]
 80049b4:	fb02 f303 	mul.w	r3, r2, r3
 80049b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004a24 <Motor_Set_Output+0x210>)
 80049ba:	491b      	ldr	r1, [pc, #108]	@ (8004a28 <Motor_Set_Output+0x214>)
 80049bc:	fba1 1303 	umull	r1, r3, r1, r3
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	63d3      	str	r3, [r2, #60]	@ 0x3c
		break;
 80049c4:	e026      	b.n	8004a14 <Motor_Set_Output+0x200>
	case 2:	//pwm4	//PB1	//HOR_MOTOR
	    motor.pwm4 = output;
 80049c6:	4a15      	ldr	r2, [pc, #84]	@ (8004a1c <Motor_Set_Output+0x208>)
 80049c8:	79bb      	ldrb	r3, [r7, #6]
 80049ca:	71d3      	strb	r3, [r2, #7]
		if(pwm == 0)	//stop
 80049cc:	89bb      	ldrh	r3, [r7, #12]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d103      	bne.n	80049da <Motor_Set_Output+0x1c6>
		{
//			HAL_GPIO_WritePin(PWM4_PORT, PWM4_D1_PIN, GPIO_PIN_RESET);
//			HAL_GPIO_WritePin(PWM4_PORT, PWM4_D2_PIN, GPIO_PIN_RESET);
		    TIM3->CCR4 = 0;	//PB1
 80049d2:	4b14      	ldr	r3, [pc, #80]	@ (8004a24 <Motor_Set_Output+0x210>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	641a      	str	r2, [r3, #64]	@ 0x40
//				HAL_GPIO_WritePin(PWM4_PORT, PWM4_D2_PIN, GPIO_PIN_SET);
				HAL_GPIO_WritePin(PWM4_PORT, PWM4_DIR_PIN, GPIO_PIN_RESET);
			}
		    TIM3->CCR4 = TIM3->ARR*pwm/100;	//PB1
		}
		break;
 80049d8:	e01c      	b.n	8004a14 <Motor_Set_Output+0x200>
			if(dir<=0)	//forward
 80049da:	7bfb      	ldrb	r3, [r7, #15]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d106      	bne.n	80049ee <Motor_Set_Output+0x1da>
				HAL_GPIO_WritePin(PWM4_PORT, PWM4_DIR_PIN, GPIO_PIN_SET);
 80049e0:	2201      	movs	r2, #1
 80049e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049e6:	4812      	ldr	r0, [pc, #72]	@ (8004a30 <Motor_Set_Output+0x21c>)
 80049e8:	f003 fe59 	bl	800869e <HAL_GPIO_WritePin>
 80049ec:	e005      	b.n	80049fa <Motor_Set_Output+0x1e6>
				HAL_GPIO_WritePin(PWM4_PORT, PWM4_DIR_PIN, GPIO_PIN_RESET);
 80049ee:	2200      	movs	r2, #0
 80049f0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049f4:	480e      	ldr	r0, [pc, #56]	@ (8004a30 <Motor_Set_Output+0x21c>)
 80049f6:	f003 fe52 	bl	800869e <HAL_GPIO_WritePin>
		    TIM3->CCR4 = TIM3->ARR*pwm/100;	//PB1
 80049fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004a24 <Motor_Set_Output+0x210>)
 80049fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fe:	89ba      	ldrh	r2, [r7, #12]
 8004a00:	fb02 f303 	mul.w	r3, r2, r3
 8004a04:	4a07      	ldr	r2, [pc, #28]	@ (8004a24 <Motor_Set_Output+0x210>)
 8004a06:	4908      	ldr	r1, [pc, #32]	@ (8004a28 <Motor_Set_Output+0x214>)
 8004a08:	fba1 1303 	umull	r1, r3, r1, r3
 8004a0c:	095b      	lsrs	r3, r3, #5
 8004a0e:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8004a10:	e000      	b.n	8004a14 <Motor_Set_Output+0x200>
	default:
		break;
 8004a12:	bf00      	nop

	}

}
 8004a14:	bf00      	nop
 8004a16:	3710      	adds	r7, #16
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	20000684 	.word	0x20000684
 8004a20:	40010800 	.word	0x40010800
 8004a24:	40000400 	.word	0x40000400
 8004a28:	51eb851f 	.word	0x51eb851f
 8004a2c:	40010c00 	.word	0x40010c00
 8004a30:	40011000 	.word	0x40011000

08004a34 <Motor_Position_Limiter>:
    TIM3->CCR3 = TIM3->ARR*pwm3/100;
    TIM3->CCR4 = TIM3->ARR*pwm4/100;
}

void Motor_Position_Limiter(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
uint16_t position;
	if(Motor_Position_Limiter_Enable !=0)
 8004a3a:	4b3a      	ldr	r3, [pc, #232]	@ (8004b24 <Motor_Position_Limiter+0xf0>)
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d06b      	beq.n	8004b1a <Motor_Position_Limiter+0xe6>
	{
		position = Encoder_Read(TILT_MOTOR);
 8004a42:	2003      	movs	r0, #3
 8004a44:	f7fd fea6 	bl	8002794 <Encoder_Read>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	80fb      	strh	r3, [r7, #6]
		if(((motor.pwm1 > 0) && (position >= motor.max_position1)) || ((motor.pwm1 < 0) && (position <= motor.min_position1)))
 8004a4c:	4b36      	ldr	r3, [pc, #216]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004a4e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	dd04      	ble.n	8004a60 <Motor_Position_Limiter+0x2c>
 8004a56:	4b34      	ldr	r3, [pc, #208]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004a58:	891b      	ldrh	r3, [r3, #8]
 8004a5a:	88fa      	ldrh	r2, [r7, #6]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d209      	bcs.n	8004a74 <Motor_Position_Limiter+0x40>
 8004a60:	4b31      	ldr	r3, [pc, #196]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004a62:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	da0f      	bge.n	8004a8a <Motor_Position_Limiter+0x56>
 8004a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004a6c:	895b      	ldrh	r3, [r3, #10]
 8004a6e:	88fa      	ldrh	r2, [r7, #6]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d80a      	bhi.n	8004a8a <Motor_Position_Limiter+0x56>
		{
			TIM3->CCR1 = 0;
 8004a74:	4b2d      	ldr	r3, [pc, #180]	@ (8004b2c <Motor_Position_Limiter+0xf8>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	635a      	str	r2, [r3, #52]	@ 0x34
			motor.pwm1 = 0;
 8004a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	711a      	strb	r2, [r3, #4]
			printf("Tilt Motor reached limit, pos=%d\n", position);
 8004a80:	88fb      	ldrh	r3, [r7, #6]
 8004a82:	4619      	mov	r1, r3
 8004a84:	482a      	ldr	r0, [pc, #168]	@ (8004b30 <Motor_Position_Limiter+0xfc>)
 8004a86:	f007 ffa1 	bl	800c9cc <iprintf>
		}

		position = Encoder_Read(VER_MOTOR);
 8004a8a:	2001      	movs	r0, #1
 8004a8c:	f7fd fe82 	bl	8002794 <Encoder_Read>
 8004a90:	4603      	mov	r3, r0
 8004a92:	80fb      	strh	r3, [r7, #6]
		if(((motor.pwm2 > 0) && (position >= motor.max_position2)) || ((motor.pwm2 < 0) && (position <= motor.min_position2)))
 8004a94:	4b24      	ldr	r3, [pc, #144]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004a96:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	dd04      	ble.n	8004aa8 <Motor_Position_Limiter+0x74>
 8004a9e:	4b22      	ldr	r3, [pc, #136]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004aa0:	899b      	ldrh	r3, [r3, #12]
 8004aa2:	88fa      	ldrh	r2, [r7, #6]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d209      	bcs.n	8004abc <Motor_Position_Limiter+0x88>
 8004aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004aaa:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	da0f      	bge.n	8004ad2 <Motor_Position_Limiter+0x9e>
 8004ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004ab4:	89db      	ldrh	r3, [r3, #14]
 8004ab6:	88fa      	ldrh	r2, [r7, #6]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d80a      	bhi.n	8004ad2 <Motor_Position_Limiter+0x9e>
		{
			TIM3->CCR2 = 0;
 8004abc:	4b1b      	ldr	r3, [pc, #108]	@ (8004b2c <Motor_Position_Limiter+0xf8>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	639a      	str	r2, [r3, #56]	@ 0x38
			motor.pwm2 = 0;
 8004ac2:	4b19      	ldr	r3, [pc, #100]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	715a      	strb	r2, [r3, #5]
			printf("Vertical Motor reached limit, pos=%d\n", position);
 8004ac8:	88fb      	ldrh	r3, [r7, #6]
 8004aca:	4619      	mov	r1, r3
 8004acc:	4819      	ldr	r0, [pc, #100]	@ (8004b34 <Motor_Position_Limiter+0x100>)
 8004ace:	f007 ff7d 	bl	800c9cc <iprintf>
		}

		position = Encoder_Read(HOR_MOTOR);
 8004ad2:	2002      	movs	r0, #2
 8004ad4:	f7fd fe5e 	bl	8002794 <Encoder_Read>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	80fb      	strh	r3, [r7, #6]
		if(((motor.pwm4 > 0) && (position >= motor.max_position4)) || ((motor.pwm4 < 0) && (position <= motor.min_position4)))
 8004adc:	4b12      	ldr	r3, [pc, #72]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004ade:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	dd04      	ble.n	8004af0 <Motor_Position_Limiter+0xbc>
 8004ae6:	4b10      	ldr	r3, [pc, #64]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004ae8:	8a1b      	ldrh	r3, [r3, #16]
 8004aea:	88fa      	ldrh	r2, [r7, #6]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d209      	bcs.n	8004b04 <Motor_Position_Limiter+0xd0>
 8004af0:	4b0d      	ldr	r3, [pc, #52]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004af2:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	da0f      	bge.n	8004b1a <Motor_Position_Limiter+0xe6>
 8004afa:	4b0b      	ldr	r3, [pc, #44]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004afc:	8a5b      	ldrh	r3, [r3, #18]
 8004afe:	88fa      	ldrh	r2, [r7, #6]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d80a      	bhi.n	8004b1a <Motor_Position_Limiter+0xe6>
		{
			TIM3->CCR4 = 0;
 8004b04:	4b09      	ldr	r3, [pc, #36]	@ (8004b2c <Motor_Position_Limiter+0xf8>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	641a      	str	r2, [r3, #64]	@ 0x40
			motor.pwm4 = 0;
 8004b0a:	4b07      	ldr	r3, [pc, #28]	@ (8004b28 <Motor_Position_Limiter+0xf4>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	71da      	strb	r2, [r3, #7]
			printf("Horizontal Motor reached limit, pos=%d\n", position);
 8004b10:	88fb      	ldrh	r3, [r7, #6]
 8004b12:	4619      	mov	r1, r3
 8004b14:	4808      	ldr	r0, [pc, #32]	@ (8004b38 <Motor_Position_Limiter+0x104>)
 8004b16:	f007 ff59 	bl	800c9cc <iprintf>
		}
	}
}
 8004b1a:	bf00      	nop
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	20000680 	.word	0x20000680
 8004b28:	20000684 	.word	0x20000684
 8004b2c:	40000400 	.word	0x40000400
 8004b30:	0800fbdc 	.word	0x0800fbdc
 8004b34:	0800fc00 	.word	0x0800fc00
 8004b38:	0800fc28 	.word	0x0800fc28

08004b3c <Motor_Set_Position_Limiter>:
    	printf("Motor_Timeout\n");
    }
}

void Motor_Set_Position_Limiter(uint8_t enable)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	71fb      	strb	r3, [r7, #7]
	if(enable==0)
 8004b46:	79fb      	ldrb	r3, [r7, #7]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d103      	bne.n	8004b54 <Motor_Set_Position_Limiter+0x18>
		Motor_Position_Limiter_Enable = 0;
 8004b4c:	4b05      	ldr	r3, [pc, #20]	@ (8004b64 <Motor_Set_Position_Limiter+0x28>)
 8004b4e:	2200      	movs	r2, #0
 8004b50:	701a      	strb	r2, [r3, #0]
	else
		Motor_Position_Limiter_Enable = 1;
}
 8004b52:	e002      	b.n	8004b5a <Motor_Set_Position_Limiter+0x1e>
		Motor_Position_Limiter_Enable = 1;
 8004b54:	4b03      	ldr	r3, [pc, #12]	@ (8004b64 <Motor_Set_Position_Limiter+0x28>)
 8004b56:	2201      	movs	r2, #1
 8004b58:	701a      	strb	r2, [r3, #0]
}
 8004b5a:	bf00      	nop
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bc80      	pop	{r7}
 8004b62:	4770      	bx	lr
 8004b64:	20000680 	.word	0x20000680

08004b68 <Panel_Serial_Init>:
void Panel_Serial_SendNACK(uint8_t opcode);
void Panel_Serial_SendEncoder(void);

// Code -----------------------------------------------------------
void Panel_Serial_Init(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	af00      	add	r7, sp, #0
	Panel_Serial_debug=1;
 8004b6c:	4b05      	ldr	r3, [pc, #20]	@ (8004b84 <Panel_Serial_Init+0x1c>)
 8004b6e:	2201      	movs	r2, #1
 8004b70:	701a      	strb	r2, [r3, #0]
	printf("Panel_Serial_Init\n");
 8004b72:	4805      	ldr	r0, [pc, #20]	@ (8004b88 <Panel_Serial_Init+0x20>)
 8004b74:	f007 ff92 	bl	800ca9c <puts>
	Panel_Serial_PacketSeqImage=0xff;
 8004b78:	4b04      	ldr	r3, [pc, #16]	@ (8004b8c <Panel_Serial_Init+0x24>)
 8004b7a:	22ff      	movs	r2, #255	@ 0xff
 8004b7c:	701a      	strb	r2, [r3, #0]
}
 8004b7e:	bf00      	nop
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	20000698 	.word	0x20000698
 8004b88:	0800fc60 	.word	0x0800fc60
 8004b8c:	200006be 	.word	0x200006be

08004b90 <Panel_Serial_Handler>:
 * @brief  Check and process serial packet from serial port,
 * 			should call this function in every main loop
 *
 *******************************************************************/
uint16_t Panel_Serial_Handler(uint8_t* rx_data, uint16_t len)
{
 8004b90:	b590      	push	{r4, r7, lr}
 8004b92:	b089      	sub	sp, #36	@ 0x24
 8004b94:	af02      	add	r7, sp, #8
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	460b      	mov	r3, r1
 8004b9a:	807b      	strh	r3, [r7, #2]
uint8_t opcode, temp_speed;
uint16_t temp_v, temp_h, temp_t;
	len = Panel_Serial_CheckPacket(rx_data, len, &opcode);
 8004b9c:	887b      	ldrh	r3, [r7, #2]
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	f107 020f 	add.w	r2, r7, #15
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 fa76 	bl	8005098 <Panel_Serial_CheckPacket>
 8004bac:	4603      	mov	r3, r0
 8004bae:	807b      	strh	r3, [r7, #2]
	if(len!=0)
 8004bb0:	887b      	ldrh	r3, [r7, #2]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f000 825a 	beq.w	800506c <Panel_Serial_Handler+0x4dc>
	{
#ifdef CHECK_SAME_PACKET
		if(Panel_Serial_CheckSamePacket(rx_data[Panel_Serial_PACKET_SEQ]))
			opcode=0; //Ignore Same Packet
#endif
		switch (opcode)
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
 8004bba:	2b40      	cmp	r3, #64	@ 0x40
 8004bbc:	f200 8246 	bhi.w	800504c <Panel_Serial_Handler+0x4bc>
 8004bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc8 <Panel_Serial_Handler+0x38>)
 8004bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc6:	bf00      	nop
 8004bc8:	08004cd9 	.word	0x08004cd9
 8004bcc:	08004d01 	.word	0x08004d01
 8004bd0:	08004d07 	.word	0x08004d07
 8004bd4:	0800504d 	.word	0x0800504d
 8004bd8:	08004dc5 	.word	0x08004dc5
 8004bdc:	08004e55 	.word	0x08004e55
 8004be0:	08004e7d 	.word	0x08004e7d
 8004be4:	08004eb1 	.word	0x08004eb1
 8004be8:	08004ecd 	.word	0x08004ecd
 8004bec:	08004f7d 	.word	0x08004f7d
 8004bf0:	08004fcb 	.word	0x08004fcb
 8004bf4:	08005019 	.word	0x08005019
 8004bf8:	0800504d 	.word	0x0800504d
 8004bfc:	0800504d 	.word	0x0800504d
 8004c00:	0800504d 	.word	0x0800504d
 8004c04:	0800504d 	.word	0x0800504d
 8004c08:	0800504d 	.word	0x0800504d
 8004c0c:	0800504d 	.word	0x0800504d
 8004c10:	0800504d 	.word	0x0800504d
 8004c14:	0800504d 	.word	0x0800504d
 8004c18:	0800504d 	.word	0x0800504d
 8004c1c:	0800504d 	.word	0x0800504d
 8004c20:	0800504d 	.word	0x0800504d
 8004c24:	0800504d 	.word	0x0800504d
 8004c28:	0800504d 	.word	0x0800504d
 8004c2c:	0800504d 	.word	0x0800504d
 8004c30:	0800504d 	.word	0x0800504d
 8004c34:	0800504d 	.word	0x0800504d
 8004c38:	0800504d 	.word	0x0800504d
 8004c3c:	0800504d 	.word	0x0800504d
 8004c40:	0800504d 	.word	0x0800504d
 8004c44:	0800504d 	.word	0x0800504d
 8004c48:	0800504d 	.word	0x0800504d
 8004c4c:	0800504d 	.word	0x0800504d
 8004c50:	0800504d 	.word	0x0800504d
 8004c54:	0800504d 	.word	0x0800504d
 8004c58:	0800504d 	.word	0x0800504d
 8004c5c:	0800504d 	.word	0x0800504d
 8004c60:	0800504d 	.word	0x0800504d
 8004c64:	0800504d 	.word	0x0800504d
 8004c68:	0800504d 	.word	0x0800504d
 8004c6c:	0800504d 	.word	0x0800504d
 8004c70:	0800504d 	.word	0x0800504d
 8004c74:	0800504d 	.word	0x0800504d
 8004c78:	0800504d 	.word	0x0800504d
 8004c7c:	0800504d 	.word	0x0800504d
 8004c80:	0800504d 	.word	0x0800504d
 8004c84:	0800504d 	.word	0x0800504d
 8004c88:	0800504d 	.word	0x0800504d
 8004c8c:	0800504d 	.word	0x0800504d
 8004c90:	0800504d 	.word	0x0800504d
 8004c94:	0800504d 	.word	0x0800504d
 8004c98:	0800504d 	.word	0x0800504d
 8004c9c:	0800504d 	.word	0x0800504d
 8004ca0:	0800504d 	.word	0x0800504d
 8004ca4:	0800504d 	.word	0x0800504d
 8004ca8:	0800504d 	.word	0x0800504d
 8004cac:	0800504d 	.word	0x0800504d
 8004cb0:	0800504d 	.word	0x0800504d
 8004cb4:	0800504d 	.word	0x0800504d
 8004cb8:	0800504d 	.word	0x0800504d
 8004cbc:	0800504d 	.word	0x0800504d
 8004cc0:	0800504d 	.word	0x0800504d
 8004cc4:	0800504d 	.word	0x0800504d
 8004cc8:	08004ccd 	.word	0x08004ccd
		{
			case '@':   //redirect debug message to printf
				USB_Serial_Tx(rx_data,len);
 8004ccc:	887b      	ldrh	r3, [r7, #2]
 8004cce:	4619      	mov	r1, r3
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 fc47 	bl	8005564 <USB_Serial_Tx>
				break;
 8004cd6:	e1c7      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			case 0:
				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004cd8:	4b9e      	ldr	r3, [pc, #632]	@ (8004f54 <Panel_Serial_Handler+0x3c4>)
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d103      	bne.n	8004ce8 <Panel_Serial_Handler+0x158>
 8004ce0:	4b9d      	ldr	r3, [pc, #628]	@ (8004f58 <Panel_Serial_Handler+0x3c8>)
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d006      	beq.n	8004cf6 <Panel_Serial_Handler+0x166>
					printf("Ignore same panel serial packet, seq:%d\n",rx_data[Panel_Serial_PACKET_SEQ]);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	3306      	adds	r3, #6
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	4619      	mov	r1, r3
 8004cf0:	489a      	ldr	r0, [pc, #616]	@ (8004f5c <Panel_Serial_Handler+0x3cc>)
 8004cf2:	f007 fe6b 	bl	800c9cc <iprintf>
				Panel_Serial_SendNACK(opcode); //reject packet
 8004cf6:	7bfb      	ldrb	r3, [r7, #15]
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 faa3 	bl	8005244 <Panel_Serial_SendNACK>
				break;
 8004cfe:	e1b3      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			case 1:	//Get Encoder
//				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
//					printf("Get Encoder Data %d, %d, %d\n",encoder.Value[0], encoder.Value[1], encoder.Value[2]);
				Panel_Serial_SendEncoder();
 8004d00:	f000 fb1c 	bl	800533c <Panel_Serial_SendEncoder>
				break;
 8004d04:	e1b0      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			case 2:	//Set single motor
				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004d06:	4b93      	ldr	r3, [pc, #588]	@ (8004f54 <Panel_Serial_Handler+0x3c4>)
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d103      	bne.n	8004d16 <Panel_Serial_Handler+0x186>
 8004d0e:	4b92      	ldr	r3, [pc, #584]	@ (8004f58 <Panel_Serial_Handler+0x3c8>)
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00b      	beq.n	8004d2e <Panel_Serial_Handler+0x19e>
					printf("set Motor: %d = %d\n",rx_data[9], (int8_t)rx_data[10]);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	3309      	adds	r3, #9
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	330a      	adds	r3, #10
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	b25b      	sxtb	r3, r3
 8004d26:	461a      	mov	r2, r3
 8004d28:	488d      	ldr	r0, [pc, #564]	@ (8004f60 <Panel_Serial_Handler+0x3d0>)
 8004d2a:	f007 fe4f 	bl	800c9cc <iprintf>
				Panel_Serial_SendACK(opcode);
 8004d2e:	7bfb      	ldrb	r3, [r7, #15]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 fa6f 	bl	8005214 <Panel_Serial_SendACK>
				HAL_Delay(10);
 8004d36:	200a      	movs	r0, #10
 8004d38:	f002 f89c 	bl	8006e74 <HAL_Delay>
				switch(rx_data[9])
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3309      	adds	r3, #9
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	2b03      	cmp	r3, #3
 8004d46:	d83b      	bhi.n	8004dc0 <Panel_Serial_Handler+0x230>
 8004d48:	a201      	add	r2, pc, #4	@ (adr r2, 8004d50 <Panel_Serial_Handler+0x1c0>)
 8004d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4e:	bf00      	nop
 8004d50:	08004d61 	.word	0x08004d61
 8004d54:	08004d7b 	.word	0x08004d7b
 8004d58:	08004d95 	.word	0x08004d95
 8004d5c:	08004daf 	.word	0x08004daf
				{
					case 1:
						Actuator_Set_Output(VER_MOTOR, (int8_t)rx_data[10]);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	330a      	adds	r3, #10
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	b25b      	sxtb	r3, r3
 8004d68:	4619      	mov	r1, r3
 8004d6a:	2001      	movs	r0, #1
 8004d6c:	f7fd f8a0 	bl	8001eb0 <Actuator_Set_Output>
						LED_RS485_Color(LED_YELLOW_COLOR,10);
 8004d70:	210a      	movs	r1, #10
 8004d72:	487c      	ldr	r0, [pc, #496]	@ (8004f64 <Panel_Serial_Handler+0x3d4>)
 8004d74:	f7fe f830 	bl	8002dd8 <LED_RS485_Color>
						break;
 8004d78:	e023      	b.n	8004dc2 <Panel_Serial_Handler+0x232>
					case 2:
						Actuator_Set_Output(TILT_MOTOR, (int8_t)rx_data[10]);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	330a      	adds	r3, #10
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	b25b      	sxtb	r3, r3
 8004d82:	4619      	mov	r1, r3
 8004d84:	2003      	movs	r0, #3
 8004d86:	f7fd f893 	bl	8001eb0 <Actuator_Set_Output>
						LED_RS485_Color(LED_YELLOW_COLOR,10);
 8004d8a:	210a      	movs	r1, #10
 8004d8c:	4875      	ldr	r0, [pc, #468]	@ (8004f64 <Panel_Serial_Handler+0x3d4>)
 8004d8e:	f7fe f823 	bl	8002dd8 <LED_RS485_Color>
						break;
 8004d92:	e016      	b.n	8004dc2 <Panel_Serial_Handler+0x232>
					case 3:
						Actuator_Set_Output(HOR_MOTOR, (int8_t)rx_data[10]);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	330a      	adds	r3, #10
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	b25b      	sxtb	r3, r3
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	2002      	movs	r0, #2
 8004da0:	f7fd f886 	bl	8001eb0 <Actuator_Set_Output>
						LED_RS485_Color(LED_YELLOW_COLOR,10);
 8004da4:	210a      	movs	r1, #10
 8004da6:	486f      	ldr	r0, [pc, #444]	@ (8004f64 <Panel_Serial_Handler+0x3d4>)
 8004da8:	f7fe f816 	bl	8002dd8 <LED_RS485_Color>
						break;
 8004dac:	e009      	b.n	8004dc2 <Panel_Serial_Handler+0x232>
					case 4:
						Motor_Set_Output(LATCH_MOTOR, (int8_t)rx_data[10]);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	330a      	adds	r3, #10
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	b25b      	sxtb	r3, r3
 8004db6:	4619      	mov	r1, r3
 8004db8:	2004      	movs	r0, #4
 8004dba:	f7ff fd2b 	bl	8004814 <Motor_Set_Output>
						break;
 8004dbe:	e000      	b.n	8004dc2 <Panel_Serial_Handler+0x232>
					default:
						break;
 8004dc0:	bf00      	nop
				}
				break;
 8004dc2:	e151      	b.n	8005068 <Panel_Serial_Handler+0x4d8>
			case 4:	//push waypoints in bufer
				Lifter_Auto_Off_Update();
 8004dc4:	f7fe faba 	bl	800333c <Lifter_Auto_Off_Update>
				if(Panel_Serial_CheckSamePacket(rx_data[Panel_Serial_PACKET_SEQ])==0)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	3306      	adds	r3, #6
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f000 fa08 	bl	80051e4 <Panel_Serial_CheckSamePacket>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d137      	bne.n	8004e4a <Panel_Serial_Handler+0x2ba>
				{
					temp_speed = rx_data[10];
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	7a9b      	ldrb	r3, [r3, #10]
 8004dde:	75fb      	strb	r3, [r7, #23]
					temp_v = (((uint16_t)rx_data[11]<<8)+rx_data[12]);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	330b      	adds	r3, #11
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	021b      	lsls	r3, r3, #8
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	320c      	adds	r2, #12
 8004dee:	7812      	ldrb	r2, [r2, #0]
 8004df0:	4413      	add	r3, r2
 8004df2:	82bb      	strh	r3, [r7, #20]
					temp_h = (((uint16_t)rx_data[13]<<8)+rx_data[14]);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	330d      	adds	r3, #13
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	021b      	lsls	r3, r3, #8
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	320e      	adds	r2, #14
 8004e02:	7812      	ldrb	r2, [r2, #0]
 8004e04:	4413      	add	r3, r2
 8004e06:	827b      	strh	r3, [r7, #18]
					temp_t = (((uint16_t)rx_data[15]<<8)+rx_data[16]);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	330f      	adds	r3, #15
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	021b      	lsls	r3, r3, #8
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	3210      	adds	r2, #16
 8004e16:	7812      	ldrb	r2, [r2, #0]
 8004e18:	4413      	add	r3, r2
 8004e1a:	823b      	strh	r3, [r7, #16]
					if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004e1c:	4b4d      	ldr	r3, [pc, #308]	@ (8004f54 <Panel_Serial_Handler+0x3c4>)
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d103      	bne.n	8004e2c <Panel_Serial_Handler+0x29c>
 8004e24:	4b4c      	ldr	r3, [pc, #304]	@ (8004f58 <Panel_Serial_Handler+0x3c8>)
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <Panel_Serial_Handler+0x2ae>
						printf("Panel serial push waypoint speed= %d, v=%d, h=%d, t=%d\n", temp_speed, temp_v, temp_h, temp_t);
 8004e2c:	7df9      	ldrb	r1, [r7, #23]
 8004e2e:	8aba      	ldrh	r2, [r7, #20]
 8004e30:	8a78      	ldrh	r0, [r7, #18]
 8004e32:	8a3b      	ldrh	r3, [r7, #16]
 8004e34:	9300      	str	r3, [sp, #0]
 8004e36:	4603      	mov	r3, r0
 8004e38:	484b      	ldr	r0, [pc, #300]	@ (8004f68 <Panel_Serial_Handler+0x3d8>)
 8004e3a:	f007 fdc7 	bl	800c9cc <iprintf>
					Task_Push_Waypoint(temp_speed, temp_v, temp_h, temp_t);
 8004e3e:	8a3b      	ldrh	r3, [r7, #16]
 8004e40:	8a7a      	ldrh	r2, [r7, #18]
 8004e42:	8ab9      	ldrh	r1, [r7, #20]
 8004e44:	7df8      	ldrb	r0, [r7, #23]
 8004e46:	f7fe fb7b 	bl	8003540 <Task_Push_Waypoint>
				}
				Panel_Serial_SendACK(opcode);
 8004e4a:	7bfb      	ldrb	r3, [r7, #15]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f000 f9e1 	bl	8005214 <Panel_Serial_SendACK>
				break;
 8004e52:	e109      	b.n	8005068 <Panel_Serial_Handler+0x4d8>


			case 5:	//Clear waypoints
				Panel_Serial_SendACK(opcode);
 8004e54:	7bfb      	ldrb	r3, [r7, #15]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 f9dc 	bl	8005214 <Panel_Serial_SendACK>
				Lifter_Auto_Off_Update();
 8004e5c:	f7fe fa6e 	bl	800333c <Lifter_Auto_Off_Update>
				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004e60:	4b3c      	ldr	r3, [pc, #240]	@ (8004f54 <Panel_Serial_Handler+0x3c4>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d103      	bne.n	8004e70 <Panel_Serial_Handler+0x2e0>
 8004e68:	4b3b      	ldr	r3, [pc, #236]	@ (8004f58 <Panel_Serial_Handler+0x3c8>)
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d002      	beq.n	8004e76 <Panel_Serial_Handler+0x2e6>
					printf("Panel serial clear waypoint\n");
 8004e70:	483e      	ldr	r0, [pc, #248]	@ (8004f6c <Panel_Serial_Handler+0x3dc>)
 8004e72:	f007 fe13 	bl	800ca9c <puts>
				Task_Clear_Waypoint();
 8004e76:	f7fe fb4d 	bl	8003514 <Task_Clear_Waypoint>
//				Encoder_Set_Pause(60);	//pause get encoder for 3 second
				break;
 8004e7a:	e0f5      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			case 6:	//Stop all motor
				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004e7c:	4b35      	ldr	r3, [pc, #212]	@ (8004f54 <Panel_Serial_Handler+0x3c4>)
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d103      	bne.n	8004e8c <Panel_Serial_Handler+0x2fc>
 8004e84:	4b34      	ldr	r3, [pc, #208]	@ (8004f58 <Panel_Serial_Handler+0x3c8>)
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d002      	beq.n	8004e92 <Panel_Serial_Handler+0x302>
					printf("Stop all motor\n");
 8004e8c:	4838      	ldr	r0, [pc, #224]	@ (8004f70 <Panel_Serial_Handler+0x3e0>)
 8004e8e:	f007 fe05 	bl	800ca9c <puts>
				Motor_Stop();
 8004e92:	f7ff fc9d 	bl	80047d0 <Motor_Stop>
//				Encoder_Set_Pause(5);	//pause get encoder for 0.1 second
				Panel_Serial_SendACK(opcode);
 8004e96:	7bfb      	ldrb	r3, [r7, #15]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 f9bb 	bl	8005214 <Panel_Serial_SendACK>
				HAL_Delay(10);
 8004e9e:	200a      	movs	r0, #10
 8004ea0:	f001 ffe8 	bl	8006e74 <HAL_Delay>
				LED_RS485_Color(LED_GREEN_COLOR,10);
 8004ea4:	210a      	movs	r1, #10
 8004ea6:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 8004eaa:	f7fd ff95 	bl	8002dd8 <LED_RS485_Color>
				break;
 8004eae:	e0db      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			case 7:	//Get system status
				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004eb0:	4b28      	ldr	r3, [pc, #160]	@ (8004f54 <Panel_Serial_Handler+0x3c4>)
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d103      	bne.n	8004ec0 <Panel_Serial_Handler+0x330>
 8004eb8:	4b27      	ldr	r3, [pc, #156]	@ (8004f58 <Panel_Serial_Handler+0x3c8>)
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d002      	beq.n	8004ec6 <Panel_Serial_Handler+0x336>
					printf("Get System Status\n");
 8004ec0:	482c      	ldr	r0, [pc, #176]	@ (8004f74 <Panel_Serial_Handler+0x3e4>)
 8004ec2:	f007 fdeb 	bl	800ca9c <puts>
				Panel_Serial_SendStatus();
 8004ec6:	f000 fa81 	bl	80053cc <Panel_Serial_SendStatus>
				break;
 8004eca:	e0cd      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			case 8:	//Set waypoint speed
				Panel_Serial_SendACK(opcode);
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 f9a0 	bl	8005214 <Panel_Serial_SendACK>
				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8004f54 <Panel_Serial_Handler+0x3c4>)
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d103      	bne.n	8004ee4 <Panel_Serial_Handler+0x354>
 8004edc:	4b1e      	ldr	r3, [pc, #120]	@ (8004f58 <Panel_Serial_Handler+0x3c8>)
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d019      	beq.n	8004f18 <Panel_Serial_Handler+0x388>
					printf("Panel serial set total speed up= %d, down=%d, repeat=%d, stand=%d, vol=%d\n", rx_data[10], rx_data[11], rx_data[12], rx_data[13], rx_data[14]);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	330a      	adds	r3, #10
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	4619      	mov	r1, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	330b      	adds	r3, #11
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	330c      	adds	r3, #12
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	461c      	mov	r4, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	330d      	adds	r3, #13
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	461a      	mov	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	330e      	adds	r3, #14
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	9301      	str	r3, [sp, #4]
 8004f0c:	9200      	str	r2, [sp, #0]
 8004f0e:	4623      	mov	r3, r4
 8004f10:	4602      	mov	r2, r0
 8004f12:	4819      	ldr	r0, [pc, #100]	@ (8004f78 <Panel_Serial_Handler+0x3e8>)
 8004f14:	f007 fd5a 	bl	800c9cc <iprintf>
				Task_Set_Speed(rx_data[10], rx_data[11]);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	330a      	adds	r3, #10
 8004f1c:	781a      	ldrb	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	330b      	adds	r3, #11
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	4619      	mov	r1, r3
 8004f26:	4610      	mov	r0, r2
 8004f28:	f7ff f970 	bl	800420c <Task_Set_Speed>
				Task_Set_Repeat(rx_data[12]);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	330c      	adds	r3, #12
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7ff f9b8 	bl	80042a8 <Task_Set_Repeat>
				Task_Set_StandTime(rx_data[13]);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	330d      	adds	r3, #13
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7ff f9cc 	bl	80042dc <Task_Set_StandTime>
				Task_Set_Volume(rx_data[14]);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	330e      	adds	r3, #14
 8004f48:	781b      	ldrb	r3, [r3, #0]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff f9dc 	bl	8004308 <Task_Set_Volume>
				break;
 8004f50:	e08a      	b.n	8005068 <Panel_Serial_Handler+0x4d8>
 8004f52:	bf00      	nop
 8004f54:	2000060d 	.word	0x2000060d
 8004f58:	20000698 	.word	0x20000698
 8004f5c:	0800fc74 	.word	0x0800fc74
 8004f60:	0800fca0 	.word	0x0800fca0
 8004f64:	00ffff00 	.word	0x00ffff00
 8004f68:	0800fcb4 	.word	0x0800fcb4
 8004f6c:	0800fcec 	.word	0x0800fcec
 8004f70:	0800fd08 	.word	0x0800fd08
 8004f74:	0800fd18 	.word	0x0800fd18
 8004f78:	0800fd2c 	.word	0x0800fd2c

			case 9:	//Set lifter to home position
				Lifter_Auto_Off_Update();
 8004f7c:	f7fe f9de 	bl	800333c <Lifter_Auto_Off_Update>
				Panel_Serial_SendACK(opcode);
 8004f80:	7bfb      	ldrb	r3, [r7, #15]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 f946 	bl	8005214 <Panel_Serial_SendACK>
				if(rx_data[9]==1)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	3309      	adds	r3, #9
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d10d      	bne.n	8004fae <Panel_Serial_Handler+0x41e>
				{
					if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004f92:	4b39      	ldr	r3, [pc, #228]	@ (8005078 <Panel_Serial_Handler+0x4e8>)
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d103      	bne.n	8004fa2 <Panel_Serial_Handler+0x412>
 8004f9a:	4b38      	ldr	r3, [pc, #224]	@ (800507c <Panel_Serial_Handler+0x4ec>)
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d002      	beq.n	8004fa8 <Panel_Serial_Handler+0x418>
						printf("Set lifter to home position\n");
 8004fa2:	4837      	ldr	r0, [pc, #220]	@ (8005080 <Panel_Serial_Handler+0x4f0>)
 8004fa4:	f007 fd7a 	bl	800ca9c <puts>
					Task_Move_Home();
 8004fa8:	f7ff f8fe 	bl	80041a8 <Task_Move_Home>
				{
					if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
						printf("Set lifter to home position stop\n");
					Task_Move_Stop();
				}
				break;
 8004fac:	e05c      	b.n	8005068 <Panel_Serial_Handler+0x4d8>
					if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004fae:	4b32      	ldr	r3, [pc, #200]	@ (8005078 <Panel_Serial_Handler+0x4e8>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d103      	bne.n	8004fbe <Panel_Serial_Handler+0x42e>
 8004fb6:	4b31      	ldr	r3, [pc, #196]	@ (800507c <Panel_Serial_Handler+0x4ec>)
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d002      	beq.n	8004fc4 <Panel_Serial_Handler+0x434>
						printf("Set lifter to home position stop\n");
 8004fbe:	4831      	ldr	r0, [pc, #196]	@ (8005084 <Panel_Serial_Handler+0x4f4>)
 8004fc0:	f007 fd6c 	bl	800ca9c <puts>
					Task_Move_Stop();
 8004fc4:	f7ff f916 	bl	80041f4 <Task_Move_Stop>
				break;
 8004fc8:	e04e      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			case 10:	//Set lifter to repeat training
				Lifter_Auto_Off_Update();
 8004fca:	f7fe f9b7 	bl	800333c <Lifter_Auto_Off_Update>
				Panel_Serial_SendACK(opcode);
 8004fce:	7bfb      	ldrb	r3, [r7, #15]
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f000 f91f 	bl	8005214 <Panel_Serial_SendACK>
				if(rx_data[9]==1)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	3309      	adds	r3, #9
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d10d      	bne.n	8004ffc <Panel_Serial_Handler+0x46c>
				{
					if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004fe0:	4b25      	ldr	r3, [pc, #148]	@ (8005078 <Panel_Serial_Handler+0x4e8>)
 8004fe2:	781b      	ldrb	r3, [r3, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d103      	bne.n	8004ff0 <Panel_Serial_Handler+0x460>
 8004fe8:	4b24      	ldr	r3, [pc, #144]	@ (800507c <Panel_Serial_Handler+0x4ec>)
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d002      	beq.n	8004ff6 <Panel_Serial_Handler+0x466>
						printf("Set lifter repeat training start\n");
 8004ff0:	4825      	ldr	r0, [pc, #148]	@ (8005088 <Panel_Serial_Handler+0x4f8>)
 8004ff2:	f007 fd53 	bl	800ca9c <puts>
					Task_Repeat();
 8004ff6:	f7ff f9a1 	bl	800433c <Task_Repeat>
				{
					if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
						printf("Set lifter repeat training stop\n");
					Task_Repeat_Pause();
				}
				break;
 8004ffa:	e035      	b.n	8005068 <Panel_Serial_Handler+0x4d8>
					if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8004ffc:	4b1e      	ldr	r3, [pc, #120]	@ (8005078 <Panel_Serial_Handler+0x4e8>)
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d103      	bne.n	800500c <Panel_Serial_Handler+0x47c>
 8005004:	4b1d      	ldr	r3, [pc, #116]	@ (800507c <Panel_Serial_Handler+0x4ec>)
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d002      	beq.n	8005012 <Panel_Serial_Handler+0x482>
						printf("Set lifter repeat training stop\n");
 800500c:	481f      	ldr	r0, [pc, #124]	@ (800508c <Panel_Serial_Handler+0x4fc>)
 800500e:	f007 fd45 	bl	800ca9c <puts>
					Task_Repeat_Pause();
 8005012:	f7ff fa83 	bl	800451c <Task_Repeat_Pause>
				break;
 8005016:	e027      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			case 11:	//Set lifter delay off
				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 8005018:	4b17      	ldr	r3, [pc, #92]	@ (8005078 <Panel_Serial_Handler+0x4e8>)
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d103      	bne.n	8005028 <Panel_Serial_Handler+0x498>
 8005020:	4b16      	ldr	r3, [pc, #88]	@ (800507c <Panel_Serial_Handler+0x4ec>)
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d006      	beq.n	8005036 <Panel_Serial_Handler+0x4a6>
					printf("Set lifter power off after %d second\n",rx_data[9]);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	3309      	adds	r3, #9
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	4619      	mov	r1, r3
 8005030:	4817      	ldr	r0, [pc, #92]	@ (8005090 <Panel_Serial_Handler+0x500>)
 8005032:	f007 fccb 	bl	800c9cc <iprintf>
				Lifter_Set_Delay_Off((uint16_t)rx_data[9]);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	3309      	adds	r3, #9
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	4618      	mov	r0, r3
 800503e:	f7fe f989 	bl	8003354 <Lifter_Set_Delay_Off>
				Panel_Serial_SendACK(opcode);
 8005042:	7bfb      	ldrb	r3, [r7, #15]
 8005044:	4618      	mov	r0, r3
 8005046:	f000 f8e5 	bl	8005214 <Panel_Serial_SendACK>
				break;
 800504a:	e00d      	b.n	8005068 <Panel_Serial_Handler+0x4d8>

			default:
				if((Lifter_Error_Debug!=0) || (Panel_Serial_debug!=0))
 800504c:	4b0a      	ldr	r3, [pc, #40]	@ (8005078 <Panel_Serial_Handler+0x4e8>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d103      	bne.n	800505c <Panel_Serial_Handler+0x4cc>
 8005054:	4b09      	ldr	r3, [pc, #36]	@ (800507c <Panel_Serial_Handler+0x4ec>)
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d004      	beq.n	8005066 <Panel_Serial_Handler+0x4d6>
					printf("Panel serial unknown command %d\n", opcode);
 800505c:	7bfb      	ldrb	r3, [r7, #15]
 800505e:	4619      	mov	r1, r3
 8005060:	480c      	ldr	r0, [pc, #48]	@ (8005094 <Panel_Serial_Handler+0x504>)
 8005062:	f007 fcb3 	bl	800c9cc <iprintf>
				break;
 8005066:	bf00      	nop
		}
		return len;
 8005068:	887b      	ldrh	r3, [r7, #2]
 800506a:	e000      	b.n	800506e <Panel_Serial_Handler+0x4de>
	}
	return 0;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	371c      	adds	r7, #28
 8005072:	46bd      	mov	sp, r7
 8005074:	bd90      	pop	{r4, r7, pc}
 8005076:	bf00      	nop
 8005078:	2000060d 	.word	0x2000060d
 800507c:	20000698 	.word	0x20000698
 8005080:	0800fd78 	.word	0x0800fd78
 8005084:	0800fd94 	.word	0x0800fd94
 8005088:	0800fdb8 	.word	0x0800fdb8
 800508c:	0800fddc 	.word	0x0800fddc
 8005090:	0800fdfc 	.word	0x0800fdfc
 8005094:	0800fe24 	.word	0x0800fe24

08005098 <Panel_Serial_CheckPacket>:

uint8_t Panel_Serial_CheckPacket(uint8_t *rx_data, uint8_t len, uint8_t *opcode)  //return packet length
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	460b      	mov	r3, r1
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	72fb      	strb	r3, [r7, #11]
uint8_t i,packet_len;
	if(len<Panel_Serial_Header_Size)
 80050a6:	7afb      	ldrb	r3, [r7, #11]
 80050a8:	2b03      	cmp	r3, #3
 80050aa:	d801      	bhi.n	80050b0 <Panel_Serial_CheckPacket+0x18>
		return 0;
 80050ac:	2300      	movs	r3, #0
 80050ae:	e091      	b.n	80051d4 <Panel_Serial_CheckPacket+0x13c>
	for(i=0; i<Panel_Serial_Header_Size; i++)
 80050b0:	2300      	movs	r3, #0
 80050b2:	75fb      	strb	r3, [r7, #23]
 80050b4:	e00d      	b.n	80050d2 <Panel_Serial_CheckPacket+0x3a>
	{
		if(rx_data[i]!=Panel_Serial_Header[i])
 80050b6:	7dfb      	ldrb	r3, [r7, #23]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	4413      	add	r3, r2
 80050bc:	781a      	ldrb	r2, [r3, #0]
 80050be:	7dfb      	ldrb	r3, [r7, #23]
 80050c0:	4947      	ldr	r1, [pc, #284]	@ (80051e0 <Panel_Serial_CheckPacket+0x148>)
 80050c2:	5ccb      	ldrb	r3, [r1, r3]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d001      	beq.n	80050cc <Panel_Serial_CheckPacket+0x34>
			return 0;
 80050c8:	2300      	movs	r3, #0
 80050ca:	e083      	b.n	80051d4 <Panel_Serial_CheckPacket+0x13c>
	for(i=0; i<Panel_Serial_Header_Size; i++)
 80050cc:	7dfb      	ldrb	r3, [r7, #23]
 80050ce:	3301      	adds	r3, #1
 80050d0:	75fb      	strb	r3, [r7, #23]
 80050d2:	7dfb      	ldrb	r3, [r7, #23]
 80050d4:	2b03      	cmp	r3, #3
 80050d6:	d9ee      	bls.n	80050b6 <Panel_Serial_CheckPacket+0x1e>
	}
	//Serial.print("CheckPacket size:");  Serial.print(len, DEC); Serial.print(" len:");  Serial.print((rx_data[i]+Panel_Serial_Overhead_Size), DEC);Serial.println();
	if((i>=Panel_Serial_Header_Size)&&(len>=(rx_data[i]+Panel_Serial_Overhead_Size)))  //all header matched and packet size enough
 80050d8:	7dfb      	ldrb	r3, [r7, #23]
 80050da:	2b03      	cmp	r3, #3
 80050dc:	d913      	bls.n	8005106 <Panel_Serial_CheckPacket+0x6e>
 80050de:	7dfb      	ldrb	r3, [r7, #23]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4413      	add	r3, r2
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	1d9a      	adds	r2, r3, #6
 80050e8:	7afb      	ldrb	r3, [r7, #11]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	da0b      	bge.n	8005106 <Panel_Serial_CheckPacket+0x6e>
	{
		packet_len=(rx_data[i]+Panel_Serial_Overhead_Size);
 80050ee:	7dfb      	ldrb	r3, [r7, #23]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	4413      	add	r3, r2
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	3307      	adds	r3, #7
 80050f8:	75bb      	strb	r3, [r7, #22]
		if(1)
#else
		if(Modbus_CheckCRC(rx_data,packet_len-2))
#endif
		{
			*opcode=rx_data[Panel_Serial_OPCODE];
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	795a      	ldrb	r2, [r3, #5]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	701a      	strb	r2, [r3, #0]
			return packet_len;
 8005102:	7dbb      	ldrb	r3, [r7, #22]
 8005104:	e066      	b.n	80051d4 <Panel_Serial_CheckPacket+0x13c>
		}
	}
	else if((i>=Panel_Serial_Header_Size)&&(rx_data[i]=='@')&&(rx_data[i+1]=='@')) //for debug message
 8005106:	7dfb      	ldrb	r3, [r7, #23]
 8005108:	2b03      	cmp	r3, #3
 800510a:	d962      	bls.n	80051d2 <Panel_Serial_CheckPacket+0x13a>
 800510c:	7dfb      	ldrb	r3, [r7, #23]
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	4413      	add	r3, r2
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	2b40      	cmp	r3, #64	@ 0x40
 8005116:	d15c      	bne.n	80051d2 <Panel_Serial_CheckPacket+0x13a>
 8005118:	7dfb      	ldrb	r3, [r7, #23]
 800511a:	3301      	adds	r3, #1
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	4413      	add	r3, r2
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	2b40      	cmp	r3, #64	@ 0x40
 8005124:	d155      	bne.n	80051d2 <Panel_Serial_CheckPacket+0x13a>
	{
		for(;i<len;i++)
 8005126:	e04b      	b.n	80051c0 <Panel_Serial_CheckPacket+0x128>
		{
			if(((rx_data[i-2]==0x0d)&&(rx_data[i-1]==0x0a)) || ((rx_data[i]!=0x0d)&&(rx_data[i]!=0x0a)&&(rx_data[i]<31)&&(rx_data[i]>128)) || ((rx_data[i]==Panel_Serial_Header[0])&&(rx_data[i+1]==Panel_Serial_Header[1])&&(rx_data[i+2]==Panel_Serial_Header[2])&&(rx_data[i+3]==Panel_Serial_Header[3])))
 8005128:	7dfb      	ldrb	r3, [r7, #23]
 800512a:	3b02      	subs	r3, #2
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	4413      	add	r3, r2
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	2b0d      	cmp	r3, #13
 8005134:	d106      	bne.n	8005144 <Panel_Serial_CheckPacket+0xac>
 8005136:	7dfb      	ldrb	r3, [r7, #23]
 8005138:	3b01      	subs	r3, #1
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	4413      	add	r3, r2
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	2b0a      	cmp	r3, #10
 8005142:	d041      	beq.n	80051c8 <Panel_Serial_CheckPacket+0x130>
 8005144:	7dfb      	ldrb	r3, [r7, #23]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	4413      	add	r3, r2
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	2b0d      	cmp	r3, #13
 800514e:	d011      	beq.n	8005174 <Panel_Serial_CheckPacket+0xdc>
 8005150:	7dfb      	ldrb	r3, [r7, #23]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	4413      	add	r3, r2
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	2b0a      	cmp	r3, #10
 800515a:	d00b      	beq.n	8005174 <Panel_Serial_CheckPacket+0xdc>
 800515c:	7dfb      	ldrb	r3, [r7, #23]
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	4413      	add	r3, r2
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	2b1e      	cmp	r3, #30
 8005166:	d805      	bhi.n	8005174 <Panel_Serial_CheckPacket+0xdc>
 8005168:	7dfb      	ldrb	r3, [r7, #23]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	4413      	add	r3, r2
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	2b80      	cmp	r3, #128	@ 0x80
 8005172:	d829      	bhi.n	80051c8 <Panel_Serial_CheckPacket+0x130>
 8005174:	7dfb      	ldrb	r3, [r7, #23]
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	4413      	add	r3, r2
 800517a:	781a      	ldrb	r2, [r3, #0]
 800517c:	4b18      	ldr	r3, [pc, #96]	@ (80051e0 <Panel_Serial_CheckPacket+0x148>)
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	429a      	cmp	r2, r3
 8005182:	d11a      	bne.n	80051ba <Panel_Serial_CheckPacket+0x122>
 8005184:	7dfb      	ldrb	r3, [r7, #23]
 8005186:	3301      	adds	r3, #1
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4413      	add	r3, r2
 800518c:	781a      	ldrb	r2, [r3, #0]
 800518e:	4b14      	ldr	r3, [pc, #80]	@ (80051e0 <Panel_Serial_CheckPacket+0x148>)
 8005190:	785b      	ldrb	r3, [r3, #1]
 8005192:	429a      	cmp	r2, r3
 8005194:	d111      	bne.n	80051ba <Panel_Serial_CheckPacket+0x122>
 8005196:	7dfb      	ldrb	r3, [r7, #23]
 8005198:	3302      	adds	r3, #2
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	4413      	add	r3, r2
 800519e:	781a      	ldrb	r2, [r3, #0]
 80051a0:	4b0f      	ldr	r3, [pc, #60]	@ (80051e0 <Panel_Serial_CheckPacket+0x148>)
 80051a2:	789b      	ldrb	r3, [r3, #2]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d108      	bne.n	80051ba <Panel_Serial_CheckPacket+0x122>
 80051a8:	7dfb      	ldrb	r3, [r7, #23]
 80051aa:	3303      	adds	r3, #3
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4413      	add	r3, r2
 80051b0:	781a      	ldrb	r2, [r3, #0]
 80051b2:	4b0b      	ldr	r3, [pc, #44]	@ (80051e0 <Panel_Serial_CheckPacket+0x148>)
 80051b4:	78db      	ldrb	r3, [r3, #3]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d006      	beq.n	80051c8 <Panel_Serial_CheckPacket+0x130>
		for(;i<len;i++)
 80051ba:	7dfb      	ldrb	r3, [r7, #23]
 80051bc:	3301      	adds	r3, #1
 80051be:	75fb      	strb	r3, [r7, #23]
 80051c0:	7dfa      	ldrb	r2, [r7, #23]
 80051c2:	7afb      	ldrb	r3, [r7, #11]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d3af      	bcc.n	8005128 <Panel_Serial_CheckPacket+0x90>
				break;
		}
		*opcode='@';
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2240      	movs	r2, #64	@ 0x40
 80051cc:	701a      	strb	r2, [r3, #0]
		return i;
 80051ce:	7dfb      	ldrb	r3, [r7, #23]
 80051d0:	e000      	b.n	80051d4 <Panel_Serial_CheckPacket+0x13c>
	}
	return 0;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	371c      	adds	r7, #28
 80051d8:	46bd      	mov	sp, r7
 80051da:	bc80      	pop	{r7}
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	20000038 	.word	0x20000038

080051e4 <Panel_Serial_CheckSamePacket>:

uint8_t Panel_Serial_CheckSamePacket(uint8_t seq)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4603      	mov	r3, r0
 80051ec:	71fb      	strb	r3, [r7, #7]
	if(seq!=Panel_Serial_PacketSeqImage)
 80051ee:	4b08      	ldr	r3, [pc, #32]	@ (8005210 <Panel_Serial_CheckSamePacket+0x2c>)
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	79fa      	ldrb	r2, [r7, #7]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d004      	beq.n	8005202 <Panel_Serial_CheckSamePacket+0x1e>
	{
		Panel_Serial_PacketSeqImage=seq;
 80051f8:	4a05      	ldr	r2, [pc, #20]	@ (8005210 <Panel_Serial_CheckSamePacket+0x2c>)
 80051fa:	79fb      	ldrb	r3, [r7, #7]
 80051fc:	7013      	strb	r3, [r2, #0]
		return 0;
 80051fe:	2300      	movs	r3, #0
 8005200:	e000      	b.n	8005204 <Panel_Serial_CheckSamePacket+0x20>
	}
	else
	{
		return 1;
 8005202:	2301      	movs	r3, #1
	}
}
 8005204:	4618      	mov	r0, r3
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	bc80      	pop	{r7}
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	200006be 	.word	0x200006be

08005214 <Panel_Serial_SendACK>:

void Panel_Serial_SendACK(uint8_t opcode)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
 800521a:	4603      	mov	r3, r0
 800521c:	71fb      	strb	r3, [r7, #7]
	Panel_Serial_TxBuffer[4]=5;     //msgLength
 800521e:	4b08      	ldr	r3, [pc, #32]	@ (8005240 <Panel_Serial_SendACK+0x2c>)
 8005220:	2205      	movs	r2, #5
 8005222:	711a      	strb	r2, [r3, #4]
	Panel_Serial_TxBuffer[5]=opcode;     //opcode
 8005224:	4a06      	ldr	r2, [pc, #24]	@ (8005240 <Panel_Serial_SendACK+0x2c>)
 8005226:	79fb      	ldrb	r3, [r7, #7]
 8005228:	7153      	strb	r3, [r2, #5]
	//[6]=Packet Sequence
	//[7]=Timestamp high byte
	//[8]=Timestamp low byte
	Panel_Serial_TxBuffer[9]=1;   //accept=1; reject=0
 800522a:	4b05      	ldr	r3, [pc, #20]	@ (8005240 <Panel_Serial_SendACK+0x2c>)
 800522c:	2201      	movs	r2, #1
 800522e:	725a      	strb	r2, [r3, #9]
	Panel_Serial_Sendout(10);
 8005230:	200a      	movs	r0, #10
 8005232:	f000 f81f 	bl	8005274 <Panel_Serial_Sendout>
}
 8005236:	bf00      	nop
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	2000069c 	.word	0x2000069c

08005244 <Panel_Serial_SendNACK>:

void Panel_Serial_SendNACK(uint8_t opcode)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	4603      	mov	r3, r0
 800524c:	71fb      	strb	r3, [r7, #7]
	Panel_Serial_TxBuffer[4]=5;     //msgLength
 800524e:	4b08      	ldr	r3, [pc, #32]	@ (8005270 <Panel_Serial_SendNACK+0x2c>)
 8005250:	2205      	movs	r2, #5
 8005252:	711a      	strb	r2, [r3, #4]
	Panel_Serial_TxBuffer[5]=opcode;     //opcode
 8005254:	4a06      	ldr	r2, [pc, #24]	@ (8005270 <Panel_Serial_SendNACK+0x2c>)
 8005256:	79fb      	ldrb	r3, [r7, #7]
 8005258:	7153      	strb	r3, [r2, #5]
	//[6]=Packet Sequence
	//[7]=Timestamp high byte
	//[8]=Timestamp low byte
	Panel_Serial_TxBuffer[9]=0;   //accept=1; reject=0
 800525a:	4b05      	ldr	r3, [pc, #20]	@ (8005270 <Panel_Serial_SendNACK+0x2c>)
 800525c:	2200      	movs	r2, #0
 800525e:	725a      	strb	r2, [r3, #9]
	Panel_Serial_Sendout(10);
 8005260:	200a      	movs	r0, #10
 8005262:	f000 f807 	bl	8005274 <Panel_Serial_Sendout>
}
 8005266:	bf00      	nop
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	2000069c 	.word	0x2000069c

08005274 <Panel_Serial_Sendout>:

void Panel_Serial_Sendout(uint8_t byte)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	4603      	mov	r3, r0
 800527c:	71fb      	strb	r3, [r7, #7]
uint16_t CRC16;
	Panel_Serial_Timestamp=(uint16_t)HAL_GetTick();
 800527e:	f001 fdef 	bl	8006e60 <HAL_GetTick>
 8005282:	4603      	mov	r3, r0
 8005284:	b29a      	uxth	r2, r3
 8005286:	4b29      	ldr	r3, [pc, #164]	@ (800532c <Panel_Serial_Sendout+0xb8>)
 8005288:	801a      	strh	r2, [r3, #0]
	Panel_Serial_TxBuffer[0]='L';
 800528a:	4b29      	ldr	r3, [pc, #164]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 800528c:	224c      	movs	r2, #76	@ 0x4c
 800528e:	701a      	strb	r2, [r3, #0]
	Panel_Serial_TxBuffer[1]='S';
 8005290:	4b27      	ldr	r3, [pc, #156]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 8005292:	2253      	movs	r2, #83	@ 0x53
 8005294:	705a      	strb	r2, [r3, #1]
	Panel_Serial_TxBuffer[2]='C';
 8005296:	4b26      	ldr	r3, [pc, #152]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 8005298:	2243      	movs	r2, #67	@ 0x43
 800529a:	709a      	strb	r2, [r3, #2]
	Panel_Serial_TxBuffer[3]='M';
 800529c:	4b24      	ldr	r3, [pc, #144]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 800529e:	224d      	movs	r2, #77	@ 0x4d
 80052a0:	70da      	strb	r2, [r3, #3]

	Panel_Serial_TxBuffer[6]=Panel_Serial_PacketSeq++;   //Packet Sequence
 80052a2:	4b24      	ldr	r3, [pc, #144]	@ (8005334 <Panel_Serial_Sendout+0xc0>)
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	1c5a      	adds	r2, r3, #1
 80052a8:	b2d1      	uxtb	r1, r2
 80052aa:	4a22      	ldr	r2, [pc, #136]	@ (8005334 <Panel_Serial_Sendout+0xc0>)
 80052ac:	7011      	strb	r1, [r2, #0]
 80052ae:	4a20      	ldr	r2, [pc, #128]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 80052b0:	7193      	strb	r3, [r2, #6]
	Panel_Serial_TxBuffer[7]=Panel_Serial_Timestamp>>8;   //Timestamp high byte;
 80052b2:	4b1e      	ldr	r3, [pc, #120]	@ (800532c <Panel_Serial_Sendout+0xb8>)
 80052b4:	881b      	ldrh	r3, [r3, #0]
 80052b6:	0a1b      	lsrs	r3, r3, #8
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	4b1c      	ldr	r3, [pc, #112]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 80052be:	71da      	strb	r2, [r3, #7]
	Panel_Serial_TxBuffer[8]=Panel_Serial_PacketSeq&0xff; //Timestamp low byte;
 80052c0:	4b1c      	ldr	r3, [pc, #112]	@ (8005334 <Panel_Serial_Sendout+0xc0>)
 80052c2:	781a      	ldrb	r2, [r3, #0]
 80052c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 80052c6:	721a      	strb	r2, [r3, #8]

	CRC16=Modbus_CalCRC(Panel_Serial_TxBuffer,byte);
 80052c8:	79fb      	ldrb	r3, [r7, #7]
 80052ca:	4619      	mov	r1, r3
 80052cc:	4818      	ldr	r0, [pc, #96]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 80052ce:	f7ff f9cd 	bl	800466c <Modbus_CalCRC>
 80052d2:	4603      	mov	r3, r0
 80052d4:	81fb      	strh	r3, [r7, #14]
	Panel_Serial_TxBuffer[byte]=CRC16>>8;   //CRC high byte;
 80052d6:	89fb      	ldrh	r3, [r7, #14]
 80052d8:	0a1b      	lsrs	r3, r3, #8
 80052da:	b29a      	uxth	r2, r3
 80052dc:	79fb      	ldrb	r3, [r7, #7]
 80052de:	b2d1      	uxtb	r1, r2
 80052e0:	4a13      	ldr	r2, [pc, #76]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 80052e2:	54d1      	strb	r1, [r2, r3]
	Panel_Serial_TxBuffer[byte+1]=CRC16&0xff; //CRC low byte;
 80052e4:	79fb      	ldrb	r3, [r7, #7]
 80052e6:	3301      	adds	r3, #1
 80052e8:	89fa      	ldrh	r2, [r7, #14]
 80052ea:	b2d1      	uxtb	r1, r2
 80052ec:	4a10      	ldr	r2, [pc, #64]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 80052ee:	54d1      	strb	r1, [r2, r3]

//	HAL_UART_Transmit_IT(&Panel_Tx_Port, Panel_Serial_TxBuffer, byte+2);
    while (__HAL_UART_GET_FLAG (&Panel_Tx_Port, UART_FLAG_TXE) == RESET){}
 80052f0:	bf00      	nop
 80052f2:	4b11      	ldr	r3, [pc, #68]	@ (8005338 <Panel_Serial_Sendout+0xc4>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052fc:	2b80      	cmp	r3, #128	@ 0x80
 80052fe:	d1f8      	bne.n	80052f2 <Panel_Serial_Sendout+0x7e>
    while (__HAL_UART_GET_FLAG(&Panel_Tx_Port, UART_FLAG_TC) == RESET){}
 8005300:	bf00      	nop
 8005302:	4b0d      	ldr	r3, [pc, #52]	@ (8005338 <Panel_Serial_Sendout+0xc4>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530c:	2b40      	cmp	r3, #64	@ 0x40
 800530e:	d1f8      	bne.n	8005302 <Panel_Serial_Sendout+0x8e>
    HAL_UART_Transmit_DMA(&Panel_Tx_Port, Panel_Serial_TxBuffer, byte+2);
 8005310:	79fb      	ldrb	r3, [r7, #7]
 8005312:	b29b      	uxth	r3, r3
 8005314:	3302      	adds	r3, #2
 8005316:	b29b      	uxth	r3, r3
 8005318:	461a      	mov	r2, r3
 800531a:	4905      	ldr	r1, [pc, #20]	@ (8005330 <Panel_Serial_Sendout+0xbc>)
 800531c:	4806      	ldr	r0, [pc, #24]	@ (8005338 <Panel_Serial_Sendout+0xc4>)
 800531e:	f004 ffbd 	bl	800a29c <HAL_UART_Transmit_DMA>
}
 8005322:	bf00      	nop
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	200006bc 	.word	0x200006bc
 8005330:	2000069c 	.word	0x2000069c
 8005334:	20000699 	.word	0x20000699
 8005338:	20000fe0 	.word	0x20000fe0

0800533c <Panel_Serial_SendEncoder>:

void Panel_Serial_SendEncoder(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0
	Panel_Serial_TxBuffer[4]=11;     //msgLength
 8005340:	4b20      	ldr	r3, [pc, #128]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 8005342:	220b      	movs	r2, #11
 8005344:	711a      	strb	r2, [r3, #4]
	Panel_Serial_TxBuffer[5]=1;     //opcode
 8005346:	4b1f      	ldr	r3, [pc, #124]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 8005348:	2201      	movs	r2, #1
 800534a:	715a      	strb	r2, [r3, #5]
	//[6]=Packet Sequence
	//[7]=Timestamp high byte
	//[8]=Timestamp low byte
	Panel_Serial_TxBuffer[9]=encoder.Value[0]>>8;   //Packet data
 800534c:	4b1e      	ldr	r3, [pc, #120]	@ (80053c8 <Panel_Serial_SendEncoder+0x8c>)
 800534e:	885b      	ldrh	r3, [r3, #2]
 8005350:	0a1b      	lsrs	r3, r3, #8
 8005352:	b29b      	uxth	r3, r3
 8005354:	b2da      	uxtb	r2, r3
 8005356:	4b1b      	ldr	r3, [pc, #108]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 8005358:	725a      	strb	r2, [r3, #9]
	Panel_Serial_TxBuffer[10]=encoder.Value[0]&0xff;   //Packet data
 800535a:	4b1b      	ldr	r3, [pc, #108]	@ (80053c8 <Panel_Serial_SendEncoder+0x8c>)
 800535c:	885b      	ldrh	r3, [r3, #2]
 800535e:	b2da      	uxtb	r2, r3
 8005360:	4b18      	ldr	r3, [pc, #96]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 8005362:	729a      	strb	r2, [r3, #10]
	Panel_Serial_TxBuffer[11]=encoder.Value[1]>>8;   //Packet data
 8005364:	4b18      	ldr	r3, [pc, #96]	@ (80053c8 <Panel_Serial_SendEncoder+0x8c>)
 8005366:	889b      	ldrh	r3, [r3, #4]
 8005368:	0a1b      	lsrs	r3, r3, #8
 800536a:	b29b      	uxth	r3, r3
 800536c:	b2da      	uxtb	r2, r3
 800536e:	4b15      	ldr	r3, [pc, #84]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 8005370:	72da      	strb	r2, [r3, #11]
	Panel_Serial_TxBuffer[12]=encoder.Value[1]&0xff;   //Packet data
 8005372:	4b15      	ldr	r3, [pc, #84]	@ (80053c8 <Panel_Serial_SendEncoder+0x8c>)
 8005374:	889b      	ldrh	r3, [r3, #4]
 8005376:	b2da      	uxtb	r2, r3
 8005378:	4b12      	ldr	r3, [pc, #72]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 800537a:	731a      	strb	r2, [r3, #12]
	Panel_Serial_TxBuffer[13]=encoder.Value[2]>>8;   //Packet data
 800537c:	4b12      	ldr	r3, [pc, #72]	@ (80053c8 <Panel_Serial_SendEncoder+0x8c>)
 800537e:	88db      	ldrh	r3, [r3, #6]
 8005380:	0a1b      	lsrs	r3, r3, #8
 8005382:	b29b      	uxth	r3, r3
 8005384:	b2da      	uxtb	r2, r3
 8005386:	4b0f      	ldr	r3, [pc, #60]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 8005388:	735a      	strb	r2, [r3, #13]
	Panel_Serial_TxBuffer[14]=encoder.Value[2]&0xff;   //Packet data
 800538a:	4b0f      	ldr	r3, [pc, #60]	@ (80053c8 <Panel_Serial_SendEncoder+0x8c>)
 800538c:	88db      	ldrh	r3, [r3, #6]
 800538e:	b2da      	uxtb	r2, r3
 8005390:	4b0c      	ldr	r3, [pc, #48]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 8005392:	739a      	strb	r2, [r3, #14]
	Panel_Serial_TxBuffer[15]=GPIO_Get_Sensor();   //Sensor IO
 8005394:	f7fd fb82 	bl	8002a9c <GPIO_Get_Sensor>
 8005398:	4603      	mov	r3, r0
 800539a:	461a      	mov	r2, r3
 800539c:	4b09      	ldr	r3, [pc, #36]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 800539e:	73da      	strb	r2, [r3, #15]
	Panel_Serial_TxBuffer[16]=Task_Get_Remain_Repeat_Times();   //Remain repeat times
 80053a0:	f7ff f924 	bl	80045ec <Task_Get_Remain_Repeat_Times>
 80053a4:	4603      	mov	r3, r0
 80053a6:	461a      	mov	r2, r3
 80053a8:	4b06      	ldr	r3, [pc, #24]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 80053aa:	741a      	strb	r2, [r3, #16]
	Panel_Serial_TxBuffer[17]=BMS_Read_Percent();   //dummy battery
 80053ac:	f7fc fe94 	bl	80020d8 <BMS_Read_Percent>
 80053b0:	4603      	mov	r3, r0
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	4b03      	ldr	r3, [pc, #12]	@ (80053c4 <Panel_Serial_SendEncoder+0x88>)
 80053b6:	745a      	strb	r2, [r3, #17]
	Panel_Serial_Sendout(18);
 80053b8:	2012      	movs	r0, #18
 80053ba:	f7ff ff5b 	bl	8005274 <Panel_Serial_Sendout>
}
 80053be:	bf00      	nop
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	2000069c 	.word	0x2000069c
 80053c8:	200003d4 	.word	0x200003d4

080053cc <Panel_Serial_SendStatus>:

void Panel_Serial_SendStatus(void)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0
	Panel_Serial_TxBuffer[4]=11;     //msgLength
 80053d0:	4b15      	ldr	r3, [pc, #84]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 80053d2:	220b      	movs	r2, #11
 80053d4:	711a      	strb	r2, [r3, #4]
	Panel_Serial_TxBuffer[5]=7;     //opcode
 80053d6:	4b14      	ldr	r3, [pc, #80]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 80053d8:	2207      	movs	r2, #7
 80053da:	715a      	strb	r2, [r3, #5]
	//[6]=Packet Sequence
	//[7]=Timestamp high byte
	//[8]=Timestamp low byte
	Panel_Serial_TxBuffer[9]=0;   //System Status
 80053dc:	4b12      	ldr	r3, [pc, #72]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 80053de:	2200      	movs	r2, #0
 80053e0:	725a      	strb	r2, [r3, #9]
	Panel_Serial_TxBuffer[10]=0;   //Current task ID
 80053e2:	4b11      	ldr	r3, [pc, #68]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	729a      	strb	r2, [r3, #10]
	Panel_Serial_TxBuffer[11]=1;   //Current Waypoint
 80053e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 80053ea:	2201      	movs	r2, #1
 80053ec:	72da      	strb	r2, [r3, #11]
	Panel_Serial_TxBuffer[12]=GPIO_Get_Sensor();   //Sensor IO
 80053ee:	f7fd fb55 	bl	8002a9c <GPIO_Get_Sensor>
 80053f2:	4603      	mov	r3, r0
 80053f4:	461a      	mov	r2, r3
 80053f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 80053f8:	731a      	strb	r2, [r3, #12]
	Panel_Serial_TxBuffer[13]=Task_Up_Speed();   //Up Speed
 80053fa:	f7fe ff29 	bl	8004250 <Task_Up_Speed>
 80053fe:	4603      	mov	r3, r0
 8005400:	461a      	mov	r2, r3
 8005402:	4b09      	ldr	r3, [pc, #36]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 8005404:	735a      	strb	r2, [r3, #13]
	Panel_Serial_TxBuffer[14]=Task_Down_Speed();   //Down Speed
 8005406:	f7fe ff2f 	bl	8004268 <Task_Down_Speed>
 800540a:	4603      	mov	r3, r0
 800540c:	461a      	mov	r2, r3
 800540e:	4b06      	ldr	r3, [pc, #24]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 8005410:	739a      	strb	r2, [r3, #14]
	Panel_Serial_TxBuffer[15]=BMS_Read_Percent();   //Battery %
 8005412:	f7fc fe61 	bl	80020d8 <BMS_Read_Percent>
 8005416:	4603      	mov	r3, r0
 8005418:	b2da      	uxtb	r2, r3
 800541a:	4b03      	ldr	r3, [pc, #12]	@ (8005428 <Panel_Serial_SendStatus+0x5c>)
 800541c:	73da      	strb	r2, [r3, #15]

	Panel_Serial_Sendout(16);
 800541e:	2010      	movs	r0, #16
 8005420:	f7ff ff28 	bl	8005274 <Panel_Serial_Sendout>
}
 8005424:	bf00      	nop
 8005426:	bd80      	pop	{r7, pc}
 8005428:	2000069c 	.word	0x2000069c

0800542c <Sound_RS485_Init>:

// Subroutine -----------------------------------------------------

// Code -----------------------------------------------------------
void Sound_RS485_Init(void)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
	Sound_RS485_debug=1;
 8005430:	4b03      	ldr	r3, [pc, #12]	@ (8005440 <Sound_RS485_Init+0x14>)
 8005432:	2201      	movs	r2, #1
 8005434:	701a      	strb	r2, [r3, #0]
	printf("Sound_RS485_Init\n");
 8005436:	4803      	ldr	r0, [pc, #12]	@ (8005444 <Sound_RS485_Init+0x18>)
 8005438:	f007 fb30 	bl	800ca9c <puts>
}
 800543c:	bf00      	nop
 800543e:	bd80      	pop	{r7, pc}
 8005440:	200006bf 	.word	0x200006bf
 8005444:	0800fe48 	.word	0x0800fe48

08005448 <Sound_RS485_Play>:
//	HAL_UART_Transmit_DMA(&Sound_Tx_Port, Sound_TxBuf, 12);
//
//}

void Sound_RS485_Play (uint8_t sound)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	71fb      	strb	r3, [r7, #7]
uint16_t CRC16;
	HAL_Delay(10);	//Dummy Delay
 8005452:	200a      	movs	r0, #10
 8005454:	f001 fd0e 	bl	8006e74 <HAL_Delay>
	if(sound>99)
 8005458:	79fb      	ldrb	r3, [r7, #7]
 800545a:	2b63      	cmp	r3, #99	@ 0x63
 800545c:	d901      	bls.n	8005462 <Sound_RS485_Play+0x1a>
		sound = 99;
 800545e:	2363      	movs	r3, #99	@ 0x63
 8005460:	71fb      	strb	r3, [r7, #7]
	Sound_CMD[5]=sound;
 8005462:	4a17      	ldr	r2, [pc, #92]	@ (80054c0 <Sound_RS485_Play+0x78>)
 8005464:	79fb      	ldrb	r3, [r7, #7]
 8005466:	7153      	strb	r3, [r2, #5]
	CRC16=Modbus_CalCRC(Sound_CMD,6);
 8005468:	2106      	movs	r1, #6
 800546a:	4815      	ldr	r0, [pc, #84]	@ (80054c0 <Sound_RS485_Play+0x78>)
 800546c:	f7ff f8fe 	bl	800466c <Modbus_CalCRC>
 8005470:	4603      	mov	r3, r0
 8005472:	81fb      	strh	r3, [r7, #14]
	Sound_CMD[6]=CRC16&0xff; //CRC low byte;
 8005474:	89fb      	ldrh	r3, [r7, #14]
 8005476:	b2da      	uxtb	r2, r3
 8005478:	4b11      	ldr	r3, [pc, #68]	@ (80054c0 <Sound_RS485_Play+0x78>)
 800547a:	719a      	strb	r2, [r3, #6]
	Sound_CMD[7]=CRC16>>8;   //CRC high byte;
 800547c:	89fb      	ldrh	r3, [r7, #14]
 800547e:	0a1b      	lsrs	r3, r3, #8
 8005480:	b29b      	uxth	r3, r3
 8005482:	b2da      	uxtb	r2, r3
 8005484:	4b0e      	ldr	r3, [pc, #56]	@ (80054c0 <Sound_RS485_Play+0x78>)
 8005486:	71da      	strb	r2, [r3, #7]

	while (__HAL_UART_GET_FLAG (&Sound_Tx_Port, UART_FLAG_TXE) == RESET){}
 8005488:	bf00      	nop
 800548a:	4b0e      	ldr	r3, [pc, #56]	@ (80054c4 <Sound_RS485_Play+0x7c>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005494:	2b80      	cmp	r3, #128	@ 0x80
 8005496:	d1f8      	bne.n	800548a <Sound_RS485_Play+0x42>
	while (__HAL_UART_GET_FLAG(&Sound_Tx_Port, UART_FLAG_TC) == RESET){}
 8005498:	bf00      	nop
 800549a:	4b0a      	ldr	r3, [pc, #40]	@ (80054c4 <Sound_RS485_Play+0x7c>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a4:	2b40      	cmp	r3, #64	@ 0x40
 80054a6:	d1f8      	bne.n	800549a <Sound_RS485_Play+0x52>
	HAL_UART_Transmit_DMA(&Sound_Tx_Port, Sound_CMD, 8);
 80054a8:	2208      	movs	r2, #8
 80054aa:	4905      	ldr	r1, [pc, #20]	@ (80054c0 <Sound_RS485_Play+0x78>)
 80054ac:	4805      	ldr	r0, [pc, #20]	@ (80054c4 <Sound_RS485_Play+0x7c>)
 80054ae:	f004 fef5 	bl	800a29c <HAL_UART_Transmit_DMA>
	HAL_Delay(10);	//Dummy Delay
 80054b2:	200a      	movs	r0, #10
 80054b4:	f001 fcde 	bl	8006e74 <HAL_Delay>
}
 80054b8:	bf00      	nop
 80054ba:	3710      	adds	r7, #16
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	20000044 	.word	0x20000044
 80054c4:	20000fe0 	.word	0x20000fe0

080054c8 <Sound_RS485_Volume>:

void Sound_RS485_Volume(uint8_t volume)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	4603      	mov	r3, r0
 80054d0:	71fb      	strb	r3, [r7, #7]
uint16_t CRC16;
	HAL_Delay(10);	//Dummy Delay
 80054d2:	200a      	movs	r0, #10
 80054d4:	f001 fcce 	bl	8006e74 <HAL_Delay>
	if(volume>99)
 80054d8:	79fb      	ldrb	r3, [r7, #7]
 80054da:	2b63      	cmp	r3, #99	@ 0x63
 80054dc:	d901      	bls.n	80054e2 <Sound_RS485_Volume+0x1a>
		volume = 99;
 80054de:	2363      	movs	r3, #99	@ 0x63
 80054e0:	71fb      	strb	r3, [r7, #7]
	Sound_CMD_Volume[5]=volume;
 80054e2:	4a17      	ldr	r2, [pc, #92]	@ (8005540 <Sound_RS485_Volume+0x78>)
 80054e4:	79fb      	ldrb	r3, [r7, #7]
 80054e6:	7153      	strb	r3, [r2, #5]
	CRC16=Modbus_CalCRC(Sound_CMD_Volume,6);
 80054e8:	2106      	movs	r1, #6
 80054ea:	4815      	ldr	r0, [pc, #84]	@ (8005540 <Sound_RS485_Volume+0x78>)
 80054ec:	f7ff f8be 	bl	800466c <Modbus_CalCRC>
 80054f0:	4603      	mov	r3, r0
 80054f2:	81fb      	strh	r3, [r7, #14]
	Sound_CMD_Volume[6]=CRC16&0xff; //CRC low byte;
 80054f4:	89fb      	ldrh	r3, [r7, #14]
 80054f6:	b2da      	uxtb	r2, r3
 80054f8:	4b11      	ldr	r3, [pc, #68]	@ (8005540 <Sound_RS485_Volume+0x78>)
 80054fa:	719a      	strb	r2, [r3, #6]
	Sound_CMD_Volume[7]=CRC16>>8;   //CRC high byte;
 80054fc:	89fb      	ldrh	r3, [r7, #14]
 80054fe:	0a1b      	lsrs	r3, r3, #8
 8005500:	b29b      	uxth	r3, r3
 8005502:	b2da      	uxtb	r2, r3
 8005504:	4b0e      	ldr	r3, [pc, #56]	@ (8005540 <Sound_RS485_Volume+0x78>)
 8005506:	71da      	strb	r2, [r3, #7]

	while (__HAL_UART_GET_FLAG (&Sound_Tx_Port, UART_FLAG_TXE) == RESET){}
 8005508:	bf00      	nop
 800550a:	4b0e      	ldr	r3, [pc, #56]	@ (8005544 <Sound_RS485_Volume+0x7c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005514:	2b80      	cmp	r3, #128	@ 0x80
 8005516:	d1f8      	bne.n	800550a <Sound_RS485_Volume+0x42>
	while (__HAL_UART_GET_FLAG(&Sound_Tx_Port, UART_FLAG_TC) == RESET){}
 8005518:	bf00      	nop
 800551a:	4b0a      	ldr	r3, [pc, #40]	@ (8005544 <Sound_RS485_Volume+0x7c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005524:	2b40      	cmp	r3, #64	@ 0x40
 8005526:	d1f8      	bne.n	800551a <Sound_RS485_Volume+0x52>
	HAL_UART_Transmit_DMA(&Sound_Tx_Port, Sound_CMD_Volume, 8);
 8005528:	2208      	movs	r2, #8
 800552a:	4905      	ldr	r1, [pc, #20]	@ (8005540 <Sound_RS485_Volume+0x78>)
 800552c:	4805      	ldr	r0, [pc, #20]	@ (8005544 <Sound_RS485_Volume+0x7c>)
 800552e:	f004 feb5 	bl	800a29c <HAL_UART_Transmit_DMA>

	HAL_Delay(20);		//wait for command handle by speaker
 8005532:	2014      	movs	r0, #20
 8005534:	f001 fc9e 	bl	8006e74 <HAL_Delay>

}
 8005538:	bf00      	nop
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	2000003c 	.word	0x2000003c
 8005544:	20000fe0 	.word	0x20000fe0

08005548 <USB_Serial_Init>:

// Private function prototypes -----------------------------------

// Code ---------------------------------------------------------
void USB_Serial_Init(void)
{
 8005548:	b480      	push	{r7}
 800554a:	af00      	add	r7, sp, #0
	usb_serial.Rx_Ready=0;
 800554c:	4a04      	ldr	r2, [pc, #16]	@ (8005560 <USB_Serial_Init+0x18>)
 800554e:	7813      	ldrb	r3, [r2, #0]
 8005550:	f36f 0300 	bfc	r3, #0, #1
 8005554:	7013      	strb	r3, [r2, #0]
//#ifndef USB_VCP
//	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
//	__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
//	HAL_UART_Receive_DMA(&huart1, UART_1.Rx_DMA_Buf, RxPacketBuf_Size);
//#endif
}
 8005556:	bf00      	nop
 8005558:	46bd      	mov	sp, r7
 800555a:	bc80      	pop	{r7}
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	200006c0 	.word	0x200006c0

08005564 <USB_Serial_Tx>:
void USB_Serial_Tx(uint8_t* data, uint16_t len)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	460b      	mov	r3, r1
 800556e:	807b      	strh	r3, [r7, #2]
//	if (hUsbDevice.dev_state == USBD_STATE_CONFIGURED)
//	  // plugged in & connected, so send this message periodically
#ifdef USB_VCP
	CDC_Transmit_FS(data, len);
#else
    while (__HAL_UART_GET_FLAG (&huart1, UART_FLAG_TXE) == RESET){}
 8005570:	bf00      	nop
 8005572:	4b0c      	ldr	r3, [pc, #48]	@ (80055a4 <USB_Serial_Tx+0x40>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800557c:	2b80      	cmp	r3, #128	@ 0x80
 800557e:	d1f8      	bne.n	8005572 <USB_Serial_Tx+0xe>
    while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC) == RESET){}
 8005580:	bf00      	nop
 8005582:	4b08      	ldr	r3, [pc, #32]	@ (80055a4 <USB_Serial_Tx+0x40>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800558c:	2b40      	cmp	r3, #64	@ 0x40
 800558e:	d1f8      	bne.n	8005582 <USB_Serial_Tx+0x1e>
	HAL_UART_Transmit_IT(&huart1, data, len);
 8005590:	887b      	ldrh	r3, [r7, #2]
 8005592:	461a      	mov	r2, r3
 8005594:	6879      	ldr	r1, [r7, #4]
 8005596:	4803      	ldr	r0, [pc, #12]	@ (80055a4 <USB_Serial_Tx+0x40>)
 8005598:	f004 fe4b 	bl	800a232 <HAL_UART_Transmit_IT>

#endif
}
 800559c:	bf00      	nop
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	20000f50 	.word	0x20000f50

080055a8 <USB_Serial_Handler>:
	}
}


unsigned char USB_Serial_Handler()
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
	if(usb_serial.Rx_Ready != 0)
 80055ac:	4b0c      	ldr	r3, [pc, #48]	@ (80055e0 <USB_Serial_Handler+0x38>)
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00f      	beq.n	80055da <USB_Serial_Handler+0x32>
	{
		Debug_Serial_Handler(usb_serial.Rx_Buf, usb_serial.Len);
 80055ba:	4b09      	ldr	r3, [pc, #36]	@ (80055e0 <USB_Serial_Handler+0x38>)
 80055bc:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 80055c0:	4619      	mov	r1, r3
 80055c2:	4808      	ldr	r0, [pc, #32]	@ (80055e4 <USB_Serial_Handler+0x3c>)
 80055c4:	f7fc fe8a 	bl	80022dc <Debug_Serial_Handler>
		usb_serial.Len=0;
 80055c8:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <USB_Serial_Handler+0x38>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
		usb_serial.Rx_Ready=0;	// clean flag
 80055d0:	4a03      	ldr	r2, [pc, #12]	@ (80055e0 <USB_Serial_Handler+0x38>)
 80055d2:	7813      	ldrb	r3, [r2, #0]
 80055d4:	f36f 0300 	bfc	r3, #0, #1
 80055d8:	7013      	strb	r3, [r2, #0]
	}
	return 0;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	200006c0 	.word	0x200006c0
 80055e4:	200006c1 	.word	0x200006c1

080055e8 <User_ADC_Init>:
extern ADC_HandleTypeDef hadc2;
// Private function prototypes -----------------------------------

// Code ---------------------------------------------------------
void User_ADC_Init(void)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1);
 80055ec:	4806      	ldr	r0, [pc, #24]	@ (8005608 <User_ADC_Init+0x20>)
 80055ee:	f002 f853 	bl	8007698 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2);
 80055f2:	4806      	ldr	r0, [pc, #24]	@ (800560c <User_ADC_Init+0x24>)
 80055f4:	f002 f850 	bl	8007698 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 80055f8:	4803      	ldr	r0, [pc, #12]	@ (8005608 <User_ADC_Init+0x20>)
 80055fa:	f001 fd37 	bl	800706c <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 80055fe:	4803      	ldr	r0, [pc, #12]	@ (800560c <User_ADC_Init+0x24>)
 8005600:	f001 fd34 	bl	800706c <HAL_ADC_Start>
}
 8005604:	bf00      	nop
 8005606:	bd80      	pop	{r7, pc}
 8005608:	20000e60 	.word	0x20000e60
 800560c:	20000e90 	.word	0x20000e90

08005610 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
	ADC1_Value = HAL_ADC_GetValue(hadc);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f001 fdd5 	bl	80071c8 <HAL_ADC_GetValue>
 800561e:	4603      	mov	r3, r0
 8005620:	4a02      	ldr	r2, [pc, #8]	@ (800562c <HAL_ADC_ConvCpltCallback+0x1c>)
 8005622:	6013      	str	r3, [r2, #0]
}
 8005624:	bf00      	nop
 8005626:	3708      	adds	r7, #8
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	20000744 	.word	0x20000744

08005630 <Internal_ReadFlash>:
 * @param pData     [OUT]
 * @param dataLen   [IN]
 * @return int 
 */
int Internal_ReadFlash(unsigned int addrStart,void *pData,unsigned int dataLen)
{
 8005630:	b480      	push	{r7}
 8005632:	b089      	sub	sp, #36	@ 0x24
 8005634:	af00      	add	r7, sp, #0
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	607a      	str	r2, [r7, #4]
    unsigned int nread = dataLen;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	61fb      	str	r3, [r7, #28]
    unsigned char *pBuffer = (unsigned char *)pData;
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	61bb      	str	r3, [r7, #24]
    const unsigned char *pAddr = (const unsigned char *)addrStart;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	617b      	str	r3, [r7, #20]

    /*  */
    if( (!pData) || (addrStart < STM32FLASH_BASE) || (addrStart > STM32FLASH_END) )
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d007      	beq.n	800565e <Internal_ReadFlash+0x2e>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005654:	d303      	bcc.n	800565e <Internal_ReadFlash+0x2e>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	4a19      	ldr	r2, [pc, #100]	@ (80056c0 <Internal_ReadFlash+0x90>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d90e      	bls.n	800567c <Internal_ReadFlash+0x4c>
    {
        return 0;
 800565e:	2300      	movs	r3, #0
 8005660:	e029      	b.n	80056b6 <Internal_ReadFlash+0x86>
    }

    /* 44 */
    while((nread >= sizeof(unsigned int)) && ( ((unsigned int)pAddr) <= (STM32FLASH_END - 4) ) )
    {
        *(unsigned int *)pBuffer = *(unsigned int *)pAddr;
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	601a      	str	r2, [r3, #0]
        pBuffer += sizeof(unsigned int);
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	3304      	adds	r3, #4
 800566e:	61bb      	str	r3, [r7, #24]
        pAddr += sizeof(unsigned int);
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	3304      	adds	r3, #4
 8005674:	617b      	str	r3, [r7, #20]
        nread -= sizeof(unsigned int);
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	3b04      	subs	r3, #4
 800567a:	61fb      	str	r3, [r7, #28]
    while((nread >= sizeof(unsigned int)) && ( ((unsigned int)pAddr) <= (STM32FLASH_END - 4) ) )
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	2b03      	cmp	r3, #3
 8005680:	d90f      	bls.n	80056a2 <Internal_ReadFlash+0x72>
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	4a0f      	ldr	r2, [pc, #60]	@ (80056c4 <Internal_ReadFlash+0x94>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d9eb      	bls.n	8005662 <Internal_ReadFlash+0x32>
    }

    /* 4 */
    while(nread && ( ((unsigned int)pAddr)<STM32FLASH_END ))
 800568a:	e00a      	b.n	80056a2 <Internal_ReadFlash+0x72>
    {
        *pBuffer++ = *pAddr++;
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	1c53      	adds	r3, r2, #1
 8005690:	617b      	str	r3, [r7, #20]
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	1c59      	adds	r1, r3, #1
 8005696:	61b9      	str	r1, [r7, #24]
 8005698:	7812      	ldrb	r2, [r2, #0]
 800569a:	701a      	strb	r2, [r3, #0]
        nread--;
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	3b01      	subs	r3, #1
 80056a0:	61fb      	str	r3, [r7, #28]
    while(nread && ( ((unsigned int)pAddr)<STM32FLASH_END ))
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <Internal_ReadFlash+0x80>
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	4a07      	ldr	r2, [pc, #28]	@ (80056c8 <Internal_ReadFlash+0x98>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d9ed      	bls.n	800568c <Internal_ReadFlash+0x5c>
    }

    return dataLen - nread;
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	1ad3      	subs	r3, r2, r3
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3724      	adds	r7, #36	@ 0x24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bc80      	pop	{r7}
 80056be:	4770      	bx	lr
 80056c0:	08020000 	.word	0x08020000
 80056c4:	0801fffc 	.word	0x0801fffc
 80056c8:	0801ffff 	.word	0x0801ffff

080056cc <Internal_WriteFlashNoCHeck>:
 * @param pData     [IN]
 * @param dataLen   [IN]
 * @return unsigned int 
 */
static unsigned int Internal_WriteFlashNoCHeck(unsigned int addrStart,const unsigned short *pData,unsigned int dataLen)
{
 80056cc:	b5b0      	push	{r4, r5, r7, lr}
 80056ce:	b086      	sub	sp, #24
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
    unsigned int nwrite = dataLen;              //
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	617b      	str	r3, [r7, #20]
    unsigned int addrmax = STM32FLASH_END - 2;  //FLASH
 80056dc:	4b18      	ldr	r3, [pc, #96]	@ (8005740 <Internal_WriteFlashNoCHeck+0x74>)
 80056de:	613b      	str	r3, [r7, #16]

    while(nwrite)
 80056e0:	e01f      	b.n	8005722 <Internal_WriteFlashNoCHeck+0x56>
    {
        /*  */
        if(addrStart > addrmax)
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d81f      	bhi.n	800572a <Internal_WriteFlashNoCHeck+0x5e>
        {
            break;
        }

        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,addrStart,*pData);
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	881b      	ldrh	r3, [r3, #0]
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	2200      	movs	r2, #0
 80056f2:	461c      	mov	r4, r3
 80056f4:	4615      	mov	r5, r2
 80056f6:	4622      	mov	r2, r4
 80056f8:	462b      	mov	r3, r5
 80056fa:	68f9      	ldr	r1, [r7, #12]
 80056fc:	2001      	movs	r0, #1
 80056fe:	f002 fc33 	bl	8007f68 <HAL_FLASH_Program>
        if( (*(volatile unsigned short*)addrStart) != *pData )
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	881b      	ldrh	r3, [r3, #0]
 8005706:	b29a      	uxth	r2, r3
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	881b      	ldrh	r3, [r3, #0]
 800570c:	429a      	cmp	r2, r3
 800570e:	d10e      	bne.n	800572e <Internal_WriteFlashNoCHeck+0x62>
        {
            break;
        }

        nwrite--;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	3b01      	subs	r3, #1
 8005714:	617b      	str	r3, [r7, #20]
        pData++;
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	3302      	adds	r3, #2
 800571a:	60bb      	str	r3, [r7, #8]
        addrStart += 2;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	3302      	adds	r3, #2
 8005720:	60fb      	str	r3, [r7, #12]
    while(nwrite)
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1dc      	bne.n	80056e2 <Internal_WriteFlashNoCHeck+0x16>
 8005728:	e002      	b.n	8005730 <Internal_WriteFlashNoCHeck+0x64>
            break;
 800572a:	bf00      	nop
 800572c:	e000      	b.n	8005730 <Internal_WriteFlashNoCHeck+0x64>
            break;
 800572e:	bf00      	nop

    }

    return (dataLen - nwrite);
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	1ad3      	subs	r3, r2, r3
}
 8005736:	4618      	mov	r0, r3
 8005738:	3718      	adds	r7, #24
 800573a:	46bd      	mov	sp, r7
 800573c:	bdb0      	pop	{r4, r5, r7, pc}
 800573e:	bf00      	nop
 8005740:	0801fffe 	.word	0x0801fffe

08005744 <Internal_WriteFlash>:
 * @param pData         [IN]
 * @param dataLen       [IN]
 * @return unsigned int 
 */
int Internal_WriteFlash(unsigned int addrStart,const unsigned short *pData,unsigned int dataLen)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b094      	sub	sp, #80	@ 0x50
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
    unsigned int i = 0;
 8005750:	2300      	movs	r3, #0
 8005752:	64fb      	str	r3, [r7, #76]	@ 0x4c
    unsigned int pagepos = 0;       //
 8005754:	2300      	movs	r3, #0
 8005756:	64bb      	str	r3, [r7, #72]	@ 0x48
    unsigned int pageoff = 0;       //
 8005758:	2300      	movs	r3, #0
 800575a:	647b      	str	r3, [r7, #68]	@ 0x44
    unsigned int pagefre = 0;       //
 800575c:	2300      	movs	r3, #0
 800575e:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned int offset  = 0;       //AddressFlash
 8005760:	2300      	movs	r3, #0
 8005762:	633b      	str	r3, [r7, #48]	@ 0x30
    unsigned int nwrite = dataLen;  //
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	63fb      	str	r3, [r7, #60]	@ 0x3c
    const unsigned short *pBuffer = (const unsigned short *)pData;
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	63bb      	str	r3, [r7, #56]	@ 0x38

    /*  */
    if( (addrStart < STM32FLASH_BASE) || (addrStart > (STM32FLASH_END - 2)) || (dataLen == 0) || (pData == NULL) )
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005772:	d309      	bcc.n	8005788 <Internal_WriteFlash+0x44>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	4a67      	ldr	r2, [pc, #412]	@ (8005914 <Internal_WriteFlash+0x1d0>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d205      	bcs.n	8005788 <Internal_WriteFlash+0x44>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d002      	beq.n	8005788 <Internal_WriteFlash+0x44>
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d101      	bne.n	800578c <Internal_WriteFlash+0x48>
    {
        return 0;
 8005788:	2300      	movs	r3, #0
 800578a:	e0bf      	b.n	800590c <Internal_WriteFlash+0x1c8>
    }

    /* FLASH */
    HAL_FLASH_Unlock();
 800578c:	f002 fc5c 	bl	8008048 <HAL_FLASH_Unlock>


    //FLASH
    offset = addrStart - STM32FLASH_BASE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8005796:	633b      	str	r3, [r7, #48]	@ 0x30
    //
    pagepos = offset/STM32FLASH_PAGE_SIZE;
 8005798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579a:	0a9b      	lsrs	r3, r3, #10
 800579c:	64bb      	str	r3, [r7, #72]	@ 0x48
    //()
    pageoff = ((offset%STM32FLASH_PAGE_SIZE)>>1);
 800579e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a0:	085b      	lsrs	r3, r3, #1
 80057a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057a6:	647b      	str	r3, [r7, #68]	@ 0x44
    //()
    pagefre = ((STM32FLASH_PAGE_SIZE>>1) - pageoff);
 80057a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057aa:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80057ae:	643b      	str	r3, [r7, #64]	@ 0x40
    //
    if(nwrite <= pagefre)
 80057b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057b4:	429a      	cmp	r2, r3
 80057b6:	f200 809b 	bhi.w	80058f0 <Internal_WriteFlash+0x1ac>
    {
        pagefre = nwrite;
 80057ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057bc:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    while(nwrite !=0)
 80057be:	e097      	b.n	80058f0 <Internal_WriteFlash+0x1ac>
    {
        /*  */
        if(pagepos >= STM32FLASH_PAGE_NUM)
 80057c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80057c4:	f200 8099 	bhi.w	80058fa <Internal_WriteFlash+0x1b6>
            //FLASH
            break;
        }

        /*  */
        Internal_ReadFlash(STM32FLASH_BASE + pagepos*STM32FLASH_PAGE_SIZE,FlashBuffer,STM32FLASH_PAGE_SIZE);
 80057c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057ca:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80057ce:	029b      	lsls	r3, r3, #10
 80057d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80057d4:	4950      	ldr	r1, [pc, #320]	@ (8005918 <Internal_WriteFlash+0x1d4>)
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff ff2a 	bl	8005630 <Internal_ReadFlash>

        /*  */
        for(i=0;i<pagefre;i++)
 80057dc:	2300      	movs	r3, #0
 80057de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057e0:	e00d      	b.n	80057fe <Internal_WriteFlash+0xba>
        {
            if( *(FlashBuffer + pageoff + i) != 0xFFFF ) // FLASH0xFF
 80057e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057e6:	4413      	add	r3, r2
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	4a4b      	ldr	r2, [pc, #300]	@ (8005918 <Internal_WriteFlash+0x1d4>)
 80057ec:	4413      	add	r3, r2
 80057ee:	881b      	ldrh	r3, [r3, #0]
 80057f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d107      	bne.n	8005808 <Internal_WriteFlash+0xc4>
        for(i=0;i<pagefre;i++)
 80057f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057fa:	3301      	adds	r3, #1
 80057fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005802:	429a      	cmp	r2, r3
 8005804:	d3ed      	bcc.n	80057e2 <Internal_WriteFlash+0x9e>
 8005806:	e000      	b.n	800580a <Internal_WriteFlash+0xc6>
            {
                break;
 8005808:	bf00      	nop
            }
        }

        if(i < pagefre)
 800580a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800580c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800580e:	429a      	cmp	r2, r3
 8005810:	d245      	bcs.n	800589e <Internal_WriteFlash+0x15a>
        {
            /*  */
            unsigned int count = 0;
 8005812:	2300      	movs	r3, #0
 8005814:	62bb      	str	r3, [r7, #40]	@ 0x28
            unsigned int index = 0;
 8005816:	2300      	movs	r3, #0
 8005818:	637b      	str	r3, [r7, #52]	@ 0x34
            uint32_t PageError = 0;
 800581a:	2300      	movs	r3, #0
 800581c:	627b      	str	r3, [r7, #36]	@ 0x24

            FLASH_EraseInitTypeDef pEraseInit;

            /*  */
            pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800581e:	2300      	movs	r3, #0
 8005820:	617b      	str	r3, [r7, #20]
            pEraseInit.PageAddress = STM32FLASH_BASE+pagepos*STM32FLASH_PAGE_SIZE;
 8005822:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005824:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8005828:	029b      	lsls	r3, r3, #10
 800582a:	61fb      	str	r3, [r7, #28]
            pEraseInit.Banks = FLASH_BANK_1;
 800582c:	2301      	movs	r3, #1
 800582e:	61bb      	str	r3, [r7, #24]
            pEraseInit.NbPages = 1;
 8005830:	2301      	movs	r3, #1
 8005832:	623b      	str	r3, [r7, #32]
            if(HAL_FLASHEx_Erase(&pEraseInit,&PageError) != HAL_OK)
 8005834:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8005838:	f107 0314 	add.w	r3, r7, #20
 800583c:	4611      	mov	r1, r2
 800583e:	4618      	mov	r0, r3
 8005840:	f002 fcea 	bl	8008218 <HAL_FLASHEx_Erase>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d159      	bne.n	80058fe <Internal_WriteFlash+0x1ba>
            {
                break;
            }

            /*  */
            for(index = 0;index<pagefre;index++)
 800584a:	2300      	movs	r3, #0
 800584c:	637b      	str	r3, [r7, #52]	@ 0x34
 800584e:	e00e      	b.n	800586e <Internal_WriteFlash+0x12a>
            {
                *(FlashBuffer+pageoff+index) = *(pBuffer+index);
 8005850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005856:	441a      	add	r2, r3
 8005858:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800585a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800585c:	440b      	add	r3, r1
 800585e:	005b      	lsls	r3, r3, #1
 8005860:	492d      	ldr	r1, [pc, #180]	@ (8005918 <Internal_WriteFlash+0x1d4>)
 8005862:	440b      	add	r3, r1
 8005864:	8812      	ldrh	r2, [r2, #0]
 8005866:	801a      	strh	r2, [r3, #0]
            for(index = 0;index<pagefre;index++)
 8005868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800586a:	3301      	adds	r3, #1
 800586c:	637b      	str	r3, [r7, #52]	@ 0x34
 800586e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005872:	429a      	cmp	r2, r3
 8005874:	d3ec      	bcc.n	8005850 <Internal_WriteFlash+0x10c>
            }

            /* FLASH */
            count = Internal_WriteFlashNoCHeck(STM32FLASH_BASE+pagepos*STM32FLASH_PAGE_SIZE,FlashBuffer,(STM32FLASH_PAGE_SIZE>>1));
 8005876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005878:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 800587c:	029b      	lsls	r3, r3, #10
 800587e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005882:	4925      	ldr	r1, [pc, #148]	@ (8005918 <Internal_WriteFlash+0x1d4>)
 8005884:	4618      	mov	r0, r3
 8005886:	f7ff ff21 	bl	80056cc <Internal_WriteFlashNoCHeck>
 800588a:	62b8      	str	r0, [r7, #40]	@ 0x28
            if(count != (STM32FLASH_PAGE_SIZE>>1))
 800588c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005892:	d013      	beq.n	80058bc <Internal_WriteFlash+0x178>
            {
                nwrite -= count;
 8005894:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                break;
 800589c:	e030      	b.n	8005900 <Internal_WriteFlash+0x1bc>
            }

        }else{
            /*  */
            unsigned int count = Internal_WriteFlashNoCHeck(addrStart,pBuffer,pagefre);
 800589e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058a0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80058a2:	68f8      	ldr	r0, [r7, #12]
 80058a4:	f7ff ff12 	bl	80056cc <Internal_WriteFlashNoCHeck>
 80058a8:	62f8      	str	r0, [r7, #44]	@ 0x2c
            if(count != pagefre)
 80058aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d004      	beq.n	80058bc <Internal_WriteFlash+0x178>
            {
                nwrite -= count;
 80058b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                break;
 80058ba:	e021      	b.n	8005900 <Internal_WriteFlash+0x1bc>
            }
        }


        pBuffer += pagefre;             //
 80058bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058be:	005b      	lsls	r3, r3, #1
 80058c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058c2:	4413      	add	r3, r2
 80058c4:	63bb      	str	r3, [r7, #56]	@ 0x38
        addrStart += (pagefre<<1);      //
 80058c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	4413      	add	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]
        nwrite -= pagefre;              //
 80058d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	63fb      	str	r3, [r7, #60]	@ 0x3c

        pagepos++;                      //
 80058d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058da:	3301      	adds	r3, #1
 80058dc:	64bb      	str	r3, [r7, #72]	@ 0x48
        pageoff = 0;                    //
 80058de:	2300      	movs	r3, #0
 80058e0:	647b      	str	r3, [r7, #68]	@ 0x44

        /*  */
        pagefre = nwrite >= (STM32FLASH_PAGE_SIZE>>1) ? (STM32FLASH_PAGE_SIZE>>1) : nwrite;
 80058e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058e8:	bf28      	it	cs
 80058ea:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80058ee:	643b      	str	r3, [r7, #64]	@ 0x40
    while(nwrite !=0)
 80058f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f47f af64 	bne.w	80057c0 <Internal_WriteFlash+0x7c>
 80058f8:	e002      	b.n	8005900 <Internal_WriteFlash+0x1bc>
            break;
 80058fa:	bf00      	nop
 80058fc:	e000      	b.n	8005900 <Internal_WriteFlash+0x1bc>
                break;
 80058fe:	bf00      	nop
    }

    /* FLASH */
    HAL_FLASH_Lock();
 8005900:	f002 fbc8 	bl	8008094 <HAL_FLASH_Lock>

    return ((dataLen - nwrite)<<1);
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	005b      	lsls	r3, r3, #1
}
 800590c:	4618      	mov	r0, r3
 800590e:	3750      	adds	r7, #80	@ 0x50
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	0801ffff 	.word	0x0801ffff
 8005918:	20000748 	.word	0x20000748

0800591c <User_UART_Init>:
extern DMA_HandleTypeDef hdma_memtomem_dma1_stream6;

// Code ---------------------------------------------------------

void User_UART_Init(void)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	af00      	add	r7, sp, #0
	User_UART1_Config();
 8005920:	f000 f80a 	bl	8005938 <User_UART1_Config>
	User_UART2_Config();
 8005924:	f000 f826 	bl	8005974 <User_UART2_Config>
	User_UART3_Config();
 8005928:	f000 f842 	bl	80059b0 <User_UART3_Config>
	Panel_Serial_Init();
 800592c:	f7ff f91c 	bl	8004b68 <Panel_Serial_Init>
	Encoder_Init();
 8005930:	f7fc ff18 	bl	8002764 <Encoder_Init>
}
 8005934:	bf00      	nop
 8005936:	bd80      	pop	{r7, pc}

08005938 <User_UART1_Config>:

void User_UART1_Config(void)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 800593c:	4b0b      	ldr	r3, [pc, #44]	@ (800596c <User_UART1_Config+0x34>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	4b0a      	ldr	r3, [pc, #40]	@ (800596c <User_UART1_Config+0x34>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0210 	orr.w	r2, r2, #16
 800594a:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 800594c:	4b07      	ldr	r3, [pc, #28]	@ (800596c <User_UART1_Config+0x34>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	4b06      	ldr	r3, [pc, #24]	@ (800596c <User_UART1_Config+0x34>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800595a:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart1, UART_1.Rx_DMA_Buf, RxPacketBuf_Size);
 800595c:	2280      	movs	r2, #128	@ 0x80
 800595e:	4904      	ldr	r1, [pc, #16]	@ (8005970 <User_UART1_Config+0x38>)
 8005960:	4802      	ldr	r0, [pc, #8]	@ (800596c <User_UART1_Config+0x34>)
 8005962:	f004 fd0b 	bl	800a37c <HAL_UART_Receive_DMA>
}
 8005966:	bf00      	nop
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	20000f50 	.word	0x20000f50
 8005970:	20000b4c 	.word	0x20000b4c

08005974 <User_UART2_Config>:

void User_UART2_Config(void)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	af00      	add	r7, sp, #0
	//HAL_UART_Receive_IT(&huart2, (uint8_t *)msg_uart2, 1);

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8005978:	4b0b      	ldr	r3, [pc, #44]	@ (80059a8 <User_UART2_Config+0x34>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68da      	ldr	r2, [r3, #12]
 800597e:	4b0a      	ldr	r3, [pc, #40]	@ (80059a8 <User_UART2_Config+0x34>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f042 0210 	orr.w	r2, r2, #16
 8005986:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 8005988:	4b07      	ldr	r3, [pc, #28]	@ (80059a8 <User_UART2_Config+0x34>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68da      	ldr	r2, [r3, #12]
 800598e:	4b06      	ldr	r3, [pc, #24]	@ (80059a8 <User_UART2_Config+0x34>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005996:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart2, UART_2.Rx_DMA_Buf, RxPacketBuf_Size);
 8005998:	2280      	movs	r2, #128	@ 0x80
 800599a:	4904      	ldr	r1, [pc, #16]	@ (80059ac <User_UART2_Config+0x38>)
 800599c:	4802      	ldr	r0, [pc, #8]	@ (80059a8 <User_UART2_Config+0x34>)
 800599e:	f004 fced 	bl	800a37c <HAL_UART_Receive_DMA>
}
 80059a2:	bf00      	nop
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	20000f98 	.word	0x20000f98
 80059ac:	20000c54 	.word	0x20000c54

080059b0 <User_UART3_Config>:

void User_UART3_Config(void)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 80059b4:	4b0b      	ldr	r3, [pc, #44]	@ (80059e4 <User_UART3_Config+0x34>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	4b0a      	ldr	r3, [pc, #40]	@ (80059e4 <User_UART3_Config+0x34>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0210 	orr.w	r2, r2, #16
 80059c2:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(&huart3, UART_IT_TC);
 80059c4:	4b07      	ldr	r3, [pc, #28]	@ (80059e4 <User_UART3_Config+0x34>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68da      	ldr	r2, [r3, #12]
 80059ca:	4b06      	ldr	r3, [pc, #24]	@ (80059e4 <User_UART3_Config+0x34>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059d2:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart3, UART_3.Rx_DMA_Buf, RxPacketBuf_Size);
 80059d4:	2280      	movs	r2, #128	@ 0x80
 80059d6:	4904      	ldr	r1, [pc, #16]	@ (80059e8 <User_UART3_Config+0x38>)
 80059d8:	4802      	ldr	r0, [pc, #8]	@ (80059e4 <User_UART3_Config+0x34>)
 80059da:	f004 fccf 	bl	800a37c <HAL_UART_Receive_DMA>
}
 80059de:	bf00      	nop
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	20000fe0 	.word	0x20000fe0
 80059e8:	20000d5c 	.word	0x20000d5c

080059ec <User_UART_Rx_Handler>:

void User_UART_Rx_Handler(void)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
bool used;
	if(UART_1.Rx_PacketReady!=0)
 80059f2:	4b57      	ldr	r3, [pc, #348]	@ (8005b50 <User_UART_Rx_Handler+0x164>)
 80059f4:	781b      	ldrb	r3, [r3, #0]
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d02b      	beq.n	8005a58 <User_UART_Rx_Handler+0x6c>
	{
//		printf("Uart1 Rx packet %d bytes\n",UART_1.Rx_PacketLenght);
    	while(UART_1.Rx_PacketLenght > 0)
 8005a00:	e021      	b.n	8005a46 <User_UART_Rx_Handler+0x5a>
    	{
    		used=false;
 8005a02:	2300      	movs	r3, #0
 8005a04:	71fb      	strb	r3, [r7, #7]

    		if(User_UART_Shift_Buffer(UART_1.RX_Data, &UART_1.Rx_PacketLenght, Debug_Serial_Handler(UART_1.RX_Data, UART_1.Rx_PacketLenght))>0)
 8005a06:	4b52      	ldr	r3, [pc, #328]	@ (8005b50 <User_UART_Rx_Handler+0x164>)
 8005a08:	885b      	ldrh	r3, [r3, #2]
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	4851      	ldr	r0, [pc, #324]	@ (8005b54 <User_UART_Rx_Handler+0x168>)
 8005a0e:	f7fc fc65 	bl	80022dc <Debug_Serial_Handler>
 8005a12:	4603      	mov	r3, r0
 8005a14:	461a      	mov	r2, r3
 8005a16:	4950      	ldr	r1, [pc, #320]	@ (8005b58 <User_UART_Rx_Handler+0x16c>)
 8005a18:	484e      	ldr	r0, [pc, #312]	@ (8005b54 <User_UART_Rx_Handler+0x168>)
 8005a1a:	f000 f8ab 	bl	8005b74 <User_UART_Shift_Buffer>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d001      	beq.n	8005a28 <User_UART_Rx_Handler+0x3c>
    			used=true;	//mark it for waste 1 byte buffer
 8005a24:	2301      	movs	r3, #1
 8005a26:	71fb      	strb	r3, [r7, #7]


    		//this should place at the last
    		if((UART_1.Rx_PacketLenght > 0)&&(used==false))
 8005a28:	4b49      	ldr	r3, [pc, #292]	@ (8005b50 <User_UART_Rx_Handler+0x164>)
 8005a2a:	885b      	ldrh	r3, [r3, #2]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d00a      	beq.n	8005a46 <User_UART_Rx_Handler+0x5a>
 8005a30:	79fb      	ldrb	r3, [r7, #7]
 8005a32:	f083 0301 	eor.w	r3, r3, #1
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d004      	beq.n	8005a46 <User_UART_Rx_Handler+0x5a>
    			User_UART_Shift_Buffer(UART_1.RX_Data, &UART_1.Rx_PacketLenght, 1);	//waste 1 byte only
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	4946      	ldr	r1, [pc, #280]	@ (8005b58 <User_UART_Rx_Handler+0x16c>)
 8005a40:	4844      	ldr	r0, [pc, #272]	@ (8005b54 <User_UART_Rx_Handler+0x168>)
 8005a42:	f000 f897 	bl	8005b74 <User_UART_Shift_Buffer>
    	while(UART_1.Rx_PacketLenght > 0)
 8005a46:	4b42      	ldr	r3, [pc, #264]	@ (8005b50 <User_UART_Rx_Handler+0x164>)
 8005a48:	885b      	ldrh	r3, [r3, #2]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1d9      	bne.n	8005a02 <User_UART_Rx_Handler+0x16>
    	}
		UART_1.Rx_PacketReady=0;
 8005a4e:	4a40      	ldr	r2, [pc, #256]	@ (8005b50 <User_UART_Rx_Handler+0x164>)
 8005a50:	7813      	ldrb	r3, [r2, #0]
 8005a52:	f36f 0300 	bfc	r3, #0, #1
 8005a56:	7013      	strb	r3, [r2, #0]

	}

    if(UART_2.Rx_PacketReady!=0)
 8005a58:	4b40      	ldr	r3, [pc, #256]	@ (8005b5c <User_UART_Rx_Handler+0x170>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d03c      	beq.n	8005ae0 <User_UART_Rx_Handler+0xf4>
    {
//		printf("Uart2 Rx packet %d bytes\n",UART_2.Rx_PacketLenght);
    	while(UART_2.Rx_PacketLenght > 0)
 8005a66:	e032      	b.n	8005ace <User_UART_Rx_Handler+0xe2>
    	{
    		used=false;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	71fb      	strb	r3, [r7, #7]

    		if(User_UART_Shift_Buffer(UART_2.RX_Data, &UART_2.Rx_PacketLenght, Encoder_Serial_Handler(UART_2.RX_Data, UART_2.Rx_PacketLenght))>0)
 8005a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8005b5c <User_UART_Rx_Handler+0x170>)
 8005a6e:	885b      	ldrh	r3, [r3, #2]
 8005a70:	4619      	mov	r1, r3
 8005a72:	483b      	ldr	r0, [pc, #236]	@ (8005b60 <User_UART_Rx_Handler+0x174>)
 8005a74:	f7fc ff16 	bl	80028a4 <Encoder_Serial_Handler>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	4939      	ldr	r1, [pc, #228]	@ (8005b64 <User_UART_Rx_Handler+0x178>)
 8005a7e:	4838      	ldr	r0, [pc, #224]	@ (8005b60 <User_UART_Rx_Handler+0x174>)
 8005a80:	f000 f878 	bl	8005b74 <User_UART_Shift_Buffer>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <User_UART_Rx_Handler+0xa2>
    			used=true;	//mark it for waste 1 byte buffer
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	71fb      	strb	r3, [r7, #7]

    		if(User_UART_Shift_Buffer(UART_2.RX_Data, &UART_2.Rx_PacketLenght, BMS_Serial_Handler(UART_2.RX_Data, UART_2.Rx_PacketLenght))>0)
 8005a8e:	4b33      	ldr	r3, [pc, #204]	@ (8005b5c <User_UART_Rx_Handler+0x170>)
 8005a90:	885b      	ldrh	r3, [r3, #2]
 8005a92:	4619      	mov	r1, r3
 8005a94:	4832      	ldr	r0, [pc, #200]	@ (8005b60 <User_UART_Rx_Handler+0x174>)
 8005a96:	f7fc fb5f 	bl	8002158 <BMS_Serial_Handler>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	4931      	ldr	r1, [pc, #196]	@ (8005b64 <User_UART_Rx_Handler+0x178>)
 8005aa0:	482f      	ldr	r0, [pc, #188]	@ (8005b60 <User_UART_Rx_Handler+0x174>)
 8005aa2:	f000 f867 	bl	8005b74 <User_UART_Shift_Buffer>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d001      	beq.n	8005ab0 <User_UART_Rx_Handler+0xc4>
    			used=true;	//mark it for waste 1 byte buffer
 8005aac:	2301      	movs	r3, #1
 8005aae:	71fb      	strb	r3, [r7, #7]

    		//this should place at the last
    		if((UART_2.Rx_PacketLenght > 0)&&(used==false))
 8005ab0:	4b2a      	ldr	r3, [pc, #168]	@ (8005b5c <User_UART_Rx_Handler+0x170>)
 8005ab2:	885b      	ldrh	r3, [r3, #2]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00a      	beq.n	8005ace <User_UART_Rx_Handler+0xe2>
 8005ab8:	79fb      	ldrb	r3, [r7, #7]
 8005aba:	f083 0301 	eor.w	r3, r3, #1
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d004      	beq.n	8005ace <User_UART_Rx_Handler+0xe2>
    			User_UART_Shift_Buffer(UART_2.RX_Data, &UART_2.Rx_PacketLenght, 1);	//waste 1 byte only
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	4927      	ldr	r1, [pc, #156]	@ (8005b64 <User_UART_Rx_Handler+0x178>)
 8005ac8:	4825      	ldr	r0, [pc, #148]	@ (8005b60 <User_UART_Rx_Handler+0x174>)
 8005aca:	f000 f853 	bl	8005b74 <User_UART_Shift_Buffer>
    	while(UART_2.Rx_PacketLenght > 0)
 8005ace:	4b23      	ldr	r3, [pc, #140]	@ (8005b5c <User_UART_Rx_Handler+0x170>)
 8005ad0:	885b      	ldrh	r3, [r3, #2]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1c8      	bne.n	8005a68 <User_UART_Rx_Handler+0x7c>
    	}
		UART_2.Rx_PacketReady=0;
 8005ad6:	4a21      	ldr	r2, [pc, #132]	@ (8005b5c <User_UART_Rx_Handler+0x170>)
 8005ad8:	7813      	ldrb	r3, [r2, #0]
 8005ada:	f36f 0300 	bfc	r3, #0, #1
 8005ade:	7013      	strb	r3, [r2, #0]
    }

	if(UART_3.Rx_PacketReady!=0)
 8005ae0:	4b21      	ldr	r3, [pc, #132]	@ (8005b68 <User_UART_Rx_Handler+0x17c>)
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	f003 0301 	and.w	r3, r3, #1
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d02b      	beq.n	8005b46 <User_UART_Rx_Handler+0x15a>
	{
//		printf("Uart3 Rx packet %d bytes\n",UART_3.Rx_PacketLenght);
		while(UART_3.Rx_PacketLenght > 0)
 8005aee:	e021      	b.n	8005b34 <User_UART_Rx_Handler+0x148>
		{
			used=false;
 8005af0:	2300      	movs	r3, #0
 8005af2:	71fb      	strb	r3, [r7, #7]
    		if(User_UART_Shift_Buffer(UART_3.RX_Data, &UART_3.Rx_PacketLenght, Panel_Serial_Handler(UART_3.RX_Data, UART_3.Rx_PacketLenght))>0)
 8005af4:	4b1c      	ldr	r3, [pc, #112]	@ (8005b68 <User_UART_Rx_Handler+0x17c>)
 8005af6:	885b      	ldrh	r3, [r3, #2]
 8005af8:	4619      	mov	r1, r3
 8005afa:	481c      	ldr	r0, [pc, #112]	@ (8005b6c <User_UART_Rx_Handler+0x180>)
 8005afc:	f7ff f848 	bl	8004b90 <Panel_Serial_Handler>
 8005b00:	4603      	mov	r3, r0
 8005b02:	461a      	mov	r2, r3
 8005b04:	491a      	ldr	r1, [pc, #104]	@ (8005b70 <User_UART_Rx_Handler+0x184>)
 8005b06:	4819      	ldr	r0, [pc, #100]	@ (8005b6c <User_UART_Rx_Handler+0x180>)
 8005b08:	f000 f834 	bl	8005b74 <User_UART_Shift_Buffer>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d001      	beq.n	8005b16 <User_UART_Rx_Handler+0x12a>
    			used=true;	//mark it for waste 1 byte buffer
 8005b12:	2301      	movs	r3, #1
 8005b14:	71fb      	strb	r3, [r7, #7]


			//this should place at the last
			if((UART_3.Rx_PacketLenght > 0)&&(used==false))
 8005b16:	4b14      	ldr	r3, [pc, #80]	@ (8005b68 <User_UART_Rx_Handler+0x17c>)
 8005b18:	885b      	ldrh	r3, [r3, #2]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00a      	beq.n	8005b34 <User_UART_Rx_Handler+0x148>
 8005b1e:	79fb      	ldrb	r3, [r7, #7]
 8005b20:	f083 0301 	eor.w	r3, r3, #1
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d004      	beq.n	8005b34 <User_UART_Rx_Handler+0x148>
				User_UART_Shift_Buffer(UART_3.RX_Data, &UART_3.Rx_PacketLenght, 1);	//waste 1 byte only
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	4910      	ldr	r1, [pc, #64]	@ (8005b70 <User_UART_Rx_Handler+0x184>)
 8005b2e:	480f      	ldr	r0, [pc, #60]	@ (8005b6c <User_UART_Rx_Handler+0x180>)
 8005b30:	f000 f820 	bl	8005b74 <User_UART_Shift_Buffer>
		while(UART_3.Rx_PacketLenght > 0)
 8005b34:	4b0c      	ldr	r3, [pc, #48]	@ (8005b68 <User_UART_Rx_Handler+0x17c>)
 8005b36:	885b      	ldrh	r3, [r3, #2]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1d9      	bne.n	8005af0 <User_UART_Rx_Handler+0x104>
		}
		UART_3.Rx_PacketReady=0;
 8005b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005b68 <User_UART_Rx_Handler+0x17c>)
 8005b3e:	7813      	ldrb	r3, [r2, #0]
 8005b40:	f36f 0300 	bfc	r3, #0, #1
 8005b44:	7013      	strb	r3, [r2, #0]
	}

}
 8005b46:	bf00      	nop
 8005b48:	3708      	adds	r7, #8
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	20000b48 	.word	0x20000b48
 8005b54:	20000bcc 	.word	0x20000bcc
 8005b58:	20000b4a 	.word	0x20000b4a
 8005b5c:	20000c50 	.word	0x20000c50
 8005b60:	20000cd4 	.word	0x20000cd4
 8005b64:	20000c52 	.word	0x20000c52
 8005b68:	20000d58 	.word	0x20000d58
 8005b6c:	20000ddc 	.word	0x20000ddc
 8005b70:	20000d5a 	.word	0x20000d5a

08005b74 <User_UART_Shift_Buffer>:

uint16_t User_UART_Shift_Buffer(uint8_t* buf, uint16_t* remain_len, uint16_t len)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b087      	sub	sp, #28
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	4613      	mov	r3, r2
 8005b80:	80fb      	strh	r3, [r7, #6]
uint16_t tail;
	tail=*remain_len;
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	881b      	ldrh	r3, [r3, #0]
 8005b86:	82bb      	strh	r3, [r7, #20]
	//remove data from buffer, and shift number of len data on buffer
	if(len > tail)
 8005b88:	88fa      	ldrh	r2, [r7, #6]
 8005b8a:	8abb      	ldrh	r3, [r7, #20]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d901      	bls.n	8005b94 <User_UART_Shift_Buffer+0x20>
	{
		len = tail;
 8005b90:	8abb      	ldrh	r3, [r7, #20]
 8005b92:	80fb      	strh	r3, [r7, #6]
	}
	for(uint16_t i=0; (i+len)<tail; i++)
 8005b94:	2300      	movs	r3, #0
 8005b96:	82fb      	strh	r3, [r7, #22]
 8005b98:	e00d      	b.n	8005bb6 <User_UART_Shift_Buffer+0x42>
	{
		buf[i] = buf[i+len];
 8005b9a:	8afa      	ldrh	r2, [r7, #22]
 8005b9c:	88fb      	ldrh	r3, [r7, #6]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	441a      	add	r2, r3
 8005ba6:	8afb      	ldrh	r3, [r7, #22]
 8005ba8:	68f9      	ldr	r1, [r7, #12]
 8005baa:	440b      	add	r3, r1
 8005bac:	7812      	ldrb	r2, [r2, #0]
 8005bae:	701a      	strb	r2, [r3, #0]
	for(uint16_t i=0; (i+len)<tail; i++)
 8005bb0:	8afb      	ldrh	r3, [r7, #22]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	82fb      	strh	r3, [r7, #22]
 8005bb6:	8afa      	ldrh	r2, [r7, #22]
 8005bb8:	88fb      	ldrh	r3, [r7, #6]
 8005bba:	441a      	add	r2, r3
 8005bbc:	8abb      	ldrh	r3, [r7, #20]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	dbeb      	blt.n	8005b9a <User_UART_Shift_Buffer+0x26>
	}
	*remain_len -= len;
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	881a      	ldrh	r2, [r3, #0]
 8005bc6:	88fb      	ldrh	r3, [r7, #6]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	801a      	strh	r2, [r3, #0]
	return len;
 8005bd0:	88fb      	ldrh	r3, [r7, #6]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	371c      	adds	r7, #28
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bc80      	pop	{r7}
 8005bda:	4770      	bx	lr

08005bdc <HAL_UART_RxCpltCallback>:
	Print_TimeStamp=temp32;
	printf("LSCM_@DB dt =%dms\n",(int)Print_DeltaTime);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
	if (huart == &huart1)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a0f      	ldr	r2, [pc, #60]	@ (8005c24 <HAL_UART_RxCpltCallback+0x48>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d104      	bne.n	8005bf6 <HAL_UART_RxCpltCallback+0x1a>
	{
		//printf("LSCM_@DB Uart1 Rx buffer full\n");
        HAL_UART_Receive_DMA(&huart1,UART_1.Rx_DMA_Buf,RxPacketBuf_Size);
 8005bec:	2280      	movs	r2, #128	@ 0x80
 8005bee:	490e      	ldr	r1, [pc, #56]	@ (8005c28 <HAL_UART_RxCpltCallback+0x4c>)
 8005bf0:	480c      	ldr	r0, [pc, #48]	@ (8005c24 <HAL_UART_RxCpltCallback+0x48>)
 8005bf2:	f004 fbc3 	bl	800a37c <HAL_UART_Receive_DMA>
	}

	if (huart == &huart2)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a0c      	ldr	r2, [pc, #48]	@ (8005c2c <HAL_UART_RxCpltCallback+0x50>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d104      	bne.n	8005c08 <HAL_UART_RxCpltCallback+0x2c>
	{
		//printf("LSCM_@DB Uart2 Rx buffer full\n");
        HAL_UART_Receive_DMA(&huart2,UART_2.Rx_DMA_Buf,RxPacketBuf_Size);
 8005bfe:	2280      	movs	r2, #128	@ 0x80
 8005c00:	490b      	ldr	r1, [pc, #44]	@ (8005c30 <HAL_UART_RxCpltCallback+0x54>)
 8005c02:	480a      	ldr	r0, [pc, #40]	@ (8005c2c <HAL_UART_RxCpltCallback+0x50>)
 8005c04:	f004 fbba 	bl	800a37c <HAL_UART_Receive_DMA>
	}

	if (huart == &huart3)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8005c34 <HAL_UART_RxCpltCallback+0x58>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d104      	bne.n	8005c1a <HAL_UART_RxCpltCallback+0x3e>
	{
		//printf("LSCM_@DB Uart3 Rx buffer full\n");
        HAL_UART_Receive_DMA(&huart3,UART_3.Rx_DMA_Buf,RxPacketBuf_Size);
 8005c10:	2280      	movs	r2, #128	@ 0x80
 8005c12:	4909      	ldr	r1, [pc, #36]	@ (8005c38 <HAL_UART_RxCpltCallback+0x5c>)
 8005c14:	4807      	ldr	r0, [pc, #28]	@ (8005c34 <HAL_UART_RxCpltCallback+0x58>)
 8005c16:	f004 fbb1 	bl	800a37c <HAL_UART_Receive_DMA>
	}

}
 8005c1a:	bf00      	nop
 8005c1c:	3708      	adds	r7, #8
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20000f50 	.word	0x20000f50
 8005c28:	20000b4c 	.word	0x20000b4c
 8005c2c:	20000f98 	.word	0x20000f98
 8005c30:	20000c54 	.word	0x20000c54
 8005c34:	20000fe0 	.word	0x20000fe0
 8005c38:	20000d5c 	.word	0x20000d5c

08005c3c <UartRxDMA_IdleInterruptHandler>:

void UartRxDMA_IdleInterruptHandler(UART_HandleTypeDef *huart)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b086      	sub	sp, #24
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
    if((__HAL_UART_GET_FLAG(&huart1,UART_FLAG_IDLE) != RESET))
 8005c44:	4b5e      	ldr	r3, [pc, #376]	@ (8005dc0 <UartRxDMA_IdleInterruptHandler+0x184>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0310 	and.w	r3, r3, #16
 8005c4e:	2b10      	cmp	r3, #16
 8005c50:	d136      	bne.n	8005cc0 <UartRxDMA_IdleInterruptHandler+0x84>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8005c52:	2300      	movs	r3, #0
 8005c54:	617b      	str	r3, [r7, #20]
 8005c56:	4b5a      	ldr	r3, [pc, #360]	@ (8005dc0 <UartRxDMA_IdleInterruptHandler+0x184>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	617b      	str	r3, [r7, #20]
 8005c5e:	4b58      	ldr	r3, [pc, #352]	@ (8005dc0 <UartRxDMA_IdleInterruptHandler+0x184>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	617b      	str	r3, [r7, #20]
 8005c66:	697b      	ldr	r3, [r7, #20]
        HAL_UART_DMAStop(&huart1);
 8005c68:	4855      	ldr	r0, [pc, #340]	@ (8005dc0 <UartRxDMA_IdleInterruptHandler+0x184>)
 8005c6a:	f004 fbac 	bl	800a3c6 <HAL_UART_DMAStop>
        if(UART_1.Rx_PacketReady==0)
 8005c6e:	4b55      	ldr	r3, [pc, #340]	@ (8005dc4 <UartRxDMA_IdleInterruptHandler+0x188>)
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d11c      	bne.n	8005cb6 <UartRxDMA_IdleInterruptHandler+0x7a>
        {
            UART_1.Rx_PacketLenght =  RxPacketBuf_Size -  __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 8005c7c:	4b50      	ldr	r3, [pc, #320]	@ (8005dc0 <UartRxDMA_IdleInterruptHandler+0x184>)
 8005c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8005dc4 <UartRxDMA_IdleInterruptHandler+0x188>)
 8005c8e:	805a      	strh	r2, [r3, #2]
            if(UART_1.Rx_PacketLenght>RxPacketBuf_Size)
 8005c90:	4b4c      	ldr	r3, [pc, #304]	@ (8005dc4 <UartRxDMA_IdleInterruptHandler+0x188>)
 8005c92:	885b      	ldrh	r3, [r3, #2]
 8005c94:	2b80      	cmp	r3, #128	@ 0x80
 8005c96:	d902      	bls.n	8005c9e <UartRxDMA_IdleInterruptHandler+0x62>
            {
            	UART_1.Rx_PacketLenght=RxPacketBuf_Size;
 8005c98:	4b4a      	ldr	r3, [pc, #296]	@ (8005dc4 <UartRxDMA_IdleInterruptHandler+0x188>)
 8005c9a:	2280      	movs	r2, #128	@ 0x80
 8005c9c:	805a      	strh	r2, [r3, #2]
            }
            User_memcpy(UART_1.RX_Data, UART_1.Rx_DMA_Buf, UART_1.Rx_PacketLenght);
 8005c9e:	4b49      	ldr	r3, [pc, #292]	@ (8005dc4 <UartRxDMA_IdleInterruptHandler+0x188>)
 8005ca0:	885b      	ldrh	r3, [r3, #2]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	4948      	ldr	r1, [pc, #288]	@ (8005dc8 <UartRxDMA_IdleInterruptHandler+0x18c>)
 8005ca6:	4849      	ldr	r0, [pc, #292]	@ (8005dcc <UartRxDMA_IdleInterruptHandler+0x190>)
 8005ca8:	f000 f8a2 	bl	8005df0 <User_memcpy>
            UART_1.Rx_PacketReady=1;
 8005cac:	4a45      	ldr	r2, [pc, #276]	@ (8005dc4 <UartRxDMA_IdleInterruptHandler+0x188>)
 8005cae:	7813      	ldrb	r3, [r2, #0]
 8005cb0:	f043 0301 	orr.w	r3, r3, #1
 8005cb4:	7013      	strb	r3, [r2, #0]
        else
        {
    		//if(uart_debug!=0)
    		//	printf("LSCM_@DB Uart1 Rx packet missing.\n");
        }
        HAL_UART_Receive_DMA(&huart1,UART_1.Rx_DMA_Buf,RxPacketBuf_Size);
 8005cb6:	2280      	movs	r2, #128	@ 0x80
 8005cb8:	4943      	ldr	r1, [pc, #268]	@ (8005dc8 <UartRxDMA_IdleInterruptHandler+0x18c>)
 8005cba:	4841      	ldr	r0, [pc, #260]	@ (8005dc0 <UartRxDMA_IdleInterruptHandler+0x184>)
 8005cbc:	f004 fb5e 	bl	800a37c <HAL_UART_Receive_DMA>
    }
    if((__HAL_UART_GET_FLAG(&huart2,UART_FLAG_IDLE) != RESET))
 8005cc0:	4b43      	ldr	r3, [pc, #268]	@ (8005dd0 <UartRxDMA_IdleInterruptHandler+0x194>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0310 	and.w	r3, r3, #16
 8005cca:	2b10      	cmp	r3, #16
 8005ccc:	d136      	bne.n	8005d3c <UartRxDMA_IdleInterruptHandler+0x100>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8005cce:	2300      	movs	r3, #0
 8005cd0:	613b      	str	r3, [r7, #16]
 8005cd2:	4b3f      	ldr	r3, [pc, #252]	@ (8005dd0 <UartRxDMA_IdleInterruptHandler+0x194>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	613b      	str	r3, [r7, #16]
 8005cda:	4b3d      	ldr	r3, [pc, #244]	@ (8005dd0 <UartRxDMA_IdleInterruptHandler+0x194>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	613b      	str	r3, [r7, #16]
 8005ce2:	693b      	ldr	r3, [r7, #16]
        HAL_UART_DMAStop(&huart2);
 8005ce4:	483a      	ldr	r0, [pc, #232]	@ (8005dd0 <UartRxDMA_IdleInterruptHandler+0x194>)
 8005ce6:	f004 fb6e 	bl	800a3c6 <HAL_UART_DMAStop>
        if(UART_2.Rx_PacketReady==0)
 8005cea:	4b3a      	ldr	r3, [pc, #232]	@ (8005dd4 <UartRxDMA_IdleInterruptHandler+0x198>)
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d11c      	bne.n	8005d32 <UartRxDMA_IdleInterruptHandler+0xf6>
        {
            UART_2.Rx_PacketLenght =  RxPacketBuf_Size -  __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8005cf8:	4b35      	ldr	r3, [pc, #212]	@ (8005dd0 <UartRxDMA_IdleInterruptHandler+0x194>)
 8005cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	4b32      	ldr	r3, [pc, #200]	@ (8005dd4 <UartRxDMA_IdleInterruptHandler+0x198>)
 8005d0a:	805a      	strh	r2, [r3, #2]
            if(UART_2.Rx_PacketLenght>RxPacketBuf_Size)
 8005d0c:	4b31      	ldr	r3, [pc, #196]	@ (8005dd4 <UartRxDMA_IdleInterruptHandler+0x198>)
 8005d0e:	885b      	ldrh	r3, [r3, #2]
 8005d10:	2b80      	cmp	r3, #128	@ 0x80
 8005d12:	d902      	bls.n	8005d1a <UartRxDMA_IdleInterruptHandler+0xde>
            {
            	UART_2.Rx_PacketLenght=RxPacketBuf_Size;
 8005d14:	4b2f      	ldr	r3, [pc, #188]	@ (8005dd4 <UartRxDMA_IdleInterruptHandler+0x198>)
 8005d16:	2280      	movs	r2, #128	@ 0x80
 8005d18:	805a      	strh	r2, [r3, #2]
            }
            User_memcpy(UART_2.RX_Data, UART_2.Rx_DMA_Buf, UART_2.Rx_PacketLenght);
 8005d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8005dd4 <UartRxDMA_IdleInterruptHandler+0x198>)
 8005d1c:	885b      	ldrh	r3, [r3, #2]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	492d      	ldr	r1, [pc, #180]	@ (8005dd8 <UartRxDMA_IdleInterruptHandler+0x19c>)
 8005d22:	482e      	ldr	r0, [pc, #184]	@ (8005ddc <UartRxDMA_IdleInterruptHandler+0x1a0>)
 8005d24:	f000 f864 	bl	8005df0 <User_memcpy>
            UART_2.Rx_PacketReady=1;
 8005d28:	4a2a      	ldr	r2, [pc, #168]	@ (8005dd4 <UartRxDMA_IdleInterruptHandler+0x198>)
 8005d2a:	7813      	ldrb	r3, [r2, #0]
 8005d2c:	f043 0301 	orr.w	r3, r3, #1
 8005d30:	7013      	strb	r3, [r2, #0]
        else
        {
    		//if(uart_debug!=0)
    		//	printf("LSCM_@DB Uart2 Rx packet missing.\n");
        }
        HAL_UART_Receive_DMA(&huart2,UART_2.Rx_DMA_Buf,RxPacketBuf_Size);
 8005d32:	2280      	movs	r2, #128	@ 0x80
 8005d34:	4928      	ldr	r1, [pc, #160]	@ (8005dd8 <UartRxDMA_IdleInterruptHandler+0x19c>)
 8005d36:	4826      	ldr	r0, [pc, #152]	@ (8005dd0 <UartRxDMA_IdleInterruptHandler+0x194>)
 8005d38:	f004 fb20 	bl	800a37c <HAL_UART_Receive_DMA>
    }

    if((__HAL_UART_GET_FLAG(&huart3,UART_FLAG_IDLE) != RESET))
 8005d3c:	4b28      	ldr	r3, [pc, #160]	@ (8005de0 <UartRxDMA_IdleInterruptHandler+0x1a4>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0310 	and.w	r3, r3, #16
 8005d46:	2b10      	cmp	r3, #16
 8005d48:	d136      	bne.n	8005db8 <UartRxDMA_IdleInterruptHandler+0x17c>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	4b24      	ldr	r3, [pc, #144]	@ (8005de0 <UartRxDMA_IdleInterruptHandler+0x1a4>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	4b22      	ldr	r3, [pc, #136]	@ (8005de0 <UartRxDMA_IdleInterruptHandler+0x1a4>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
        HAL_UART_DMAStop(&huart3);
 8005d60:	481f      	ldr	r0, [pc, #124]	@ (8005de0 <UartRxDMA_IdleInterruptHandler+0x1a4>)
 8005d62:	f004 fb30 	bl	800a3c6 <HAL_UART_DMAStop>
        if(UART_3.Rx_PacketReady==0)
 8005d66:	4b1f      	ldr	r3, [pc, #124]	@ (8005de4 <UartRxDMA_IdleInterruptHandler+0x1a8>)
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	f003 0301 	and.w	r3, r3, #1
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d11c      	bne.n	8005dae <UartRxDMA_IdleInterruptHandler+0x172>
        {
            UART_3.Rx_PacketLenght =  RxPacketBuf_Size -  __HAL_DMA_GET_COUNTER(huart3.hdmarx);
 8005d74:	4b1a      	ldr	r3, [pc, #104]	@ (8005de0 <UartRxDMA_IdleInterruptHandler+0x1a4>)
 8005d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	4b17      	ldr	r3, [pc, #92]	@ (8005de4 <UartRxDMA_IdleInterruptHandler+0x1a8>)
 8005d86:	805a      	strh	r2, [r3, #2]
            if(UART_3.Rx_PacketLenght>RxPacketBuf_Size)
 8005d88:	4b16      	ldr	r3, [pc, #88]	@ (8005de4 <UartRxDMA_IdleInterruptHandler+0x1a8>)
 8005d8a:	885b      	ldrh	r3, [r3, #2]
 8005d8c:	2b80      	cmp	r3, #128	@ 0x80
 8005d8e:	d902      	bls.n	8005d96 <UartRxDMA_IdleInterruptHandler+0x15a>
            {
            	UART_3.Rx_PacketLenght=RxPacketBuf_Size;
 8005d90:	4b14      	ldr	r3, [pc, #80]	@ (8005de4 <UartRxDMA_IdleInterruptHandler+0x1a8>)
 8005d92:	2280      	movs	r2, #128	@ 0x80
 8005d94:	805a      	strh	r2, [r3, #2]
            }
            User_memcpy(UART_3.RX_Data, UART_3.Rx_DMA_Buf, UART_3.Rx_PacketLenght);
 8005d96:	4b13      	ldr	r3, [pc, #76]	@ (8005de4 <UartRxDMA_IdleInterruptHandler+0x1a8>)
 8005d98:	885b      	ldrh	r3, [r3, #2]
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	4912      	ldr	r1, [pc, #72]	@ (8005de8 <UartRxDMA_IdleInterruptHandler+0x1ac>)
 8005d9e:	4813      	ldr	r0, [pc, #76]	@ (8005dec <UartRxDMA_IdleInterruptHandler+0x1b0>)
 8005da0:	f000 f826 	bl	8005df0 <User_memcpy>
            UART_3.Rx_PacketReady=1;
 8005da4:	4a0f      	ldr	r2, [pc, #60]	@ (8005de4 <UartRxDMA_IdleInterruptHandler+0x1a8>)
 8005da6:	7813      	ldrb	r3, [r2, #0]
 8005da8:	f043 0301 	orr.w	r3, r3, #1
 8005dac:	7013      	strb	r3, [r2, #0]
        else
        {
    		//if(uart_debug!=0)
    		//	printf("LSCM_@DB Uart3 Rx packet missing.\n");
        }
        HAL_UART_Receive_DMA(&huart3,UART_3.Rx_DMA_Buf,RxPacketBuf_Size);
 8005dae:	2280      	movs	r2, #128	@ 0x80
 8005db0:	490d      	ldr	r1, [pc, #52]	@ (8005de8 <UartRxDMA_IdleInterruptHandler+0x1ac>)
 8005db2:	480b      	ldr	r0, [pc, #44]	@ (8005de0 <UartRxDMA_IdleInterruptHandler+0x1a4>)
 8005db4:	f004 fae2 	bl	800a37c <HAL_UART_Receive_DMA>
    }

}
 8005db8:	bf00      	nop
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	20000f50 	.word	0x20000f50
 8005dc4:	20000b48 	.word	0x20000b48
 8005dc8:	20000b4c 	.word	0x20000b4c
 8005dcc:	20000bcc 	.word	0x20000bcc
 8005dd0:	20000f98 	.word	0x20000f98
 8005dd4:	20000c50 	.word	0x20000c50
 8005dd8:	20000c54 	.word	0x20000c54
 8005ddc:	20000cd4 	.word	0x20000cd4
 8005de0:	20000fe0 	.word	0x20000fe0
 8005de4:	20000d58 	.word	0x20000d58
 8005de8:	20000d5c 	.word	0x20000d5c
 8005dec:	20000ddc 	.word	0x20000ddc

08005df0 <User_memcpy>:


void User_memcpy(uint8_t *dest,  uint8_t * src, uint16_t size)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b087      	sub	sp, #28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	80fb      	strh	r3, [r7, #6]
uint16_t i;
	if(size>RxPacketBuf_Size)
 8005dfe:	88fb      	ldrh	r3, [r7, #6]
 8005e00:	2b80      	cmp	r3, #128	@ 0x80
 8005e02:	d901      	bls.n	8005e08 <User_memcpy+0x18>
		size=RxPacketBuf_Size;
 8005e04:	2380      	movs	r3, #128	@ 0x80
 8005e06:	80fb      	strh	r3, [r7, #6]
	for(i=0;i<size;i++)
 8005e08:	2300      	movs	r3, #0
 8005e0a:	82fb      	strh	r3, [r7, #22]
 8005e0c:	e00a      	b.n	8005e24 <User_memcpy+0x34>
	{
		dest[i]=src[i];
 8005e0e:	8afb      	ldrh	r3, [r7, #22]
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	441a      	add	r2, r3
 8005e14:	8afb      	ldrh	r3, [r7, #22]
 8005e16:	68f9      	ldr	r1, [r7, #12]
 8005e18:	440b      	add	r3, r1
 8005e1a:	7812      	ldrb	r2, [r2, #0]
 8005e1c:	701a      	strb	r2, [r3, #0]
	for(i=0;i<size;i++)
 8005e1e:	8afb      	ldrh	r3, [r7, #22]
 8005e20:	3301      	adds	r3, #1
 8005e22:	82fb      	strh	r3, [r7, #22]
 8005e24:	8afa      	ldrh	r2, [r7, #22]
 8005e26:	88fb      	ldrh	r3, [r7, #6]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d3f0      	bcc.n	8005e0e <User_memcpy+0x1e>
	}
}
 8005e2c:	bf00      	nop
 8005e2e:	bf00      	nop
 8005e30:	371c      	adds	r7, #28
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bc80      	pop	{r7}
 8005e36:	4770      	bx	lr

08005e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005e3c:	f000 ffb8 	bl	8006db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005e40:	f000 f817 	bl	8005e72 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005e44:	f000 fa78 	bl	8006338 <MX_GPIO_Init>
  MX_DMA_Init();
 8005e48:	f000 fa30 	bl	80062ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8005e4c:	f000 f9da 	bl	8006204 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8005e50:	f000 f8e6 	bl	8006020 <MX_TIM2_Init>
  MX_TIM3_Init();
 8005e54:	f000 f932 	bl	80060bc <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8005e58:	f000 f9fe 	bl	8006258 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8005e5c:	f000 f9a8 	bl	80061b0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8005e60:	f000 f862 	bl	8005f28 <MX_ADC1_Init>
  MX_ADC2_Init();
 8005e64:	f000 f89e 	bl	8005fa4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  Lifter_Init();
 8005e68:	f7fd f808 	bl	8002e7c <Lifter_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	Lifter_Main();
 8005e6c:	f7fd f930 	bl	80030d0 <Lifter_Main>
 8005e70:	e7fc      	b.n	8005e6c <main+0x34>

08005e72 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b094      	sub	sp, #80	@ 0x50
 8005e76:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005e78:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005e7c:	2228      	movs	r2, #40	@ 0x28
 8005e7e:	2100      	movs	r1, #0
 8005e80:	4618      	mov	r0, r3
 8005e82:	f006 feeb 	bl	800cc5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005e86:	f107 0314 	add.w	r3, r7, #20
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	605a      	str	r2, [r3, #4]
 8005e90:	609a      	str	r2, [r3, #8]
 8005e92:	60da      	str	r2, [r3, #12]
 8005e94:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005e96:	1d3b      	adds	r3, r7, #4
 8005e98:	2200      	movs	r2, #0
 8005e9a:	601a      	str	r2, [r3, #0]
 8005e9c:	605a      	str	r2, [r3, #4]
 8005e9e:	609a      	str	r2, [r3, #8]
 8005ea0:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005ea6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005eac:	2300      	movs	r3, #0
 8005eae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005eb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005ebe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8005ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005ec4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f002 fc01 	bl	80086d0 <HAL_RCC_OscConfig>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d001      	beq.n	8005ed8 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8005ed4:	f000 face 	bl	8006474 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005ed8:	230f      	movs	r3, #15
 8005eda:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005edc:	2302      	movs	r3, #2
 8005ede:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005ee4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ee8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005eea:	2300      	movs	r3, #0
 8005eec:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005eee:	f107 0314 	add.w	r3, r7, #20
 8005ef2:	2102      	movs	r1, #2
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f002 fe6d 	bl	8008bd4 <HAL_RCC_ClockConfig>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d001      	beq.n	8005f04 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8005f00:	f000 fab8 	bl	8006474 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005f04:	2302      	movs	r3, #2
 8005f06:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f0c:	1d3b      	adds	r3, r7, #4
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f002 ffee 	bl	8008ef0 <HAL_RCCEx_PeriphCLKConfig>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d001      	beq.n	8005f1e <SystemClock_Config+0xac>
  {
    Error_Handler();
 8005f1a:	f000 faab 	bl	8006474 <Error_Handler>
  }
}
 8005f1e:	bf00      	nop
 8005f20:	3750      	adds	r7, #80	@ 0x50
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
	...

08005f28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005f2e:	1d3b      	adds	r3, r7, #4
 8005f30:	2200      	movs	r2, #0
 8005f32:	601a      	str	r2, [r3, #0]
 8005f34:	605a      	str	r2, [r3, #4]
 8005f36:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005f38:	4b18      	ldr	r3, [pc, #96]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f3a:	4a19      	ldr	r2, [pc, #100]	@ (8005fa0 <MX_ADC1_Init+0x78>)
 8005f3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005f3e:	4b17      	ldr	r3, [pc, #92]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f40:	2200      	movs	r2, #0
 8005f42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005f44:	4b15      	ldr	r3, [pc, #84]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f46:	2201      	movs	r2, #1
 8005f48:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005f4a:	4b14      	ldr	r3, [pc, #80]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005f50:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f52:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8005f56:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005f58:	4b10      	ldr	r3, [pc, #64]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8005f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f60:	2201      	movs	r2, #1
 8005f62:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005f64:	480d      	ldr	r0, [pc, #52]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f66:	f000 ffa9 	bl	8006ebc <HAL_ADC_Init>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d001      	beq.n	8005f74 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8005f70:	f000 fa80 	bl	8006474 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005f74:	2300      	movs	r3, #0
 8005f76:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005f80:	1d3b      	adds	r3, r7, #4
 8005f82:	4619      	mov	r1, r3
 8005f84:	4805      	ldr	r0, [pc, #20]	@ (8005f9c <MX_ADC1_Init+0x74>)
 8005f86:	f001 f9f3 	bl	8007370 <HAL_ADC_ConfigChannel>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8005f90:	f000 fa70 	bl	8006474 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005f94:	bf00      	nop
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	20000e60 	.word	0x20000e60
 8005fa0:	40012400 	.word	0x40012400

08005fa4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005faa:	1d3b      	adds	r3, r7, #4
 8005fac:	2200      	movs	r2, #0
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	605a      	str	r2, [r3, #4]
 8005fb2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8005fb4:	4b18      	ldr	r3, [pc, #96]	@ (8006018 <MX_ADC2_Init+0x74>)
 8005fb6:	4a19      	ldr	r2, [pc, #100]	@ (800601c <MX_ADC2_Init+0x78>)
 8005fb8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005fba:	4b17      	ldr	r3, [pc, #92]	@ (8006018 <MX_ADC2_Init+0x74>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8005fc0:	4b15      	ldr	r3, [pc, #84]	@ (8006018 <MX_ADC2_Init+0x74>)
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005fc6:	4b14      	ldr	r3, [pc, #80]	@ (8006018 <MX_ADC2_Init+0x74>)
 8005fc8:	2200      	movs	r2, #0
 8005fca:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005fcc:	4b12      	ldr	r3, [pc, #72]	@ (8006018 <MX_ADC2_Init+0x74>)
 8005fce:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8005fd2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005fd4:	4b10      	ldr	r3, [pc, #64]	@ (8006018 <MX_ADC2_Init+0x74>)
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8005fda:	4b0f      	ldr	r3, [pc, #60]	@ (8006018 <MX_ADC2_Init+0x74>)
 8005fdc:	2201      	movs	r2, #1
 8005fde:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005fe0:	480d      	ldr	r0, [pc, #52]	@ (8006018 <MX_ADC2_Init+0x74>)
 8005fe2:	f000 ff6b 	bl	8006ebc <HAL_ADC_Init>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d001      	beq.n	8005ff0 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8005fec:	f000 fa42 	bl	8006474 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005ffc:	1d3b      	adds	r3, r7, #4
 8005ffe:	4619      	mov	r1, r3
 8006000:	4805      	ldr	r0, [pc, #20]	@ (8006018 <MX_ADC2_Init+0x74>)
 8006002:	f001 f9b5 	bl	8007370 <HAL_ADC_ConfigChannel>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d001      	beq.n	8006010 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 800600c:	f000 fa32 	bl	8006474 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8006010:	bf00      	nop
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	20000e90 	.word	0x20000e90
 800601c:	40012800 	.word	0x40012800

08006020 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b086      	sub	sp, #24
 8006024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006026:	f107 0308 	add.w	r3, r7, #8
 800602a:	2200      	movs	r2, #0
 800602c:	601a      	str	r2, [r3, #0]
 800602e:	605a      	str	r2, [r3, #4]
 8006030:	609a      	str	r2, [r3, #8]
 8006032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006034:	463b      	mov	r3, r7
 8006036:	2200      	movs	r2, #0
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800603c:	4b1e      	ldr	r3, [pc, #120]	@ (80060b8 <MX_TIM2_Init+0x98>)
 800603e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006042:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 8006044:	4b1c      	ldr	r3, [pc, #112]	@ (80060b8 <MX_TIM2_Init+0x98>)
 8006046:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800604a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800604c:	4b1a      	ldr	r3, [pc, #104]	@ (80060b8 <MX_TIM2_Init+0x98>)
 800604e:	2200      	movs	r2, #0
 8006050:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3600;
 8006052:	4b19      	ldr	r3, [pc, #100]	@ (80060b8 <MX_TIM2_Init+0x98>)
 8006054:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8006058:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800605a:	4b17      	ldr	r3, [pc, #92]	@ (80060b8 <MX_TIM2_Init+0x98>)
 800605c:	2200      	movs	r2, #0
 800605e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006060:	4b15      	ldr	r3, [pc, #84]	@ (80060b8 <MX_TIM2_Init+0x98>)
 8006062:	2280      	movs	r2, #128	@ 0x80
 8006064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006066:	4814      	ldr	r0, [pc, #80]	@ (80060b8 <MX_TIM2_Init+0x98>)
 8006068:	f003 f8ae 	bl	80091c8 <HAL_TIM_Base_Init>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d001      	beq.n	8006076 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8006072:	f000 f9ff 	bl	8006474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006076:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800607a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800607c:	f107 0308 	add.w	r3, r7, #8
 8006080:	4619      	mov	r1, r3
 8006082:	480d      	ldr	r0, [pc, #52]	@ (80060b8 <MX_TIM2_Init+0x98>)
 8006084:	f003 fbe6 	bl	8009854 <HAL_TIM_ConfigClockSource>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800608e:	f000 f9f1 	bl	8006474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006092:	2300      	movs	r3, #0
 8006094:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006096:	2300      	movs	r3, #0
 8006098:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800609a:	463b      	mov	r3, r7
 800609c:	4619      	mov	r1, r3
 800609e:	4806      	ldr	r0, [pc, #24]	@ (80060b8 <MX_TIM2_Init+0x98>)
 80060a0:	f003 ff7c 	bl	8009f9c <HAL_TIMEx_MasterConfigSynchronization>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80060aa:	f000 f9e3 	bl	8006474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80060ae:	bf00      	nop
 80060b0:	3718      	adds	r7, #24
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	20000ec0 	.word	0x20000ec0

080060bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b08a      	sub	sp, #40	@ 0x28
 80060c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80060c2:	f107 0320 	add.w	r3, r7, #32
 80060c6:	2200      	movs	r2, #0
 80060c8:	601a      	str	r2, [r3, #0]
 80060ca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80060cc:	1d3b      	adds	r3, r7, #4
 80060ce:	2200      	movs	r2, #0
 80060d0:	601a      	str	r2, [r3, #0]
 80060d2:	605a      	str	r2, [r3, #4]
 80060d4:	609a      	str	r2, [r3, #8]
 80060d6:	60da      	str	r2, [r3, #12]
 80060d8:	611a      	str	r2, [r3, #16]
 80060da:	615a      	str	r2, [r3, #20]
 80060dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80060de:	4b32      	ldr	r3, [pc, #200]	@ (80061a8 <MX_TIM3_Init+0xec>)
 80060e0:	4a32      	ldr	r2, [pc, #200]	@ (80061ac <MX_TIM3_Init+0xf0>)
 80060e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80060e4:	4b30      	ldr	r3, [pc, #192]	@ (80061a8 <MX_TIM3_Init+0xec>)
 80060e6:	2200      	movs	r2, #0
 80060e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80060ea:	4b2f      	ldr	r3, [pc, #188]	@ (80061a8 <MX_TIM3_Init+0xec>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3599;
 80060f0:	4b2d      	ldr	r3, [pc, #180]	@ (80061a8 <MX_TIM3_Init+0xec>)
 80060f2:	f640 620f 	movw	r2, #3599	@ 0xe0f
 80060f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80060f8:	4b2b      	ldr	r3, [pc, #172]	@ (80061a8 <MX_TIM3_Init+0xec>)
 80060fa:	2200      	movs	r2, #0
 80060fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80060fe:	4b2a      	ldr	r3, [pc, #168]	@ (80061a8 <MX_TIM3_Init+0xec>)
 8006100:	2280      	movs	r2, #128	@ 0x80
 8006102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006104:	4828      	ldr	r0, [pc, #160]	@ (80061a8 <MX_TIM3_Init+0xec>)
 8006106:	f003 f901 	bl	800930c <HAL_TIM_PWM_Init>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d001      	beq.n	8006114 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8006110:	f000 f9b0 	bl	8006474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006114:	2300      	movs	r3, #0
 8006116:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006118:	2300      	movs	r3, #0
 800611a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800611c:	f107 0320 	add.w	r3, r7, #32
 8006120:	4619      	mov	r1, r3
 8006122:	4821      	ldr	r0, [pc, #132]	@ (80061a8 <MX_TIM3_Init+0xec>)
 8006124:	f003 ff3a 	bl	8009f9c <HAL_TIMEx_MasterConfigSynchronization>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800612e:	f000 f9a1 	bl	8006474 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006132:	2360      	movs	r3, #96	@ 0x60
 8006134:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006136:	2300      	movs	r3, #0
 8006138:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800613a:	2300      	movs	r3, #0
 800613c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800613e:	2300      	movs	r3, #0
 8006140:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006142:	1d3b      	adds	r3, r7, #4
 8006144:	2200      	movs	r2, #0
 8006146:	4619      	mov	r1, r3
 8006148:	4817      	ldr	r0, [pc, #92]	@ (80061a8 <MX_TIM3_Init+0xec>)
 800614a:	f003 fac1 	bl	80096d0 <HAL_TIM_PWM_ConfigChannel>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d001      	beq.n	8006158 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8006154:	f000 f98e 	bl	8006474 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006158:	1d3b      	adds	r3, r7, #4
 800615a:	2204      	movs	r2, #4
 800615c:	4619      	mov	r1, r3
 800615e:	4812      	ldr	r0, [pc, #72]	@ (80061a8 <MX_TIM3_Init+0xec>)
 8006160:	f003 fab6 	bl	80096d0 <HAL_TIM_PWM_ConfigChannel>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d001      	beq.n	800616e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800616a:	f000 f983 	bl	8006474 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800616e:	1d3b      	adds	r3, r7, #4
 8006170:	2208      	movs	r2, #8
 8006172:	4619      	mov	r1, r3
 8006174:	480c      	ldr	r0, [pc, #48]	@ (80061a8 <MX_TIM3_Init+0xec>)
 8006176:	f003 faab 	bl	80096d0 <HAL_TIM_PWM_ConfigChannel>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d001      	beq.n	8006184 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8006180:	f000 f978 	bl	8006474 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006184:	1d3b      	adds	r3, r7, #4
 8006186:	220c      	movs	r2, #12
 8006188:	4619      	mov	r1, r3
 800618a:	4807      	ldr	r0, [pc, #28]	@ (80061a8 <MX_TIM3_Init+0xec>)
 800618c:	f003 faa0 	bl	80096d0 <HAL_TIM_PWM_ConfigChannel>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8006196:	f000 f96d 	bl	8006474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800619a:	4803      	ldr	r0, [pc, #12]	@ (80061a8 <MX_TIM3_Init+0xec>)
 800619c:	f000 fa5a 	bl	8006654 <HAL_TIM_MspPostInit>

}
 80061a0:	bf00      	nop
 80061a2:	3728      	adds	r7, #40	@ 0x28
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	20000f08 	.word	0x20000f08
 80061ac:	40000400 	.word	0x40000400

080061b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80061b4:	4b11      	ldr	r3, [pc, #68]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061b6:	4a12      	ldr	r2, [pc, #72]	@ (8006200 <MX_USART1_UART_Init+0x50>)
 80061b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80061ba:	4b10      	ldr	r3, [pc, #64]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80061c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80061c2:	4b0e      	ldr	r3, [pc, #56]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061c4:	2200      	movs	r2, #0
 80061c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80061c8:	4b0c      	ldr	r3, [pc, #48]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061ca:	2200      	movs	r2, #0
 80061cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80061ce:	4b0b      	ldr	r3, [pc, #44]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80061d4:	4b09      	ldr	r3, [pc, #36]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061d6:	220c      	movs	r2, #12
 80061d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80061da:	4b08      	ldr	r3, [pc, #32]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061dc:	2200      	movs	r2, #0
 80061de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80061e0:	4b06      	ldr	r3, [pc, #24]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80061e6:	4805      	ldr	r0, [pc, #20]	@ (80061fc <MX_USART1_UART_Init+0x4c>)
 80061e8:	f003 ff48 	bl	800a07c <HAL_UART_Init>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d001      	beq.n	80061f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80061f2:	f000 f93f 	bl	8006474 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80061f6:	bf00      	nop
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	20000f50 	.word	0x20000f50
 8006200:	40013800 	.word	0x40013800

08006204 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006208:	4b11      	ldr	r3, [pc, #68]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 800620a:	4a12      	ldr	r2, [pc, #72]	@ (8006254 <MX_USART2_UART_Init+0x50>)
 800620c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800620e:	4b10      	ldr	r3, [pc, #64]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 8006210:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006214:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006216:	4b0e      	ldr	r3, [pc, #56]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 8006218:	2200      	movs	r2, #0
 800621a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800621c:	4b0c      	ldr	r3, [pc, #48]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 800621e:	2200      	movs	r2, #0
 8006220:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006222:	4b0b      	ldr	r3, [pc, #44]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 8006224:	2200      	movs	r2, #0
 8006226:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006228:	4b09      	ldr	r3, [pc, #36]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 800622a:	220c      	movs	r2, #12
 800622c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800622e:	4b08      	ldr	r3, [pc, #32]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 8006230:	2200      	movs	r2, #0
 8006232:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006234:	4b06      	ldr	r3, [pc, #24]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 8006236:	2200      	movs	r2, #0
 8006238:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800623a:	4805      	ldr	r0, [pc, #20]	@ (8006250 <MX_USART2_UART_Init+0x4c>)
 800623c:	f003 ff1e 	bl	800a07c <HAL_UART_Init>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d001      	beq.n	800624a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006246:	f000 f915 	bl	8006474 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800624a:	bf00      	nop
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	20000f98 	.word	0x20000f98
 8006254:	40004400 	.word	0x40004400

08006258 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800625c:	4b11      	ldr	r3, [pc, #68]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 800625e:	4a12      	ldr	r2, [pc, #72]	@ (80062a8 <MX_USART3_UART_Init+0x50>)
 8006260:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8006262:	4b10      	ldr	r3, [pc, #64]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 8006264:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006268:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800626a:	4b0e      	ldr	r3, [pc, #56]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 800626c:	2200      	movs	r2, #0
 800626e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006270:	4b0c      	ldr	r3, [pc, #48]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 8006272:	2200      	movs	r2, #0
 8006274:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006276:	4b0b      	ldr	r3, [pc, #44]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 8006278:	2200      	movs	r2, #0
 800627a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800627c:	4b09      	ldr	r3, [pc, #36]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 800627e:	220c      	movs	r2, #12
 8006280:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006282:	4b08      	ldr	r3, [pc, #32]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 8006284:	2200      	movs	r2, #0
 8006286:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006288:	4b06      	ldr	r3, [pc, #24]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 800628a:	2200      	movs	r2, #0
 800628c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800628e:	4805      	ldr	r0, [pc, #20]	@ (80062a4 <MX_USART3_UART_Init+0x4c>)
 8006290:	f003 fef4 	bl	800a07c <HAL_UART_Init>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d001      	beq.n	800629e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800629a:	f000 f8eb 	bl	8006474 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800629e:	bf00      	nop
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	20000fe0 	.word	0x20000fe0
 80062a8:	40004800 	.word	0x40004800

080062ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80062b2:	4b20      	ldr	r3, [pc, #128]	@ (8006334 <MX_DMA_Init+0x88>)
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	4a1f      	ldr	r2, [pc, #124]	@ (8006334 <MX_DMA_Init+0x88>)
 80062b8:	f043 0301 	orr.w	r3, r3, #1
 80062bc:	6153      	str	r3, [r2, #20]
 80062be:	4b1d      	ldr	r3, [pc, #116]	@ (8006334 <MX_DMA_Init+0x88>)
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	f003 0301 	and.w	r3, r3, #1
 80062c6:	607b      	str	r3, [r7, #4]
 80062c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80062ca:	2200      	movs	r2, #0
 80062cc:	2100      	movs	r1, #0
 80062ce:	200c      	movs	r0, #12
 80062d0:	f001 fb71 	bl	80079b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80062d4:	200c      	movs	r0, #12
 80062d6:	f001 fb8a 	bl	80079ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80062da:	2200      	movs	r2, #0
 80062dc:	2100      	movs	r1, #0
 80062de:	200d      	movs	r0, #13
 80062e0:	f001 fb69 	bl	80079b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80062e4:	200d      	movs	r0, #13
 80062e6:	f001 fb82 	bl	80079ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80062ea:	2200      	movs	r2, #0
 80062ec:	2100      	movs	r1, #0
 80062ee:	200e      	movs	r0, #14
 80062f0:	f001 fb61 	bl	80079b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80062f4:	200e      	movs	r0, #14
 80062f6:	f001 fb7a 	bl	80079ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80062fa:	2200      	movs	r2, #0
 80062fc:	2100      	movs	r1, #0
 80062fe:	200f      	movs	r0, #15
 8006300:	f001 fb59 	bl	80079b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8006304:	200f      	movs	r0, #15
 8006306:	f001 fb72 	bl	80079ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800630a:	2200      	movs	r2, #0
 800630c:	2100      	movs	r1, #0
 800630e:	2010      	movs	r0, #16
 8006310:	f001 fb51 	bl	80079b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8006314:	2010      	movs	r0, #16
 8006316:	f001 fb6a 	bl	80079ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800631a:	2200      	movs	r2, #0
 800631c:	2100      	movs	r1, #0
 800631e:	2011      	movs	r0, #17
 8006320:	f001 fb49 	bl	80079b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8006324:	2011      	movs	r0, #17
 8006326:	f001 fb62 	bl	80079ee <HAL_NVIC_EnableIRQ>

}
 800632a:	bf00      	nop
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	40021000 	.word	0x40021000

08006338 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b088      	sub	sp, #32
 800633c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800633e:	f107 0310 	add.w	r3, r7, #16
 8006342:	2200      	movs	r2, #0
 8006344:	601a      	str	r2, [r3, #0]
 8006346:	605a      	str	r2, [r3, #4]
 8006348:	609a      	str	r2, [r3, #8]
 800634a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800634c:	4b45      	ldr	r3, [pc, #276]	@ (8006464 <MX_GPIO_Init+0x12c>)
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	4a44      	ldr	r2, [pc, #272]	@ (8006464 <MX_GPIO_Init+0x12c>)
 8006352:	f043 0310 	orr.w	r3, r3, #16
 8006356:	6193      	str	r3, [r2, #24]
 8006358:	4b42      	ldr	r3, [pc, #264]	@ (8006464 <MX_GPIO_Init+0x12c>)
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	f003 0310 	and.w	r3, r3, #16
 8006360:	60fb      	str	r3, [r7, #12]
 8006362:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006364:	4b3f      	ldr	r3, [pc, #252]	@ (8006464 <MX_GPIO_Init+0x12c>)
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	4a3e      	ldr	r2, [pc, #248]	@ (8006464 <MX_GPIO_Init+0x12c>)
 800636a:	f043 0320 	orr.w	r3, r3, #32
 800636e:	6193      	str	r3, [r2, #24]
 8006370:	4b3c      	ldr	r3, [pc, #240]	@ (8006464 <MX_GPIO_Init+0x12c>)
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	f003 0320 	and.w	r3, r3, #32
 8006378:	60bb      	str	r3, [r7, #8]
 800637a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800637c:	4b39      	ldr	r3, [pc, #228]	@ (8006464 <MX_GPIO_Init+0x12c>)
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	4a38      	ldr	r2, [pc, #224]	@ (8006464 <MX_GPIO_Init+0x12c>)
 8006382:	f043 0304 	orr.w	r3, r3, #4
 8006386:	6193      	str	r3, [r2, #24]
 8006388:	4b36      	ldr	r3, [pc, #216]	@ (8006464 <MX_GPIO_Init+0x12c>)
 800638a:	699b      	ldr	r3, [r3, #24]
 800638c:	f003 0304 	and.w	r3, r3, #4
 8006390:	607b      	str	r3, [r7, #4]
 8006392:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006394:	4b33      	ldr	r3, [pc, #204]	@ (8006464 <MX_GPIO_Init+0x12c>)
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	4a32      	ldr	r2, [pc, #200]	@ (8006464 <MX_GPIO_Init+0x12c>)
 800639a:	f043 0308 	orr.w	r3, r3, #8
 800639e:	6193      	str	r3, [r2, #24]
 80063a0:	4b30      	ldr	r3, [pc, #192]	@ (8006464 <MX_GPIO_Init+0x12c>)
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	f003 0308 	and.w	r3, r3, #8
 80063a8:	603b      	str	r3, [r7, #0]
 80063aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80063ac:	2200      	movs	r2, #0
 80063ae:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80063b2:	482d      	ldr	r0, [pc, #180]	@ (8006468 <MX_GPIO_Init+0x130>)
 80063b4:	f002 f973 	bl	800869e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 80063b8:	2200      	movs	r2, #0
 80063ba:	f248 0130 	movw	r1, #32816	@ 0x8030
 80063be:	482b      	ldr	r0, [pc, #172]	@ (800646c <MX_GPIO_Init+0x134>)
 80063c0:	f002 f96d 	bl	800869e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_8
 80063c4:	2200      	movs	r2, #0
 80063c6:	f44f 4133 	mov.w	r1, #45824	@ 0xb300
 80063ca:	4829      	ldr	r0, [pc, #164]	@ (8006470 <MX_GPIO_Init+0x138>)
 80063cc:	f002 f967 	bl	800869e <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80063d0:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80063d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80063d6:	2301      	movs	r3, #1
 80063d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063da:	2300      	movs	r3, #0
 80063dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80063de:	2302      	movs	r3, #2
 80063e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80063e2:	f107 0310 	add.w	r3, r7, #16
 80063e6:	4619      	mov	r1, r3
 80063e8:	481f      	ldr	r0, [pc, #124]	@ (8006468 <MX_GPIO_Init+0x130>)
 80063ea:	f001 ffbd 	bl	8008368 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 80063ee:	f248 0330 	movw	r3, #32816	@ 0x8030
 80063f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80063f4:	2301      	movs	r3, #1
 80063f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063f8:	2300      	movs	r3, #0
 80063fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80063fc:	2302      	movs	r3, #2
 80063fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006400:	f107 0310 	add.w	r3, r7, #16
 8006404:	4619      	mov	r1, r3
 8006406:	4819      	ldr	r0, [pc, #100]	@ (800646c <MX_GPIO_Init+0x134>)
 8006408:	f001 ffae 	bl	8008368 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_8
 800640c:	f44f 4333 	mov.w	r3, #45824	@ 0xb300
 8006410:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006412:	2301      	movs	r3, #1
 8006414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006416:	2300      	movs	r3, #0
 8006418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800641a:	2302      	movs	r3, #2
 800641c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800641e:	f107 0310 	add.w	r3, r7, #16
 8006422:	4619      	mov	r1, r3
 8006424:	4812      	ldr	r0, [pc, #72]	@ (8006470 <MX_GPIO_Init+0x138>)
 8006426:	f001 ff9f 	bl	8008368 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800642a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800642e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006430:	2300      	movs	r3, #0
 8006432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006434:	2301      	movs	r3, #1
 8006436:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006438:	f107 0310 	add.w	r3, r7, #16
 800643c:	4619      	mov	r1, r3
 800643e:	480b      	ldr	r0, [pc, #44]	@ (800646c <MX_GPIO_Init+0x134>)
 8006440:	f001 ff92 	bl	8008368 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8006444:	2338      	movs	r3, #56	@ 0x38
 8006446:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006448:	2300      	movs	r3, #0
 800644a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800644c:	2301      	movs	r3, #1
 800644e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006450:	f107 0310 	add.w	r3, r7, #16
 8006454:	4619      	mov	r1, r3
 8006456:	4806      	ldr	r0, [pc, #24]	@ (8006470 <MX_GPIO_Init+0x138>)
 8006458:	f001 ff86 	bl	8008368 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800645c:	bf00      	nop
 800645e:	3720      	adds	r7, #32
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	40021000 	.word	0x40021000
 8006468:	40011000 	.word	0x40011000
 800646c:	40010800 	.word	0x40010800
 8006470:	40010c00 	.word	0x40010c00

08006474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006474:	b480      	push	{r7}
 8006476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006478:	b672      	cpsid	i
}
 800647a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800647c:	bf00      	nop
 800647e:	e7fd      	b.n	800647c <Error_Handler+0x8>

08006480 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006486:	4b15      	ldr	r3, [pc, #84]	@ (80064dc <HAL_MspInit+0x5c>)
 8006488:	699b      	ldr	r3, [r3, #24]
 800648a:	4a14      	ldr	r2, [pc, #80]	@ (80064dc <HAL_MspInit+0x5c>)
 800648c:	f043 0301 	orr.w	r3, r3, #1
 8006490:	6193      	str	r3, [r2, #24]
 8006492:	4b12      	ldr	r3, [pc, #72]	@ (80064dc <HAL_MspInit+0x5c>)
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	60bb      	str	r3, [r7, #8]
 800649c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800649e:	4b0f      	ldr	r3, [pc, #60]	@ (80064dc <HAL_MspInit+0x5c>)
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	4a0e      	ldr	r2, [pc, #56]	@ (80064dc <HAL_MspInit+0x5c>)
 80064a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064a8:	61d3      	str	r3, [r2, #28]
 80064aa:	4b0c      	ldr	r3, [pc, #48]	@ (80064dc <HAL_MspInit+0x5c>)
 80064ac:	69db      	ldr	r3, [r3, #28]
 80064ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064b2:	607b      	str	r3, [r7, #4]
 80064b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80064b6:	4b0a      	ldr	r3, [pc, #40]	@ (80064e0 <HAL_MspInit+0x60>)
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	60fb      	str	r3, [r7, #12]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80064ca:	60fb      	str	r3, [r7, #12]
 80064cc:	4a04      	ldr	r2, [pc, #16]	@ (80064e0 <HAL_MspInit+0x60>)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80064d2:	bf00      	nop
 80064d4:	3714      	adds	r7, #20
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bc80      	pop	{r7}
 80064da:	4770      	bx	lr
 80064dc:	40021000 	.word	0x40021000
 80064e0:	40010000 	.word	0x40010000

080064e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b08a      	sub	sp, #40	@ 0x28
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064ec:	f107 0318 	add.w	r3, r7, #24
 80064f0:	2200      	movs	r2, #0
 80064f2:	601a      	str	r2, [r3, #0]
 80064f4:	605a      	str	r2, [r3, #4]
 80064f6:	609a      	str	r2, [r3, #8]
 80064f8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a30      	ldr	r2, [pc, #192]	@ (80065c0 <HAL_ADC_MspInit+0xdc>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d12a      	bne.n	800655a <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006504:	4b2f      	ldr	r3, [pc, #188]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 8006506:	699b      	ldr	r3, [r3, #24]
 8006508:	4a2e      	ldr	r2, [pc, #184]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 800650a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800650e:	6193      	str	r3, [r2, #24]
 8006510:	4b2c      	ldr	r3, [pc, #176]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006518:	617b      	str	r3, [r7, #20]
 800651a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800651c:	4b29      	ldr	r3, [pc, #164]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	4a28      	ldr	r2, [pc, #160]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 8006522:	f043 0304 	orr.w	r3, r3, #4
 8006526:	6193      	str	r3, [r2, #24]
 8006528:	4b26      	ldr	r3, [pc, #152]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	613b      	str	r3, [r7, #16]
 8006532:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006534:	2303      	movs	r3, #3
 8006536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006538:	2303      	movs	r3, #3
 800653a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800653c:	f107 0318 	add.w	r3, r7, #24
 8006540:	4619      	mov	r1, r3
 8006542:	4821      	ldr	r0, [pc, #132]	@ (80065c8 <HAL_ADC_MspInit+0xe4>)
 8006544:	f001 ff10 	bl	8008368 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8006548:	2200      	movs	r2, #0
 800654a:	2100      	movs	r1, #0
 800654c:	2012      	movs	r0, #18
 800654e:	f001 fa32 	bl	80079b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8006552:	2012      	movs	r0, #18
 8006554:	f001 fa4b 	bl	80079ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006558:	e02e      	b.n	80065b8 <HAL_ADC_MspInit+0xd4>
  else if(hadc->Instance==ADC2)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a1b      	ldr	r2, [pc, #108]	@ (80065cc <HAL_ADC_MspInit+0xe8>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d129      	bne.n	80065b8 <HAL_ADC_MspInit+0xd4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006564:	4b17      	ldr	r3, [pc, #92]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	4a16      	ldr	r2, [pc, #88]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 800656a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800656e:	6193      	str	r3, [r2, #24]
 8006570:	4b14      	ldr	r3, [pc, #80]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 8006572:	699b      	ldr	r3, [r3, #24]
 8006574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006578:	60fb      	str	r3, [r7, #12]
 800657a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800657c:	4b11      	ldr	r3, [pc, #68]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 800657e:	699b      	ldr	r3, [r3, #24]
 8006580:	4a10      	ldr	r2, [pc, #64]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 8006582:	f043 0304 	orr.w	r3, r3, #4
 8006586:	6193      	str	r3, [r2, #24]
 8006588:	4b0e      	ldr	r3, [pc, #56]	@ (80065c4 <HAL_ADC_MspInit+0xe0>)
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	f003 0304 	and.w	r3, r3, #4
 8006590:	60bb      	str	r3, [r7, #8]
 8006592:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006594:	2302      	movs	r3, #2
 8006596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006598:	2303      	movs	r3, #3
 800659a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800659c:	f107 0318 	add.w	r3, r7, #24
 80065a0:	4619      	mov	r1, r3
 80065a2:	4809      	ldr	r0, [pc, #36]	@ (80065c8 <HAL_ADC_MspInit+0xe4>)
 80065a4:	f001 fee0 	bl	8008368 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80065a8:	2200      	movs	r2, #0
 80065aa:	2100      	movs	r1, #0
 80065ac:	2012      	movs	r0, #18
 80065ae:	f001 fa02 	bl	80079b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80065b2:	2012      	movs	r0, #18
 80065b4:	f001 fa1b 	bl	80079ee <HAL_NVIC_EnableIRQ>
}
 80065b8:	bf00      	nop
 80065ba:	3728      	adds	r7, #40	@ 0x28
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	40012400 	.word	0x40012400
 80065c4:	40021000 	.word	0x40021000
 80065c8:	40010800 	.word	0x40010800
 80065cc:	40012800 	.word	0x40012800

080065d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065e0:	d113      	bne.n	800660a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80065e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <HAL_TIM_Base_MspInit+0x44>)
 80065e4:	69db      	ldr	r3, [r3, #28]
 80065e6:	4a0b      	ldr	r2, [pc, #44]	@ (8006614 <HAL_TIM_Base_MspInit+0x44>)
 80065e8:	f043 0301 	orr.w	r3, r3, #1
 80065ec:	61d3      	str	r3, [r2, #28]
 80065ee:	4b09      	ldr	r3, [pc, #36]	@ (8006614 <HAL_TIM_Base_MspInit+0x44>)
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	60fb      	str	r3, [r7, #12]
 80065f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80065fa:	2200      	movs	r2, #0
 80065fc:	2100      	movs	r1, #0
 80065fe:	201c      	movs	r0, #28
 8006600:	f001 f9d9 	bl	80079b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006604:	201c      	movs	r0, #28
 8006606:	f001 f9f2 	bl	80079ee <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800660a:	bf00      	nop
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	40021000 	.word	0x40021000

08006618 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006618:	b480      	push	{r7}
 800661a:	b085      	sub	sp, #20
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a09      	ldr	r2, [pc, #36]	@ (800664c <HAL_TIM_PWM_MspInit+0x34>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d10b      	bne.n	8006642 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800662a:	4b09      	ldr	r3, [pc, #36]	@ (8006650 <HAL_TIM_PWM_MspInit+0x38>)
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	4a08      	ldr	r2, [pc, #32]	@ (8006650 <HAL_TIM_PWM_MspInit+0x38>)
 8006630:	f043 0302 	orr.w	r3, r3, #2
 8006634:	61d3      	str	r3, [r2, #28]
 8006636:	4b06      	ldr	r3, [pc, #24]	@ (8006650 <HAL_TIM_PWM_MspInit+0x38>)
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	60fb      	str	r3, [r7, #12]
 8006640:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8006642:	bf00      	nop
 8006644:	3714      	adds	r7, #20
 8006646:	46bd      	mov	sp, r7
 8006648:	bc80      	pop	{r7}
 800664a:	4770      	bx	lr
 800664c:	40000400 	.word	0x40000400
 8006650:	40021000 	.word	0x40021000

08006654 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b088      	sub	sp, #32
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800665c:	f107 0310 	add.w	r3, r7, #16
 8006660:	2200      	movs	r2, #0
 8006662:	601a      	str	r2, [r3, #0]
 8006664:	605a      	str	r2, [r3, #4]
 8006666:	609a      	str	r2, [r3, #8]
 8006668:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a1b      	ldr	r2, [pc, #108]	@ (80066dc <HAL_TIM_MspPostInit+0x88>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d12f      	bne.n	80066d4 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006674:	4b1a      	ldr	r3, [pc, #104]	@ (80066e0 <HAL_TIM_MspPostInit+0x8c>)
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	4a19      	ldr	r2, [pc, #100]	@ (80066e0 <HAL_TIM_MspPostInit+0x8c>)
 800667a:	f043 0304 	orr.w	r3, r3, #4
 800667e:	6193      	str	r3, [r2, #24]
 8006680:	4b17      	ldr	r3, [pc, #92]	@ (80066e0 <HAL_TIM_MspPostInit+0x8c>)
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	f003 0304 	and.w	r3, r3, #4
 8006688:	60fb      	str	r3, [r7, #12]
 800668a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800668c:	4b14      	ldr	r3, [pc, #80]	@ (80066e0 <HAL_TIM_MspPostInit+0x8c>)
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	4a13      	ldr	r2, [pc, #76]	@ (80066e0 <HAL_TIM_MspPostInit+0x8c>)
 8006692:	f043 0308 	orr.w	r3, r3, #8
 8006696:	6193      	str	r3, [r2, #24]
 8006698:	4b11      	ldr	r3, [pc, #68]	@ (80066e0 <HAL_TIM_MspPostInit+0x8c>)
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	f003 0308 	and.w	r3, r3, #8
 80066a0:	60bb      	str	r3, [r7, #8]
 80066a2:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80066a4:	23c0      	movs	r3, #192	@ 0xc0
 80066a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066a8:	2302      	movs	r3, #2
 80066aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066ac:	2302      	movs	r3, #2
 80066ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066b0:	f107 0310 	add.w	r3, r7, #16
 80066b4:	4619      	mov	r1, r3
 80066b6:	480b      	ldr	r0, [pc, #44]	@ (80066e4 <HAL_TIM_MspPostInit+0x90>)
 80066b8:	f001 fe56 	bl	8008368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80066bc:	2303      	movs	r3, #3
 80066be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066c0:	2302      	movs	r3, #2
 80066c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066c4:	2302      	movs	r3, #2
 80066c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066c8:	f107 0310 	add.w	r3, r7, #16
 80066cc:	4619      	mov	r1, r3
 80066ce:	4806      	ldr	r0, [pc, #24]	@ (80066e8 <HAL_TIM_MspPostInit+0x94>)
 80066d0:	f001 fe4a 	bl	8008368 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80066d4:	bf00      	nop
 80066d6:	3720      	adds	r7, #32
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	40000400 	.word	0x40000400
 80066e0:	40021000 	.word	0x40021000
 80066e4:	40010800 	.word	0x40010800
 80066e8:	40010c00 	.word	0x40010c00

080066ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b08e      	sub	sp, #56	@ 0x38
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066f8:	2200      	movs	r2, #0
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	605a      	str	r2, [r3, #4]
 80066fe:	609a      	str	r2, [r3, #8]
 8006700:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a91      	ldr	r2, [pc, #580]	@ (800694c <HAL_UART_MspInit+0x260>)
 8006708:	4293      	cmp	r3, r2
 800670a:	f040 8093 	bne.w	8006834 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800670e:	4b90      	ldr	r3, [pc, #576]	@ (8006950 <HAL_UART_MspInit+0x264>)
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	4a8f      	ldr	r2, [pc, #572]	@ (8006950 <HAL_UART_MspInit+0x264>)
 8006714:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006718:	6193      	str	r3, [r2, #24]
 800671a:	4b8d      	ldr	r3, [pc, #564]	@ (8006950 <HAL_UART_MspInit+0x264>)
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006722:	623b      	str	r3, [r7, #32]
 8006724:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006726:	4b8a      	ldr	r3, [pc, #552]	@ (8006950 <HAL_UART_MspInit+0x264>)
 8006728:	699b      	ldr	r3, [r3, #24]
 800672a:	4a89      	ldr	r2, [pc, #548]	@ (8006950 <HAL_UART_MspInit+0x264>)
 800672c:	f043 0308 	orr.w	r3, r3, #8
 8006730:	6193      	str	r3, [r2, #24]
 8006732:	4b87      	ldr	r3, [pc, #540]	@ (8006950 <HAL_UART_MspInit+0x264>)
 8006734:	699b      	ldr	r3, [r3, #24]
 8006736:	f003 0308 	and.w	r3, r3, #8
 800673a:	61fb      	str	r3, [r7, #28]
 800673c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800673e:	2340      	movs	r3, #64	@ 0x40
 8006740:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006742:	2302      	movs	r3, #2
 8006744:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006746:	2303      	movs	r3, #3
 8006748:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800674a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800674e:	4619      	mov	r1, r3
 8006750:	4880      	ldr	r0, [pc, #512]	@ (8006954 <HAL_UART_MspInit+0x268>)
 8006752:	f001 fe09 	bl	8008368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006756:	2380      	movs	r3, #128	@ 0x80
 8006758:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800675a:	2300      	movs	r3, #0
 800675c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800675e:	2300      	movs	r3, #0
 8006760:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006766:	4619      	mov	r1, r3
 8006768:	487a      	ldr	r0, [pc, #488]	@ (8006954 <HAL_UART_MspInit+0x268>)
 800676a:	f001 fdfd 	bl	8008368 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 800676e:	4b7a      	ldr	r3, [pc, #488]	@ (8006958 <HAL_UART_MspInit+0x26c>)
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	637b      	str	r3, [r7, #52]	@ 0x34
 8006774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006776:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800677a:	637b      	str	r3, [r7, #52]	@ 0x34
 800677c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677e:	f043 0304 	orr.w	r3, r3, #4
 8006782:	637b      	str	r3, [r7, #52]	@ 0x34
 8006784:	4a74      	ldr	r2, [pc, #464]	@ (8006958 <HAL_UART_MspInit+0x26c>)
 8006786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006788:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800678a:	4b74      	ldr	r3, [pc, #464]	@ (800695c <HAL_UART_MspInit+0x270>)
 800678c:	4a74      	ldr	r2, [pc, #464]	@ (8006960 <HAL_UART_MspInit+0x274>)
 800678e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006790:	4b72      	ldr	r3, [pc, #456]	@ (800695c <HAL_UART_MspInit+0x270>)
 8006792:	2200      	movs	r2, #0
 8006794:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006796:	4b71      	ldr	r3, [pc, #452]	@ (800695c <HAL_UART_MspInit+0x270>)
 8006798:	2200      	movs	r2, #0
 800679a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800679c:	4b6f      	ldr	r3, [pc, #444]	@ (800695c <HAL_UART_MspInit+0x270>)
 800679e:	2280      	movs	r2, #128	@ 0x80
 80067a0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80067a2:	4b6e      	ldr	r3, [pc, #440]	@ (800695c <HAL_UART_MspInit+0x270>)
 80067a4:	2200      	movs	r2, #0
 80067a6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80067a8:	4b6c      	ldr	r3, [pc, #432]	@ (800695c <HAL_UART_MspInit+0x270>)
 80067aa:	2200      	movs	r2, #0
 80067ac:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80067ae:	4b6b      	ldr	r3, [pc, #428]	@ (800695c <HAL_UART_MspInit+0x270>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80067b4:	4b69      	ldr	r3, [pc, #420]	@ (800695c <HAL_UART_MspInit+0x270>)
 80067b6:	2200      	movs	r2, #0
 80067b8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80067ba:	4868      	ldr	r0, [pc, #416]	@ (800695c <HAL_UART_MspInit+0x270>)
 80067bc:	f001 f932 	bl	8007a24 <HAL_DMA_Init>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d001      	beq.n	80067ca <HAL_UART_MspInit+0xde>
    {
      Error_Handler();
 80067c6:	f7ff fe55 	bl	8006474 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a63      	ldr	r2, [pc, #396]	@ (800695c <HAL_UART_MspInit+0x270>)
 80067ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80067d0:	4a62      	ldr	r2, [pc, #392]	@ (800695c <HAL_UART_MspInit+0x270>)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80067d6:	4b63      	ldr	r3, [pc, #396]	@ (8006964 <HAL_UART_MspInit+0x278>)
 80067d8:	4a63      	ldr	r2, [pc, #396]	@ (8006968 <HAL_UART_MspInit+0x27c>)
 80067da:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80067dc:	4b61      	ldr	r3, [pc, #388]	@ (8006964 <HAL_UART_MspInit+0x278>)
 80067de:	2210      	movs	r2, #16
 80067e0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80067e2:	4b60      	ldr	r3, [pc, #384]	@ (8006964 <HAL_UART_MspInit+0x278>)
 80067e4:	2200      	movs	r2, #0
 80067e6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80067e8:	4b5e      	ldr	r3, [pc, #376]	@ (8006964 <HAL_UART_MspInit+0x278>)
 80067ea:	2280      	movs	r2, #128	@ 0x80
 80067ec:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80067ee:	4b5d      	ldr	r3, [pc, #372]	@ (8006964 <HAL_UART_MspInit+0x278>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80067f4:	4b5b      	ldr	r3, [pc, #364]	@ (8006964 <HAL_UART_MspInit+0x278>)
 80067f6:	2200      	movs	r2, #0
 80067f8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80067fa:	4b5a      	ldr	r3, [pc, #360]	@ (8006964 <HAL_UART_MspInit+0x278>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006800:	4b58      	ldr	r3, [pc, #352]	@ (8006964 <HAL_UART_MspInit+0x278>)
 8006802:	2200      	movs	r2, #0
 8006804:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8006806:	4857      	ldr	r0, [pc, #348]	@ (8006964 <HAL_UART_MspInit+0x278>)
 8006808:	f001 f90c 	bl	8007a24 <HAL_DMA_Init>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d001      	beq.n	8006816 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8006812:	f7ff fe2f 	bl	8006474 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a52      	ldr	r2, [pc, #328]	@ (8006964 <HAL_UART_MspInit+0x278>)
 800681a:	639a      	str	r2, [r3, #56]	@ 0x38
 800681c:	4a51      	ldr	r2, [pc, #324]	@ (8006964 <HAL_UART_MspInit+0x278>)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006822:	2200      	movs	r2, #0
 8006824:	2100      	movs	r1, #0
 8006826:	2025      	movs	r0, #37	@ 0x25
 8006828:	f001 f8c5 	bl	80079b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800682c:	2025      	movs	r0, #37	@ 0x25
 800682e:	f001 f8de 	bl	80079ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006832:	e133      	b.n	8006a9c <HAL_UART_MspInit+0x3b0>
  else if(huart->Instance==USART2)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a4c      	ldr	r2, [pc, #304]	@ (800696c <HAL_UART_MspInit+0x280>)
 800683a:	4293      	cmp	r3, r2
 800683c:	f040 80a2 	bne.w	8006984 <HAL_UART_MspInit+0x298>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006840:	4b43      	ldr	r3, [pc, #268]	@ (8006950 <HAL_UART_MspInit+0x264>)
 8006842:	69db      	ldr	r3, [r3, #28]
 8006844:	4a42      	ldr	r2, [pc, #264]	@ (8006950 <HAL_UART_MspInit+0x264>)
 8006846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800684a:	61d3      	str	r3, [r2, #28]
 800684c:	4b40      	ldr	r3, [pc, #256]	@ (8006950 <HAL_UART_MspInit+0x264>)
 800684e:	69db      	ldr	r3, [r3, #28]
 8006850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006854:	61bb      	str	r3, [r7, #24]
 8006856:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006858:	4b3d      	ldr	r3, [pc, #244]	@ (8006950 <HAL_UART_MspInit+0x264>)
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	4a3c      	ldr	r2, [pc, #240]	@ (8006950 <HAL_UART_MspInit+0x264>)
 800685e:	f043 0304 	orr.w	r3, r3, #4
 8006862:	6193      	str	r3, [r2, #24]
 8006864:	4b3a      	ldr	r3, [pc, #232]	@ (8006950 <HAL_UART_MspInit+0x264>)
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	f003 0304 	and.w	r3, r3, #4
 800686c:	617b      	str	r3, [r7, #20]
 800686e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006870:	2304      	movs	r3, #4
 8006872:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006874:	2302      	movs	r3, #2
 8006876:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006878:	2303      	movs	r3, #3
 800687a:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800687c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006880:	4619      	mov	r1, r3
 8006882:	483b      	ldr	r0, [pc, #236]	@ (8006970 <HAL_UART_MspInit+0x284>)
 8006884:	f001 fd70 	bl	8008368 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006888:	2308      	movs	r3, #8
 800688a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800688c:	2300      	movs	r3, #0
 800688e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006890:	2300      	movs	r3, #0
 8006892:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006898:	4619      	mov	r1, r3
 800689a:	4835      	ldr	r0, [pc, #212]	@ (8006970 <HAL_UART_MspInit+0x284>)
 800689c:	f001 fd64 	bl	8008368 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80068a0:	4b34      	ldr	r3, [pc, #208]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068a2:	4a35      	ldr	r2, [pc, #212]	@ (8006978 <HAL_UART_MspInit+0x28c>)
 80068a4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80068a6:	4b33      	ldr	r3, [pc, #204]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80068ac:	4b31      	ldr	r3, [pc, #196]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068ae:	2200      	movs	r2, #0
 80068b0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80068b2:	4b30      	ldr	r3, [pc, #192]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068b4:	2280      	movs	r2, #128	@ 0x80
 80068b6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80068b8:	4b2e      	ldr	r3, [pc, #184]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068ba:	2200      	movs	r2, #0
 80068bc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80068be:	4b2d      	ldr	r3, [pc, #180]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068c0:	2200      	movs	r2, #0
 80068c2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80068c4:	4b2b      	ldr	r3, [pc, #172]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068c6:	2200      	movs	r2, #0
 80068c8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80068ca:	4b2a      	ldr	r3, [pc, #168]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80068d0:	4828      	ldr	r0, [pc, #160]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068d2:	f001 f8a7 	bl	8007a24 <HAL_DMA_Init>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d001      	beq.n	80068e0 <HAL_UART_MspInit+0x1f4>
      Error_Handler();
 80068dc:	f7ff fdca 	bl	8006474 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a24      	ldr	r2, [pc, #144]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80068e6:	4a23      	ldr	r2, [pc, #140]	@ (8006974 <HAL_UART_MspInit+0x288>)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80068ec:	4b23      	ldr	r3, [pc, #140]	@ (800697c <HAL_UART_MspInit+0x290>)
 80068ee:	4a24      	ldr	r2, [pc, #144]	@ (8006980 <HAL_UART_MspInit+0x294>)
 80068f0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80068f2:	4b22      	ldr	r3, [pc, #136]	@ (800697c <HAL_UART_MspInit+0x290>)
 80068f4:	2210      	movs	r2, #16
 80068f6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80068f8:	4b20      	ldr	r3, [pc, #128]	@ (800697c <HAL_UART_MspInit+0x290>)
 80068fa:	2200      	movs	r2, #0
 80068fc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80068fe:	4b1f      	ldr	r3, [pc, #124]	@ (800697c <HAL_UART_MspInit+0x290>)
 8006900:	2280      	movs	r2, #128	@ 0x80
 8006902:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006904:	4b1d      	ldr	r3, [pc, #116]	@ (800697c <HAL_UART_MspInit+0x290>)
 8006906:	2200      	movs	r2, #0
 8006908:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800690a:	4b1c      	ldr	r3, [pc, #112]	@ (800697c <HAL_UART_MspInit+0x290>)
 800690c:	2200      	movs	r2, #0
 800690e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006910:	4b1a      	ldr	r3, [pc, #104]	@ (800697c <HAL_UART_MspInit+0x290>)
 8006912:	2200      	movs	r2, #0
 8006914:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006916:	4b19      	ldr	r3, [pc, #100]	@ (800697c <HAL_UART_MspInit+0x290>)
 8006918:	2200      	movs	r2, #0
 800691a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800691c:	4817      	ldr	r0, [pc, #92]	@ (800697c <HAL_UART_MspInit+0x290>)
 800691e:	f001 f881 	bl	8007a24 <HAL_DMA_Init>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d001      	beq.n	800692c <HAL_UART_MspInit+0x240>
      Error_Handler();
 8006928:	f7ff fda4 	bl	8006474 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a13      	ldr	r2, [pc, #76]	@ (800697c <HAL_UART_MspInit+0x290>)
 8006930:	639a      	str	r2, [r3, #56]	@ 0x38
 8006932:	4a12      	ldr	r2, [pc, #72]	@ (800697c <HAL_UART_MspInit+0x290>)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006938:	2200      	movs	r2, #0
 800693a:	2100      	movs	r1, #0
 800693c:	2026      	movs	r0, #38	@ 0x26
 800693e:	f001 f83a 	bl	80079b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006942:	2026      	movs	r0, #38	@ 0x26
 8006944:	f001 f853 	bl	80079ee <HAL_NVIC_EnableIRQ>
}
 8006948:	e0a8      	b.n	8006a9c <HAL_UART_MspInit+0x3b0>
 800694a:	bf00      	nop
 800694c:	40013800 	.word	0x40013800
 8006950:	40021000 	.word	0x40021000
 8006954:	40010c00 	.word	0x40010c00
 8006958:	40010000 	.word	0x40010000
 800695c:	20001028 	.word	0x20001028
 8006960:	40020058 	.word	0x40020058
 8006964:	2000106c 	.word	0x2000106c
 8006968:	40020044 	.word	0x40020044
 800696c:	40004400 	.word	0x40004400
 8006970:	40010800 	.word	0x40010800
 8006974:	200010b0 	.word	0x200010b0
 8006978:	4002006c 	.word	0x4002006c
 800697c:	200010f4 	.word	0x200010f4
 8006980:	40020080 	.word	0x40020080
  else if(huart->Instance==USART3)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a46      	ldr	r2, [pc, #280]	@ (8006aa4 <HAL_UART_MspInit+0x3b8>)
 800698a:	4293      	cmp	r3, r2
 800698c:	f040 8086 	bne.w	8006a9c <HAL_UART_MspInit+0x3b0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006990:	4b45      	ldr	r3, [pc, #276]	@ (8006aa8 <HAL_UART_MspInit+0x3bc>)
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	4a44      	ldr	r2, [pc, #272]	@ (8006aa8 <HAL_UART_MspInit+0x3bc>)
 8006996:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800699a:	61d3      	str	r3, [r2, #28]
 800699c:	4b42      	ldr	r3, [pc, #264]	@ (8006aa8 <HAL_UART_MspInit+0x3bc>)
 800699e:	69db      	ldr	r3, [r3, #28]
 80069a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069a4:	613b      	str	r3, [r7, #16]
 80069a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80069a8:	4b3f      	ldr	r3, [pc, #252]	@ (8006aa8 <HAL_UART_MspInit+0x3bc>)
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	4a3e      	ldr	r2, [pc, #248]	@ (8006aa8 <HAL_UART_MspInit+0x3bc>)
 80069ae:	f043 0308 	orr.w	r3, r3, #8
 80069b2:	6193      	str	r3, [r2, #24]
 80069b4:	4b3c      	ldr	r3, [pc, #240]	@ (8006aa8 <HAL_UART_MspInit+0x3bc>)
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	f003 0308 	and.w	r3, r3, #8
 80069bc:	60fb      	str	r3, [r7, #12]
 80069be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80069c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80069c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069c6:	2302      	movs	r3, #2
 80069c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80069ca:	2303      	movs	r3, #3
 80069cc:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069d2:	4619      	mov	r1, r3
 80069d4:	4835      	ldr	r0, [pc, #212]	@ (8006aac <HAL_UART_MspInit+0x3c0>)
 80069d6:	f001 fcc7 	bl	8008368 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80069da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80069de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80069e0:	2300      	movs	r3, #0
 80069e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069e4:	2300      	movs	r3, #0
 80069e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069ec:	4619      	mov	r1, r3
 80069ee:	482f      	ldr	r0, [pc, #188]	@ (8006aac <HAL_UART_MspInit+0x3c0>)
 80069f0:	f001 fcba 	bl	8008368 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80069f4:	4b2e      	ldr	r3, [pc, #184]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 80069f6:	4a2f      	ldr	r2, [pc, #188]	@ (8006ab4 <HAL_UART_MspInit+0x3c8>)
 80069f8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80069fa:	4b2d      	ldr	r3, [pc, #180]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 80069fc:	2200      	movs	r2, #0
 80069fe:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a00:	4b2b      	ldr	r3, [pc, #172]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a02:	2200      	movs	r2, #0
 8006a04:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006a06:	4b2a      	ldr	r3, [pc, #168]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a08:	2280      	movs	r2, #128	@ 0x80
 8006a0a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006a0c:	4b28      	ldr	r3, [pc, #160]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a0e:	2200      	movs	r2, #0
 8006a10:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006a12:	4b27      	ldr	r3, [pc, #156]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a14:	2200      	movs	r2, #0
 8006a16:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8006a18:	4b25      	ldr	r3, [pc, #148]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006a1e:	4b24      	ldr	r3, [pc, #144]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a20:	2200      	movs	r2, #0
 8006a22:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8006a24:	4822      	ldr	r0, [pc, #136]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a26:	f000 fffd 	bl	8007a24 <HAL_DMA_Init>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d001      	beq.n	8006a34 <HAL_UART_MspInit+0x348>
      Error_Handler();
 8006a30:	f7ff fd20 	bl	8006474 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a1e      	ldr	r2, [pc, #120]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a38:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006a3a:	4a1d      	ldr	r2, [pc, #116]	@ (8006ab0 <HAL_UART_MspInit+0x3c4>)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8006a40:	4b1d      	ldr	r3, [pc, #116]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a42:	4a1e      	ldr	r2, [pc, #120]	@ (8006abc <HAL_UART_MspInit+0x3d0>)
 8006a44:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a46:	4b1c      	ldr	r3, [pc, #112]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a48:	2210      	movs	r2, #16
 8006a4a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a4e:	2200      	movs	r2, #0
 8006a50:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006a52:	4b19      	ldr	r3, [pc, #100]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a54:	2280      	movs	r2, #128	@ 0x80
 8006a56:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006a58:	4b17      	ldr	r3, [pc, #92]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006a5e:	4b16      	ldr	r3, [pc, #88]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a60:	2200      	movs	r2, #0
 8006a62:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8006a64:	4b14      	ldr	r3, [pc, #80]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006a6a:	4b13      	ldr	r3, [pc, #76]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8006a70:	4811      	ldr	r0, [pc, #68]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a72:	f000 ffd7 	bl	8007a24 <HAL_DMA_Init>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d001      	beq.n	8006a80 <HAL_UART_MspInit+0x394>
      Error_Handler();
 8006a7c:	f7ff fcfa 	bl	8006474 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a0d      	ldr	r2, [pc, #52]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a84:	639a      	str	r2, [r3, #56]	@ 0x38
 8006a86:	4a0c      	ldr	r2, [pc, #48]	@ (8006ab8 <HAL_UART_MspInit+0x3cc>)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	2100      	movs	r1, #0
 8006a90:	2027      	movs	r0, #39	@ 0x27
 8006a92:	f000 ff90 	bl	80079b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006a96:	2027      	movs	r0, #39	@ 0x27
 8006a98:	f000 ffa9 	bl	80079ee <HAL_NVIC_EnableIRQ>
}
 8006a9c:	bf00      	nop
 8006a9e:	3738      	adds	r7, #56	@ 0x38
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	40004800 	.word	0x40004800
 8006aa8:	40021000 	.word	0x40021000
 8006aac:	40010c00 	.word	0x40010c00
 8006ab0:	20001138 	.word	0x20001138
 8006ab4:	40020030 	.word	0x40020030
 8006ab8:	2000117c 	.word	0x2000117c
 8006abc:	4002001c 	.word	0x4002001c

08006ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006ac4:	bf00      	nop
 8006ac6:	e7fd      	b.n	8006ac4 <NMI_Handler+0x4>

08006ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006acc:	bf00      	nop
 8006ace:	e7fd      	b.n	8006acc <HardFault_Handler+0x4>

08006ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006ad4:	bf00      	nop
 8006ad6:	e7fd      	b.n	8006ad4 <MemManage_Handler+0x4>

08006ad8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006adc:	bf00      	nop
 8006ade:	e7fd      	b.n	8006adc <BusFault_Handler+0x4>

08006ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006ae4:	bf00      	nop
 8006ae6:	e7fd      	b.n	8006ae4 <UsageFault_Handler+0x4>

08006ae8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006aec:	bf00      	nop
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bc80      	pop	{r7}
 8006af2:	4770      	bx	lr

08006af4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006af4:	b480      	push	{r7}
 8006af6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006af8:	bf00      	nop
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bc80      	pop	{r7}
 8006afe:	4770      	bx	lr

08006b00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006b00:	b480      	push	{r7}
 8006b02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006b04:	bf00      	nop
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bc80      	pop	{r7}
 8006b0a:	4770      	bx	lr

08006b0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006b10:	f000 f994 	bl	8006e3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006b14:	bf00      	nop
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8006b1c:	4802      	ldr	r0, [pc, #8]	@ (8006b28 <DMA1_Channel2_IRQHandler+0x10>)
 8006b1e:	f001 f8ef 	bl	8007d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8006b22:	bf00      	nop
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	2000117c 	.word	0x2000117c

08006b2c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8006b30:	4802      	ldr	r0, [pc, #8]	@ (8006b3c <DMA1_Channel3_IRQHandler+0x10>)
 8006b32:	f001 f8e5 	bl	8007d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8006b36:	bf00      	nop
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	20001138 	.word	0x20001138

08006b40 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8006b44:	4802      	ldr	r0, [pc, #8]	@ (8006b50 <DMA1_Channel4_IRQHandler+0x10>)
 8006b46:	f001 f8db 	bl	8007d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8006b4a:	bf00      	nop
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	2000106c 	.word	0x2000106c

08006b54 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8006b58:	4802      	ldr	r0, [pc, #8]	@ (8006b64 <DMA1_Channel5_IRQHandler+0x10>)
 8006b5a:	f001 f8d1 	bl	8007d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8006b5e:	bf00      	nop
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	20001028 	.word	0x20001028

08006b68 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8006b6c:	4802      	ldr	r0, [pc, #8]	@ (8006b78 <DMA1_Channel6_IRQHandler+0x10>)
 8006b6e:	f001 f8c7 	bl	8007d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8006b72:	bf00      	nop
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	200010b0 	.word	0x200010b0

08006b7c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8006b80:	4802      	ldr	r0, [pc, #8]	@ (8006b8c <DMA1_Channel7_IRQHandler+0x10>)
 8006b82:	f001 f8bd 	bl	8007d00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8006b86:	bf00      	nop
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	200010f4 	.word	0x200010f4

08006b90 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006b94:	4803      	ldr	r0, [pc, #12]	@ (8006ba4 <ADC1_2_IRQHandler+0x14>)
 8006b96:	f000 fb23 	bl	80071e0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8006b9a:	4803      	ldr	r0, [pc, #12]	@ (8006ba8 <ADC1_2_IRQHandler+0x18>)
 8006b9c:	f000 fb20 	bl	80071e0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8006ba0:	bf00      	nop
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	20000e60 	.word	0x20000e60
 8006ba8:	20000e90 	.word	0x20000e90

08006bac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006bb0:	4803      	ldr	r0, [pc, #12]	@ (8006bc0 <TIM2_IRQHandler+0x14>)
 8006bb2:	f002 fc9d 	bl	80094f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  Lifter_20Hz_ISR();
 8006bb6:	f7fc f9bd 	bl	8002f34 <Lifter_20Hz_ISR>
  /* USER CODE END TIM2_IRQn 1 */
}
 8006bba:	bf00      	nop
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	20000ec0 	.word	0x20000ec0

08006bc4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	UartRxDMA_IdleInterruptHandler(&huart1);
 8006bc8:	4803      	ldr	r0, [pc, #12]	@ (8006bd8 <USART1_IRQHandler+0x14>)
 8006bca:	f7ff f837 	bl	8005c3c <UartRxDMA_IdleInterruptHandler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006bce:	4802      	ldr	r0, [pc, #8]	@ (8006bd8 <USART1_IRQHandler+0x14>)
 8006bd0:	f003 fc78 	bl	800a4c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006bd4:	bf00      	nop
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	20000f50 	.word	0x20000f50

08006bdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UartRxDMA_IdleInterruptHandler(&huart2);
 8006be0:	4803      	ldr	r0, [pc, #12]	@ (8006bf0 <USART2_IRQHandler+0x14>)
 8006be2:	f7ff f82b 	bl	8005c3c <UartRxDMA_IdleInterruptHandler>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006be6:	4802      	ldr	r0, [pc, #8]	@ (8006bf0 <USART2_IRQHandler+0x14>)
 8006be8:	f003 fc6c 	bl	800a4c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006bec:	bf00      	nop
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	20000f98 	.word	0x20000f98

08006bf4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	UartRxDMA_IdleInterruptHandler(&huart3);
 8006bf8:	4803      	ldr	r0, [pc, #12]	@ (8006c08 <USART3_IRQHandler+0x14>)
 8006bfa:	f7ff f81f 	bl	8005c3c <UartRxDMA_IdleInterruptHandler>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006bfe:	4802      	ldr	r0, [pc, #8]	@ (8006c08 <USART3_IRQHandler+0x14>)
 8006c00:	f003 fc60 	bl	800a4c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006c04:	bf00      	nop
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	20000fe0 	.word	0x20000fe0

08006c0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	af00      	add	r7, sp, #0
  return 1;
 8006c10:	2301      	movs	r3, #1
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bc80      	pop	{r7}
 8006c18:	4770      	bx	lr

08006c1a <_kill>:

int _kill(int pid, int sig)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b082      	sub	sp, #8
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
 8006c22:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006c24:	f006 f87e 	bl	800cd24 <__errno>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	2216      	movs	r2, #22
 8006c2c:	601a      	str	r2, [r3, #0]
  return -1;
 8006c2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3708      	adds	r7, #8
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <_exit>:

void _exit (int status)
{
 8006c3a:	b580      	push	{r7, lr}
 8006c3c:	b082      	sub	sp, #8
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006c42:	f04f 31ff 	mov.w	r1, #4294967295
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f7ff ffe7 	bl	8006c1a <_kill>
  while (1) {}    /* Make sure we hang here */
 8006c4c:	bf00      	nop
 8006c4e:	e7fd      	b.n	8006c4c <_exit+0x12>

08006c50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	617b      	str	r3, [r7, #20]
 8006c60:	e00a      	b.n	8006c78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006c62:	f3af 8000 	nop.w
 8006c66:	4601      	mov	r1, r0
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	1c5a      	adds	r2, r3, #1
 8006c6c:	60ba      	str	r2, [r7, #8]
 8006c6e:	b2ca      	uxtb	r2, r1
 8006c70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	3301      	adds	r3, #1
 8006c76:	617b      	str	r3, [r7, #20]
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	dbf0      	blt.n	8006c62 <_read+0x12>
  }

  return len;
 8006c80:	687b      	ldr	r3, [r7, #4]
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3718      	adds	r7, #24
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <_close>:
  }
  return len;
}

int _close(int file)
{
 8006c8a:	b480      	push	{r7}
 8006c8c:	b083      	sub	sp, #12
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006c92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	370c      	adds	r7, #12
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bc80      	pop	{r7}
 8006c9e:	4770      	bx	lr

08006ca0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006cb0:	605a      	str	r2, [r3, #4]
  return 0;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bc80      	pop	{r7}
 8006cbc:	4770      	bx	lr

08006cbe <_isatty>:

int _isatty(int file)
{
 8006cbe:	b480      	push	{r7}
 8006cc0:	b083      	sub	sp, #12
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006cc6:	2301      	movs	r3, #1
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bc80      	pop	{r7}
 8006cd0:	4770      	bx	lr

08006cd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006cd2:	b480      	push	{r7}
 8006cd4:	b085      	sub	sp, #20
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	60f8      	str	r0, [r7, #12]
 8006cda:	60b9      	str	r1, [r7, #8]
 8006cdc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bc80      	pop	{r7}
 8006ce8:	4770      	bx	lr
	...

08006cec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006cf4:	4a14      	ldr	r2, [pc, #80]	@ (8006d48 <_sbrk+0x5c>)
 8006cf6:	4b15      	ldr	r3, [pc, #84]	@ (8006d4c <_sbrk+0x60>)
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006d00:	4b13      	ldr	r3, [pc, #76]	@ (8006d50 <_sbrk+0x64>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d102      	bne.n	8006d0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006d08:	4b11      	ldr	r3, [pc, #68]	@ (8006d50 <_sbrk+0x64>)
 8006d0a:	4a12      	ldr	r2, [pc, #72]	@ (8006d54 <_sbrk+0x68>)
 8006d0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006d0e:	4b10      	ldr	r3, [pc, #64]	@ (8006d50 <_sbrk+0x64>)
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4413      	add	r3, r2
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d207      	bcs.n	8006d2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006d1c:	f006 f802 	bl	800cd24 <__errno>
 8006d20:	4603      	mov	r3, r0
 8006d22:	220c      	movs	r2, #12
 8006d24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006d26:	f04f 33ff 	mov.w	r3, #4294967295
 8006d2a:	e009      	b.n	8006d40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006d2c:	4b08      	ldr	r3, [pc, #32]	@ (8006d50 <_sbrk+0x64>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006d32:	4b07      	ldr	r3, [pc, #28]	@ (8006d50 <_sbrk+0x64>)
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4413      	add	r3, r2
 8006d3a:	4a05      	ldr	r2, [pc, #20]	@ (8006d50 <_sbrk+0x64>)
 8006d3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3718      	adds	r7, #24
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	20005000 	.word	0x20005000
 8006d4c:	00000400 	.word	0x00000400
 8006d50:	200011c0 	.word	0x200011c0
 8006d54:	20001338 	.word	0x20001338

08006d58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006d5c:	bf00      	nop
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bc80      	pop	{r7}
 8006d62:	4770      	bx	lr

08006d64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006d64:	f7ff fff8 	bl	8006d58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006d68:	480b      	ldr	r0, [pc, #44]	@ (8006d98 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8006d6a:	490c      	ldr	r1, [pc, #48]	@ (8006d9c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8006d6c:	4a0c      	ldr	r2, [pc, #48]	@ (8006da0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8006d6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006d70:	e002      	b.n	8006d78 <LoopCopyDataInit>

08006d72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006d72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006d74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006d76:	3304      	adds	r3, #4

08006d78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006d78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006d7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006d7c:	d3f9      	bcc.n	8006d72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006d7e:	4a09      	ldr	r2, [pc, #36]	@ (8006da4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8006d80:	4c09      	ldr	r4, [pc, #36]	@ (8006da8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006d82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006d84:	e001      	b.n	8006d8a <LoopFillZerobss>

08006d86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006d86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006d88:	3204      	adds	r2, #4

08006d8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006d8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006d8c:	d3fb      	bcc.n	8006d86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006d8e:	f005 ffcf 	bl	800cd30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006d92:	f7ff f851 	bl	8005e38 <main>
  bx lr
 8006d96:	4770      	bx	lr
  ldr r0, =_sdata
 8006d98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006d9c:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8006da0:	080102d0 	.word	0x080102d0
  ldr r2, =_sbss
 8006da4:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8006da8:	20001334 	.word	0x20001334

08006dac <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006dac:	e7fe      	b.n	8006dac <CAN1_RX1_IRQHandler>
	...

08006db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006db4:	4b08      	ldr	r3, [pc, #32]	@ (8006dd8 <HAL_Init+0x28>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a07      	ldr	r2, [pc, #28]	@ (8006dd8 <HAL_Init+0x28>)
 8006dba:	f043 0310 	orr.w	r3, r3, #16
 8006dbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006dc0:	2003      	movs	r0, #3
 8006dc2:	f000 fded 	bl	80079a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006dc6:	200f      	movs	r0, #15
 8006dc8:	f000 f808 	bl	8006ddc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006dcc:	f7ff fb58 	bl	8006480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	40022000 	.word	0x40022000

08006ddc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b082      	sub	sp, #8
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006de4:	4b12      	ldr	r3, [pc, #72]	@ (8006e30 <HAL_InitTick+0x54>)
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	4b12      	ldr	r3, [pc, #72]	@ (8006e34 <HAL_InitTick+0x58>)
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	4619      	mov	r1, r3
 8006dee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006df2:	fbb3 f3f1 	udiv	r3, r3, r1
 8006df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f000 fe05 	bl	8007a0a <HAL_SYSTICK_Config>
 8006e00:	4603      	mov	r3, r0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d001      	beq.n	8006e0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	e00e      	b.n	8006e28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2b0f      	cmp	r3, #15
 8006e0e:	d80a      	bhi.n	8006e26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006e10:	2200      	movs	r2, #0
 8006e12:	6879      	ldr	r1, [r7, #4]
 8006e14:	f04f 30ff 	mov.w	r0, #4294967295
 8006e18:	f000 fdcd 	bl	80079b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006e1c:	4a06      	ldr	r2, [pc, #24]	@ (8006e38 <HAL_InitTick+0x5c>)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006e22:	2300      	movs	r3, #0
 8006e24:	e000      	b.n	8006e28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3708      	adds	r7, #8
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	2000004c 	.word	0x2000004c
 8006e34:	20000054 	.word	0x20000054
 8006e38:	20000050 	.word	0x20000050

08006e3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006e40:	4b05      	ldr	r3, [pc, #20]	@ (8006e58 <HAL_IncTick+0x1c>)
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	461a      	mov	r2, r3
 8006e46:	4b05      	ldr	r3, [pc, #20]	@ (8006e5c <HAL_IncTick+0x20>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	4a03      	ldr	r2, [pc, #12]	@ (8006e5c <HAL_IncTick+0x20>)
 8006e4e:	6013      	str	r3, [r2, #0]
}
 8006e50:	bf00      	nop
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bc80      	pop	{r7}
 8006e56:	4770      	bx	lr
 8006e58:	20000054 	.word	0x20000054
 8006e5c:	200011c4 	.word	0x200011c4

08006e60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006e60:	b480      	push	{r7}
 8006e62:	af00      	add	r7, sp, #0
  return uwTick;
 8006e64:	4b02      	ldr	r3, [pc, #8]	@ (8006e70 <HAL_GetTick+0x10>)
 8006e66:	681b      	ldr	r3, [r3, #0]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bc80      	pop	{r7}
 8006e6e:	4770      	bx	lr
 8006e70:	200011c4 	.word	0x200011c4

08006e74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006e7c:	f7ff fff0 	bl	8006e60 <HAL_GetTick>
 8006e80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8c:	d005      	beq.n	8006e9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8006eb8 <HAL_Delay+0x44>)
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	461a      	mov	r2, r3
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	4413      	add	r3, r2
 8006e98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006e9a:	bf00      	nop
 8006e9c:	f7ff ffe0 	bl	8006e60 <HAL_GetTick>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	68fa      	ldr	r2, [r7, #12]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d8f7      	bhi.n	8006e9c <HAL_Delay+0x28>
  {
  }
}
 8006eac:	bf00      	nop
 8006eae:	bf00      	nop
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	20000054 	.word	0x20000054

08006ebc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b086      	sub	sp, #24
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d101      	bne.n	8006ede <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e0be      	b.n	800705c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d109      	bne.n	8006f00 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f7ff faf2 	bl	80064e4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 fb87 	bl	8007614 <ADC_ConversionStop_Disable>
 8006f06:	4603      	mov	r3, r0
 8006f08:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f0e:	f003 0310 	and.w	r3, r3, #16
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f040 8099 	bne.w	800704a <HAL_ADC_Init+0x18e>
 8006f18:	7dfb      	ldrb	r3, [r7, #23]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f040 8095 	bne.w	800704a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f24:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006f28:	f023 0302 	bic.w	r3, r3, #2
 8006f2c:	f043 0202 	orr.w	r2, r3, #2
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006f3c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	7b1b      	ldrb	r3, [r3, #12]
 8006f42:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006f44:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006f46:	68ba      	ldr	r2, [r7, #8]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f54:	d003      	beq.n	8006f5e <HAL_ADC_Init+0xa2>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d102      	bne.n	8006f64 <HAL_ADC_Init+0xa8>
 8006f5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006f62:	e000      	b.n	8006f66 <HAL_ADC_Init+0xaa>
 8006f64:	2300      	movs	r3, #0
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	7d1b      	ldrb	r3, [r3, #20]
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d119      	bne.n	8006fa8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	7b1b      	ldrb	r3, [r3, #12]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d109      	bne.n	8006f90 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	699b      	ldr	r3, [r3, #24]
 8006f80:	3b01      	subs	r3, #1
 8006f82:	035a      	lsls	r2, r3, #13
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006f8c:	613b      	str	r3, [r7, #16]
 8006f8e:	e00b      	b.n	8006fa8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f94:	f043 0220 	orr.w	r2, r3, #32
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa0:	f043 0201 	orr.w	r2, r3, #1
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	430a      	orrs	r2, r1
 8006fba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689a      	ldr	r2, [r3, #8]
 8006fc2:	4b28      	ldr	r3, [pc, #160]	@ (8007064 <HAL_ADC_Init+0x1a8>)
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	6812      	ldr	r2, [r2, #0]
 8006fca:	68b9      	ldr	r1, [r7, #8]
 8006fcc:	430b      	orrs	r3, r1
 8006fce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fd8:	d003      	beq.n	8006fe2 <HAL_ADC_Init+0x126>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d104      	bne.n	8006fec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	691b      	ldr	r3, [r3, #16]
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	051b      	lsls	r3, r3, #20
 8006fea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	430a      	orrs	r2, r1
 8006ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689a      	ldr	r2, [r3, #8]
 8007006:	4b18      	ldr	r3, [pc, #96]	@ (8007068 <HAL_ADC_Init+0x1ac>)
 8007008:	4013      	ands	r3, r2
 800700a:	68ba      	ldr	r2, [r7, #8]
 800700c:	429a      	cmp	r2, r3
 800700e:	d10b      	bne.n	8007028 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800701a:	f023 0303 	bic.w	r3, r3, #3
 800701e:	f043 0201 	orr.w	r2, r3, #1
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007026:	e018      	b.n	800705a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800702c:	f023 0312 	bic.w	r3, r3, #18
 8007030:	f043 0210 	orr.w	r2, r3, #16
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800703c:	f043 0201 	orr.w	r2, r3, #1
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007048:	e007      	b.n	800705a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800704e:	f043 0210 	orr.w	r2, r3, #16
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800705a:	7dfb      	ldrb	r3, [r7, #23]
}
 800705c:	4618      	mov	r0, r3
 800705e:	3718      	adds	r7, #24
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	ffe1f7fd 	.word	0xffe1f7fd
 8007068:	ff1f0efe 	.word	0xff1f0efe

0800706c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007074:	2300      	movs	r3, #0
 8007076:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800707e:	2b01      	cmp	r3, #1
 8007080:	d101      	bne.n	8007086 <HAL_ADC_Start+0x1a>
 8007082:	2302      	movs	r3, #2
 8007084:	e098      	b.n	80071b8 <HAL_ADC_Start+0x14c>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2201      	movs	r2, #1
 800708a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fa66 	bl	8007560 <ADC_Enable>
 8007094:	4603      	mov	r3, r0
 8007096:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8007098:	7bfb      	ldrb	r3, [r7, #15]
 800709a:	2b00      	cmp	r3, #0
 800709c:	f040 8087 	bne.w	80071ae <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070a8:	f023 0301 	bic.w	r3, r3, #1
 80070ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a41      	ldr	r2, [pc, #260]	@ (80071c0 <HAL_ADC_Start+0x154>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d105      	bne.n	80070ca <HAL_ADC_Start+0x5e>
 80070be:	4b41      	ldr	r3, [pc, #260]	@ (80071c4 <HAL_ADC_Start+0x158>)
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d115      	bne.n	80070f6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ce:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d026      	beq.n	8007132 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80070ec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80070f4:	e01d      	b.n	8007132 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070fa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a2f      	ldr	r2, [pc, #188]	@ (80071c4 <HAL_ADC_Start+0x158>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d004      	beq.n	8007116 <HAL_ADC_Start+0xaa>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a2b      	ldr	r2, [pc, #172]	@ (80071c0 <HAL_ADC_Start+0x154>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d10d      	bne.n	8007132 <HAL_ADC_Start+0xc6>
 8007116:	4b2b      	ldr	r3, [pc, #172]	@ (80071c4 <HAL_ADC_Start+0x158>)
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800711e:	2b00      	cmp	r3, #0
 8007120:	d007      	beq.n	8007132 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007126:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800712a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007136:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d006      	beq.n	800714c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007142:	f023 0206 	bic.w	r2, r3, #6
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	62da      	str	r2, [r3, #44]	@ 0x2c
 800714a:	e002      	b.n	8007152 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f06f 0202 	mvn.w	r2, #2
 8007162:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800716e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8007172:	d113      	bne.n	800719c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8007178:	4a11      	ldr	r2, [pc, #68]	@ (80071c0 <HAL_ADC_Start+0x154>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d105      	bne.n	800718a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800717e:	4b11      	ldr	r3, [pc, #68]	@ (80071c4 <HAL_ADC_Start+0x158>)
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8007186:	2b00      	cmp	r3, #0
 8007188:	d108      	bne.n	800719c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	689a      	ldr	r2, [r3, #8]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8007198:	609a      	str	r2, [r3, #8]
 800719a:	e00c      	b.n	80071b6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689a      	ldr	r2, [r3, #8]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80071aa:	609a      	str	r2, [r3, #8]
 80071ac:	e003      	b.n	80071b6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80071b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	40012800 	.word	0x40012800
 80071c4:	40012400 	.word	0x40012400

080071c8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	370c      	adds	r7, #12
 80071da:	46bd      	mov	sp, r7
 80071dc:	bc80      	pop	{r7}
 80071de:	4770      	bx	lr

080071e0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	f003 0320 	and.w	r3, r3, #32
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d03e      	beq.n	8007280 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d039      	beq.n	8007280 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007210:	f003 0310 	and.w	r3, r3, #16
 8007214:	2b00      	cmp	r3, #0
 8007216:	d105      	bne.n	8007224 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800721c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800722e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8007232:	d11d      	bne.n	8007270 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007238:	2b00      	cmp	r3, #0
 800723a:	d119      	bne.n	8007270 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	685a      	ldr	r2, [r3, #4]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 0220 	bic.w	r2, r2, #32
 800724a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007250:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d105      	bne.n	8007270 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007268:	f043 0201 	orr.w	r2, r3, #1
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f7fe f9cd 	bl	8005610 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f06f 0212 	mvn.w	r2, #18
 800727e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007286:	2b00      	cmp	r3, #0
 8007288:	d04d      	beq.n	8007326 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f003 0304 	and.w	r3, r3, #4
 8007290:	2b00      	cmp	r3, #0
 8007292:	d048      	beq.n	8007326 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007298:	f003 0310 	and.w	r3, r3, #16
 800729c:	2b00      	cmp	r3, #0
 800729e:	d105      	bne.n	80072ac <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80072b6:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80072ba:	d012      	beq.n	80072e2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d125      	bne.n	8007316 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80072d4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80072d8:	d11d      	bne.n	8007316 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d119      	bne.n	8007316 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	685a      	ldr	r2, [r3, #4]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072f0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007306:	2b00      	cmp	r3, #0
 8007308:	d105      	bne.n	8007316 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800730e:	f043 0201 	orr.w	r2, r3, #1
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 fa6c 	bl	80077f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f06f 020c 	mvn.w	r2, #12
 8007324:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800732c:	2b00      	cmp	r3, #0
 800732e:	d012      	beq.n	8007356 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f003 0301 	and.w	r3, r3, #1
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00d      	beq.n	8007356 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800733e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f809 	bl	800735e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f06f 0201 	mvn.w	r2, #1
 8007354:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8007356:	bf00      	nop
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800735e:	b480      	push	{r7}
 8007360:	b083      	sub	sp, #12
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	bc80      	pop	{r7}
 800736e:	4770      	bx	lr

08007370 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800737a:	2300      	movs	r3, #0
 800737c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800737e:	2300      	movs	r3, #0
 8007380:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007388:	2b01      	cmp	r3, #1
 800738a:	d101      	bne.n	8007390 <HAL_ADC_ConfigChannel+0x20>
 800738c:	2302      	movs	r3, #2
 800738e:	e0dc      	b.n	800754a <HAL_ADC_ConfigChannel+0x1da>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	2b06      	cmp	r3, #6
 800739e:	d81c      	bhi.n	80073da <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	685a      	ldr	r2, [r3, #4]
 80073aa:	4613      	mov	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4413      	add	r3, r2
 80073b0:	3b05      	subs	r3, #5
 80073b2:	221f      	movs	r2, #31
 80073b4:	fa02 f303 	lsl.w	r3, r2, r3
 80073b8:	43db      	mvns	r3, r3
 80073ba:	4019      	ands	r1, r3
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	6818      	ldr	r0, [r3, #0]
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	4613      	mov	r3, r2
 80073c6:	009b      	lsls	r3, r3, #2
 80073c8:	4413      	add	r3, r2
 80073ca:	3b05      	subs	r3, #5
 80073cc:	fa00 f203 	lsl.w	r2, r0, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	430a      	orrs	r2, r1
 80073d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80073d8:	e03c      	b.n	8007454 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b0c      	cmp	r3, #12
 80073e0:	d81c      	bhi.n	800741c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	4613      	mov	r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	4413      	add	r3, r2
 80073f2:	3b23      	subs	r3, #35	@ 0x23
 80073f4:	221f      	movs	r2, #31
 80073f6:	fa02 f303 	lsl.w	r3, r2, r3
 80073fa:	43db      	mvns	r3, r3
 80073fc:	4019      	ands	r1, r3
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	4613      	mov	r3, r2
 8007408:	009b      	lsls	r3, r3, #2
 800740a:	4413      	add	r3, r2
 800740c:	3b23      	subs	r3, #35	@ 0x23
 800740e:	fa00 f203 	lsl.w	r2, r0, r3
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	430a      	orrs	r2, r1
 8007418:	631a      	str	r2, [r3, #48]	@ 0x30
 800741a:	e01b      	b.n	8007454 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	685a      	ldr	r2, [r3, #4]
 8007426:	4613      	mov	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	4413      	add	r3, r2
 800742c:	3b41      	subs	r3, #65	@ 0x41
 800742e:	221f      	movs	r2, #31
 8007430:	fa02 f303 	lsl.w	r3, r2, r3
 8007434:	43db      	mvns	r3, r3
 8007436:	4019      	ands	r1, r3
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	6818      	ldr	r0, [r3, #0]
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	685a      	ldr	r2, [r3, #4]
 8007440:	4613      	mov	r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4413      	add	r3, r2
 8007446:	3b41      	subs	r3, #65	@ 0x41
 8007448:	fa00 f203 	lsl.w	r2, r0, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	430a      	orrs	r2, r1
 8007452:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2b09      	cmp	r3, #9
 800745a:	d91c      	bls.n	8007496 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	68d9      	ldr	r1, [r3, #12]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	4613      	mov	r3, r2
 8007468:	005b      	lsls	r3, r3, #1
 800746a:	4413      	add	r3, r2
 800746c:	3b1e      	subs	r3, #30
 800746e:	2207      	movs	r2, #7
 8007470:	fa02 f303 	lsl.w	r3, r2, r3
 8007474:	43db      	mvns	r3, r3
 8007476:	4019      	ands	r1, r3
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	6898      	ldr	r0, [r3, #8]
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	681a      	ldr	r2, [r3, #0]
 8007480:	4613      	mov	r3, r2
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	4413      	add	r3, r2
 8007486:	3b1e      	subs	r3, #30
 8007488:	fa00 f203 	lsl.w	r2, r0, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	430a      	orrs	r2, r1
 8007492:	60da      	str	r2, [r3, #12]
 8007494:	e019      	b.n	80074ca <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6919      	ldr	r1, [r3, #16]
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	4613      	mov	r3, r2
 80074a2:	005b      	lsls	r3, r3, #1
 80074a4:	4413      	add	r3, r2
 80074a6:	2207      	movs	r2, #7
 80074a8:	fa02 f303 	lsl.w	r3, r2, r3
 80074ac:	43db      	mvns	r3, r3
 80074ae:	4019      	ands	r1, r3
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	6898      	ldr	r0, [r3, #8]
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	4613      	mov	r3, r2
 80074ba:	005b      	lsls	r3, r3, #1
 80074bc:	4413      	add	r3, r2
 80074be:	fa00 f203 	lsl.w	r2, r0, r3
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	430a      	orrs	r2, r1
 80074c8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b10      	cmp	r3, #16
 80074d0:	d003      	beq.n	80074da <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80074d6:	2b11      	cmp	r3, #17
 80074d8:	d132      	bne.n	8007540 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a1d      	ldr	r2, [pc, #116]	@ (8007554 <HAL_ADC_ConfigChannel+0x1e4>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d125      	bne.n	8007530 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d126      	bne.n	8007540 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	689a      	ldr	r2, [r3, #8]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8007500:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2b10      	cmp	r3, #16
 8007508:	d11a      	bne.n	8007540 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800750a:	4b13      	ldr	r3, [pc, #76]	@ (8007558 <HAL_ADC_ConfigChannel+0x1e8>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a13      	ldr	r2, [pc, #76]	@ (800755c <HAL_ADC_ConfigChannel+0x1ec>)
 8007510:	fba2 2303 	umull	r2, r3, r2, r3
 8007514:	0c9a      	lsrs	r2, r3, #18
 8007516:	4613      	mov	r3, r2
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	4413      	add	r3, r2
 800751c:	005b      	lsls	r3, r3, #1
 800751e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007520:	e002      	b.n	8007528 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	3b01      	subs	r3, #1
 8007526:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1f9      	bne.n	8007522 <HAL_ADC_ConfigChannel+0x1b2>
 800752e:	e007      	b.n	8007540 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007534:	f043 0220 	orr.w	r2, r3, #32
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007548:	7bfb      	ldrb	r3, [r7, #15]
}
 800754a:	4618      	mov	r0, r3
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	bc80      	pop	{r7}
 8007552:	4770      	bx	lr
 8007554:	40012400 	.word	0x40012400
 8007558:	2000004c 	.word	0x2000004c
 800755c:	431bde83 	.word	0x431bde83

08007560 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007568:	2300      	movs	r3, #0
 800756a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800756c:	2300      	movs	r3, #0
 800756e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	2b01      	cmp	r3, #1
 800757c:	d040      	beq.n	8007600 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	689a      	ldr	r2, [r3, #8]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f042 0201 	orr.w	r2, r2, #1
 800758c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800758e:	4b1f      	ldr	r3, [pc, #124]	@ (800760c <ADC_Enable+0xac>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a1f      	ldr	r2, [pc, #124]	@ (8007610 <ADC_Enable+0xb0>)
 8007594:	fba2 2303 	umull	r2, r3, r2, r3
 8007598:	0c9b      	lsrs	r3, r3, #18
 800759a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800759c:	e002      	b.n	80075a4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	3b01      	subs	r3, #1
 80075a2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1f9      	bne.n	800759e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80075aa:	f7ff fc59 	bl	8006e60 <HAL_GetTick>
 80075ae:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80075b0:	e01f      	b.n	80075f2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80075b2:	f7ff fc55 	bl	8006e60 <HAL_GetTick>
 80075b6:	4602      	mov	r2, r0
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d918      	bls.n	80075f2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f003 0301 	and.w	r3, r3, #1
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d011      	beq.n	80075f2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d2:	f043 0210 	orr.w	r2, r3, #16
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075de:	f043 0201 	orr.w	r2, r3, #1
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e007      	b.n	8007602 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f003 0301 	and.w	r3, r3, #1
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d1d8      	bne.n	80075b2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3710      	adds	r7, #16
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	2000004c 	.word	0x2000004c
 8007610:	431bde83 	.word	0x431bde83

08007614 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800761c:	2300      	movs	r3, #0
 800761e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f003 0301 	and.w	r3, r3, #1
 800762a:	2b01      	cmp	r3, #1
 800762c:	d12e      	bne.n	800768c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	689a      	ldr	r2, [r3, #8]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f022 0201 	bic.w	r2, r2, #1
 800763c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800763e:	f7ff fc0f 	bl	8006e60 <HAL_GetTick>
 8007642:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007644:	e01b      	b.n	800767e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007646:	f7ff fc0b 	bl	8006e60 <HAL_GetTick>
 800764a:	4602      	mov	r2, r0
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	1ad3      	subs	r3, r2, r3
 8007650:	2b02      	cmp	r3, #2
 8007652:	d914      	bls.n	800767e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f003 0301 	and.w	r3, r3, #1
 800765e:	2b01      	cmp	r3, #1
 8007660:	d10d      	bne.n	800767e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007666:	f043 0210 	orr.w	r2, r3, #16
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007672:	f043 0201 	orr.w	r2, r3, #1
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e007      	b.n	800768e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f003 0301 	and.w	r3, r3, #1
 8007688:	2b01      	cmp	r3, #1
 800768a:	d0dc      	beq.n	8007646 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3710      	adds	r7, #16
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
	...

08007698 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8007698:	b590      	push	{r4, r7, lr}
 800769a:	b087      	sub	sp, #28
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80076a0:	2300      	movs	r3, #0
 80076a2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80076a4:	2300      	movs	r3, #0
 80076a6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d101      	bne.n	80076b6 <HAL_ADCEx_Calibration_Start+0x1e>
 80076b2:	2302      	movs	r3, #2
 80076b4:	e097      	b.n	80077e6 <HAL_ADCEx_Calibration_Start+0x14e>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7ff ffa8 	bl	8007614 <ADC_ConversionStop_Disable>
 80076c4:	4603      	mov	r3, r0
 80076c6:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f7ff ff49 	bl	8007560 <ADC_Enable>
 80076ce:	4603      	mov	r3, r0
 80076d0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80076d2:	7dfb      	ldrb	r3, [r7, #23]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f040 8081 	bne.w	80077dc <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80076e2:	f023 0302 	bic.w	r3, r3, #2
 80076e6:	f043 0202 	orr.w	r2, r3, #2
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80076ee:	4b40      	ldr	r3, [pc, #256]	@ (80077f0 <HAL_ADCEx_Calibration_Start+0x158>)
 80076f0:	681c      	ldr	r4, [r3, #0]
 80076f2:	2002      	movs	r0, #2
 80076f4:	f001 fcb2 	bl	800905c <HAL_RCCEx_GetPeriphCLKFreq>
 80076f8:	4603      	mov	r3, r0
 80076fa:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80076fe:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8007700:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8007702:	e002      	b.n	800770a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	3b01      	subs	r3, #1
 8007708:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d1f9      	bne.n	8007704 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	689a      	ldr	r2, [r3, #8]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f042 0208 	orr.w	r2, r2, #8
 800771e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8007720:	f7ff fb9e 	bl	8006e60 <HAL_GetTick>
 8007724:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8007726:	e01b      	b.n	8007760 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8007728:	f7ff fb9a 	bl	8006e60 <HAL_GetTick>
 800772c:	4602      	mov	r2, r0
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	2b0a      	cmp	r3, #10
 8007734:	d914      	bls.n	8007760 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	f003 0308 	and.w	r3, r3, #8
 8007740:	2b00      	cmp	r3, #0
 8007742:	d00d      	beq.n	8007760 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007748:	f023 0312 	bic.w	r3, r3, #18
 800774c:	f043 0210 	orr.w	r2, r3, #16
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e042      	b.n	80077e6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	f003 0308 	and.w	r3, r3, #8
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1dc      	bne.n	8007728 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	689a      	ldr	r2, [r3, #8]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f042 0204 	orr.w	r2, r2, #4
 800777c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800777e:	f7ff fb6f 	bl	8006e60 <HAL_GetTick>
 8007782:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007784:	e01b      	b.n	80077be <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8007786:	f7ff fb6b 	bl	8006e60 <HAL_GetTick>
 800778a:	4602      	mov	r2, r0
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	2b0a      	cmp	r3, #10
 8007792:	d914      	bls.n	80077be <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	f003 0304 	and.w	r3, r3, #4
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00d      	beq.n	80077be <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a6:	f023 0312 	bic.w	r3, r3, #18
 80077aa:	f043 0210 	orr.w	r2, r3, #16
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e013      	b.n	80077e6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f003 0304 	and.w	r3, r3, #4
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d1dc      	bne.n	8007786 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d0:	f023 0303 	bic.w	r3, r3, #3
 80077d4:	f043 0201 	orr.w	r2, r3, #1
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80077e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	371c      	adds	r7, #28
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd90      	pop	{r4, r7, pc}
 80077ee:	bf00      	nop
 80077f0:	2000004c 	.word	0x2000004c

080077f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	bc80      	pop	{r7}
 8007804:	4770      	bx	lr
	...

08007808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007808:	b480      	push	{r7}
 800780a:	b085      	sub	sp, #20
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f003 0307 	and.w	r3, r3, #7
 8007816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007818:	4b0c      	ldr	r3, [pc, #48]	@ (800784c <__NVIC_SetPriorityGrouping+0x44>)
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007824:	4013      	ands	r3, r2
 8007826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007830:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800783a:	4a04      	ldr	r2, [pc, #16]	@ (800784c <__NVIC_SetPriorityGrouping+0x44>)
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	60d3      	str	r3, [r2, #12]
}
 8007840:	bf00      	nop
 8007842:	3714      	adds	r7, #20
 8007844:	46bd      	mov	sp, r7
 8007846:	bc80      	pop	{r7}
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop
 800784c:	e000ed00 	.word	0xe000ed00

08007850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007850:	b480      	push	{r7}
 8007852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007854:	4b04      	ldr	r3, [pc, #16]	@ (8007868 <__NVIC_GetPriorityGrouping+0x18>)
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	0a1b      	lsrs	r3, r3, #8
 800785a:	f003 0307 	and.w	r3, r3, #7
}
 800785e:	4618      	mov	r0, r3
 8007860:	46bd      	mov	sp, r7
 8007862:	bc80      	pop	{r7}
 8007864:	4770      	bx	lr
 8007866:	bf00      	nop
 8007868:	e000ed00 	.word	0xe000ed00

0800786c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	4603      	mov	r3, r0
 8007874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800787a:	2b00      	cmp	r3, #0
 800787c:	db0b      	blt.n	8007896 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800787e:	79fb      	ldrb	r3, [r7, #7]
 8007880:	f003 021f 	and.w	r2, r3, #31
 8007884:	4906      	ldr	r1, [pc, #24]	@ (80078a0 <__NVIC_EnableIRQ+0x34>)
 8007886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800788a:	095b      	lsrs	r3, r3, #5
 800788c:	2001      	movs	r0, #1
 800788e:	fa00 f202 	lsl.w	r2, r0, r2
 8007892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	bc80      	pop	{r7}
 800789e:	4770      	bx	lr
 80078a0:	e000e100 	.word	0xe000e100

080078a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	4603      	mov	r3, r0
 80078ac:	6039      	str	r1, [r7, #0]
 80078ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	db0a      	blt.n	80078ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	490c      	ldr	r1, [pc, #48]	@ (80078f0 <__NVIC_SetPriority+0x4c>)
 80078be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078c2:	0112      	lsls	r2, r2, #4
 80078c4:	b2d2      	uxtb	r2, r2
 80078c6:	440b      	add	r3, r1
 80078c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80078cc:	e00a      	b.n	80078e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	b2da      	uxtb	r2, r3
 80078d2:	4908      	ldr	r1, [pc, #32]	@ (80078f4 <__NVIC_SetPriority+0x50>)
 80078d4:	79fb      	ldrb	r3, [r7, #7]
 80078d6:	f003 030f 	and.w	r3, r3, #15
 80078da:	3b04      	subs	r3, #4
 80078dc:	0112      	lsls	r2, r2, #4
 80078de:	b2d2      	uxtb	r2, r2
 80078e0:	440b      	add	r3, r1
 80078e2:	761a      	strb	r2, [r3, #24]
}
 80078e4:	bf00      	nop
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bc80      	pop	{r7}
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	e000e100 	.word	0xe000e100
 80078f4:	e000ed00 	.word	0xe000ed00

080078f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b089      	sub	sp, #36	@ 0x24
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f003 0307 	and.w	r3, r3, #7
 800790a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	f1c3 0307 	rsb	r3, r3, #7
 8007912:	2b04      	cmp	r3, #4
 8007914:	bf28      	it	cs
 8007916:	2304      	movcs	r3, #4
 8007918:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	3304      	adds	r3, #4
 800791e:	2b06      	cmp	r3, #6
 8007920:	d902      	bls.n	8007928 <NVIC_EncodePriority+0x30>
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	3b03      	subs	r3, #3
 8007926:	e000      	b.n	800792a <NVIC_EncodePriority+0x32>
 8007928:	2300      	movs	r3, #0
 800792a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800792c:	f04f 32ff 	mov.w	r2, #4294967295
 8007930:	69bb      	ldr	r3, [r7, #24]
 8007932:	fa02 f303 	lsl.w	r3, r2, r3
 8007936:	43da      	mvns	r2, r3
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	401a      	ands	r2, r3
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007940:	f04f 31ff 	mov.w	r1, #4294967295
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	fa01 f303 	lsl.w	r3, r1, r3
 800794a:	43d9      	mvns	r1, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007950:	4313      	orrs	r3, r2
         );
}
 8007952:	4618      	mov	r0, r3
 8007954:	3724      	adds	r7, #36	@ 0x24
 8007956:	46bd      	mov	sp, r7
 8007958:	bc80      	pop	{r7}
 800795a:	4770      	bx	lr

0800795c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	3b01      	subs	r3, #1
 8007968:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800796c:	d301      	bcc.n	8007972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800796e:	2301      	movs	r3, #1
 8007970:	e00f      	b.n	8007992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007972:	4a0a      	ldr	r2, [pc, #40]	@ (800799c <SysTick_Config+0x40>)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	3b01      	subs	r3, #1
 8007978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800797a:	210f      	movs	r1, #15
 800797c:	f04f 30ff 	mov.w	r0, #4294967295
 8007980:	f7ff ff90 	bl	80078a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007984:	4b05      	ldr	r3, [pc, #20]	@ (800799c <SysTick_Config+0x40>)
 8007986:	2200      	movs	r2, #0
 8007988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800798a:	4b04      	ldr	r3, [pc, #16]	@ (800799c <SysTick_Config+0x40>)
 800798c:	2207      	movs	r2, #7
 800798e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007990:	2300      	movs	r3, #0
}
 8007992:	4618      	mov	r0, r3
 8007994:	3708      	adds	r7, #8
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}
 800799a:	bf00      	nop
 800799c:	e000e010 	.word	0xe000e010

080079a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b082      	sub	sp, #8
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f7ff ff2d 	bl	8007808 <__NVIC_SetPriorityGrouping>
}
 80079ae:	bf00      	nop
 80079b0:	3708      	adds	r7, #8
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}

080079b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b086      	sub	sp, #24
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	4603      	mov	r3, r0
 80079be:	60b9      	str	r1, [r7, #8]
 80079c0:	607a      	str	r2, [r7, #4]
 80079c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80079c4:	2300      	movs	r3, #0
 80079c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80079c8:	f7ff ff42 	bl	8007850 <__NVIC_GetPriorityGrouping>
 80079cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	68b9      	ldr	r1, [r7, #8]
 80079d2:	6978      	ldr	r0, [r7, #20]
 80079d4:	f7ff ff90 	bl	80078f8 <NVIC_EncodePriority>
 80079d8:	4602      	mov	r2, r0
 80079da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079de:	4611      	mov	r1, r2
 80079e0:	4618      	mov	r0, r3
 80079e2:	f7ff ff5f 	bl	80078a4 <__NVIC_SetPriority>
}
 80079e6:	bf00      	nop
 80079e8:	3718      	adds	r7, #24
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}

080079ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079ee:	b580      	push	{r7, lr}
 80079f0:	b082      	sub	sp, #8
 80079f2:	af00      	add	r7, sp, #0
 80079f4:	4603      	mov	r3, r0
 80079f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80079f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079fc:	4618      	mov	r0, r3
 80079fe:	f7ff ff35 	bl	800786c <__NVIC_EnableIRQ>
}
 8007a02:	bf00      	nop
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b082      	sub	sp, #8
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7ff ffa2 	bl	800795c <SysTick_Config>
 8007a18:	4603      	mov	r3, r0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3708      	adds	r7, #8
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}
	...

08007a24 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b085      	sub	sp, #20
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	e043      	b.n	8007ac2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	4b22      	ldr	r3, [pc, #136]	@ (8007acc <HAL_DMA_Init+0xa8>)
 8007a42:	4413      	add	r3, r2
 8007a44:	4a22      	ldr	r2, [pc, #136]	@ (8007ad0 <HAL_DMA_Init+0xac>)
 8007a46:	fba2 2303 	umull	r2, r3, r2, r3
 8007a4a:	091b      	lsrs	r3, r3, #4
 8007a4c:	009a      	lsls	r2, r3, #2
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a1f      	ldr	r2, [pc, #124]	@ (8007ad4 <HAL_DMA_Init+0xb0>)
 8007a56:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2202      	movs	r2, #2
 8007a5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007a6e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007a72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8007a7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	695b      	ldr	r3, [r3, #20]
 8007a8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68fa      	ldr	r2, [r7, #12]
 8007aa8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3714      	adds	r7, #20
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bc80      	pop	{r7}
 8007aca:	4770      	bx	lr
 8007acc:	bffdfff8 	.word	0xbffdfff8
 8007ad0:	cccccccd 	.word	0xcccccccd
 8007ad4:	40020000 	.word	0x40020000

08007ad8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b086      	sub	sp, #24
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	607a      	str	r2, [r7, #4]
 8007ae4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d101      	bne.n	8007af8 <HAL_DMA_Start_IT+0x20>
 8007af4:	2302      	movs	r3, #2
 8007af6:	e04b      	b.n	8007b90 <HAL_DMA_Start_IT+0xb8>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d13a      	bne.n	8007b82 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2202      	movs	r2, #2
 8007b10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 0201 	bic.w	r2, r2, #1
 8007b28:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	68b9      	ldr	r1, [r7, #8]
 8007b30:	68f8      	ldr	r0, [r7, #12]
 8007b32:	f000 f9eb 	bl	8007f0c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d008      	beq.n	8007b50 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f042 020e 	orr.w	r2, r2, #14
 8007b4c:	601a      	str	r2, [r3, #0]
 8007b4e:	e00f      	b.n	8007b70 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0204 	bic.w	r2, r2, #4
 8007b5e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f042 020a 	orr.w	r2, r2, #10
 8007b6e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f042 0201 	orr.w	r2, r2, #1
 8007b7e:	601a      	str	r2, [r3, #0]
 8007b80:	e005      	b.n	8007b8e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8007b8a:	2302      	movs	r3, #2
 8007b8c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8007b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3718      	adds	r7, #24
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d008      	beq.n	8007bc2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2204      	movs	r2, #4
 8007bb4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e020      	b.n	8007c04 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f022 020e 	bic.w	r2, r2, #14
 8007bd0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f022 0201 	bic.w	r2, r2, #1
 8007be0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bea:	2101      	movs	r1, #1
 8007bec:	fa01 f202 	lsl.w	r2, r1, r2
 8007bf0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8007c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3714      	adds	r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bc80      	pop	{r7}
 8007c0c:	4770      	bx	lr
	...

08007c10 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	2b02      	cmp	r3, #2
 8007c26:	d005      	beq.n	8007c34 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2204      	movs	r2, #4
 8007c2c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	73fb      	strb	r3, [r7, #15]
 8007c32:	e051      	b.n	8007cd8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f022 020e 	bic.w	r2, r2, #14
 8007c42:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f022 0201 	bic.w	r2, r2, #1
 8007c52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a22      	ldr	r2, [pc, #136]	@ (8007ce4 <HAL_DMA_Abort_IT+0xd4>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d029      	beq.n	8007cb2 <HAL_DMA_Abort_IT+0xa2>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a21      	ldr	r2, [pc, #132]	@ (8007ce8 <HAL_DMA_Abort_IT+0xd8>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d022      	beq.n	8007cae <HAL_DMA_Abort_IT+0x9e>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a1f      	ldr	r2, [pc, #124]	@ (8007cec <HAL_DMA_Abort_IT+0xdc>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d01a      	beq.n	8007ca8 <HAL_DMA_Abort_IT+0x98>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a1e      	ldr	r2, [pc, #120]	@ (8007cf0 <HAL_DMA_Abort_IT+0xe0>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d012      	beq.n	8007ca2 <HAL_DMA_Abort_IT+0x92>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a1c      	ldr	r2, [pc, #112]	@ (8007cf4 <HAL_DMA_Abort_IT+0xe4>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d00a      	beq.n	8007c9c <HAL_DMA_Abort_IT+0x8c>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a1b      	ldr	r2, [pc, #108]	@ (8007cf8 <HAL_DMA_Abort_IT+0xe8>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d102      	bne.n	8007c96 <HAL_DMA_Abort_IT+0x86>
 8007c90:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007c94:	e00e      	b.n	8007cb4 <HAL_DMA_Abort_IT+0xa4>
 8007c96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c9a:	e00b      	b.n	8007cb4 <HAL_DMA_Abort_IT+0xa4>
 8007c9c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007ca0:	e008      	b.n	8007cb4 <HAL_DMA_Abort_IT+0xa4>
 8007ca2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007ca6:	e005      	b.n	8007cb4 <HAL_DMA_Abort_IT+0xa4>
 8007ca8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007cac:	e002      	b.n	8007cb4 <HAL_DMA_Abort_IT+0xa4>
 8007cae:	2310      	movs	r3, #16
 8007cb0:	e000      	b.n	8007cb4 <HAL_DMA_Abort_IT+0xa4>
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	4a11      	ldr	r2, [pc, #68]	@ (8007cfc <HAL_DMA_Abort_IT+0xec>)
 8007cb6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d003      	beq.n	8007cd8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	4798      	blx	r3
    } 
  }
  return status;
 8007cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3710      	adds	r7, #16
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	40020008 	.word	0x40020008
 8007ce8:	4002001c 	.word	0x4002001c
 8007cec:	40020030 	.word	0x40020030
 8007cf0:	40020044 	.word	0x40020044
 8007cf4:	40020058 	.word	0x40020058
 8007cf8:	4002006c 	.word	0x4002006c
 8007cfc:	40020000 	.word	0x40020000

08007d00 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1c:	2204      	movs	r2, #4
 8007d1e:	409a      	lsls	r2, r3
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	4013      	ands	r3, r2
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d04f      	beq.n	8007dc8 <HAL_DMA_IRQHandler+0xc8>
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	f003 0304 	and.w	r3, r3, #4
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d04a      	beq.n	8007dc8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f003 0320 	and.w	r3, r3, #32
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d107      	bne.n	8007d50 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f022 0204 	bic.w	r2, r2, #4
 8007d4e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a66      	ldr	r2, [pc, #408]	@ (8007ef0 <HAL_DMA_IRQHandler+0x1f0>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d029      	beq.n	8007dae <HAL_DMA_IRQHandler+0xae>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a65      	ldr	r2, [pc, #404]	@ (8007ef4 <HAL_DMA_IRQHandler+0x1f4>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d022      	beq.n	8007daa <HAL_DMA_IRQHandler+0xaa>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a63      	ldr	r2, [pc, #396]	@ (8007ef8 <HAL_DMA_IRQHandler+0x1f8>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d01a      	beq.n	8007da4 <HAL_DMA_IRQHandler+0xa4>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a62      	ldr	r2, [pc, #392]	@ (8007efc <HAL_DMA_IRQHandler+0x1fc>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d012      	beq.n	8007d9e <HAL_DMA_IRQHandler+0x9e>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a60      	ldr	r2, [pc, #384]	@ (8007f00 <HAL_DMA_IRQHandler+0x200>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d00a      	beq.n	8007d98 <HAL_DMA_IRQHandler+0x98>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a5f      	ldr	r2, [pc, #380]	@ (8007f04 <HAL_DMA_IRQHandler+0x204>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d102      	bne.n	8007d92 <HAL_DMA_IRQHandler+0x92>
 8007d8c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007d90:	e00e      	b.n	8007db0 <HAL_DMA_IRQHandler+0xb0>
 8007d92:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007d96:	e00b      	b.n	8007db0 <HAL_DMA_IRQHandler+0xb0>
 8007d98:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8007d9c:	e008      	b.n	8007db0 <HAL_DMA_IRQHandler+0xb0>
 8007d9e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007da2:	e005      	b.n	8007db0 <HAL_DMA_IRQHandler+0xb0>
 8007da4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007da8:	e002      	b.n	8007db0 <HAL_DMA_IRQHandler+0xb0>
 8007daa:	2340      	movs	r3, #64	@ 0x40
 8007dac:	e000      	b.n	8007db0 <HAL_DMA_IRQHandler+0xb0>
 8007dae:	2304      	movs	r3, #4
 8007db0:	4a55      	ldr	r2, [pc, #340]	@ (8007f08 <HAL_DMA_IRQHandler+0x208>)
 8007db2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 8094 	beq.w	8007ee6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8007dc6:	e08e      	b.n	8007ee6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dcc:	2202      	movs	r2, #2
 8007dce:	409a      	lsls	r2, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d056      	beq.n	8007e86 <HAL_DMA_IRQHandler+0x186>
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	f003 0302 	and.w	r3, r3, #2
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d051      	beq.n	8007e86 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 0320 	and.w	r3, r3, #32
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d10b      	bne.n	8007e08 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f022 020a 	bic.w	r2, r2, #10
 8007dfe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a38      	ldr	r2, [pc, #224]	@ (8007ef0 <HAL_DMA_IRQHandler+0x1f0>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d029      	beq.n	8007e66 <HAL_DMA_IRQHandler+0x166>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a37      	ldr	r2, [pc, #220]	@ (8007ef4 <HAL_DMA_IRQHandler+0x1f4>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d022      	beq.n	8007e62 <HAL_DMA_IRQHandler+0x162>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a35      	ldr	r2, [pc, #212]	@ (8007ef8 <HAL_DMA_IRQHandler+0x1f8>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d01a      	beq.n	8007e5c <HAL_DMA_IRQHandler+0x15c>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a34      	ldr	r2, [pc, #208]	@ (8007efc <HAL_DMA_IRQHandler+0x1fc>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d012      	beq.n	8007e56 <HAL_DMA_IRQHandler+0x156>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a32      	ldr	r2, [pc, #200]	@ (8007f00 <HAL_DMA_IRQHandler+0x200>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d00a      	beq.n	8007e50 <HAL_DMA_IRQHandler+0x150>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a31      	ldr	r2, [pc, #196]	@ (8007f04 <HAL_DMA_IRQHandler+0x204>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d102      	bne.n	8007e4a <HAL_DMA_IRQHandler+0x14a>
 8007e44:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007e48:	e00e      	b.n	8007e68 <HAL_DMA_IRQHandler+0x168>
 8007e4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007e4e:	e00b      	b.n	8007e68 <HAL_DMA_IRQHandler+0x168>
 8007e50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007e54:	e008      	b.n	8007e68 <HAL_DMA_IRQHandler+0x168>
 8007e56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007e5a:	e005      	b.n	8007e68 <HAL_DMA_IRQHandler+0x168>
 8007e5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e60:	e002      	b.n	8007e68 <HAL_DMA_IRQHandler+0x168>
 8007e62:	2320      	movs	r3, #32
 8007e64:	e000      	b.n	8007e68 <HAL_DMA_IRQHandler+0x168>
 8007e66:	2302      	movs	r3, #2
 8007e68:	4a27      	ldr	r2, [pc, #156]	@ (8007f08 <HAL_DMA_IRQHandler+0x208>)
 8007e6a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d034      	beq.n	8007ee6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007e84:	e02f      	b.n	8007ee6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e8a:	2208      	movs	r2, #8
 8007e8c:	409a      	lsls	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	4013      	ands	r3, r2
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d028      	beq.n	8007ee8 <HAL_DMA_IRQHandler+0x1e8>
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	f003 0308 	and.w	r3, r3, #8
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d023      	beq.n	8007ee8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f022 020e 	bic.w	r2, r2, #14
 8007eae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb8:	2101      	movs	r1, #1
 8007eba:	fa01 f202 	lsl.w	r2, r1, r2
 8007ebe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2201      	movs	r2, #1
 8007eca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d004      	beq.n	8007ee8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	4798      	blx	r3
    }
  }
  return;
 8007ee6:	bf00      	nop
 8007ee8:	bf00      	nop
}
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	40020008 	.word	0x40020008
 8007ef4:	4002001c 	.word	0x4002001c
 8007ef8:	40020030 	.word	0x40020030
 8007efc:	40020044 	.word	0x40020044
 8007f00:	40020058 	.word	0x40020058
 8007f04:	4002006c 	.word	0x4002006c
 8007f08:	40020000 	.word	0x40020000

08007f0c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b085      	sub	sp, #20
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	60b9      	str	r1, [r7, #8]
 8007f16:	607a      	str	r2, [r7, #4]
 8007f18:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f22:	2101      	movs	r1, #1
 8007f24:	fa01 f202 	lsl.w	r2, r1, r2
 8007f28:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	2b10      	cmp	r3, #16
 8007f38:	d108      	bne.n	8007f4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007f4a:	e007      	b.n	8007f5c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	68ba      	ldr	r2, [r7, #8]
 8007f52:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	60da      	str	r2, [r3, #12]
}
 8007f5c:	bf00      	nop
 8007f5e:	3714      	adds	r7, #20
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bc80      	pop	{r7}
 8007f64:	4770      	bx	lr
	...

08007f68 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f6a:	b087      	sub	sp, #28
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007f82:	4b2f      	ldr	r3, [pc, #188]	@ (8008040 <HAL_FLASH_Program+0xd8>)
 8007f84:	7e1b      	ldrb	r3, [r3, #24]
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d101      	bne.n	8007f8e <HAL_FLASH_Program+0x26>
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	e054      	b.n	8008038 <HAL_FLASH_Program+0xd0>
 8007f8e:	4b2c      	ldr	r3, [pc, #176]	@ (8008040 <HAL_FLASH_Program+0xd8>)
 8007f90:	2201      	movs	r2, #1
 8007f92:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007f94:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007f98:	f000 f8a8 	bl	80080ec <FLASH_WaitForLastOperation>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8007fa0:	7dfb      	ldrb	r3, [r7, #23]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d144      	bne.n	8008030 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d102      	bne.n	8007fb2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8007fac:	2301      	movs	r3, #1
 8007fae:	757b      	strb	r3, [r7, #21]
 8007fb0:	e007      	b.n	8007fc2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2b02      	cmp	r3, #2
 8007fb6:	d102      	bne.n	8007fbe <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8007fb8:	2302      	movs	r3, #2
 8007fba:	757b      	strb	r3, [r7, #21]
 8007fbc:	e001      	b.n	8007fc2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8007fbe:	2304      	movs	r3, #4
 8007fc0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	75bb      	strb	r3, [r7, #22]
 8007fc6:	e02d      	b.n	8008024 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8007fc8:	7dbb      	ldrb	r3, [r7, #22]
 8007fca:	005a      	lsls	r2, r3, #1
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	eb02 0c03 	add.w	ip, r2, r3
 8007fd2:	7dbb      	ldrb	r3, [r7, #22]
 8007fd4:	0119      	lsls	r1, r3, #4
 8007fd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fda:	f1c1 0620 	rsb	r6, r1, #32
 8007fde:	f1a1 0020 	sub.w	r0, r1, #32
 8007fe2:	fa22 f401 	lsr.w	r4, r2, r1
 8007fe6:	fa03 f606 	lsl.w	r6, r3, r6
 8007fea:	4334      	orrs	r4, r6
 8007fec:	fa23 f000 	lsr.w	r0, r3, r0
 8007ff0:	4304      	orrs	r4, r0
 8007ff2:	fa23 f501 	lsr.w	r5, r3, r1
 8007ff6:	b2a3      	uxth	r3, r4
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	4660      	mov	r0, ip
 8007ffc:	f000 f85a 	bl	80080b4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008000:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008004:	f000 f872 	bl	80080ec <FLASH_WaitForLastOperation>
 8008008:	4603      	mov	r3, r0
 800800a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800800c:	4b0d      	ldr	r3, [pc, #52]	@ (8008044 <HAL_FLASH_Program+0xdc>)
 800800e:	691b      	ldr	r3, [r3, #16]
 8008010:	4a0c      	ldr	r2, [pc, #48]	@ (8008044 <HAL_FLASH_Program+0xdc>)
 8008012:	f023 0301 	bic.w	r3, r3, #1
 8008016:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8008018:	7dfb      	ldrb	r3, [r7, #23]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d107      	bne.n	800802e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800801e:	7dbb      	ldrb	r3, [r7, #22]
 8008020:	3301      	adds	r3, #1
 8008022:	75bb      	strb	r3, [r7, #22]
 8008024:	7dba      	ldrb	r2, [r7, #22]
 8008026:	7d7b      	ldrb	r3, [r7, #21]
 8008028:	429a      	cmp	r2, r3
 800802a:	d3cd      	bcc.n	8007fc8 <HAL_FLASH_Program+0x60>
 800802c:	e000      	b.n	8008030 <HAL_FLASH_Program+0xc8>
      {
        break;
 800802e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008030:	4b03      	ldr	r3, [pc, #12]	@ (8008040 <HAL_FLASH_Program+0xd8>)
 8008032:	2200      	movs	r2, #0
 8008034:	761a      	strb	r2, [r3, #24]

  return status;
 8008036:	7dfb      	ldrb	r3, [r7, #23]
}
 8008038:	4618      	mov	r0, r3
 800803a:	371c      	adds	r7, #28
 800803c:	46bd      	mov	sp, r7
 800803e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008040:	200011c8 	.word	0x200011c8
 8008044:	40022000 	.word	0x40022000

08008048 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800804e:	2300      	movs	r3, #0
 8008050:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8008052:	4b0d      	ldr	r3, [pc, #52]	@ (8008088 <HAL_FLASH_Unlock+0x40>)
 8008054:	691b      	ldr	r3, [r3, #16]
 8008056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800805a:	2b00      	cmp	r3, #0
 800805c:	d00d      	beq.n	800807a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800805e:	4b0a      	ldr	r3, [pc, #40]	@ (8008088 <HAL_FLASH_Unlock+0x40>)
 8008060:	4a0a      	ldr	r2, [pc, #40]	@ (800808c <HAL_FLASH_Unlock+0x44>)
 8008062:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008064:	4b08      	ldr	r3, [pc, #32]	@ (8008088 <HAL_FLASH_Unlock+0x40>)
 8008066:	4a0a      	ldr	r2, [pc, #40]	@ (8008090 <HAL_FLASH_Unlock+0x48>)
 8008068:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800806a:	4b07      	ldr	r3, [pc, #28]	@ (8008088 <HAL_FLASH_Unlock+0x40>)
 800806c:	691b      	ldr	r3, [r3, #16]
 800806e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008072:	2b00      	cmp	r3, #0
 8008074:	d001      	beq.n	800807a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800807a:	79fb      	ldrb	r3, [r7, #7]
}
 800807c:	4618      	mov	r0, r3
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	bc80      	pop	{r7}
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	40022000 	.word	0x40022000
 800808c:	45670123 	.word	0x45670123
 8008090:	cdef89ab 	.word	0xcdef89ab

08008094 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008094:	b480      	push	{r7}
 8008096:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008098:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <HAL_FLASH_Lock+0x1c>)
 800809a:	691b      	ldr	r3, [r3, #16]
 800809c:	4a04      	ldr	r2, [pc, #16]	@ (80080b0 <HAL_FLASH_Lock+0x1c>)
 800809e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080a2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bc80      	pop	{r7}
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	40022000 	.word	0x40022000

080080b4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	460b      	mov	r3, r1
 80080be:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80080c0:	4b08      	ldr	r3, [pc, #32]	@ (80080e4 <FLASH_Program_HalfWord+0x30>)
 80080c2:	2200      	movs	r2, #0
 80080c4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80080c6:	4b08      	ldr	r3, [pc, #32]	@ (80080e8 <FLASH_Program_HalfWord+0x34>)
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	4a07      	ldr	r2, [pc, #28]	@ (80080e8 <FLASH_Program_HalfWord+0x34>)
 80080cc:	f043 0301 	orr.w	r3, r3, #1
 80080d0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	887a      	ldrh	r2, [r7, #2]
 80080d6:	801a      	strh	r2, [r3, #0]
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	bc80      	pop	{r7}
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	200011c8 	.word	0x200011c8
 80080e8:	40022000 	.word	0x40022000

080080ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80080f4:	f7fe feb4 	bl	8006e60 <HAL_GetTick>
 80080f8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80080fa:	e010      	b.n	800811e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008102:	d00c      	beq.n	800811e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d007      	beq.n	800811a <FLASH_WaitForLastOperation+0x2e>
 800810a:	f7fe fea9 	bl	8006e60 <HAL_GetTick>
 800810e:	4602      	mov	r2, r0
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	1ad3      	subs	r3, r2, r3
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	429a      	cmp	r2, r3
 8008118:	d201      	bcs.n	800811e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e025      	b.n	800816a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800811e:	4b15      	ldr	r3, [pc, #84]	@ (8008174 <FLASH_WaitForLastOperation+0x88>)
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1e8      	bne.n	80080fc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800812a:	4b12      	ldr	r3, [pc, #72]	@ (8008174 <FLASH_WaitForLastOperation+0x88>)
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	f003 0320 	and.w	r3, r3, #32
 8008132:	2b00      	cmp	r3, #0
 8008134:	d002      	beq.n	800813c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008136:	4b0f      	ldr	r3, [pc, #60]	@ (8008174 <FLASH_WaitForLastOperation+0x88>)
 8008138:	2220      	movs	r2, #32
 800813a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800813c:	4b0d      	ldr	r3, [pc, #52]	@ (8008174 <FLASH_WaitForLastOperation+0x88>)
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f003 0310 	and.w	r3, r3, #16
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10b      	bne.n	8008160 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8008148:	4b0a      	ldr	r3, [pc, #40]	@ (8008174 <FLASH_WaitForLastOperation+0x88>)
 800814a:	69db      	ldr	r3, [r3, #28]
 800814c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8008150:	2b00      	cmp	r3, #0
 8008152:	d105      	bne.n	8008160 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8008154:	4b07      	ldr	r3, [pc, #28]	@ (8008174 <FLASH_WaitForLastOperation+0x88>)
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800815c:	2b00      	cmp	r3, #0
 800815e:	d003      	beq.n	8008168 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8008160:	f000 f80a 	bl	8008178 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e000      	b.n	800816a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3710      	adds	r7, #16
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	40022000 	.word	0x40022000

08008178 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800817e:	2300      	movs	r3, #0
 8008180:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8008182:	4b23      	ldr	r3, [pc, #140]	@ (8008210 <FLASH_SetErrorCode+0x98>)
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	f003 0310 	and.w	r3, r3, #16
 800818a:	2b00      	cmp	r3, #0
 800818c:	d009      	beq.n	80081a2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800818e:	4b21      	ldr	r3, [pc, #132]	@ (8008214 <FLASH_SetErrorCode+0x9c>)
 8008190:	69db      	ldr	r3, [r3, #28]
 8008192:	f043 0302 	orr.w	r3, r3, #2
 8008196:	4a1f      	ldr	r2, [pc, #124]	@ (8008214 <FLASH_SetErrorCode+0x9c>)
 8008198:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f043 0310 	orr.w	r3, r3, #16
 80081a0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80081a2:	4b1b      	ldr	r3, [pc, #108]	@ (8008210 <FLASH_SetErrorCode+0x98>)
 80081a4:	68db      	ldr	r3, [r3, #12]
 80081a6:	f003 0304 	and.w	r3, r3, #4
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d009      	beq.n	80081c2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80081ae:	4b19      	ldr	r3, [pc, #100]	@ (8008214 <FLASH_SetErrorCode+0x9c>)
 80081b0:	69db      	ldr	r3, [r3, #28]
 80081b2:	f043 0301 	orr.w	r3, r3, #1
 80081b6:	4a17      	ldr	r2, [pc, #92]	@ (8008214 <FLASH_SetErrorCode+0x9c>)
 80081b8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f043 0304 	orr.w	r3, r3, #4
 80081c0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80081c2:	4b13      	ldr	r3, [pc, #76]	@ (8008210 <FLASH_SetErrorCode+0x98>)
 80081c4:	69db      	ldr	r3, [r3, #28]
 80081c6:	f003 0301 	and.w	r3, r3, #1
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00b      	beq.n	80081e6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80081ce:	4b11      	ldr	r3, [pc, #68]	@ (8008214 <FLASH_SetErrorCode+0x9c>)
 80081d0:	69db      	ldr	r3, [r3, #28]
 80081d2:	f043 0304 	orr.w	r3, r3, #4
 80081d6:	4a0f      	ldr	r2, [pc, #60]	@ (8008214 <FLASH_SetErrorCode+0x9c>)
 80081d8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80081da:	4b0d      	ldr	r3, [pc, #52]	@ (8008210 <FLASH_SetErrorCode+0x98>)
 80081dc:	69db      	ldr	r3, [r3, #28]
 80081de:	4a0c      	ldr	r2, [pc, #48]	@ (8008210 <FLASH_SetErrorCode+0x98>)
 80081e0:	f023 0301 	bic.w	r3, r3, #1
 80081e4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f240 1201 	movw	r2, #257	@ 0x101
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d106      	bne.n	80081fe <FLASH_SetErrorCode+0x86>
 80081f0:	4b07      	ldr	r3, [pc, #28]	@ (8008210 <FLASH_SetErrorCode+0x98>)
 80081f2:	69db      	ldr	r3, [r3, #28]
 80081f4:	4a06      	ldr	r2, [pc, #24]	@ (8008210 <FLASH_SetErrorCode+0x98>)
 80081f6:	f023 0301 	bic.w	r3, r3, #1
 80081fa:	61d3      	str	r3, [r2, #28]
}  
 80081fc:	e002      	b.n	8008204 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80081fe:	4a04      	ldr	r2, [pc, #16]	@ (8008210 <FLASH_SetErrorCode+0x98>)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	60d3      	str	r3, [r2, #12]
}  
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	bc80      	pop	{r7}
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop
 8008210:	40022000 	.word	0x40022000
 8008214:	200011c8 	.word	0x200011c8

08008218 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8008226:	2300      	movs	r3, #0
 8008228:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800822a:	4b2f      	ldr	r3, [pc, #188]	@ (80082e8 <HAL_FLASHEx_Erase+0xd0>)
 800822c:	7e1b      	ldrb	r3, [r3, #24]
 800822e:	2b01      	cmp	r3, #1
 8008230:	d101      	bne.n	8008236 <HAL_FLASHEx_Erase+0x1e>
 8008232:	2302      	movs	r3, #2
 8008234:	e053      	b.n	80082de <HAL_FLASHEx_Erase+0xc6>
 8008236:	4b2c      	ldr	r3, [pc, #176]	@ (80082e8 <HAL_FLASHEx_Erase+0xd0>)
 8008238:	2201      	movs	r2, #1
 800823a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b02      	cmp	r3, #2
 8008242:	d116      	bne.n	8008272 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8008244:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008248:	f7ff ff50 	bl	80080ec <FLASH_WaitForLastOperation>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d141      	bne.n	80082d6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8008252:	2001      	movs	r0, #1
 8008254:	f000 f84c 	bl	80082f0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008258:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800825c:	f7ff ff46 	bl	80080ec <FLASH_WaitForLastOperation>
 8008260:	4603      	mov	r3, r0
 8008262:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8008264:	4b21      	ldr	r3, [pc, #132]	@ (80082ec <HAL_FLASHEx_Erase+0xd4>)
 8008266:	691b      	ldr	r3, [r3, #16]
 8008268:	4a20      	ldr	r2, [pc, #128]	@ (80082ec <HAL_FLASHEx_Erase+0xd4>)
 800826a:	f023 0304 	bic.w	r3, r3, #4
 800826e:	6113      	str	r3, [r2, #16]
 8008270:	e031      	b.n	80082d6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8008272:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008276:	f7ff ff39 	bl	80080ec <FLASH_WaitForLastOperation>
 800827a:	4603      	mov	r3, r0
 800827c:	2b00      	cmp	r3, #0
 800827e:	d12a      	bne.n	80082d6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	f04f 32ff 	mov.w	r2, #4294967295
 8008286:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	60bb      	str	r3, [r7, #8]
 800828e:	e019      	b.n	80082c4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8008290:	68b8      	ldr	r0, [r7, #8]
 8008292:	f000 f849 	bl	8008328 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008296:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800829a:	f7ff ff27 	bl	80080ec <FLASH_WaitForLastOperation>
 800829e:	4603      	mov	r3, r0
 80082a0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80082a2:	4b12      	ldr	r3, [pc, #72]	@ (80082ec <HAL_FLASHEx_Erase+0xd4>)
 80082a4:	691b      	ldr	r3, [r3, #16]
 80082a6:	4a11      	ldr	r2, [pc, #68]	@ (80082ec <HAL_FLASHEx_Erase+0xd4>)
 80082a8:	f023 0302 	bic.w	r3, r3, #2
 80082ac:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80082ae:	7bfb      	ldrb	r3, [r7, #15]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d003      	beq.n	80082bc <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	68ba      	ldr	r2, [r7, #8]
 80082b8:	601a      	str	r2, [r3, #0]
            break;
 80082ba:	e00c      	b.n	80082d6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082c2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	68db      	ldr	r3, [r3, #12]
 80082c8:	029a      	lsls	r2, r3, #10
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	4413      	add	r3, r2
 80082d0:	68ba      	ldr	r2, [r7, #8]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d3dc      	bcc.n	8008290 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80082d6:	4b04      	ldr	r3, [pc, #16]	@ (80082e8 <HAL_FLASHEx_Erase+0xd0>)
 80082d8:	2200      	movs	r2, #0
 80082da:	761a      	strb	r2, [r3, #24]

  return status;
 80082dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3710      	adds	r7, #16
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	200011c8 	.word	0x200011c8
 80082ec:	40022000 	.word	0x40022000

080082f0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80082f8:	4b09      	ldr	r3, [pc, #36]	@ (8008320 <FLASH_MassErase+0x30>)
 80082fa:	2200      	movs	r2, #0
 80082fc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80082fe:	4b09      	ldr	r3, [pc, #36]	@ (8008324 <FLASH_MassErase+0x34>)
 8008300:	691b      	ldr	r3, [r3, #16]
 8008302:	4a08      	ldr	r2, [pc, #32]	@ (8008324 <FLASH_MassErase+0x34>)
 8008304:	f043 0304 	orr.w	r3, r3, #4
 8008308:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800830a:	4b06      	ldr	r3, [pc, #24]	@ (8008324 <FLASH_MassErase+0x34>)
 800830c:	691b      	ldr	r3, [r3, #16]
 800830e:	4a05      	ldr	r2, [pc, #20]	@ (8008324 <FLASH_MassErase+0x34>)
 8008310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008314:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8008316:	bf00      	nop
 8008318:	370c      	adds	r7, #12
 800831a:	46bd      	mov	sp, r7
 800831c:	bc80      	pop	{r7}
 800831e:	4770      	bx	lr
 8008320:	200011c8 	.word	0x200011c8
 8008324:	40022000 	.word	0x40022000

08008328 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008330:	4b0b      	ldr	r3, [pc, #44]	@ (8008360 <FLASH_PageErase+0x38>)
 8008332:	2200      	movs	r2, #0
 8008334:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8008336:	4b0b      	ldr	r3, [pc, #44]	@ (8008364 <FLASH_PageErase+0x3c>)
 8008338:	691b      	ldr	r3, [r3, #16]
 800833a:	4a0a      	ldr	r2, [pc, #40]	@ (8008364 <FLASH_PageErase+0x3c>)
 800833c:	f043 0302 	orr.w	r3, r3, #2
 8008340:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8008342:	4a08      	ldr	r2, [pc, #32]	@ (8008364 <FLASH_PageErase+0x3c>)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008348:	4b06      	ldr	r3, [pc, #24]	@ (8008364 <FLASH_PageErase+0x3c>)
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	4a05      	ldr	r2, [pc, #20]	@ (8008364 <FLASH_PageErase+0x3c>)
 800834e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008352:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8008354:	bf00      	nop
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	bc80      	pop	{r7}
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	200011c8 	.word	0x200011c8
 8008364:	40022000 	.word	0x40022000

08008368 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008368:	b480      	push	{r7}
 800836a:	b08b      	sub	sp, #44	@ 0x2c
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008372:	2300      	movs	r3, #0
 8008374:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8008376:	2300      	movs	r3, #0
 8008378:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800837a:	e169      	b.n	8008650 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800837c:	2201      	movs	r2, #1
 800837e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008380:	fa02 f303 	lsl.w	r3, r2, r3
 8008384:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	69fa      	ldr	r2, [r7, #28]
 800838c:	4013      	ands	r3, r2
 800838e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8008390:	69ba      	ldr	r2, [r7, #24]
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	429a      	cmp	r2, r3
 8008396:	f040 8158 	bne.w	800864a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	4a9a      	ldr	r2, [pc, #616]	@ (8008608 <HAL_GPIO_Init+0x2a0>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d05e      	beq.n	8008462 <HAL_GPIO_Init+0xfa>
 80083a4:	4a98      	ldr	r2, [pc, #608]	@ (8008608 <HAL_GPIO_Init+0x2a0>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d875      	bhi.n	8008496 <HAL_GPIO_Init+0x12e>
 80083aa:	4a98      	ldr	r2, [pc, #608]	@ (800860c <HAL_GPIO_Init+0x2a4>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d058      	beq.n	8008462 <HAL_GPIO_Init+0xfa>
 80083b0:	4a96      	ldr	r2, [pc, #600]	@ (800860c <HAL_GPIO_Init+0x2a4>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d86f      	bhi.n	8008496 <HAL_GPIO_Init+0x12e>
 80083b6:	4a96      	ldr	r2, [pc, #600]	@ (8008610 <HAL_GPIO_Init+0x2a8>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d052      	beq.n	8008462 <HAL_GPIO_Init+0xfa>
 80083bc:	4a94      	ldr	r2, [pc, #592]	@ (8008610 <HAL_GPIO_Init+0x2a8>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d869      	bhi.n	8008496 <HAL_GPIO_Init+0x12e>
 80083c2:	4a94      	ldr	r2, [pc, #592]	@ (8008614 <HAL_GPIO_Init+0x2ac>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d04c      	beq.n	8008462 <HAL_GPIO_Init+0xfa>
 80083c8:	4a92      	ldr	r2, [pc, #584]	@ (8008614 <HAL_GPIO_Init+0x2ac>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d863      	bhi.n	8008496 <HAL_GPIO_Init+0x12e>
 80083ce:	4a92      	ldr	r2, [pc, #584]	@ (8008618 <HAL_GPIO_Init+0x2b0>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d046      	beq.n	8008462 <HAL_GPIO_Init+0xfa>
 80083d4:	4a90      	ldr	r2, [pc, #576]	@ (8008618 <HAL_GPIO_Init+0x2b0>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d85d      	bhi.n	8008496 <HAL_GPIO_Init+0x12e>
 80083da:	2b12      	cmp	r3, #18
 80083dc:	d82a      	bhi.n	8008434 <HAL_GPIO_Init+0xcc>
 80083de:	2b12      	cmp	r3, #18
 80083e0:	d859      	bhi.n	8008496 <HAL_GPIO_Init+0x12e>
 80083e2:	a201      	add	r2, pc, #4	@ (adr r2, 80083e8 <HAL_GPIO_Init+0x80>)
 80083e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e8:	08008463 	.word	0x08008463
 80083ec:	0800843d 	.word	0x0800843d
 80083f0:	0800844f 	.word	0x0800844f
 80083f4:	08008491 	.word	0x08008491
 80083f8:	08008497 	.word	0x08008497
 80083fc:	08008497 	.word	0x08008497
 8008400:	08008497 	.word	0x08008497
 8008404:	08008497 	.word	0x08008497
 8008408:	08008497 	.word	0x08008497
 800840c:	08008497 	.word	0x08008497
 8008410:	08008497 	.word	0x08008497
 8008414:	08008497 	.word	0x08008497
 8008418:	08008497 	.word	0x08008497
 800841c:	08008497 	.word	0x08008497
 8008420:	08008497 	.word	0x08008497
 8008424:	08008497 	.word	0x08008497
 8008428:	08008497 	.word	0x08008497
 800842c:	08008445 	.word	0x08008445
 8008430:	08008459 	.word	0x08008459
 8008434:	4a79      	ldr	r2, [pc, #484]	@ (800861c <HAL_GPIO_Init+0x2b4>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d013      	beq.n	8008462 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800843a:	e02c      	b.n	8008496 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	623b      	str	r3, [r7, #32]
          break;
 8008442:	e029      	b.n	8008498 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	3304      	adds	r3, #4
 800844a:	623b      	str	r3, [r7, #32]
          break;
 800844c:	e024      	b.n	8008498 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	3308      	adds	r3, #8
 8008454:	623b      	str	r3, [r7, #32]
          break;
 8008456:	e01f      	b.n	8008498 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	330c      	adds	r3, #12
 800845e:	623b      	str	r3, [r7, #32]
          break;
 8008460:	e01a      	b.n	8008498 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d102      	bne.n	8008470 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800846a:	2304      	movs	r3, #4
 800846c:	623b      	str	r3, [r7, #32]
          break;
 800846e:	e013      	b.n	8008498 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	2b01      	cmp	r3, #1
 8008476:	d105      	bne.n	8008484 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008478:	2308      	movs	r3, #8
 800847a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	69fa      	ldr	r2, [r7, #28]
 8008480:	611a      	str	r2, [r3, #16]
          break;
 8008482:	e009      	b.n	8008498 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008484:	2308      	movs	r3, #8
 8008486:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	69fa      	ldr	r2, [r7, #28]
 800848c:	615a      	str	r2, [r3, #20]
          break;
 800848e:	e003      	b.n	8008498 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8008490:	2300      	movs	r3, #0
 8008492:	623b      	str	r3, [r7, #32]
          break;
 8008494:	e000      	b.n	8008498 <HAL_GPIO_Init+0x130>
          break;
 8008496:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	2bff      	cmp	r3, #255	@ 0xff
 800849c:	d801      	bhi.n	80084a2 <HAL_GPIO_Init+0x13a>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	e001      	b.n	80084a6 <HAL_GPIO_Init+0x13e>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	3304      	adds	r3, #4
 80084a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80084a8:	69bb      	ldr	r3, [r7, #24]
 80084aa:	2bff      	cmp	r3, #255	@ 0xff
 80084ac:	d802      	bhi.n	80084b4 <HAL_GPIO_Init+0x14c>
 80084ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	e002      	b.n	80084ba <HAL_GPIO_Init+0x152>
 80084b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b6:	3b08      	subs	r3, #8
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	210f      	movs	r1, #15
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	fa01 f303 	lsl.w	r3, r1, r3
 80084c8:	43db      	mvns	r3, r3
 80084ca:	401a      	ands	r2, r3
 80084cc:	6a39      	ldr	r1, [r7, #32]
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	fa01 f303 	lsl.w	r3, r1, r3
 80084d4:	431a      	orrs	r2, r3
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f000 80b1 	beq.w	800864a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80084e8:	4b4d      	ldr	r3, [pc, #308]	@ (8008620 <HAL_GPIO_Init+0x2b8>)
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	4a4c      	ldr	r2, [pc, #304]	@ (8008620 <HAL_GPIO_Init+0x2b8>)
 80084ee:	f043 0301 	orr.w	r3, r3, #1
 80084f2:	6193      	str	r3, [r2, #24]
 80084f4:	4b4a      	ldr	r3, [pc, #296]	@ (8008620 <HAL_GPIO_Init+0x2b8>)
 80084f6:	699b      	ldr	r3, [r3, #24]
 80084f8:	f003 0301 	and.w	r3, r3, #1
 80084fc:	60bb      	str	r3, [r7, #8]
 80084fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8008500:	4a48      	ldr	r2, [pc, #288]	@ (8008624 <HAL_GPIO_Init+0x2bc>)
 8008502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008504:	089b      	lsrs	r3, r3, #2
 8008506:	3302      	adds	r3, #2
 8008508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800850c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800850e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008510:	f003 0303 	and.w	r3, r3, #3
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	220f      	movs	r2, #15
 8008518:	fa02 f303 	lsl.w	r3, r2, r3
 800851c:	43db      	mvns	r3, r3
 800851e:	68fa      	ldr	r2, [r7, #12]
 8008520:	4013      	ands	r3, r2
 8008522:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4a40      	ldr	r2, [pc, #256]	@ (8008628 <HAL_GPIO_Init+0x2c0>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d013      	beq.n	8008554 <HAL_GPIO_Init+0x1ec>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	4a3f      	ldr	r2, [pc, #252]	@ (800862c <HAL_GPIO_Init+0x2c4>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d00d      	beq.n	8008550 <HAL_GPIO_Init+0x1e8>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	4a3e      	ldr	r2, [pc, #248]	@ (8008630 <HAL_GPIO_Init+0x2c8>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d007      	beq.n	800854c <HAL_GPIO_Init+0x1e4>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a3d      	ldr	r2, [pc, #244]	@ (8008634 <HAL_GPIO_Init+0x2cc>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d101      	bne.n	8008548 <HAL_GPIO_Init+0x1e0>
 8008544:	2303      	movs	r3, #3
 8008546:	e006      	b.n	8008556 <HAL_GPIO_Init+0x1ee>
 8008548:	2304      	movs	r3, #4
 800854a:	e004      	b.n	8008556 <HAL_GPIO_Init+0x1ee>
 800854c:	2302      	movs	r3, #2
 800854e:	e002      	b.n	8008556 <HAL_GPIO_Init+0x1ee>
 8008550:	2301      	movs	r3, #1
 8008552:	e000      	b.n	8008556 <HAL_GPIO_Init+0x1ee>
 8008554:	2300      	movs	r3, #0
 8008556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008558:	f002 0203 	and.w	r2, r2, #3
 800855c:	0092      	lsls	r2, r2, #2
 800855e:	4093      	lsls	r3, r2
 8008560:	68fa      	ldr	r2, [r7, #12]
 8008562:	4313      	orrs	r3, r2
 8008564:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8008566:	492f      	ldr	r1, [pc, #188]	@ (8008624 <HAL_GPIO_Init+0x2bc>)
 8008568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800856a:	089b      	lsrs	r3, r3, #2
 800856c:	3302      	adds	r3, #2
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800857c:	2b00      	cmp	r3, #0
 800857e:	d006      	beq.n	800858e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8008580:	4b2d      	ldr	r3, [pc, #180]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 8008582:	689a      	ldr	r2, [r3, #8]
 8008584:	492c      	ldr	r1, [pc, #176]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	4313      	orrs	r3, r2
 800858a:	608b      	str	r3, [r1, #8]
 800858c:	e006      	b.n	800859c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800858e:	4b2a      	ldr	r3, [pc, #168]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 8008590:	689a      	ldr	r2, [r3, #8]
 8008592:	69bb      	ldr	r3, [r7, #24]
 8008594:	43db      	mvns	r3, r3
 8008596:	4928      	ldr	r1, [pc, #160]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 8008598:	4013      	ands	r3, r2
 800859a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d006      	beq.n	80085b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80085a8:	4b23      	ldr	r3, [pc, #140]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085aa:	68da      	ldr	r2, [r3, #12]
 80085ac:	4922      	ldr	r1, [pc, #136]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	4313      	orrs	r3, r2
 80085b2:	60cb      	str	r3, [r1, #12]
 80085b4:	e006      	b.n	80085c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80085b6:	4b20      	ldr	r3, [pc, #128]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085b8:	68da      	ldr	r2, [r3, #12]
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	43db      	mvns	r3, r3
 80085be:	491e      	ldr	r1, [pc, #120]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085c0:	4013      	ands	r3, r2
 80085c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d006      	beq.n	80085de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80085d0:	4b19      	ldr	r3, [pc, #100]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085d2:	685a      	ldr	r2, [r3, #4]
 80085d4:	4918      	ldr	r1, [pc, #96]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	4313      	orrs	r3, r2
 80085da:	604b      	str	r3, [r1, #4]
 80085dc:	e006      	b.n	80085ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80085de:	4b16      	ldr	r3, [pc, #88]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085e0:	685a      	ldr	r2, [r3, #4]
 80085e2:	69bb      	ldr	r3, [r7, #24]
 80085e4:	43db      	mvns	r3, r3
 80085e6:	4914      	ldr	r1, [pc, #80]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085e8:	4013      	ands	r3, r2
 80085ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d021      	beq.n	800863c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80085f8:	4b0f      	ldr	r3, [pc, #60]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	490e      	ldr	r1, [pc, #56]	@ (8008638 <HAL_GPIO_Init+0x2d0>)
 80085fe:	69bb      	ldr	r3, [r7, #24]
 8008600:	4313      	orrs	r3, r2
 8008602:	600b      	str	r3, [r1, #0]
 8008604:	e021      	b.n	800864a <HAL_GPIO_Init+0x2e2>
 8008606:	bf00      	nop
 8008608:	10320000 	.word	0x10320000
 800860c:	10310000 	.word	0x10310000
 8008610:	10220000 	.word	0x10220000
 8008614:	10210000 	.word	0x10210000
 8008618:	10120000 	.word	0x10120000
 800861c:	10110000 	.word	0x10110000
 8008620:	40021000 	.word	0x40021000
 8008624:	40010000 	.word	0x40010000
 8008628:	40010800 	.word	0x40010800
 800862c:	40010c00 	.word	0x40010c00
 8008630:	40011000 	.word	0x40011000
 8008634:	40011400 	.word	0x40011400
 8008638:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800863c:	4b0b      	ldr	r3, [pc, #44]	@ (800866c <HAL_GPIO_Init+0x304>)
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	69bb      	ldr	r3, [r7, #24]
 8008642:	43db      	mvns	r3, r3
 8008644:	4909      	ldr	r1, [pc, #36]	@ (800866c <HAL_GPIO_Init+0x304>)
 8008646:	4013      	ands	r3, r2
 8008648:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800864a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864c:	3301      	adds	r3, #1
 800864e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008656:	fa22 f303 	lsr.w	r3, r2, r3
 800865a:	2b00      	cmp	r3, #0
 800865c:	f47f ae8e 	bne.w	800837c <HAL_GPIO_Init+0x14>
  }
}
 8008660:	bf00      	nop
 8008662:	bf00      	nop
 8008664:	372c      	adds	r7, #44	@ 0x2c
 8008666:	46bd      	mov	sp, r7
 8008668:	bc80      	pop	{r7}
 800866a:	4770      	bx	lr
 800866c:	40010400 	.word	0x40010400

08008670 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	460b      	mov	r3, r1
 800867a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	689a      	ldr	r2, [r3, #8]
 8008680:	887b      	ldrh	r3, [r7, #2]
 8008682:	4013      	ands	r3, r2
 8008684:	2b00      	cmp	r3, #0
 8008686:	d002      	beq.n	800868e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008688:	2301      	movs	r3, #1
 800868a:	73fb      	strb	r3, [r7, #15]
 800868c:	e001      	b.n	8008692 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800868e:	2300      	movs	r3, #0
 8008690:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008692:	7bfb      	ldrb	r3, [r7, #15]
}
 8008694:	4618      	mov	r0, r3
 8008696:	3714      	adds	r7, #20
 8008698:	46bd      	mov	sp, r7
 800869a:	bc80      	pop	{r7}
 800869c:	4770      	bx	lr

0800869e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800869e:	b480      	push	{r7}
 80086a0:	b083      	sub	sp, #12
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
 80086a6:	460b      	mov	r3, r1
 80086a8:	807b      	strh	r3, [r7, #2]
 80086aa:	4613      	mov	r3, r2
 80086ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80086ae:	787b      	ldrb	r3, [r7, #1]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d003      	beq.n	80086bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80086b4:	887a      	ldrh	r2, [r7, #2]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80086ba:	e003      	b.n	80086c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80086bc:	887b      	ldrh	r3, [r7, #2]
 80086be:	041a      	lsls	r2, r3, #16
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	611a      	str	r2, [r3, #16]
}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bc80      	pop	{r7}
 80086cc:	4770      	bx	lr
	...

080086d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b086      	sub	sp, #24
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d101      	bne.n	80086e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	e272      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f003 0301 	and.w	r3, r3, #1
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	f000 8087 	beq.w	80087fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80086f0:	4b92      	ldr	r3, [pc, #584]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	f003 030c 	and.w	r3, r3, #12
 80086f8:	2b04      	cmp	r3, #4
 80086fa:	d00c      	beq.n	8008716 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80086fc:	4b8f      	ldr	r3, [pc, #572]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	f003 030c 	and.w	r3, r3, #12
 8008704:	2b08      	cmp	r3, #8
 8008706:	d112      	bne.n	800872e <HAL_RCC_OscConfig+0x5e>
 8008708:	4b8c      	ldr	r3, [pc, #560]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008714:	d10b      	bne.n	800872e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008716:	4b89      	ldr	r3, [pc, #548]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800871e:	2b00      	cmp	r3, #0
 8008720:	d06c      	beq.n	80087fc <HAL_RCC_OscConfig+0x12c>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d168      	bne.n	80087fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e24c      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008736:	d106      	bne.n	8008746 <HAL_RCC_OscConfig+0x76>
 8008738:	4b80      	ldr	r3, [pc, #512]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a7f      	ldr	r2, [pc, #508]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 800873e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008742:	6013      	str	r3, [r2, #0]
 8008744:	e02e      	b.n	80087a4 <HAL_RCC_OscConfig+0xd4>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d10c      	bne.n	8008768 <HAL_RCC_OscConfig+0x98>
 800874e:	4b7b      	ldr	r3, [pc, #492]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a7a      	ldr	r2, [pc, #488]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008754:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008758:	6013      	str	r3, [r2, #0]
 800875a:	4b78      	ldr	r3, [pc, #480]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a77      	ldr	r2, [pc, #476]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008760:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008764:	6013      	str	r3, [r2, #0]
 8008766:	e01d      	b.n	80087a4 <HAL_RCC_OscConfig+0xd4>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008770:	d10c      	bne.n	800878c <HAL_RCC_OscConfig+0xbc>
 8008772:	4b72      	ldr	r3, [pc, #456]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a71      	ldr	r2, [pc, #452]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008778:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800877c:	6013      	str	r3, [r2, #0]
 800877e:	4b6f      	ldr	r3, [pc, #444]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a6e      	ldr	r2, [pc, #440]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008788:	6013      	str	r3, [r2, #0]
 800878a:	e00b      	b.n	80087a4 <HAL_RCC_OscConfig+0xd4>
 800878c:	4b6b      	ldr	r3, [pc, #428]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a6a      	ldr	r2, [pc, #424]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008796:	6013      	str	r3, [r2, #0]
 8008798:	4b68      	ldr	r3, [pc, #416]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a67      	ldr	r2, [pc, #412]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 800879e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80087a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d013      	beq.n	80087d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087ac:	f7fe fb58 	bl	8006e60 <HAL_GetTick>
 80087b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087b2:	e008      	b.n	80087c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087b4:	f7fe fb54 	bl	8006e60 <HAL_GetTick>
 80087b8:	4602      	mov	r2, r0
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	1ad3      	subs	r3, r2, r3
 80087be:	2b64      	cmp	r3, #100	@ 0x64
 80087c0:	d901      	bls.n	80087c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80087c2:	2303      	movs	r3, #3
 80087c4:	e200      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087c6:	4b5d      	ldr	r3, [pc, #372]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d0f0      	beq.n	80087b4 <HAL_RCC_OscConfig+0xe4>
 80087d2:	e014      	b.n	80087fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087d4:	f7fe fb44 	bl	8006e60 <HAL_GetTick>
 80087d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80087da:	e008      	b.n	80087ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087dc:	f7fe fb40 	bl	8006e60 <HAL_GetTick>
 80087e0:	4602      	mov	r2, r0
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	1ad3      	subs	r3, r2, r3
 80087e6:	2b64      	cmp	r3, #100	@ 0x64
 80087e8:	d901      	bls.n	80087ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80087ea:	2303      	movs	r3, #3
 80087ec:	e1ec      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80087ee:	4b53      	ldr	r3, [pc, #332]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1f0      	bne.n	80087dc <HAL_RCC_OscConfig+0x10c>
 80087fa:	e000      	b.n	80087fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 0302 	and.w	r3, r3, #2
 8008806:	2b00      	cmp	r3, #0
 8008808:	d063      	beq.n	80088d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800880a:	4b4c      	ldr	r3, [pc, #304]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	f003 030c 	and.w	r3, r3, #12
 8008812:	2b00      	cmp	r3, #0
 8008814:	d00b      	beq.n	800882e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008816:	4b49      	ldr	r3, [pc, #292]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	f003 030c 	and.w	r3, r3, #12
 800881e:	2b08      	cmp	r3, #8
 8008820:	d11c      	bne.n	800885c <HAL_RCC_OscConfig+0x18c>
 8008822:	4b46      	ldr	r3, [pc, #280]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800882a:	2b00      	cmp	r3, #0
 800882c:	d116      	bne.n	800885c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800882e:	4b43      	ldr	r3, [pc, #268]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f003 0302 	and.w	r3, r3, #2
 8008836:	2b00      	cmp	r3, #0
 8008838:	d005      	beq.n	8008846 <HAL_RCC_OscConfig+0x176>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	2b01      	cmp	r3, #1
 8008840:	d001      	beq.n	8008846 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	e1c0      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008846:	4b3d      	ldr	r3, [pc, #244]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	695b      	ldr	r3, [r3, #20]
 8008852:	00db      	lsls	r3, r3, #3
 8008854:	4939      	ldr	r1, [pc, #228]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008856:	4313      	orrs	r3, r2
 8008858:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800885a:	e03a      	b.n	80088d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d020      	beq.n	80088a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008864:	4b36      	ldr	r3, [pc, #216]	@ (8008940 <HAL_RCC_OscConfig+0x270>)
 8008866:	2201      	movs	r2, #1
 8008868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800886a:	f7fe faf9 	bl	8006e60 <HAL_GetTick>
 800886e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008870:	e008      	b.n	8008884 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008872:	f7fe faf5 	bl	8006e60 <HAL_GetTick>
 8008876:	4602      	mov	r2, r0
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	1ad3      	subs	r3, r2, r3
 800887c:	2b02      	cmp	r3, #2
 800887e:	d901      	bls.n	8008884 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008880:	2303      	movs	r3, #3
 8008882:	e1a1      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008884:	4b2d      	ldr	r3, [pc, #180]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f003 0302 	and.w	r3, r3, #2
 800888c:	2b00      	cmp	r3, #0
 800888e:	d0f0      	beq.n	8008872 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008890:	4b2a      	ldr	r3, [pc, #168]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	695b      	ldr	r3, [r3, #20]
 800889c:	00db      	lsls	r3, r3, #3
 800889e:	4927      	ldr	r1, [pc, #156]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 80088a0:	4313      	orrs	r3, r2
 80088a2:	600b      	str	r3, [r1, #0]
 80088a4:	e015      	b.n	80088d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80088a6:	4b26      	ldr	r3, [pc, #152]	@ (8008940 <HAL_RCC_OscConfig+0x270>)
 80088a8:	2200      	movs	r2, #0
 80088aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088ac:	f7fe fad8 	bl	8006e60 <HAL_GetTick>
 80088b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80088b2:	e008      	b.n	80088c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088b4:	f7fe fad4 	bl	8006e60 <HAL_GetTick>
 80088b8:	4602      	mov	r2, r0
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	1ad3      	subs	r3, r2, r3
 80088be:	2b02      	cmp	r3, #2
 80088c0:	d901      	bls.n	80088c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80088c2:	2303      	movs	r3, #3
 80088c4:	e180      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80088c6:	4b1d      	ldr	r3, [pc, #116]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f003 0302 	and.w	r3, r3, #2
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1f0      	bne.n	80088b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f003 0308 	and.w	r3, r3, #8
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d03a      	beq.n	8008954 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d019      	beq.n	800891a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80088e6:	4b17      	ldr	r3, [pc, #92]	@ (8008944 <HAL_RCC_OscConfig+0x274>)
 80088e8:	2201      	movs	r2, #1
 80088ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80088ec:	f7fe fab8 	bl	8006e60 <HAL_GetTick>
 80088f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088f2:	e008      	b.n	8008906 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80088f4:	f7fe fab4 	bl	8006e60 <HAL_GetTick>
 80088f8:	4602      	mov	r2, r0
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	1ad3      	subs	r3, r2, r3
 80088fe:	2b02      	cmp	r3, #2
 8008900:	d901      	bls.n	8008906 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008902:	2303      	movs	r3, #3
 8008904:	e160      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008906:	4b0d      	ldr	r3, [pc, #52]	@ (800893c <HAL_RCC_OscConfig+0x26c>)
 8008908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800890a:	f003 0302 	and.w	r3, r3, #2
 800890e:	2b00      	cmp	r3, #0
 8008910:	d0f0      	beq.n	80088f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008912:	2001      	movs	r0, #1
 8008914:	f000 face 	bl	8008eb4 <RCC_Delay>
 8008918:	e01c      	b.n	8008954 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800891a:	4b0a      	ldr	r3, [pc, #40]	@ (8008944 <HAL_RCC_OscConfig+0x274>)
 800891c:	2200      	movs	r2, #0
 800891e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008920:	f7fe fa9e 	bl	8006e60 <HAL_GetTick>
 8008924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008926:	e00f      	b.n	8008948 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008928:	f7fe fa9a 	bl	8006e60 <HAL_GetTick>
 800892c:	4602      	mov	r2, r0
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	1ad3      	subs	r3, r2, r3
 8008932:	2b02      	cmp	r3, #2
 8008934:	d908      	bls.n	8008948 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008936:	2303      	movs	r3, #3
 8008938:	e146      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
 800893a:	bf00      	nop
 800893c:	40021000 	.word	0x40021000
 8008940:	42420000 	.word	0x42420000
 8008944:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008948:	4b92      	ldr	r3, [pc, #584]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 800894a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800894c:	f003 0302 	and.w	r3, r3, #2
 8008950:	2b00      	cmp	r3, #0
 8008952:	d1e9      	bne.n	8008928 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 0304 	and.w	r3, r3, #4
 800895c:	2b00      	cmp	r3, #0
 800895e:	f000 80a6 	beq.w	8008aae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008962:	2300      	movs	r3, #0
 8008964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008966:	4b8b      	ldr	r3, [pc, #556]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008968:	69db      	ldr	r3, [r3, #28]
 800896a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d10d      	bne.n	800898e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008972:	4b88      	ldr	r3, [pc, #544]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008974:	69db      	ldr	r3, [r3, #28]
 8008976:	4a87      	ldr	r2, [pc, #540]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800897c:	61d3      	str	r3, [r2, #28]
 800897e:	4b85      	ldr	r3, [pc, #532]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008980:	69db      	ldr	r3, [r3, #28]
 8008982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008986:	60bb      	str	r3, [r7, #8]
 8008988:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800898a:	2301      	movs	r3, #1
 800898c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800898e:	4b82      	ldr	r3, [pc, #520]	@ (8008b98 <HAL_RCC_OscConfig+0x4c8>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008996:	2b00      	cmp	r3, #0
 8008998:	d118      	bne.n	80089cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800899a:	4b7f      	ldr	r3, [pc, #508]	@ (8008b98 <HAL_RCC_OscConfig+0x4c8>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a7e      	ldr	r2, [pc, #504]	@ (8008b98 <HAL_RCC_OscConfig+0x4c8>)
 80089a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80089a6:	f7fe fa5b 	bl	8006e60 <HAL_GetTick>
 80089aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089ac:	e008      	b.n	80089c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80089ae:	f7fe fa57 	bl	8006e60 <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	2b64      	cmp	r3, #100	@ 0x64
 80089ba:	d901      	bls.n	80089c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80089bc:	2303      	movs	r3, #3
 80089be:	e103      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089c0:	4b75      	ldr	r3, [pc, #468]	@ (8008b98 <HAL_RCC_OscConfig+0x4c8>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d0f0      	beq.n	80089ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	68db      	ldr	r3, [r3, #12]
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d106      	bne.n	80089e2 <HAL_RCC_OscConfig+0x312>
 80089d4:	4b6f      	ldr	r3, [pc, #444]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 80089d6:	6a1b      	ldr	r3, [r3, #32]
 80089d8:	4a6e      	ldr	r2, [pc, #440]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 80089da:	f043 0301 	orr.w	r3, r3, #1
 80089de:	6213      	str	r3, [r2, #32]
 80089e0:	e02d      	b.n	8008a3e <HAL_RCC_OscConfig+0x36e>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	68db      	ldr	r3, [r3, #12]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10c      	bne.n	8008a04 <HAL_RCC_OscConfig+0x334>
 80089ea:	4b6a      	ldr	r3, [pc, #424]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 80089ec:	6a1b      	ldr	r3, [r3, #32]
 80089ee:	4a69      	ldr	r2, [pc, #420]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 80089f0:	f023 0301 	bic.w	r3, r3, #1
 80089f4:	6213      	str	r3, [r2, #32]
 80089f6:	4b67      	ldr	r3, [pc, #412]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 80089f8:	6a1b      	ldr	r3, [r3, #32]
 80089fa:	4a66      	ldr	r2, [pc, #408]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 80089fc:	f023 0304 	bic.w	r3, r3, #4
 8008a00:	6213      	str	r3, [r2, #32]
 8008a02:	e01c      	b.n	8008a3e <HAL_RCC_OscConfig+0x36e>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	2b05      	cmp	r3, #5
 8008a0a:	d10c      	bne.n	8008a26 <HAL_RCC_OscConfig+0x356>
 8008a0c:	4b61      	ldr	r3, [pc, #388]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a0e:	6a1b      	ldr	r3, [r3, #32]
 8008a10:	4a60      	ldr	r2, [pc, #384]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a12:	f043 0304 	orr.w	r3, r3, #4
 8008a16:	6213      	str	r3, [r2, #32]
 8008a18:	4b5e      	ldr	r3, [pc, #376]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a1a:	6a1b      	ldr	r3, [r3, #32]
 8008a1c:	4a5d      	ldr	r2, [pc, #372]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a1e:	f043 0301 	orr.w	r3, r3, #1
 8008a22:	6213      	str	r3, [r2, #32]
 8008a24:	e00b      	b.n	8008a3e <HAL_RCC_OscConfig+0x36e>
 8008a26:	4b5b      	ldr	r3, [pc, #364]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a28:	6a1b      	ldr	r3, [r3, #32]
 8008a2a:	4a5a      	ldr	r2, [pc, #360]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a2c:	f023 0301 	bic.w	r3, r3, #1
 8008a30:	6213      	str	r3, [r2, #32]
 8008a32:	4b58      	ldr	r3, [pc, #352]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a34:	6a1b      	ldr	r3, [r3, #32]
 8008a36:	4a57      	ldr	r2, [pc, #348]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a38:	f023 0304 	bic.w	r3, r3, #4
 8008a3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	68db      	ldr	r3, [r3, #12]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d015      	beq.n	8008a72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a46:	f7fe fa0b 	bl	8006e60 <HAL_GetTick>
 8008a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a4c:	e00a      	b.n	8008a64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a4e:	f7fe fa07 	bl	8006e60 <HAL_GetTick>
 8008a52:	4602      	mov	r2, r0
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	1ad3      	subs	r3, r2, r3
 8008a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d901      	bls.n	8008a64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008a60:	2303      	movs	r3, #3
 8008a62:	e0b1      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a64:	4b4b      	ldr	r3, [pc, #300]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a66:	6a1b      	ldr	r3, [r3, #32]
 8008a68:	f003 0302 	and.w	r3, r3, #2
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d0ee      	beq.n	8008a4e <HAL_RCC_OscConfig+0x37e>
 8008a70:	e014      	b.n	8008a9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a72:	f7fe f9f5 	bl	8006e60 <HAL_GetTick>
 8008a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a78:	e00a      	b.n	8008a90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a7a:	f7fe f9f1 	bl	8006e60 <HAL_GetTick>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	1ad3      	subs	r3, r2, r3
 8008a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d901      	bls.n	8008a90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008a8c:	2303      	movs	r3, #3
 8008a8e:	e09b      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a90:	4b40      	ldr	r3, [pc, #256]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008a92:	6a1b      	ldr	r3, [r3, #32]
 8008a94:	f003 0302 	and.w	r3, r3, #2
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1ee      	bne.n	8008a7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008a9c:	7dfb      	ldrb	r3, [r7, #23]
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d105      	bne.n	8008aae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008aa2:	4b3c      	ldr	r3, [pc, #240]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008aa4:	69db      	ldr	r3, [r3, #28]
 8008aa6:	4a3b      	ldr	r2, [pc, #236]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008aa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008aac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	69db      	ldr	r3, [r3, #28]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	f000 8087 	beq.w	8008bc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008ab8:	4b36      	ldr	r3, [pc, #216]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	f003 030c 	and.w	r3, r3, #12
 8008ac0:	2b08      	cmp	r3, #8
 8008ac2:	d061      	beq.n	8008b88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	69db      	ldr	r3, [r3, #28]
 8008ac8:	2b02      	cmp	r3, #2
 8008aca:	d146      	bne.n	8008b5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008acc:	4b33      	ldr	r3, [pc, #204]	@ (8008b9c <HAL_RCC_OscConfig+0x4cc>)
 8008ace:	2200      	movs	r2, #0
 8008ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ad2:	f7fe f9c5 	bl	8006e60 <HAL_GetTick>
 8008ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008ad8:	e008      	b.n	8008aec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ada:	f7fe f9c1 	bl	8006e60 <HAL_GetTick>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	1ad3      	subs	r3, r2, r3
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d901      	bls.n	8008aec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	e06d      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008aec:	4b29      	ldr	r3, [pc, #164]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d1f0      	bne.n	8008ada <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6a1b      	ldr	r3, [r3, #32]
 8008afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b00:	d108      	bne.n	8008b14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008b02:	4b24      	ldr	r3, [pc, #144]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	4921      	ldr	r1, [pc, #132]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008b10:	4313      	orrs	r3, r2
 8008b12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008b14:	4b1f      	ldr	r3, [pc, #124]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a19      	ldr	r1, [r3, #32]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b24:	430b      	orrs	r3, r1
 8008b26:	491b      	ldr	r1, [pc, #108]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8008b9c <HAL_RCC_OscConfig+0x4cc>)
 8008b2e:	2201      	movs	r2, #1
 8008b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b32:	f7fe f995 	bl	8006e60 <HAL_GetTick>
 8008b36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008b38:	e008      	b.n	8008b4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b3a:	f7fe f991 	bl	8006e60 <HAL_GetTick>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	1ad3      	subs	r3, r2, r3
 8008b44:	2b02      	cmp	r3, #2
 8008b46:	d901      	bls.n	8008b4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008b48:	2303      	movs	r3, #3
 8008b4a:	e03d      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008b4c:	4b11      	ldr	r3, [pc, #68]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d0f0      	beq.n	8008b3a <HAL_RCC_OscConfig+0x46a>
 8008b58:	e035      	b.n	8008bc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b5a:	4b10      	ldr	r3, [pc, #64]	@ (8008b9c <HAL_RCC_OscConfig+0x4cc>)
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b60:	f7fe f97e 	bl	8006e60 <HAL_GetTick>
 8008b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008b66:	e008      	b.n	8008b7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b68:	f7fe f97a 	bl	8006e60 <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	2b02      	cmp	r3, #2
 8008b74:	d901      	bls.n	8008b7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e026      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008b7a:	4b06      	ldr	r3, [pc, #24]	@ (8008b94 <HAL_RCC_OscConfig+0x4c4>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1f0      	bne.n	8008b68 <HAL_RCC_OscConfig+0x498>
 8008b86:	e01e      	b.n	8008bc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	69db      	ldr	r3, [r3, #28]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d107      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8008b90:	2301      	movs	r3, #1
 8008b92:	e019      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
 8008b94:	40021000 	.word	0x40021000
 8008b98:	40007000 	.word	0x40007000
 8008b9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8008bd0 <HAL_RCC_OscConfig+0x500>)
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6a1b      	ldr	r3, [r3, #32]
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d106      	bne.n	8008bc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d001      	beq.n	8008bc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e000      	b.n	8008bc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3718      	adds	r7, #24
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	40021000 	.word	0x40021000

08008bd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d101      	bne.n	8008be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008be4:	2301      	movs	r3, #1
 8008be6:	e0d0      	b.n	8008d8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008be8:	4b6a      	ldr	r3, [pc, #424]	@ (8008d94 <HAL_RCC_ClockConfig+0x1c0>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f003 0307 	and.w	r3, r3, #7
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d910      	bls.n	8008c18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bf6:	4b67      	ldr	r3, [pc, #412]	@ (8008d94 <HAL_RCC_ClockConfig+0x1c0>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f023 0207 	bic.w	r2, r3, #7
 8008bfe:	4965      	ldr	r1, [pc, #404]	@ (8008d94 <HAL_RCC_ClockConfig+0x1c0>)
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c06:	4b63      	ldr	r3, [pc, #396]	@ (8008d94 <HAL_RCC_ClockConfig+0x1c0>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f003 0307 	and.w	r3, r3, #7
 8008c0e:	683a      	ldr	r2, [r7, #0]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d001      	beq.n	8008c18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e0b8      	b.n	8008d8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f003 0302 	and.w	r3, r3, #2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d020      	beq.n	8008c66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f003 0304 	and.w	r3, r3, #4
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d005      	beq.n	8008c3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008c30:	4b59      	ldr	r3, [pc, #356]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	4a58      	ldr	r2, [pc, #352]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008c3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f003 0308 	and.w	r3, r3, #8
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d005      	beq.n	8008c54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008c48:	4b53      	ldr	r3, [pc, #332]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	4a52      	ldr	r2, [pc, #328]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c4e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8008c52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c54:	4b50      	ldr	r3, [pc, #320]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	494d      	ldr	r1, [pc, #308]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c62:	4313      	orrs	r3, r2
 8008c64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f003 0301 	and.w	r3, r3, #1
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d040      	beq.n	8008cf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d107      	bne.n	8008c8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c7a:	4b47      	ldr	r3, [pc, #284]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d115      	bne.n	8008cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	e07f      	b.n	8008d8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	2b02      	cmp	r3, #2
 8008c90:	d107      	bne.n	8008ca2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c92:	4b41      	ldr	r3, [pc, #260]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d109      	bne.n	8008cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e073      	b.n	8008d8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f003 0302 	and.w	r3, r3, #2
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d101      	bne.n	8008cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e06b      	b.n	8008d8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008cb2:	4b39      	ldr	r3, [pc, #228]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	f023 0203 	bic.w	r2, r3, #3
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	4936      	ldr	r1, [pc, #216]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008cc4:	f7fe f8cc 	bl	8006e60 <HAL_GetTick>
 8008cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cca:	e00a      	b.n	8008ce2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ccc:	f7fe f8c8 	bl	8006e60 <HAL_GetTick>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	1ad3      	subs	r3, r2, r3
 8008cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d901      	bls.n	8008ce2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e053      	b.n	8008d8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	f003 020c 	and.w	r2, r3, #12
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d1eb      	bne.n	8008ccc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008cf4:	4b27      	ldr	r3, [pc, #156]	@ (8008d94 <HAL_RCC_ClockConfig+0x1c0>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0307 	and.w	r3, r3, #7
 8008cfc:	683a      	ldr	r2, [r7, #0]
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d210      	bcs.n	8008d24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d02:	4b24      	ldr	r3, [pc, #144]	@ (8008d94 <HAL_RCC_ClockConfig+0x1c0>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f023 0207 	bic.w	r2, r3, #7
 8008d0a:	4922      	ldr	r1, [pc, #136]	@ (8008d94 <HAL_RCC_ClockConfig+0x1c0>)
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d12:	4b20      	ldr	r3, [pc, #128]	@ (8008d94 <HAL_RCC_ClockConfig+0x1c0>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f003 0307 	and.w	r3, r3, #7
 8008d1a:	683a      	ldr	r2, [r7, #0]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d001      	beq.n	8008d24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	e032      	b.n	8008d8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f003 0304 	and.w	r3, r3, #4
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d008      	beq.n	8008d42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d30:	4b19      	ldr	r3, [pc, #100]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	4916      	ldr	r1, [pc, #88]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f003 0308 	and.w	r3, r3, #8
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d009      	beq.n	8008d62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008d4e:	4b12      	ldr	r3, [pc, #72]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	691b      	ldr	r3, [r3, #16]
 8008d5a:	00db      	lsls	r3, r3, #3
 8008d5c:	490e      	ldr	r1, [pc, #56]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008d62:	f000 f821 	bl	8008da8 <HAL_RCC_GetSysClockFreq>
 8008d66:	4602      	mov	r2, r0
 8008d68:	4b0b      	ldr	r3, [pc, #44]	@ (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	091b      	lsrs	r3, r3, #4
 8008d6e:	f003 030f 	and.w	r3, r3, #15
 8008d72:	490a      	ldr	r1, [pc, #40]	@ (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008d74:	5ccb      	ldrb	r3, [r1, r3]
 8008d76:	fa22 f303 	lsr.w	r3, r2, r3
 8008d7a:	4a09      	ldr	r2, [pc, #36]	@ (8008da0 <HAL_RCC_ClockConfig+0x1cc>)
 8008d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008d7e:	4b09      	ldr	r3, [pc, #36]	@ (8008da4 <HAL_RCC_ClockConfig+0x1d0>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7fe f82a 	bl	8006ddc <HAL_InitTick>

  return HAL_OK;
 8008d88:	2300      	movs	r3, #0
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	40022000 	.word	0x40022000
 8008d98:	40021000 	.word	0x40021000
 8008d9c:	0800fe5c 	.word	0x0800fe5c
 8008da0:	2000004c 	.word	0x2000004c
 8008da4:	20000050 	.word	0x20000050

08008da8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b087      	sub	sp, #28
 8008dac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008dae:	2300      	movs	r3, #0
 8008db0:	60fb      	str	r3, [r7, #12]
 8008db2:	2300      	movs	r3, #0
 8008db4:	60bb      	str	r3, [r7, #8]
 8008db6:	2300      	movs	r3, #0
 8008db8:	617b      	str	r3, [r7, #20]
 8008dba:	2300      	movs	r3, #0
 8008dbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8008e3c <HAL_RCC_GetSysClockFreq+0x94>)
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f003 030c 	and.w	r3, r3, #12
 8008dce:	2b04      	cmp	r3, #4
 8008dd0:	d002      	beq.n	8008dd8 <HAL_RCC_GetSysClockFreq+0x30>
 8008dd2:	2b08      	cmp	r3, #8
 8008dd4:	d003      	beq.n	8008dde <HAL_RCC_GetSysClockFreq+0x36>
 8008dd6:	e027      	b.n	8008e28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008dd8:	4b19      	ldr	r3, [pc, #100]	@ (8008e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8008dda:	613b      	str	r3, [r7, #16]
      break;
 8008ddc:	e027      	b.n	8008e2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	0c9b      	lsrs	r3, r3, #18
 8008de2:	f003 030f 	and.w	r3, r3, #15
 8008de6:	4a17      	ldr	r2, [pc, #92]	@ (8008e44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8008de8:	5cd3      	ldrb	r3, [r2, r3]
 8008dea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d010      	beq.n	8008e18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008df6:	4b11      	ldr	r3, [pc, #68]	@ (8008e3c <HAL_RCC_GetSysClockFreq+0x94>)
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	0c5b      	lsrs	r3, r3, #17
 8008dfc:	f003 0301 	and.w	r3, r3, #1
 8008e00:	4a11      	ldr	r2, [pc, #68]	@ (8008e48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8008e02:	5cd3      	ldrb	r3, [r2, r3]
 8008e04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	4a0d      	ldr	r2, [pc, #52]	@ (8008e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8008e0a:	fb03 f202 	mul.w	r2, r3, r2
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e14:	617b      	str	r3, [r7, #20]
 8008e16:	e004      	b.n	8008e22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a0c      	ldr	r2, [pc, #48]	@ (8008e4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8008e1c:	fb02 f303 	mul.w	r3, r2, r3
 8008e20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	613b      	str	r3, [r7, #16]
      break;
 8008e26:	e002      	b.n	8008e2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008e28:	4b05      	ldr	r3, [pc, #20]	@ (8008e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8008e2a:	613b      	str	r3, [r7, #16]
      break;
 8008e2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008e2e:	693b      	ldr	r3, [r7, #16]
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	371c      	adds	r7, #28
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bc80      	pop	{r7}
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	40021000 	.word	0x40021000
 8008e40:	007a1200 	.word	0x007a1200
 8008e44:	0800fe74 	.word	0x0800fe74
 8008e48:	0800fe84 	.word	0x0800fe84
 8008e4c:	003d0900 	.word	0x003d0900

08008e50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e50:	b480      	push	{r7}
 8008e52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008e54:	4b02      	ldr	r3, [pc, #8]	@ (8008e60 <HAL_RCC_GetHCLKFreq+0x10>)
 8008e56:	681b      	ldr	r3, [r3, #0]
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bc80      	pop	{r7}
 8008e5e:	4770      	bx	lr
 8008e60:	2000004c 	.word	0x2000004c

08008e64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008e68:	f7ff fff2 	bl	8008e50 <HAL_RCC_GetHCLKFreq>
 8008e6c:	4602      	mov	r2, r0
 8008e6e:	4b05      	ldr	r3, [pc, #20]	@ (8008e84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	0a1b      	lsrs	r3, r3, #8
 8008e74:	f003 0307 	and.w	r3, r3, #7
 8008e78:	4903      	ldr	r1, [pc, #12]	@ (8008e88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e7a:	5ccb      	ldrb	r3, [r1, r3]
 8008e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	40021000 	.word	0x40021000
 8008e88:	0800fe6c 	.word	0x0800fe6c

08008e8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008e90:	f7ff ffde 	bl	8008e50 <HAL_RCC_GetHCLKFreq>
 8008e94:	4602      	mov	r2, r0
 8008e96:	4b05      	ldr	r3, [pc, #20]	@ (8008eac <HAL_RCC_GetPCLK2Freq+0x20>)
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	0adb      	lsrs	r3, r3, #11
 8008e9c:	f003 0307 	and.w	r3, r3, #7
 8008ea0:	4903      	ldr	r1, [pc, #12]	@ (8008eb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ea2:	5ccb      	ldrb	r3, [r1, r3]
 8008ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	bd80      	pop	{r7, pc}
 8008eac:	40021000 	.word	0x40021000
 8008eb0:	0800fe6c 	.word	0x0800fe6c

08008eb4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8008ee8 <RCC_Delay+0x34>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8008eec <RCC_Delay+0x38>)
 8008ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ec6:	0a5b      	lsrs	r3, r3, #9
 8008ec8:	687a      	ldr	r2, [r7, #4]
 8008eca:	fb02 f303 	mul.w	r3, r2, r3
 8008ece:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008ed0:	bf00      	nop
  }
  while (Delay --);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	1e5a      	subs	r2, r3, #1
 8008ed6:	60fa      	str	r2, [r7, #12]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d1f9      	bne.n	8008ed0 <RCC_Delay+0x1c>
}
 8008edc:	bf00      	nop
 8008ede:	bf00      	nop
 8008ee0:	3714      	adds	r7, #20
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bc80      	pop	{r7}
 8008ee6:	4770      	bx	lr
 8008ee8:	2000004c 	.word	0x2000004c
 8008eec:	10624dd3 	.word	0x10624dd3

08008ef0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b086      	sub	sp, #24
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	613b      	str	r3, [r7, #16]
 8008efc:	2300      	movs	r3, #0
 8008efe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f003 0301 	and.w	r3, r3, #1
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d07d      	beq.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f10:	4b4f      	ldr	r3, [pc, #316]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008f12:	69db      	ldr	r3, [r3, #28]
 8008f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d10d      	bne.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f1c:	4b4c      	ldr	r3, [pc, #304]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008f1e:	69db      	ldr	r3, [r3, #28]
 8008f20:	4a4b      	ldr	r2, [pc, #300]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008f22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f26:	61d3      	str	r3, [r2, #28]
 8008f28:	4b49      	ldr	r3, [pc, #292]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008f2a:	69db      	ldr	r3, [r3, #28]
 8008f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f30:	60bb      	str	r3, [r7, #8]
 8008f32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008f34:	2301      	movs	r3, #1
 8008f36:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f38:	4b46      	ldr	r3, [pc, #280]	@ (8009054 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d118      	bne.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008f44:	4b43      	ldr	r3, [pc, #268]	@ (8009054 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a42      	ldr	r2, [pc, #264]	@ (8009054 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008f50:	f7fd ff86 	bl	8006e60 <HAL_GetTick>
 8008f54:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f56:	e008      	b.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f58:	f7fd ff82 	bl	8006e60 <HAL_GetTick>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	1ad3      	subs	r3, r2, r3
 8008f62:	2b64      	cmp	r3, #100	@ 0x64
 8008f64:	d901      	bls.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008f66:	2303      	movs	r3, #3
 8008f68:	e06d      	b.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f6a:	4b3a      	ldr	r3, [pc, #232]	@ (8009054 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d0f0      	beq.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008f76:	4b36      	ldr	r3, [pc, #216]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008f78:	6a1b      	ldr	r3, [r3, #32]
 8008f7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f7e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d02e      	beq.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f8e:	68fa      	ldr	r2, [r7, #12]
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d027      	beq.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008f94:	4b2e      	ldr	r3, [pc, #184]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008f96:	6a1b      	ldr	r3, [r3, #32]
 8008f98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f9c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8009058 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008fa4:	4b2c      	ldr	r3, [pc, #176]	@ (8009058 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008faa:	4a29      	ldr	r2, [pc, #164]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f003 0301 	and.w	r3, r3, #1
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d014      	beq.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008fba:	f7fd ff51 	bl	8006e60 <HAL_GetTick>
 8008fbe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008fc0:	e00a      	b.n	8008fd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008fc2:	f7fd ff4d 	bl	8006e60 <HAL_GetTick>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	1ad3      	subs	r3, r2, r3
 8008fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d901      	bls.n	8008fd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008fd4:	2303      	movs	r3, #3
 8008fd6:	e036      	b.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008fda:	6a1b      	ldr	r3, [r3, #32]
 8008fdc:	f003 0302 	and.w	r3, r3, #2
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d0ee      	beq.n	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008fe6:	6a1b      	ldr	r3, [r3, #32]
 8008fe8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	4917      	ldr	r1, [pc, #92]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008ff6:	7dfb      	ldrb	r3, [r7, #23]
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d105      	bne.n	8009008 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008ffc:	4b14      	ldr	r3, [pc, #80]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ffe:	69db      	ldr	r3, [r3, #28]
 8009000:	4a13      	ldr	r2, [pc, #76]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009006:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f003 0302 	and.w	r3, r3, #2
 8009010:	2b00      	cmp	r3, #0
 8009012:	d008      	beq.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009014:	4b0e      	ldr	r3, [pc, #56]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	490b      	ldr	r1, [pc, #44]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009022:	4313      	orrs	r3, r2
 8009024:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f003 0310 	and.w	r3, r3, #16
 800902e:	2b00      	cmp	r3, #0
 8009030:	d008      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009032:	4b07      	ldr	r3, [pc, #28]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	4904      	ldr	r1, [pc, #16]	@ (8009050 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009040:	4313      	orrs	r3, r2
 8009042:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3718      	adds	r7, #24
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	40021000 	.word	0x40021000
 8009054:	40007000 	.word	0x40007000
 8009058:	42420440 	.word	0x42420440

0800905c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b088      	sub	sp, #32
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8009064:	2300      	movs	r3, #0
 8009066:	617b      	str	r3, [r7, #20]
 8009068:	2300      	movs	r3, #0
 800906a:	61fb      	str	r3, [r7, #28]
 800906c:	2300      	movs	r3, #0
 800906e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8009070:	2300      	movs	r3, #0
 8009072:	60fb      	str	r3, [r7, #12]
 8009074:	2300      	movs	r3, #0
 8009076:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2b10      	cmp	r3, #16
 800907c:	d00a      	beq.n	8009094 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2b10      	cmp	r3, #16
 8009082:	f200 808a 	bhi.w	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2b01      	cmp	r3, #1
 800908a:	d045      	beq.n	8009118 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2b02      	cmp	r3, #2
 8009090:	d075      	beq.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8009092:	e082      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8009094:	4b46      	ldr	r3, [pc, #280]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800909a:	4b45      	ldr	r3, [pc, #276]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d07b      	beq.n	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	0c9b      	lsrs	r3, r3, #18
 80090aa:	f003 030f 	and.w	r3, r3, #15
 80090ae:	4a41      	ldr	r2, [pc, #260]	@ (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80090b0:	5cd3      	ldrb	r3, [r2, r3]
 80090b2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d015      	beq.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80090be:	4b3c      	ldr	r3, [pc, #240]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	0c5b      	lsrs	r3, r3, #17
 80090c4:	f003 0301 	and.w	r3, r3, #1
 80090c8:	4a3b      	ldr	r2, [pc, #236]	@ (80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80090ca:	5cd3      	ldrb	r3, [r2, r3]
 80090cc:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d00d      	beq.n	80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80090d8:	4a38      	ldr	r2, [pc, #224]	@ (80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	fb02 f303 	mul.w	r3, r2, r3
 80090e6:	61fb      	str	r3, [r7, #28]
 80090e8:	e004      	b.n	80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	4a34      	ldr	r2, [pc, #208]	@ (80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80090ee:	fb02 f303 	mul.w	r3, r2, r3
 80090f2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80090f4:	4b2e      	ldr	r3, [pc, #184]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009100:	d102      	bne.n	8009108 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8009102:	69fb      	ldr	r3, [r7, #28]
 8009104:	61bb      	str	r3, [r7, #24]
      break;
 8009106:	e04a      	b.n	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	005b      	lsls	r3, r3, #1
 800910c:	4a2d      	ldr	r2, [pc, #180]	@ (80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800910e:	fba2 2303 	umull	r2, r3, r2, r3
 8009112:	085b      	lsrs	r3, r3, #1
 8009114:	61bb      	str	r3, [r7, #24]
      break;
 8009116:	e042      	b.n	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8009118:	4b25      	ldr	r3, [pc, #148]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800911a:	6a1b      	ldr	r3, [r3, #32]
 800911c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009124:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009128:	d108      	bne.n	800913c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f003 0302 	and.w	r3, r3, #2
 8009130:	2b00      	cmp	r3, #0
 8009132:	d003      	beq.n	800913c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8009134:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009138:	61bb      	str	r3, [r7, #24]
 800913a:	e01f      	b.n	800917c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009142:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009146:	d109      	bne.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8009148:	4b19      	ldr	r3, [pc, #100]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800914a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800914c:	f003 0302 	and.w	r3, r3, #2
 8009150:	2b00      	cmp	r3, #0
 8009152:	d003      	beq.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8009154:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8009158:	61bb      	str	r3, [r7, #24]
 800915a:	e00f      	b.n	800917c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009162:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009166:	d11c      	bne.n	80091a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8009168:	4b11      	ldr	r3, [pc, #68]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009170:	2b00      	cmp	r3, #0
 8009172:	d016      	beq.n	80091a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8009174:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8009178:	61bb      	str	r3, [r7, #24]
      break;
 800917a:	e012      	b.n	80091a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800917c:	e011      	b.n	80091a2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800917e:	f7ff fe85 	bl	8008e8c <HAL_RCC_GetPCLK2Freq>
 8009182:	4602      	mov	r2, r0
 8009184:	4b0a      	ldr	r3, [pc, #40]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	0b9b      	lsrs	r3, r3, #14
 800918a:	f003 0303 	and.w	r3, r3, #3
 800918e:	3301      	adds	r3, #1
 8009190:	005b      	lsls	r3, r3, #1
 8009192:	fbb2 f3f3 	udiv	r3, r2, r3
 8009196:	61bb      	str	r3, [r7, #24]
      break;
 8009198:	e004      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800919a:	bf00      	nop
 800919c:	e002      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800919e:	bf00      	nop
 80091a0:	e000      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80091a2:	bf00      	nop
    }
  }
  return (frequency);
 80091a4:	69bb      	ldr	r3, [r7, #24]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3720      	adds	r7, #32
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	40021000 	.word	0x40021000
 80091b4:	0800fe88 	.word	0x0800fe88
 80091b8:	0800fe98 	.word	0x0800fe98
 80091bc:	007a1200 	.word	0x007a1200
 80091c0:	003d0900 	.word	0x003d0900
 80091c4:	aaaaaaab 	.word	0xaaaaaaab

080091c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d101      	bne.n	80091da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80091d6:	2301      	movs	r3, #1
 80091d8:	e041      	b.n	800925e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d106      	bne.n	80091f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f7fd f9ee 	bl	80065d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2202      	movs	r2, #2
 80091f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681a      	ldr	r2, [r3, #0]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	3304      	adds	r3, #4
 8009204:	4619      	mov	r1, r3
 8009206:	4610      	mov	r0, r2
 8009208:	f000 fc18 	bl	8009a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2201      	movs	r2, #1
 8009218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2201      	movs	r2, #1
 8009220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2201      	movs	r2, #1
 8009228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2201      	movs	r2, #1
 8009230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2201      	movs	r2, #1
 8009238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2201      	movs	r2, #1
 8009240:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2201      	movs	r2, #1
 8009248:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2201      	movs	r2, #1
 8009250:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2201      	movs	r2, #1
 8009258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3708      	adds	r7, #8
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
	...

08009268 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009268:	b480      	push	{r7}
 800926a:	b085      	sub	sp, #20
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009276:	b2db      	uxtb	r3, r3
 8009278:	2b01      	cmp	r3, #1
 800927a:	d001      	beq.n	8009280 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800927c:	2301      	movs	r3, #1
 800927e:	e03a      	b.n	80092f6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2202      	movs	r2, #2
 8009284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	68da      	ldr	r2, [r3, #12]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f042 0201 	orr.w	r2, r2, #1
 8009296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a18      	ldr	r2, [pc, #96]	@ (8009300 <HAL_TIM_Base_Start_IT+0x98>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d00e      	beq.n	80092c0 <HAL_TIM_Base_Start_IT+0x58>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092aa:	d009      	beq.n	80092c0 <HAL_TIM_Base_Start_IT+0x58>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a14      	ldr	r2, [pc, #80]	@ (8009304 <HAL_TIM_Base_Start_IT+0x9c>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d004      	beq.n	80092c0 <HAL_TIM_Base_Start_IT+0x58>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a13      	ldr	r2, [pc, #76]	@ (8009308 <HAL_TIM_Base_Start_IT+0xa0>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d111      	bne.n	80092e4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	f003 0307 	and.w	r3, r3, #7
 80092ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2b06      	cmp	r3, #6
 80092d0:	d010      	beq.n	80092f4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	681a      	ldr	r2, [r3, #0]
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f042 0201 	orr.w	r2, r2, #1
 80092e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092e2:	e007      	b.n	80092f4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0201 	orr.w	r2, r2, #1
 80092f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80092f4:	2300      	movs	r3, #0
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3714      	adds	r7, #20
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bc80      	pop	{r7}
 80092fe:	4770      	bx	lr
 8009300:	40012c00 	.word	0x40012c00
 8009304:	40000400 	.word	0x40000400
 8009308:	40000800 	.word	0x40000800

0800930c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d101      	bne.n	800931e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	e041      	b.n	80093a2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d106      	bne.n	8009338 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7fd f970 	bl	8006618 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2202      	movs	r2, #2
 800933c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681a      	ldr	r2, [r3, #0]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	3304      	adds	r3, #4
 8009348:	4619      	mov	r1, r3
 800934a:	4610      	mov	r0, r2
 800934c:	f000 fb76 	bl	8009a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2201      	movs	r2, #1
 8009364:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2201      	movs	r2, #1
 800936c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2201      	movs	r2, #1
 800937c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2201      	movs	r2, #1
 8009384:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2201      	movs	r2, #1
 800938c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2201      	movs	r2, #1
 8009394:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2201      	movs	r2, #1
 800939c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80093a0:	2300      	movs	r3, #0
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
	...

080093ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d109      	bne.n	80093d0 <HAL_TIM_PWM_Start+0x24>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	bf14      	ite	ne
 80093c8:	2301      	movne	r3, #1
 80093ca:	2300      	moveq	r3, #0
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	e022      	b.n	8009416 <HAL_TIM_PWM_Start+0x6a>
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	2b04      	cmp	r3, #4
 80093d4:	d109      	bne.n	80093ea <HAL_TIM_PWM_Start+0x3e>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b01      	cmp	r3, #1
 80093e0:	bf14      	ite	ne
 80093e2:	2301      	movne	r3, #1
 80093e4:	2300      	moveq	r3, #0
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	e015      	b.n	8009416 <HAL_TIM_PWM_Start+0x6a>
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	2b08      	cmp	r3, #8
 80093ee:	d109      	bne.n	8009404 <HAL_TIM_PWM_Start+0x58>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	bf14      	ite	ne
 80093fc:	2301      	movne	r3, #1
 80093fe:	2300      	moveq	r3, #0
 8009400:	b2db      	uxtb	r3, r3
 8009402:	e008      	b.n	8009416 <HAL_TIM_PWM_Start+0x6a>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800940a:	b2db      	uxtb	r3, r3
 800940c:	2b01      	cmp	r3, #1
 800940e:	bf14      	ite	ne
 8009410:	2301      	movne	r3, #1
 8009412:	2300      	moveq	r3, #0
 8009414:	b2db      	uxtb	r3, r3
 8009416:	2b00      	cmp	r3, #0
 8009418:	d001      	beq.n	800941e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	e05e      	b.n	80094dc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d104      	bne.n	800942e <HAL_TIM_PWM_Start+0x82>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2202      	movs	r2, #2
 8009428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800942c:	e013      	b.n	8009456 <HAL_TIM_PWM_Start+0xaa>
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	2b04      	cmp	r3, #4
 8009432:	d104      	bne.n	800943e <HAL_TIM_PWM_Start+0x92>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2202      	movs	r2, #2
 8009438:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800943c:	e00b      	b.n	8009456 <HAL_TIM_PWM_Start+0xaa>
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	2b08      	cmp	r3, #8
 8009442:	d104      	bne.n	800944e <HAL_TIM_PWM_Start+0xa2>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2202      	movs	r2, #2
 8009448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800944c:	e003      	b.n	8009456 <HAL_TIM_PWM_Start+0xaa>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2202      	movs	r2, #2
 8009452:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2201      	movs	r2, #1
 800945c:	6839      	ldr	r1, [r7, #0]
 800945e:	4618      	mov	r0, r3
 8009460:	f000 fd78 	bl	8009f54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a1e      	ldr	r2, [pc, #120]	@ (80094e4 <HAL_TIM_PWM_Start+0x138>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d107      	bne.n	800947e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800947c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a18      	ldr	r2, [pc, #96]	@ (80094e4 <HAL_TIM_PWM_Start+0x138>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d00e      	beq.n	80094a6 <HAL_TIM_PWM_Start+0xfa>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009490:	d009      	beq.n	80094a6 <HAL_TIM_PWM_Start+0xfa>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a14      	ldr	r2, [pc, #80]	@ (80094e8 <HAL_TIM_PWM_Start+0x13c>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d004      	beq.n	80094a6 <HAL_TIM_PWM_Start+0xfa>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a12      	ldr	r2, [pc, #72]	@ (80094ec <HAL_TIM_PWM_Start+0x140>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d111      	bne.n	80094ca <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	f003 0307 	and.w	r3, r3, #7
 80094b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2b06      	cmp	r3, #6
 80094b6:	d010      	beq.n	80094da <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f042 0201 	orr.w	r2, r2, #1
 80094c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094c8:	e007      	b.n	80094da <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f042 0201 	orr.w	r2, r2, #1
 80094d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80094da:	2300      	movs	r3, #0
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3710      	adds	r7, #16
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}
 80094e4:	40012c00 	.word	0x40012c00
 80094e8:	40000400 	.word	0x40000400
 80094ec:	40000800 	.word	0x40000800

080094f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	f003 0302 	and.w	r3, r3, #2
 800950e:	2b00      	cmp	r3, #0
 8009510:	d020      	beq.n	8009554 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f003 0302 	and.w	r3, r3, #2
 8009518:	2b00      	cmp	r3, #0
 800951a:	d01b      	beq.n	8009554 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f06f 0202 	mvn.w	r2, #2
 8009524:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	699b      	ldr	r3, [r3, #24]
 8009532:	f003 0303 	and.w	r3, r3, #3
 8009536:	2b00      	cmp	r3, #0
 8009538:	d003      	beq.n	8009542 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f000 fa63 	bl	8009a06 <HAL_TIM_IC_CaptureCallback>
 8009540:	e005      	b.n	800954e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 fa56 	bl	80099f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 fa65 	bl	8009a18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2200      	movs	r2, #0
 8009552:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	f003 0304 	and.w	r3, r3, #4
 800955a:	2b00      	cmp	r3, #0
 800955c:	d020      	beq.n	80095a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f003 0304 	and.w	r3, r3, #4
 8009564:	2b00      	cmp	r3, #0
 8009566:	d01b      	beq.n	80095a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f06f 0204 	mvn.w	r2, #4
 8009570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2202      	movs	r2, #2
 8009576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	699b      	ldr	r3, [r3, #24]
 800957e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009582:	2b00      	cmp	r3, #0
 8009584:	d003      	beq.n	800958e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 fa3d 	bl	8009a06 <HAL_TIM_IC_CaptureCallback>
 800958c:	e005      	b.n	800959a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 fa30 	bl	80099f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f000 fa3f 	bl	8009a18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	f003 0308 	and.w	r3, r3, #8
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d020      	beq.n	80095ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f003 0308 	and.w	r3, r3, #8
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d01b      	beq.n	80095ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f06f 0208 	mvn.w	r2, #8
 80095bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2204      	movs	r2, #4
 80095c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	69db      	ldr	r3, [r3, #28]
 80095ca:	f003 0303 	and.w	r3, r3, #3
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d003      	beq.n	80095da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 fa17 	bl	8009a06 <HAL_TIM_IC_CaptureCallback>
 80095d8:	e005      	b.n	80095e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 fa0a 	bl	80099f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 fa19 	bl	8009a18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	f003 0310 	and.w	r3, r3, #16
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d020      	beq.n	8009638 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f003 0310 	and.w	r3, r3, #16
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d01b      	beq.n	8009638 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f06f 0210 	mvn.w	r2, #16
 8009608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2208      	movs	r2, #8
 800960e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	69db      	ldr	r3, [r3, #28]
 8009616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800961a:	2b00      	cmp	r3, #0
 800961c:	d003      	beq.n	8009626 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f000 f9f1 	bl	8009a06 <HAL_TIM_IC_CaptureCallback>
 8009624:	e005      	b.n	8009632 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f000 f9e4 	bl	80099f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 f9f3 	bl	8009a18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	f003 0301 	and.w	r3, r3, #1
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00c      	beq.n	800965c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	f003 0301 	and.w	r3, r3, #1
 8009648:	2b00      	cmp	r3, #0
 800964a:	d007      	beq.n	800965c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f06f 0201 	mvn.w	r2, #1
 8009654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 f9c3 	bl	80099e2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009662:	2b00      	cmp	r3, #0
 8009664:	d00c      	beq.n	8009680 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800966c:	2b00      	cmp	r3, #0
 800966e:	d007      	beq.n	8009680 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fcf5 	bl	800a06a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00c      	beq.n	80096a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009690:	2b00      	cmp	r3, #0
 8009692:	d007      	beq.n	80096a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800969c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f000 f9c3 	bl	8009a2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	f003 0320 	and.w	r3, r3, #32
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d00c      	beq.n	80096c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	f003 0320 	and.w	r3, r3, #32
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d007      	beq.n	80096c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f06f 0220 	mvn.w	r2, #32
 80096c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 fcc8 	bl	800a058 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80096c8:	bf00      	nop
 80096ca:	3710      	adds	r7, #16
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b086      	sub	sp, #24
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096dc:	2300      	movs	r3, #0
 80096de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096e6:	2b01      	cmp	r3, #1
 80096e8:	d101      	bne.n	80096ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80096ea:	2302      	movs	r3, #2
 80096ec:	e0ae      	b.n	800984c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2201      	movs	r2, #1
 80096f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2b0c      	cmp	r3, #12
 80096fa:	f200 809f 	bhi.w	800983c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80096fe:	a201      	add	r2, pc, #4	@ (adr r2, 8009704 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009704:	08009739 	.word	0x08009739
 8009708:	0800983d 	.word	0x0800983d
 800970c:	0800983d 	.word	0x0800983d
 8009710:	0800983d 	.word	0x0800983d
 8009714:	08009779 	.word	0x08009779
 8009718:	0800983d 	.word	0x0800983d
 800971c:	0800983d 	.word	0x0800983d
 8009720:	0800983d 	.word	0x0800983d
 8009724:	080097bb 	.word	0x080097bb
 8009728:	0800983d 	.word	0x0800983d
 800972c:	0800983d 	.word	0x0800983d
 8009730:	0800983d 	.word	0x0800983d
 8009734:	080097fb 	.word	0x080097fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	68b9      	ldr	r1, [r7, #8]
 800973e:	4618      	mov	r0, r3
 8009740:	f000 f9ea 	bl	8009b18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	699a      	ldr	r2, [r3, #24]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f042 0208 	orr.w	r2, r2, #8
 8009752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	699a      	ldr	r2, [r3, #24]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f022 0204 	bic.w	r2, r2, #4
 8009762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6999      	ldr	r1, [r3, #24]
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	691a      	ldr	r2, [r3, #16]
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	430a      	orrs	r2, r1
 8009774:	619a      	str	r2, [r3, #24]
      break;
 8009776:	e064      	b.n	8009842 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	68b9      	ldr	r1, [r7, #8]
 800977e:	4618      	mov	r0, r3
 8009780:	f000 fa30 	bl	8009be4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	699a      	ldr	r2, [r3, #24]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009792:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	699a      	ldr	r2, [r3, #24]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	6999      	ldr	r1, [r3, #24]
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	691b      	ldr	r3, [r3, #16]
 80097ae:	021a      	lsls	r2, r3, #8
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	430a      	orrs	r2, r1
 80097b6:	619a      	str	r2, [r3, #24]
      break;
 80097b8:	e043      	b.n	8009842 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68b9      	ldr	r1, [r7, #8]
 80097c0:	4618      	mov	r0, r3
 80097c2:	f000 fa79 	bl	8009cb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	69da      	ldr	r2, [r3, #28]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f042 0208 	orr.w	r2, r2, #8
 80097d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	69da      	ldr	r2, [r3, #28]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f022 0204 	bic.w	r2, r2, #4
 80097e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	69d9      	ldr	r1, [r3, #28]
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	691a      	ldr	r2, [r3, #16]
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	430a      	orrs	r2, r1
 80097f6:	61da      	str	r2, [r3, #28]
      break;
 80097f8:	e023      	b.n	8009842 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	68b9      	ldr	r1, [r7, #8]
 8009800:	4618      	mov	r0, r3
 8009802:	f000 fac3 	bl	8009d8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	69da      	ldr	r2, [r3, #28]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009814:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	69da      	ldr	r2, [r3, #28]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009824:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	69d9      	ldr	r1, [r3, #28]
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	691b      	ldr	r3, [r3, #16]
 8009830:	021a      	lsls	r2, r3, #8
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	430a      	orrs	r2, r1
 8009838:	61da      	str	r2, [r3, #28]
      break;
 800983a:	e002      	b.n	8009842 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800983c:	2301      	movs	r3, #1
 800983e:	75fb      	strb	r3, [r7, #23]
      break;
 8009840:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2200      	movs	r2, #0
 8009846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800984a:	7dfb      	ldrb	r3, [r7, #23]
}
 800984c:	4618      	mov	r0, r3
 800984e:	3718      	adds	r7, #24
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b084      	sub	sp, #16
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009868:	2b01      	cmp	r3, #1
 800986a:	d101      	bne.n	8009870 <HAL_TIM_ConfigClockSource+0x1c>
 800986c:	2302      	movs	r3, #2
 800986e:	e0b4      	b.n	80099da <HAL_TIM_ConfigClockSource+0x186>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2202      	movs	r2, #2
 800987c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800988e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009896:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68ba      	ldr	r2, [r7, #8]
 800989e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098a8:	d03e      	beq.n	8009928 <HAL_TIM_ConfigClockSource+0xd4>
 80098aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098ae:	f200 8087 	bhi.w	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
 80098b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098b6:	f000 8086 	beq.w	80099c6 <HAL_TIM_ConfigClockSource+0x172>
 80098ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098be:	d87f      	bhi.n	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
 80098c0:	2b70      	cmp	r3, #112	@ 0x70
 80098c2:	d01a      	beq.n	80098fa <HAL_TIM_ConfigClockSource+0xa6>
 80098c4:	2b70      	cmp	r3, #112	@ 0x70
 80098c6:	d87b      	bhi.n	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
 80098c8:	2b60      	cmp	r3, #96	@ 0x60
 80098ca:	d050      	beq.n	800996e <HAL_TIM_ConfigClockSource+0x11a>
 80098cc:	2b60      	cmp	r3, #96	@ 0x60
 80098ce:	d877      	bhi.n	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
 80098d0:	2b50      	cmp	r3, #80	@ 0x50
 80098d2:	d03c      	beq.n	800994e <HAL_TIM_ConfigClockSource+0xfa>
 80098d4:	2b50      	cmp	r3, #80	@ 0x50
 80098d6:	d873      	bhi.n	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
 80098d8:	2b40      	cmp	r3, #64	@ 0x40
 80098da:	d058      	beq.n	800998e <HAL_TIM_ConfigClockSource+0x13a>
 80098dc:	2b40      	cmp	r3, #64	@ 0x40
 80098de:	d86f      	bhi.n	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
 80098e0:	2b30      	cmp	r3, #48	@ 0x30
 80098e2:	d064      	beq.n	80099ae <HAL_TIM_ConfigClockSource+0x15a>
 80098e4:	2b30      	cmp	r3, #48	@ 0x30
 80098e6:	d86b      	bhi.n	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
 80098e8:	2b20      	cmp	r3, #32
 80098ea:	d060      	beq.n	80099ae <HAL_TIM_ConfigClockSource+0x15a>
 80098ec:	2b20      	cmp	r3, #32
 80098ee:	d867      	bhi.n	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d05c      	beq.n	80099ae <HAL_TIM_ConfigClockSource+0x15a>
 80098f4:	2b10      	cmp	r3, #16
 80098f6:	d05a      	beq.n	80099ae <HAL_TIM_ConfigClockSource+0x15a>
 80098f8:	e062      	b.n	80099c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800990a:	f000 fb04 	bl	8009f16 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800991c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	68ba      	ldr	r2, [r7, #8]
 8009924:	609a      	str	r2, [r3, #8]
      break;
 8009926:	e04f      	b.n	80099c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009938:	f000 faed 	bl	8009f16 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689a      	ldr	r2, [r3, #8]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800994a:	609a      	str	r2, [r3, #8]
      break;
 800994c:	e03c      	b.n	80099c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800995a:	461a      	mov	r2, r3
 800995c:	f000 fa64 	bl	8009e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2150      	movs	r1, #80	@ 0x50
 8009966:	4618      	mov	r0, r3
 8009968:	f000 fabb 	bl	8009ee2 <TIM_ITRx_SetConfig>
      break;
 800996c:	e02c      	b.n	80099c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800997a:	461a      	mov	r2, r3
 800997c:	f000 fa82 	bl	8009e84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	2160      	movs	r1, #96	@ 0x60
 8009986:	4618      	mov	r0, r3
 8009988:	f000 faab 	bl	8009ee2 <TIM_ITRx_SetConfig>
      break;
 800998c:	e01c      	b.n	80099c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800999a:	461a      	mov	r2, r3
 800999c:	f000 fa44 	bl	8009e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	2140      	movs	r1, #64	@ 0x40
 80099a6:	4618      	mov	r0, r3
 80099a8:	f000 fa9b 	bl	8009ee2 <TIM_ITRx_SetConfig>
      break;
 80099ac:	e00c      	b.n	80099c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4619      	mov	r1, r3
 80099b8:	4610      	mov	r0, r2
 80099ba:	f000 fa92 	bl	8009ee2 <TIM_ITRx_SetConfig>
      break;
 80099be:	e003      	b.n	80099c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80099c0:	2301      	movs	r3, #1
 80099c2:	73fb      	strb	r3, [r7, #15]
      break;
 80099c4:	e000      	b.n	80099c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80099c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2200      	movs	r2, #0
 80099d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80099d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3710      	adds	r7, #16
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80099e2:	b480      	push	{r7}
 80099e4:	b083      	sub	sp, #12
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80099ea:	bf00      	nop
 80099ec:	370c      	adds	r7, #12
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bc80      	pop	{r7}
 80099f2:	4770      	bx	lr

080099f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b083      	sub	sp, #12
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80099fc:	bf00      	nop
 80099fe:	370c      	adds	r7, #12
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bc80      	pop	{r7}
 8009a04:	4770      	bx	lr

08009a06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009a06:	b480      	push	{r7}
 8009a08:	b083      	sub	sp, #12
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009a0e:	bf00      	nop
 8009a10:	370c      	adds	r7, #12
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bc80      	pop	{r7}
 8009a16:	4770      	bx	lr

08009a18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b083      	sub	sp, #12
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009a20:	bf00      	nop
 8009a22:	370c      	adds	r7, #12
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bc80      	pop	{r7}
 8009a28:	4770      	bx	lr

08009a2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009a2a:	b480      	push	{r7}
 8009a2c:	b083      	sub	sp, #12
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009a32:	bf00      	nop
 8009a34:	370c      	adds	r7, #12
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bc80      	pop	{r7}
 8009a3a:	4770      	bx	lr

08009a3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	4a2f      	ldr	r2, [pc, #188]	@ (8009b0c <TIM_Base_SetConfig+0xd0>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d00b      	beq.n	8009a6c <TIM_Base_SetConfig+0x30>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a5a:	d007      	beq.n	8009a6c <TIM_Base_SetConfig+0x30>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a2c      	ldr	r2, [pc, #176]	@ (8009b10 <TIM_Base_SetConfig+0xd4>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d003      	beq.n	8009a6c <TIM_Base_SetConfig+0x30>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a2b      	ldr	r2, [pc, #172]	@ (8009b14 <TIM_Base_SetConfig+0xd8>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d108      	bne.n	8009a7e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	68fa      	ldr	r2, [r7, #12]
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	4a22      	ldr	r2, [pc, #136]	@ (8009b0c <TIM_Base_SetConfig+0xd0>)
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d00b      	beq.n	8009a9e <TIM_Base_SetConfig+0x62>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a8c:	d007      	beq.n	8009a9e <TIM_Base_SetConfig+0x62>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	4a1f      	ldr	r2, [pc, #124]	@ (8009b10 <TIM_Base_SetConfig+0xd4>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d003      	beq.n	8009a9e <TIM_Base_SetConfig+0x62>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	4a1e      	ldr	r2, [pc, #120]	@ (8009b14 <TIM_Base_SetConfig+0xd8>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d108      	bne.n	8009ab0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009aa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	695b      	ldr	r3, [r3, #20]
 8009aba:	4313      	orrs	r3, r2
 8009abc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	68fa      	ldr	r2, [r7, #12]
 8009ac2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	689a      	ldr	r2, [r3, #8]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8009b0c <TIM_Base_SetConfig+0xd0>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d103      	bne.n	8009ae4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	691a      	ldr	r2, [r3, #16]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	f003 0301 	and.w	r3, r3, #1
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d005      	beq.n	8009b02 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	f023 0201 	bic.w	r2, r3, #1
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	611a      	str	r2, [r3, #16]
  }
}
 8009b02:	bf00      	nop
 8009b04:	3714      	adds	r7, #20
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bc80      	pop	{r7}
 8009b0a:	4770      	bx	lr
 8009b0c:	40012c00 	.word	0x40012c00
 8009b10:	40000400 	.word	0x40000400
 8009b14:	40000800 	.word	0x40000800

08009b18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b087      	sub	sp, #28
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a1b      	ldr	r3, [r3, #32]
 8009b26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6a1b      	ldr	r3, [r3, #32]
 8009b2c:	f023 0201 	bic.w	r2, r3, #1
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	685b      	ldr	r3, [r3, #4]
 8009b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	699b      	ldr	r3, [r3, #24]
 8009b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f023 0303 	bic.w	r3, r3, #3
 8009b4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68fa      	ldr	r2, [r7, #12]
 8009b56:	4313      	orrs	r3, r2
 8009b58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	f023 0302 	bic.w	r3, r3, #2
 8009b60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	689b      	ldr	r3, [r3, #8]
 8009b66:	697a      	ldr	r2, [r7, #20]
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8009be0 <TIM_OC1_SetConfig+0xc8>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d10c      	bne.n	8009b8e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	f023 0308 	bic.w	r3, r3, #8
 8009b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	697a      	ldr	r2, [r7, #20]
 8009b82:	4313      	orrs	r3, r2
 8009b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	f023 0304 	bic.w	r3, r3, #4
 8009b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	4a13      	ldr	r2, [pc, #76]	@ (8009be0 <TIM_OC1_SetConfig+0xc8>)
 8009b92:	4293      	cmp	r3, r2
 8009b94:	d111      	bne.n	8009bba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	695b      	ldr	r3, [r3, #20]
 8009baa:	693a      	ldr	r2, [r7, #16]
 8009bac:	4313      	orrs	r3, r2
 8009bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	699b      	ldr	r3, [r3, #24]
 8009bb4:	693a      	ldr	r2, [r7, #16]
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	693a      	ldr	r2, [r7, #16]
 8009bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	685a      	ldr	r2, [r3, #4]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	697a      	ldr	r2, [r7, #20]
 8009bd2:	621a      	str	r2, [r3, #32]
}
 8009bd4:	bf00      	nop
 8009bd6:	371c      	adds	r7, #28
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bc80      	pop	{r7}
 8009bdc:	4770      	bx	lr
 8009bde:	bf00      	nop
 8009be0:	40012c00 	.word	0x40012c00

08009be4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b087      	sub	sp, #28
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
 8009bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6a1b      	ldr	r3, [r3, #32]
 8009bf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6a1b      	ldr	r3, [r3, #32]
 8009bf8:	f023 0210 	bic.w	r2, r3, #16
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	685b      	ldr	r3, [r3, #4]
 8009c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	699b      	ldr	r3, [r3, #24]
 8009c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	021b      	lsls	r3, r3, #8
 8009c22:	68fa      	ldr	r2, [r7, #12]
 8009c24:	4313      	orrs	r3, r2
 8009c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f023 0320 	bic.w	r3, r3, #32
 8009c2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	011b      	lsls	r3, r3, #4
 8009c36:	697a      	ldr	r2, [r7, #20]
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8009cb4 <TIM_OC2_SetConfig+0xd0>)
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d10d      	bne.n	8009c60 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	68db      	ldr	r3, [r3, #12]
 8009c50:	011b      	lsls	r3, r3, #4
 8009c52:	697a      	ldr	r2, [r7, #20]
 8009c54:	4313      	orrs	r3, r2
 8009c56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	4a14      	ldr	r2, [pc, #80]	@ (8009cb4 <TIM_OC2_SetConfig+0xd0>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d113      	bne.n	8009c90 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009c6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009c76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	695b      	ldr	r3, [r3, #20]
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	693a      	ldr	r2, [r7, #16]
 8009c80:	4313      	orrs	r3, r2
 8009c82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	699b      	ldr	r3, [r3, #24]
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	693a      	ldr	r2, [r7, #16]
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	693a      	ldr	r2, [r7, #16]
 8009c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	68fa      	ldr	r2, [r7, #12]
 8009c9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	685a      	ldr	r2, [r3, #4]
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	697a      	ldr	r2, [r7, #20]
 8009ca8:	621a      	str	r2, [r3, #32]
}
 8009caa:	bf00      	nop
 8009cac:	371c      	adds	r7, #28
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bc80      	pop	{r7}
 8009cb2:	4770      	bx	lr
 8009cb4:	40012c00 	.word	0x40012c00

08009cb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b087      	sub	sp, #28
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6a1b      	ldr	r3, [r3, #32]
 8009cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6a1b      	ldr	r3, [r3, #32]
 8009ccc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	685b      	ldr	r3, [r3, #4]
 8009cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	69db      	ldr	r3, [r3, #28]
 8009cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f023 0303 	bic.w	r3, r3, #3
 8009cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	68fa      	ldr	r2, [r7, #12]
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	021b      	lsls	r3, r3, #8
 8009d08:	697a      	ldr	r2, [r7, #20]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	4a1d      	ldr	r2, [pc, #116]	@ (8009d88 <TIM_OC3_SetConfig+0xd0>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d10d      	bne.n	8009d32 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	68db      	ldr	r3, [r3, #12]
 8009d22:	021b      	lsls	r3, r3, #8
 8009d24:	697a      	ldr	r2, [r7, #20]
 8009d26:	4313      	orrs	r3, r2
 8009d28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009d30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	4a14      	ldr	r2, [pc, #80]	@ (8009d88 <TIM_OC3_SetConfig+0xd0>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d113      	bne.n	8009d62 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009d48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	695b      	ldr	r3, [r3, #20]
 8009d4e:	011b      	lsls	r3, r3, #4
 8009d50:	693a      	ldr	r2, [r7, #16]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	699b      	ldr	r3, [r3, #24]
 8009d5a:	011b      	lsls	r3, r3, #4
 8009d5c:	693a      	ldr	r2, [r7, #16]
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	693a      	ldr	r2, [r7, #16]
 8009d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	685a      	ldr	r2, [r3, #4]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	697a      	ldr	r2, [r7, #20]
 8009d7a:	621a      	str	r2, [r3, #32]
}
 8009d7c:	bf00      	nop
 8009d7e:	371c      	adds	r7, #28
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bc80      	pop	{r7}
 8009d84:	4770      	bx	lr
 8009d86:	bf00      	nop
 8009d88:	40012c00 	.word	0x40012c00

08009d8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b087      	sub	sp, #28
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
 8009d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6a1b      	ldr	r3, [r3, #32]
 8009d9a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6a1b      	ldr	r3, [r3, #32]
 8009da0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	69db      	ldr	r3, [r3, #28]
 8009db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009dc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	021b      	lsls	r3, r3, #8
 8009dca:	68fa      	ldr	r2, [r7, #12]
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009dd0:	693b      	ldr	r3, [r7, #16]
 8009dd2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009dd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	031b      	lsls	r3, r3, #12
 8009dde:	693a      	ldr	r2, [r7, #16]
 8009de0:	4313      	orrs	r3, r2
 8009de2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	4a0f      	ldr	r2, [pc, #60]	@ (8009e24 <TIM_OC4_SetConfig+0x98>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d109      	bne.n	8009e00 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009df2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	695b      	ldr	r3, [r3, #20]
 8009df8:	019b      	lsls	r3, r3, #6
 8009dfa:	697a      	ldr	r2, [r7, #20]
 8009dfc:	4313      	orrs	r3, r2
 8009dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	697a      	ldr	r2, [r7, #20]
 8009e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	68fa      	ldr	r2, [r7, #12]
 8009e0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	685a      	ldr	r2, [r3, #4]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	621a      	str	r2, [r3, #32]
}
 8009e1a:	bf00      	nop
 8009e1c:	371c      	adds	r7, #28
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bc80      	pop	{r7}
 8009e22:	4770      	bx	lr
 8009e24:	40012c00 	.word	0x40012c00

08009e28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b087      	sub	sp, #28
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	60f8      	str	r0, [r7, #12]
 8009e30:	60b9      	str	r1, [r7, #8]
 8009e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6a1b      	ldr	r3, [r3, #32]
 8009e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	6a1b      	ldr	r3, [r3, #32]
 8009e3e:	f023 0201 	bic.w	r2, r3, #1
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	699b      	ldr	r3, [r3, #24]
 8009e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	011b      	lsls	r3, r3, #4
 8009e58:	693a      	ldr	r2, [r7, #16]
 8009e5a:	4313      	orrs	r3, r2
 8009e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	f023 030a 	bic.w	r3, r3, #10
 8009e64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009e66:	697a      	ldr	r2, [r7, #20]
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	693a      	ldr	r2, [r7, #16]
 8009e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	697a      	ldr	r2, [r7, #20]
 8009e78:	621a      	str	r2, [r3, #32]
}
 8009e7a:	bf00      	nop
 8009e7c:	371c      	adds	r7, #28
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bc80      	pop	{r7}
 8009e82:	4770      	bx	lr

08009e84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b087      	sub	sp, #28
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	60b9      	str	r1, [r7, #8]
 8009e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6a1b      	ldr	r3, [r3, #32]
 8009e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	6a1b      	ldr	r3, [r3, #32]
 8009e9a:	f023 0210 	bic.w	r2, r3, #16
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	699b      	ldr	r3, [r3, #24]
 8009ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	031b      	lsls	r3, r3, #12
 8009eb4:	693a      	ldr	r2, [r7, #16]
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009ec0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	011b      	lsls	r3, r3, #4
 8009ec6:	697a      	ldr	r2, [r7, #20]
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	693a      	ldr	r2, [r7, #16]
 8009ed0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	697a      	ldr	r2, [r7, #20]
 8009ed6:	621a      	str	r2, [r3, #32]
}
 8009ed8:	bf00      	nop
 8009eda:	371c      	adds	r7, #28
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bc80      	pop	{r7}
 8009ee0:	4770      	bx	lr

08009ee2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009ee2:	b480      	push	{r7}
 8009ee4:	b085      	sub	sp, #20
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
 8009eea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ef8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009efa:	683a      	ldr	r2, [r7, #0]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	4313      	orrs	r3, r2
 8009f00:	f043 0307 	orr.w	r3, r3, #7
 8009f04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	68fa      	ldr	r2, [r7, #12]
 8009f0a:	609a      	str	r2, [r3, #8]
}
 8009f0c:	bf00      	nop
 8009f0e:	3714      	adds	r7, #20
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bc80      	pop	{r7}
 8009f14:	4770      	bx	lr

08009f16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009f16:	b480      	push	{r7}
 8009f18:	b087      	sub	sp, #28
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	60f8      	str	r0, [r7, #12]
 8009f1e:	60b9      	str	r1, [r7, #8]
 8009f20:	607a      	str	r2, [r7, #4]
 8009f22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009f30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	021a      	lsls	r2, r3, #8
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	431a      	orrs	r2, r3
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	697a      	ldr	r2, [r7, #20]
 8009f40:	4313      	orrs	r3, r2
 8009f42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	697a      	ldr	r2, [r7, #20]
 8009f48:	609a      	str	r2, [r3, #8]
}
 8009f4a:	bf00      	nop
 8009f4c:	371c      	adds	r7, #28
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bc80      	pop	{r7}
 8009f52:	4770      	bx	lr

08009f54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b087      	sub	sp, #28
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	f003 031f 	and.w	r3, r3, #31
 8009f66:	2201      	movs	r2, #1
 8009f68:	fa02 f303 	lsl.w	r3, r2, r3
 8009f6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6a1a      	ldr	r2, [r3, #32]
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	43db      	mvns	r3, r3
 8009f76:	401a      	ands	r2, r3
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	6a1a      	ldr	r2, [r3, #32]
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	f003 031f 	and.w	r3, r3, #31
 8009f86:	6879      	ldr	r1, [r7, #4]
 8009f88:	fa01 f303 	lsl.w	r3, r1, r3
 8009f8c:	431a      	orrs	r2, r3
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	621a      	str	r2, [r3, #32]
}
 8009f92:	bf00      	nop
 8009f94:	371c      	adds	r7, #28
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bc80      	pop	{r7}
 8009f9a:	4770      	bx	lr

08009f9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b085      	sub	sp, #20
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
 8009fa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d101      	bne.n	8009fb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009fb0:	2302      	movs	r3, #2
 8009fb2:	e046      	b.n	800a042 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2202      	movs	r2, #2
 8009fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	689b      	ldr	r3, [r3, #8]
 8009fd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	68fa      	ldr	r2, [r7, #12]
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	68fa      	ldr	r2, [r7, #12]
 8009fec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	4a16      	ldr	r2, [pc, #88]	@ (800a04c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d00e      	beq.n	800a016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a000:	d009      	beq.n	800a016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	4a12      	ldr	r2, [pc, #72]	@ (800a050 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d004      	beq.n	800a016 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a10      	ldr	r2, [pc, #64]	@ (800a054 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d10c      	bne.n	800a030 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a01c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	685b      	ldr	r3, [r3, #4]
 800a022:	68ba      	ldr	r2, [r7, #8]
 800a024:	4313      	orrs	r3, r2
 800a026:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	68ba      	ldr	r2, [r7, #8]
 800a02e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2201      	movs	r2, #1
 800a034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2200      	movs	r2, #0
 800a03c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a040:	2300      	movs	r3, #0
}
 800a042:	4618      	mov	r0, r3
 800a044:	3714      	adds	r7, #20
 800a046:	46bd      	mov	sp, r7
 800a048:	bc80      	pop	{r7}
 800a04a:	4770      	bx	lr
 800a04c:	40012c00 	.word	0x40012c00
 800a050:	40000400 	.word	0x40000400
 800a054:	40000800 	.word	0x40000800

0800a058 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a060:	bf00      	nop
 800a062:	370c      	adds	r7, #12
 800a064:	46bd      	mov	sp, r7
 800a066:	bc80      	pop	{r7}
 800a068:	4770      	bx	lr

0800a06a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a06a:	b480      	push	{r7}
 800a06c:	b083      	sub	sp, #12
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a072:	bf00      	nop
 800a074:	370c      	adds	r7, #12
 800a076:	46bd      	mov	sp, r7
 800a078:	bc80      	pop	{r7}
 800a07a:	4770      	bx	lr

0800a07c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b082      	sub	sp, #8
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d101      	bne.n	800a08e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	e042      	b.n	800a114 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a094:	b2db      	uxtb	r3, r3
 800a096:	2b00      	cmp	r3, #0
 800a098:	d106      	bne.n	800a0a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2200      	movs	r2, #0
 800a09e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f7fc fb22 	bl	80066ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2224      	movs	r2, #36	@ 0x24
 800a0ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	68da      	ldr	r2, [r3, #12]
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a0be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f001 f8cf 	bl	800b264 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	691a      	ldr	r2, [r3, #16]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a0d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	695a      	ldr	r2, [r3, #20]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a0e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68da      	ldr	r2, [r3, #12]
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a0f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2220      	movs	r2, #32
 800a100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2220      	movs	r2, #32
 800a108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2200      	movs	r2, #0
 800a110:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a112:	2300      	movs	r3, #0
}
 800a114:	4618      	mov	r0, r3
 800a116:	3708      	adds	r7, #8
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}

0800a11c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b08a      	sub	sp, #40	@ 0x28
 800a120:	af02      	add	r7, sp, #8
 800a122:	60f8      	str	r0, [r7, #12]
 800a124:	60b9      	str	r1, [r7, #8]
 800a126:	603b      	str	r3, [r7, #0]
 800a128:	4613      	mov	r3, r2
 800a12a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a12c:	2300      	movs	r3, #0
 800a12e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b20      	cmp	r3, #32
 800a13a:	d175      	bne.n	800a228 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d002      	beq.n	800a148 <HAL_UART_Transmit+0x2c>
 800a142:	88fb      	ldrh	r3, [r7, #6]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d101      	bne.n	800a14c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a148:	2301      	movs	r3, #1
 800a14a:	e06e      	b.n	800a22a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2200      	movs	r2, #0
 800a150:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2221      	movs	r2, #33	@ 0x21
 800a156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a15a:	f7fc fe81 	bl	8006e60 <HAL_GetTick>
 800a15e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	88fa      	ldrh	r2, [r7, #6]
 800a164:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	88fa      	ldrh	r2, [r7, #6]
 800a16a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	689b      	ldr	r3, [r3, #8]
 800a170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a174:	d108      	bne.n	800a188 <HAL_UART_Transmit+0x6c>
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	691b      	ldr	r3, [r3, #16]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d104      	bne.n	800a188 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a17e:	2300      	movs	r3, #0
 800a180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	61bb      	str	r3, [r7, #24]
 800a186:	e003      	b.n	800a190 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a18c:	2300      	movs	r3, #0
 800a18e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a190:	e02e      	b.n	800a1f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	9300      	str	r3, [sp, #0]
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	2200      	movs	r2, #0
 800a19a:	2180      	movs	r1, #128	@ 0x80
 800a19c:	68f8      	ldr	r0, [r7, #12]
 800a19e:	f000 fdab 	bl	800acf8 <UART_WaitOnFlagUntilTimeout>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d005      	beq.n	800a1b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2220      	movs	r2, #32
 800a1ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a1b0:	2303      	movs	r3, #3
 800a1b2:	e03a      	b.n	800a22a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a1b4:	69fb      	ldr	r3, [r7, #28]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d10b      	bne.n	800a1d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	881b      	ldrh	r3, [r3, #0]
 800a1be:	461a      	mov	r2, r3
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a1c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a1ca:	69bb      	ldr	r3, [r7, #24]
 800a1cc:	3302      	adds	r3, #2
 800a1ce:	61bb      	str	r3, [r7, #24]
 800a1d0:	e007      	b.n	800a1e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	781a      	ldrb	r2, [r3, #0]
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a1dc:	69fb      	ldr	r3, [r7, #28]
 800a1de:	3301      	adds	r3, #1
 800a1e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a1e6:	b29b      	uxth	r3, r3
 800a1e8:	3b01      	subs	r3, #1
 800a1ea:	b29a      	uxth	r2, r3
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1cb      	bne.n	800a192 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	2200      	movs	r2, #0
 800a202:	2140      	movs	r1, #64	@ 0x40
 800a204:	68f8      	ldr	r0, [r7, #12]
 800a206:	f000 fd77 	bl	800acf8 <UART_WaitOnFlagUntilTimeout>
 800a20a:	4603      	mov	r3, r0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d005      	beq.n	800a21c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	2220      	movs	r2, #32
 800a214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800a218:	2303      	movs	r3, #3
 800a21a:	e006      	b.n	800a22a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2220      	movs	r2, #32
 800a220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800a224:	2300      	movs	r3, #0
 800a226:	e000      	b.n	800a22a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a228:	2302      	movs	r3, #2
  }
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3720      	adds	r7, #32
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}

0800a232 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a232:	b480      	push	{r7}
 800a234:	b085      	sub	sp, #20
 800a236:	af00      	add	r7, sp, #0
 800a238:	60f8      	str	r0, [r7, #12]
 800a23a:	60b9      	str	r1, [r7, #8]
 800a23c:	4613      	mov	r3, r2
 800a23e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a246:	b2db      	uxtb	r3, r3
 800a248:	2b20      	cmp	r3, #32
 800a24a:	d121      	bne.n	800a290 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d002      	beq.n	800a258 <HAL_UART_Transmit_IT+0x26>
 800a252:	88fb      	ldrh	r3, [r7, #6]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d101      	bne.n	800a25c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800a258:	2301      	movs	r3, #1
 800a25a:	e01a      	b.n	800a292 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	68ba      	ldr	r2, [r7, #8]
 800a260:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	88fa      	ldrh	r2, [r7, #6]
 800a266:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	88fa      	ldrh	r2, [r7, #6]
 800a26c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2221      	movs	r2, #33	@ 0x21
 800a278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	68da      	ldr	r2, [r3, #12]
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a28a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800a28c:	2300      	movs	r3, #0
 800a28e:	e000      	b.n	800a292 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800a290:	2302      	movs	r3, #2
  }
}
 800a292:	4618      	mov	r0, r3
 800a294:	3714      	adds	r7, #20
 800a296:	46bd      	mov	sp, r7
 800a298:	bc80      	pop	{r7}
 800a29a:	4770      	bx	lr

0800a29c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b08c      	sub	sp, #48	@ 0x30
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	60f8      	str	r0, [r7, #12]
 800a2a4:	60b9      	str	r1, [r7, #8]
 800a2a6:	4613      	mov	r3, r2
 800a2a8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a2b0:	b2db      	uxtb	r3, r3
 800a2b2:	2b20      	cmp	r3, #32
 800a2b4:	d156      	bne.n	800a364 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d002      	beq.n	800a2c2 <HAL_UART_Transmit_DMA+0x26>
 800a2bc:	88fb      	ldrh	r3, [r7, #6]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d101      	bne.n	800a2c6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	e04f      	b.n	800a366 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800a2c6:	68ba      	ldr	r2, [r7, #8]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	88fa      	ldrh	r2, [r7, #6]
 800a2d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	88fa      	ldrh	r2, [r7, #6]
 800a2d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2221      	movs	r2, #33	@ 0x21
 800a2e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ea:	4a21      	ldr	r2, [pc, #132]	@ (800a370 <HAL_UART_Transmit_DMA+0xd4>)
 800a2ec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2f2:	4a20      	ldr	r2, [pc, #128]	@ (800a374 <HAL_UART_Transmit_DMA+0xd8>)
 800a2f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2fa:	4a1f      	ldr	r2, [pc, #124]	@ (800a378 <HAL_UART_Transmit_DMA+0xdc>)
 800a2fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a302:	2200      	movs	r2, #0
 800a304:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800a306:	f107 0308 	add.w	r3, r7, #8
 800a30a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800a310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a312:	6819      	ldr	r1, [r3, #0]
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	3304      	adds	r3, #4
 800a31a:	461a      	mov	r2, r3
 800a31c:	88fb      	ldrh	r3, [r7, #6]
 800a31e:	f7fd fbdb 	bl	8007ad8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a32a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	3314      	adds	r3, #20
 800a332:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	e853 3f00 	ldrex	r3, [r3]
 800a33a:	617b      	str	r3, [r7, #20]
   return(result);
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a342:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	3314      	adds	r3, #20
 800a34a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a34c:	627a      	str	r2, [r7, #36]	@ 0x24
 800a34e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a350:	6a39      	ldr	r1, [r7, #32]
 800a352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a354:	e841 2300 	strex	r3, r2, [r1]
 800a358:	61fb      	str	r3, [r7, #28]
   return(result);
 800a35a:	69fb      	ldr	r3, [r7, #28]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d1e5      	bne.n	800a32c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800a360:	2300      	movs	r3, #0
 800a362:	e000      	b.n	800a366 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800a364:	2302      	movs	r3, #2
  }
}
 800a366:	4618      	mov	r0, r3
 800a368:	3730      	adds	r7, #48	@ 0x30
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	bf00      	nop
 800a370:	0800aa47 	.word	0x0800aa47
 800a374:	0800aae1 	.word	0x0800aae1
 800a378:	0800ac65 	.word	0x0800ac65

0800a37c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	60f8      	str	r0, [r7, #12]
 800a384:	60b9      	str	r1, [r7, #8]
 800a386:	4613      	mov	r3, r2
 800a388:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a390:	b2db      	uxtb	r3, r3
 800a392:	2b20      	cmp	r3, #32
 800a394:	d112      	bne.n	800a3bc <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d002      	beq.n	800a3a2 <HAL_UART_Receive_DMA+0x26>
 800a39c:	88fb      	ldrh	r3, [r7, #6]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d101      	bne.n	800a3a6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e00b      	b.n	800a3be <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a3ac:	88fb      	ldrh	r3, [r7, #6]
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	68b9      	ldr	r1, [r7, #8]
 800a3b2:	68f8      	ldr	r0, [r7, #12]
 800a3b4:	f000 fcfa 	bl	800adac <UART_Start_Receive_DMA>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	e000      	b.n	800a3be <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a3bc:	2302      	movs	r3, #2
  }
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3710      	adds	r7, #16
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}

0800a3c6 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800a3c6:	b580      	push	{r7, lr}
 800a3c8:	b090      	sub	sp, #64	@ 0x40
 800a3ca:	af00      	add	r7, sp, #0
 800a3cc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	695b      	ldr	r3, [r3, #20]
 800a3d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	bf14      	ite	ne
 800a3e0:	2301      	movne	r3, #1
 800a3e2:	2300      	moveq	r3, #0
 800a3e4:	b2db      	uxtb	r3, r3
 800a3e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	2b21      	cmp	r3, #33	@ 0x21
 800a3f2:	d128      	bne.n	800a446 <HAL_UART_DMAStop+0x80>
 800a3f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d025      	beq.n	800a446 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	3314      	adds	r3, #20
 800a400:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a404:	e853 3f00 	ldrex	r3, [r3]
 800a408:	623b      	str	r3, [r7, #32]
   return(result);
 800a40a:	6a3b      	ldr	r3, [r7, #32]
 800a40c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a410:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	3314      	adds	r3, #20
 800a418:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a41a:	633a      	str	r2, [r7, #48]	@ 0x30
 800a41c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a41e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a420:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a422:	e841 2300 	strex	r3, r2, [r1]
 800a426:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d1e5      	bne.n	800a3fa <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a432:	2b00      	cmp	r3, #0
 800a434:	d004      	beq.n	800a440 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a43a:	4618      	mov	r0, r3
 800a43c:	f7fd fbac 	bl	8007b98 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f000 fd4d 	bl	800aee0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	695b      	ldr	r3, [r3, #20]
 800a44c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a450:	2b00      	cmp	r3, #0
 800a452:	bf14      	ite	ne
 800a454:	2301      	movne	r3, #1
 800a456:	2300      	moveq	r3, #0
 800a458:	b2db      	uxtb	r3, r3
 800a45a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a462:	b2db      	uxtb	r3, r3
 800a464:	2b22      	cmp	r3, #34	@ 0x22
 800a466:	d128      	bne.n	800a4ba <HAL_UART_DMAStop+0xf4>
 800a468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d025      	beq.n	800a4ba <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	3314      	adds	r3, #20
 800a474:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	e853 3f00 	ldrex	r3, [r3]
 800a47c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a484:	637b      	str	r3, [r7, #52]	@ 0x34
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	3314      	adds	r3, #20
 800a48c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a48e:	61fa      	str	r2, [r7, #28]
 800a490:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a492:	69b9      	ldr	r1, [r7, #24]
 800a494:	69fa      	ldr	r2, [r7, #28]
 800a496:	e841 2300 	strex	r3, r2, [r1]
 800a49a:	617b      	str	r3, [r7, #20]
   return(result);
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d1e5      	bne.n	800a46e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d004      	beq.n	800a4b4 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f7fd fb72 	bl	8007b98 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f000 fd3a 	bl	800af2e <UART_EndRxTransfer>
  }

  return HAL_OK;
 800a4ba:	2300      	movs	r3, #0
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3740      	adds	r7, #64	@ 0x40
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}

0800a4c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b0ba      	sub	sp, #232	@ 0xe8
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	68db      	ldr	r3, [r3, #12]
 800a4dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	695b      	ldr	r3, [r3, #20]
 800a4e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a4f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4fa:	f003 030f 	and.w	r3, r3, #15
 800a4fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a502:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a506:	2b00      	cmp	r3, #0
 800a508:	d10f      	bne.n	800a52a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a50a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a50e:	f003 0320 	and.w	r3, r3, #32
 800a512:	2b00      	cmp	r3, #0
 800a514:	d009      	beq.n	800a52a <HAL_UART_IRQHandler+0x66>
 800a516:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a51a:	f003 0320 	and.w	r3, r3, #32
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d003      	beq.n	800a52a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 fde0 	bl	800b0e8 <UART_Receive_IT>
      return;
 800a528:	e25b      	b.n	800a9e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a52a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a52e:	2b00      	cmp	r3, #0
 800a530:	f000 80de 	beq.w	800a6f0 <HAL_UART_IRQHandler+0x22c>
 800a534:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a538:	f003 0301 	and.w	r3, r3, #1
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d106      	bne.n	800a54e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a544:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a548:	2b00      	cmp	r3, #0
 800a54a:	f000 80d1 	beq.w	800a6f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a54e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a552:	f003 0301 	and.w	r3, r3, #1
 800a556:	2b00      	cmp	r3, #0
 800a558:	d00b      	beq.n	800a572 <HAL_UART_IRQHandler+0xae>
 800a55a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a55e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a562:	2b00      	cmp	r3, #0
 800a564:	d005      	beq.n	800a572 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a56a:	f043 0201 	orr.w	r2, r3, #1
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a576:	f003 0304 	and.w	r3, r3, #4
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d00b      	beq.n	800a596 <HAL_UART_IRQHandler+0xd2>
 800a57e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a582:	f003 0301 	and.w	r3, r3, #1
 800a586:	2b00      	cmp	r3, #0
 800a588:	d005      	beq.n	800a596 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a58e:	f043 0202 	orr.w	r2, r3, #2
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a59a:	f003 0302 	and.w	r3, r3, #2
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00b      	beq.n	800a5ba <HAL_UART_IRQHandler+0xf6>
 800a5a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a5a6:	f003 0301 	and.w	r3, r3, #1
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d005      	beq.n	800a5ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5b2:	f043 0204 	orr.w	r2, r3, #4
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a5ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5be:	f003 0308 	and.w	r3, r3, #8
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d011      	beq.n	800a5ea <HAL_UART_IRQHandler+0x126>
 800a5c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5ca:	f003 0320 	and.w	r3, r3, #32
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d105      	bne.n	800a5de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a5d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a5d6:	f003 0301 	and.w	r3, r3, #1
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d005      	beq.n	800a5ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5e2:	f043 0208 	orr.w	r2, r3, #8
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	f000 81f2 	beq.w	800a9d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a5f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5f8:	f003 0320 	and.w	r3, r3, #32
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d008      	beq.n	800a612 <HAL_UART_IRQHandler+0x14e>
 800a600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a604:	f003 0320 	and.w	r3, r3, #32
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d002      	beq.n	800a612 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f000 fd6b 	bl	800b0e8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	695b      	ldr	r3, [r3, #20]
 800a618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	bf14      	ite	ne
 800a620:	2301      	movne	r3, #1
 800a622:	2300      	moveq	r3, #0
 800a624:	b2db      	uxtb	r3, r3
 800a626:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a62e:	f003 0308 	and.w	r3, r3, #8
 800a632:	2b00      	cmp	r3, #0
 800a634:	d103      	bne.n	800a63e <HAL_UART_IRQHandler+0x17a>
 800a636:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d04f      	beq.n	800a6de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 fc75 	bl	800af2e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	695b      	ldr	r3, [r3, #20]
 800a64a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d041      	beq.n	800a6d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	3314      	adds	r3, #20
 800a658:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a65c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a660:	e853 3f00 	ldrex	r3, [r3]
 800a664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a668:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a66c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a670:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	3314      	adds	r3, #20
 800a67a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a67e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a682:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a686:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a68a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a68e:	e841 2300 	strex	r3, r2, [r1]
 800a692:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a696:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d1d9      	bne.n	800a652 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d013      	beq.n	800a6ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6aa:	4a7e      	ldr	r2, [pc, #504]	@ (800a8a4 <HAL_UART_IRQHandler+0x3e0>)
 800a6ac:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f7fd faac 	bl	8007c10 <HAL_DMA_Abort_IT>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d016      	beq.n	800a6ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6c4:	687a      	ldr	r2, [r7, #4]
 800a6c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a6c8:	4610      	mov	r0, r2
 800a6ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6cc:	e00e      	b.n	800a6ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 f9a5 	bl	800aa1e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6d4:	e00a      	b.n	800a6ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f000 f9a1 	bl	800aa1e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6dc:	e006      	b.n	800a6ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f000 f99d 	bl	800aa1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a6ea:	e175      	b.n	800a9d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6ec:	bf00      	nop
    return;
 800a6ee:	e173      	b.n	800a9d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	f040 814f 	bne.w	800a998 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a6fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6fe:	f003 0310 	and.w	r3, r3, #16
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 8148 	beq.w	800a998 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a70c:	f003 0310 	and.w	r3, r3, #16
 800a710:	2b00      	cmp	r3, #0
 800a712:	f000 8141 	beq.w	800a998 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a716:	2300      	movs	r3, #0
 800a718:	60bb      	str	r3, [r7, #8]
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	60bb      	str	r3, [r7, #8]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	60bb      	str	r3, [r7, #8]
 800a72a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	695b      	ldr	r3, [r3, #20]
 800a732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a736:	2b00      	cmp	r3, #0
 800a738:	f000 80b6 	beq.w	800a8a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a748:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	f000 8145 	beq.w	800a9dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a756:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a75a:	429a      	cmp	r2, r3
 800a75c:	f080 813e 	bcs.w	800a9dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a766:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a76c:	699b      	ldr	r3, [r3, #24]
 800a76e:	2b20      	cmp	r3, #32
 800a770:	f000 8088 	beq.w	800a884 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	330c      	adds	r3, #12
 800a77a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a77e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a782:	e853 3f00 	ldrex	r3, [r3]
 800a786:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a78a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a78e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a792:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	330c      	adds	r3, #12
 800a79c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a7a0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a7a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7a8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a7ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a7b0:	e841 2300 	strex	r3, r2, [r1]
 800a7b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a7b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d1d9      	bne.n	800a774 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	3314      	adds	r3, #20
 800a7c6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a7ca:	e853 3f00 	ldrex	r3, [r3]
 800a7ce:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a7d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a7d2:	f023 0301 	bic.w	r3, r3, #1
 800a7d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	3314      	adds	r3, #20
 800a7e0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a7e4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a7e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ea:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a7ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a7f0:	e841 2300 	strex	r3, r2, [r1]
 800a7f4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a7f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d1e1      	bne.n	800a7c0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	3314      	adds	r3, #20
 800a802:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a804:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a806:	e853 3f00 	ldrex	r3, [r3]
 800a80a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a80c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a80e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a812:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	3314      	adds	r3, #20
 800a81c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a820:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a822:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a824:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a826:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a828:	e841 2300 	strex	r3, r2, [r1]
 800a82c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a82e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a830:	2b00      	cmp	r3, #0
 800a832:	d1e3      	bne.n	800a7fc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2220      	movs	r2, #32
 800a838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	330c      	adds	r3, #12
 800a848:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a84a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a84c:	e853 3f00 	ldrex	r3, [r3]
 800a850:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a852:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a854:	f023 0310 	bic.w	r3, r3, #16
 800a858:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	330c      	adds	r3, #12
 800a862:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a866:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a868:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a86a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a86c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a86e:	e841 2300 	strex	r3, r2, [r1]
 800a872:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a874:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a876:	2b00      	cmp	r3, #0
 800a878:	d1e3      	bne.n	800a842 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a87e:	4618      	mov	r0, r3
 800a880:	f7fd f98a 	bl	8007b98 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2202      	movs	r2, #2
 800a888:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a892:	b29b      	uxth	r3, r3
 800a894:	1ad3      	subs	r3, r2, r3
 800a896:	b29b      	uxth	r3, r3
 800a898:	4619      	mov	r1, r3
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f000 f8c8 	bl	800aa30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a8a0:	e09c      	b.n	800a9dc <HAL_UART_IRQHandler+0x518>
 800a8a2:	bf00      	nop
 800a8a4:	0800aff3 	.word	0x0800aff3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a8b0:	b29b      	uxth	r3, r3
 800a8b2:	1ad3      	subs	r3, r2, r3
 800a8b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	f000 808e 	beq.w	800a9e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a8c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	f000 8089 	beq.w	800a9e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	330c      	adds	r3, #12
 800a8d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8d8:	e853 3f00 	ldrex	r3, [r3]
 800a8dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a8de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a8e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	330c      	adds	r3, #12
 800a8ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a8f2:	647a      	str	r2, [r7, #68]	@ 0x44
 800a8f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8fa:	e841 2300 	strex	r3, r2, [r1]
 800a8fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a902:	2b00      	cmp	r3, #0
 800a904:	d1e3      	bne.n	800a8ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	3314      	adds	r3, #20
 800a90c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a90e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a910:	e853 3f00 	ldrex	r3, [r3]
 800a914:	623b      	str	r3, [r7, #32]
   return(result);
 800a916:	6a3b      	ldr	r3, [r7, #32]
 800a918:	f023 0301 	bic.w	r3, r3, #1
 800a91c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	3314      	adds	r3, #20
 800a926:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a92a:	633a      	str	r2, [r7, #48]	@ 0x30
 800a92c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a92e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a930:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a932:	e841 2300 	strex	r3, r2, [r1]
 800a936:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d1e3      	bne.n	800a906 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2220      	movs	r2, #32
 800a942:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2200      	movs	r2, #0
 800a94a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	330c      	adds	r3, #12
 800a952:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a954:	693b      	ldr	r3, [r7, #16]
 800a956:	e853 3f00 	ldrex	r3, [r3]
 800a95a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	f023 0310 	bic.w	r3, r3, #16
 800a962:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	330c      	adds	r3, #12
 800a96c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a970:	61fa      	str	r2, [r7, #28]
 800a972:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a974:	69b9      	ldr	r1, [r7, #24]
 800a976:	69fa      	ldr	r2, [r7, #28]
 800a978:	e841 2300 	strex	r3, r2, [r1]
 800a97c:	617b      	str	r3, [r7, #20]
   return(result);
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d1e3      	bne.n	800a94c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2202      	movs	r2, #2
 800a988:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a98a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a98e:	4619      	mov	r1, r3
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f000 f84d 	bl	800aa30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a996:	e023      	b.n	800a9e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a99c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d009      	beq.n	800a9b8 <HAL_UART_IRQHandler+0x4f4>
 800a9a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d003      	beq.n	800a9b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f000 fb32 	bl	800b01a <UART_Transmit_IT>
    return;
 800a9b6:	e014      	b.n	800a9e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a9b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d00e      	beq.n	800a9e2 <HAL_UART_IRQHandler+0x51e>
 800a9c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d008      	beq.n	800a9e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f000 fb71 	bl	800b0b8 <UART_EndTransmit_IT>
    return;
 800a9d6:	e004      	b.n	800a9e2 <HAL_UART_IRQHandler+0x51e>
    return;
 800a9d8:	bf00      	nop
 800a9da:	e002      	b.n	800a9e2 <HAL_UART_IRQHandler+0x51e>
      return;
 800a9dc:	bf00      	nop
 800a9de:	e000      	b.n	800a9e2 <HAL_UART_IRQHandler+0x51e>
      return;
 800a9e0:	bf00      	nop
  }
}
 800a9e2:	37e8      	adds	r7, #232	@ 0xe8
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}

0800a9e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a9f0:	bf00      	nop
 800a9f2:	370c      	adds	r7, #12
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bc80      	pop	{r7}
 800a9f8:	4770      	bx	lr

0800a9fa <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a9fa:	b480      	push	{r7}
 800a9fc:	b083      	sub	sp, #12
 800a9fe:	af00      	add	r7, sp, #0
 800aa00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800aa02:	bf00      	nop
 800aa04:	370c      	adds	r7, #12
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bc80      	pop	{r7}
 800aa0a:	4770      	bx	lr

0800aa0c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b083      	sub	sp, #12
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800aa14:	bf00      	nop
 800aa16:	370c      	adds	r7, #12
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bc80      	pop	{r7}
 800aa1c:	4770      	bx	lr

0800aa1e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aa1e:	b480      	push	{r7}
 800aa20:	b083      	sub	sp, #12
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800aa26:	bf00      	nop
 800aa28:	370c      	adds	r7, #12
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bc80      	pop	{r7}
 800aa2e:	4770      	bx	lr

0800aa30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	460b      	mov	r3, r1
 800aa3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800aa3c:	bf00      	nop
 800aa3e:	370c      	adds	r7, #12
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bc80      	pop	{r7}
 800aa44:	4770      	bx	lr

0800aa46 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aa46:	b580      	push	{r7, lr}
 800aa48:	b090      	sub	sp, #64	@ 0x40
 800aa4a:	af00      	add	r7, sp, #0
 800aa4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f003 0320 	and.w	r3, r3, #32
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d137      	bne.n	800aad2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800aa62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa64:	2200      	movs	r2, #0
 800aa66:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	3314      	adds	r3, #20
 800aa6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa72:	e853 3f00 	ldrex	r3, [r3]
 800aa76:	623b      	str	r3, [r7, #32]
   return(result);
 800aa78:	6a3b      	ldr	r3, [r7, #32]
 800aa7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aa80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	3314      	adds	r3, #20
 800aa86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa88:	633a      	str	r2, [r7, #48]	@ 0x30
 800aa8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa90:	e841 2300 	strex	r3, r2, [r1]
 800aa94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d1e5      	bne.n	800aa68 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aa9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	330c      	adds	r3, #12
 800aaa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	e853 3f00 	ldrex	r3, [r3]
 800aaaa:	60fb      	str	r3, [r7, #12]
   return(result);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aab2:	637b      	str	r3, [r7, #52]	@ 0x34
 800aab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	330c      	adds	r3, #12
 800aaba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aabc:	61fa      	str	r2, [r7, #28]
 800aabe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aac0:	69b9      	ldr	r1, [r7, #24]
 800aac2:	69fa      	ldr	r2, [r7, #28]
 800aac4:	e841 2300 	strex	r3, r2, [r1]
 800aac8:	617b      	str	r3, [r7, #20]
   return(result);
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d1e5      	bne.n	800aa9c <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aad0:	e002      	b.n	800aad8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800aad2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800aad4:	f7ff ff88 	bl	800a9e8 <HAL_UART_TxCpltCallback>
}
 800aad8:	bf00      	nop
 800aada:	3740      	adds	r7, #64	@ 0x40
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b084      	sub	sp, #16
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaec:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800aaee:	68f8      	ldr	r0, [r7, #12]
 800aaf0:	f7ff ff83 	bl	800a9fa <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aaf4:	bf00      	nop
 800aaf6:	3710      	adds	r7, #16
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b09c      	sub	sp, #112	@ 0x70
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab08:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f003 0320 	and.w	r3, r3, #32
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d172      	bne.n	800abfe <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800ab18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	330c      	adds	r3, #12
 800ab24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab28:	e853 3f00 	ldrex	r3, [r3]
 800ab2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ab2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab34:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ab36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	330c      	adds	r3, #12
 800ab3c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ab3e:	65ba      	str	r2, [r7, #88]	@ 0x58
 800ab40:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ab44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ab46:	e841 2300 	strex	r3, r2, [r1]
 800ab4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ab4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1e5      	bne.n	800ab1e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	3314      	adds	r3, #20
 800ab58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab5c:	e853 3f00 	ldrex	r3, [r3]
 800ab60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ab62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab64:	f023 0301 	bic.w	r3, r3, #1
 800ab68:	667b      	str	r3, [r7, #100]	@ 0x64
 800ab6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	3314      	adds	r3, #20
 800ab70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ab72:	647a      	str	r2, [r7, #68]	@ 0x44
 800ab74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab7a:	e841 2300 	strex	r3, r2, [r1]
 800ab7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ab80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d1e5      	bne.n	800ab52 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	3314      	adds	r3, #20
 800ab8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab90:	e853 3f00 	ldrex	r3, [r3]
 800ab94:	623b      	str	r3, [r7, #32]
   return(result);
 800ab96:	6a3b      	ldr	r3, [r7, #32]
 800ab98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab9c:	663b      	str	r3, [r7, #96]	@ 0x60
 800ab9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	3314      	adds	r3, #20
 800aba4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aba6:	633a      	str	r2, [r7, #48]	@ 0x30
 800aba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800abac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abae:	e841 2300 	strex	r3, r2, [r1]
 800abb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800abb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d1e5      	bne.n	800ab86 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800abba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abbc:	2220      	movs	r2, #32
 800abbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	d119      	bne.n	800abfe <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	330c      	adds	r3, #12
 800abd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	e853 3f00 	ldrex	r3, [r3]
 800abd8:	60fb      	str	r3, [r7, #12]
   return(result);
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	f023 0310 	bic.w	r3, r3, #16
 800abe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800abe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	330c      	adds	r3, #12
 800abe8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800abea:	61fa      	str	r2, [r7, #28]
 800abec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abee:	69b9      	ldr	r1, [r7, #24]
 800abf0:	69fa      	ldr	r2, [r7, #28]
 800abf2:	e841 2300 	strex	r3, r2, [r1]
 800abf6:	617b      	str	r3, [r7, #20]
   return(result);
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d1e5      	bne.n	800abca <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac00:	2200      	movs	r2, #0
 800ac02:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac08:	2b01      	cmp	r3, #1
 800ac0a:	d106      	bne.n	800ac1a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ac10:	4619      	mov	r1, r3
 800ac12:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ac14:	f7ff ff0c 	bl	800aa30 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac18:	e002      	b.n	800ac20 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ac1a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ac1c:	f7fa ffde 	bl	8005bdc <HAL_UART_RxCpltCallback>
}
 800ac20:	bf00      	nop
 800ac22:	3770      	adds	r7, #112	@ 0x70
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b084      	sub	sp, #16
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac34:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2201      	movs	r2, #1
 800ac3a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	d108      	bne.n	800ac56 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ac48:	085b      	lsrs	r3, r3, #1
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f7ff feee 	bl	800aa30 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac54:	e002      	b.n	800ac5c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800ac56:	68f8      	ldr	r0, [r7, #12]
 800ac58:	f7ff fed8 	bl	800aa0c <HAL_UART_RxHalfCpltCallback>
}
 800ac5c:	bf00      	nop
 800ac5e:	3710      	adds	r7, #16
 800ac60:	46bd      	mov	sp, r7
 800ac62:	bd80      	pop	{r7, pc}

0800ac64 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b084      	sub	sp, #16
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac74:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	695b      	ldr	r3, [r3, #20]
 800ac7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	bf14      	ite	ne
 800ac84:	2301      	movne	r3, #1
 800ac86:	2300      	moveq	r3, #0
 800ac88:	b2db      	uxtb	r3, r3
 800ac8a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	2b21      	cmp	r3, #33	@ 0x21
 800ac96:	d108      	bne.n	800acaa <UART_DMAError+0x46>
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d005      	beq.n	800acaa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	2200      	movs	r2, #0
 800aca2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800aca4:	68b8      	ldr	r0, [r7, #8]
 800aca6:	f000 f91b 	bl	800aee0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	695b      	ldr	r3, [r3, #20]
 800acb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	bf14      	ite	ne
 800acb8:	2301      	movne	r3, #1
 800acba:	2300      	moveq	r3, #0
 800acbc:	b2db      	uxtb	r3, r3
 800acbe:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	2b22      	cmp	r3, #34	@ 0x22
 800acca:	d108      	bne.n	800acde <UART_DMAError+0x7a>
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d005      	beq.n	800acde <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800acd2:	68bb      	ldr	r3, [r7, #8]
 800acd4:	2200      	movs	r2, #0
 800acd6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800acd8:	68b8      	ldr	r0, [r7, #8]
 800acda:	f000 f928 	bl	800af2e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ace2:	f043 0210 	orr.w	r2, r3, #16
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800acea:	68b8      	ldr	r0, [r7, #8]
 800acec:	f7ff fe97 	bl	800aa1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800acf0:	bf00      	nop
 800acf2:	3710      	adds	r7, #16
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}

0800acf8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b086      	sub	sp, #24
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	60f8      	str	r0, [r7, #12]
 800ad00:	60b9      	str	r1, [r7, #8]
 800ad02:	603b      	str	r3, [r7, #0]
 800ad04:	4613      	mov	r3, r2
 800ad06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad08:	e03b      	b.n	800ad82 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad0a:	6a3b      	ldr	r3, [r7, #32]
 800ad0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad10:	d037      	beq.n	800ad82 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad12:	f7fc f8a5 	bl	8006e60 <HAL_GetTick>
 800ad16:	4602      	mov	r2, r0
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	1ad3      	subs	r3, r2, r3
 800ad1c:	6a3a      	ldr	r2, [r7, #32]
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d302      	bcc.n	800ad28 <UART_WaitOnFlagUntilTimeout+0x30>
 800ad22:	6a3b      	ldr	r3, [r7, #32]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d101      	bne.n	800ad2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ad28:	2303      	movs	r3, #3
 800ad2a:	e03a      	b.n	800ada2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	68db      	ldr	r3, [r3, #12]
 800ad32:	f003 0304 	and.w	r3, r3, #4
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d023      	beq.n	800ad82 <UART_WaitOnFlagUntilTimeout+0x8a>
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	2b80      	cmp	r3, #128	@ 0x80
 800ad3e:	d020      	beq.n	800ad82 <UART_WaitOnFlagUntilTimeout+0x8a>
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	2b40      	cmp	r3, #64	@ 0x40
 800ad44:	d01d      	beq.n	800ad82 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f003 0308 	and.w	r3, r3, #8
 800ad50:	2b08      	cmp	r3, #8
 800ad52:	d116      	bne.n	800ad82 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800ad54:	2300      	movs	r3, #0
 800ad56:	617b      	str	r3, [r7, #20]
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	617b      	str	r3, [r7, #20]
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	617b      	str	r3, [r7, #20]
 800ad68:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ad6a:	68f8      	ldr	r0, [r7, #12]
 800ad6c:	f000 f8df 	bl	800af2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	2208      	movs	r2, #8
 800ad74:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e00f      	b.n	800ada2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	681a      	ldr	r2, [r3, #0]
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	4013      	ands	r3, r2
 800ad8c:	68ba      	ldr	r2, [r7, #8]
 800ad8e:	429a      	cmp	r2, r3
 800ad90:	bf0c      	ite	eq
 800ad92:	2301      	moveq	r3, #1
 800ad94:	2300      	movne	r3, #0
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	461a      	mov	r2, r3
 800ad9a:	79fb      	ldrb	r3, [r7, #7]
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	d0b4      	beq.n	800ad0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ada0:	2300      	movs	r3, #0
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3718      	adds	r7, #24
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}
	...

0800adac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b098      	sub	sp, #96	@ 0x60
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	60f8      	str	r0, [r7, #12]
 800adb4:	60b9      	str	r1, [r7, #8]
 800adb6:	4613      	mov	r3, r2
 800adb8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800adba:	68ba      	ldr	r2, [r7, #8]
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	88fa      	ldrh	r2, [r7, #6]
 800adc4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2200      	movs	r2, #0
 800adca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	2222      	movs	r2, #34	@ 0x22
 800add0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800add8:	4a3e      	ldr	r2, [pc, #248]	@ (800aed4 <UART_Start_Receive_DMA+0x128>)
 800adda:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ade0:	4a3d      	ldr	r2, [pc, #244]	@ (800aed8 <UART_Start_Receive_DMA+0x12c>)
 800ade2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ade8:	4a3c      	ldr	r2, [pc, #240]	@ (800aedc <UART_Start_Receive_DMA+0x130>)
 800adea:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf0:	2200      	movs	r2, #0
 800adf2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800adf4:	f107 0308 	add.w	r3, r7, #8
 800adf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	3304      	adds	r3, #4
 800ae04:	4619      	mov	r1, r3
 800ae06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	88fb      	ldrh	r3, [r7, #6]
 800ae0c:	f7fc fe64 	bl	8007ad8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800ae10:	2300      	movs	r3, #0
 800ae12:	613b      	str	r3, [r7, #16]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	613b      	str	r3, [r7, #16]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	685b      	ldr	r3, [r3, #4]
 800ae22:	613b      	str	r3, [r7, #16]
 800ae24:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	691b      	ldr	r3, [r3, #16]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d019      	beq.n	800ae62 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	330c      	adds	r3, #12
 800ae34:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae38:	e853 3f00 	ldrex	r3, [r3]
 800ae3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae44:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	330c      	adds	r3, #12
 800ae4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ae4e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800ae50:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae52:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800ae54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ae56:	e841 2300 	strex	r3, r2, [r1]
 800ae5a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ae5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d1e5      	bne.n	800ae2e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	3314      	adds	r3, #20
 800ae68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae6c:	e853 3f00 	ldrex	r3, [r3]
 800ae70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae74:	f043 0301 	orr.w	r3, r3, #1
 800ae78:	657b      	str	r3, [r7, #84]	@ 0x54
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	3314      	adds	r3, #20
 800ae80:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ae82:	63ba      	str	r2, [r7, #56]	@ 0x38
 800ae84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae86:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ae88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ae8a:	e841 2300 	strex	r3, r2, [r1]
 800ae8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d1e5      	bne.n	800ae62 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	3314      	adds	r3, #20
 800ae9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae9e:	69bb      	ldr	r3, [r7, #24]
 800aea0:	e853 3f00 	ldrex	r3, [r3]
 800aea4:	617b      	str	r3, [r7, #20]
   return(result);
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeac:	653b      	str	r3, [r7, #80]	@ 0x50
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	3314      	adds	r3, #20
 800aeb4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aeb6:	627a      	str	r2, [r7, #36]	@ 0x24
 800aeb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeba:	6a39      	ldr	r1, [r7, #32]
 800aebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aebe:	e841 2300 	strex	r3, r2, [r1]
 800aec2:	61fb      	str	r3, [r7, #28]
   return(result);
 800aec4:	69fb      	ldr	r3, [r7, #28]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d1e5      	bne.n	800ae96 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800aeca:	2300      	movs	r3, #0
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3760      	adds	r7, #96	@ 0x60
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}
 800aed4:	0800aafd 	.word	0x0800aafd
 800aed8:	0800ac29 	.word	0x0800ac29
 800aedc:	0800ac65 	.word	0x0800ac65

0800aee0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b089      	sub	sp, #36	@ 0x24
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	330c      	adds	r3, #12
 800aeee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	e853 3f00 	ldrex	r3, [r3]
 800aef6:	60bb      	str	r3, [r7, #8]
   return(result);
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800aefe:	61fb      	str	r3, [r7, #28]
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	330c      	adds	r3, #12
 800af06:	69fa      	ldr	r2, [r7, #28]
 800af08:	61ba      	str	r2, [r7, #24]
 800af0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0c:	6979      	ldr	r1, [r7, #20]
 800af0e:	69ba      	ldr	r2, [r7, #24]
 800af10:	e841 2300 	strex	r3, r2, [r1]
 800af14:	613b      	str	r3, [r7, #16]
   return(result);
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d1e5      	bne.n	800aee8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2220      	movs	r2, #32
 800af20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800af24:	bf00      	nop
 800af26:	3724      	adds	r7, #36	@ 0x24
 800af28:	46bd      	mov	sp, r7
 800af2a:	bc80      	pop	{r7}
 800af2c:	4770      	bx	lr

0800af2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800af2e:	b480      	push	{r7}
 800af30:	b095      	sub	sp, #84	@ 0x54
 800af32:	af00      	add	r7, sp, #0
 800af34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	330c      	adds	r3, #12
 800af3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af40:	e853 3f00 	ldrex	r3, [r3]
 800af44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	330c      	adds	r3, #12
 800af54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800af56:	643a      	str	r2, [r7, #64]	@ 0x40
 800af58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800af5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800af5e:	e841 2300 	strex	r3, r2, [r1]
 800af62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800af64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af66:	2b00      	cmp	r3, #0
 800af68:	d1e5      	bne.n	800af36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	3314      	adds	r3, #20
 800af70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af72:	6a3b      	ldr	r3, [r7, #32]
 800af74:	e853 3f00 	ldrex	r3, [r3]
 800af78:	61fb      	str	r3, [r7, #28]
   return(result);
 800af7a:	69fb      	ldr	r3, [r7, #28]
 800af7c:	f023 0301 	bic.w	r3, r3, #1
 800af80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	3314      	adds	r3, #20
 800af88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af92:	e841 2300 	strex	r3, r2, [r1]
 800af96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d1e5      	bne.n	800af6a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d119      	bne.n	800afda <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	330c      	adds	r3, #12
 800afac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	e853 3f00 	ldrex	r3, [r3]
 800afb4:	60bb      	str	r3, [r7, #8]
   return(result);
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	f023 0310 	bic.w	r3, r3, #16
 800afbc:	647b      	str	r3, [r7, #68]	@ 0x44
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	330c      	adds	r3, #12
 800afc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afc6:	61ba      	str	r2, [r7, #24]
 800afc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afca:	6979      	ldr	r1, [r7, #20]
 800afcc:	69ba      	ldr	r2, [r7, #24]
 800afce:	e841 2300 	strex	r3, r2, [r1]
 800afd2:	613b      	str	r3, [r7, #16]
   return(result);
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d1e5      	bne.n	800afa6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2220      	movs	r2, #32
 800afde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2200      	movs	r2, #0
 800afe6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800afe8:	bf00      	nop
 800afea:	3754      	adds	r7, #84	@ 0x54
 800afec:	46bd      	mov	sp, r7
 800afee:	bc80      	pop	{r7}
 800aff0:	4770      	bx	lr

0800aff2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aff2:	b580      	push	{r7, lr}
 800aff4:	b084      	sub	sp, #16
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800affe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	2200      	movs	r2, #0
 800b004:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	2200      	movs	r2, #0
 800b00a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b00c:	68f8      	ldr	r0, [r7, #12]
 800b00e:	f7ff fd06 	bl	800aa1e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b012:	bf00      	nop
 800b014:	3710      	adds	r7, #16
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}

0800b01a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b01a:	b480      	push	{r7}
 800b01c:	b085      	sub	sp, #20
 800b01e:	af00      	add	r7, sp, #0
 800b020:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b028:	b2db      	uxtb	r3, r3
 800b02a:	2b21      	cmp	r3, #33	@ 0x21
 800b02c:	d13e      	bne.n	800b0ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	689b      	ldr	r3, [r3, #8]
 800b032:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b036:	d114      	bne.n	800b062 <UART_Transmit_IT+0x48>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	691b      	ldr	r3, [r3, #16]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d110      	bne.n	800b062 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6a1b      	ldr	r3, [r3, #32]
 800b044:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	881b      	ldrh	r3, [r3, #0]
 800b04a:	461a      	mov	r2, r3
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b054:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6a1b      	ldr	r3, [r3, #32]
 800b05a:	1c9a      	adds	r2, r3, #2
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	621a      	str	r2, [r3, #32]
 800b060:	e008      	b.n	800b074 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6a1b      	ldr	r3, [r3, #32]
 800b066:	1c59      	adds	r1, r3, #1
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	6211      	str	r1, [r2, #32]
 800b06c:	781a      	ldrb	r2, [r3, #0]
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b078:	b29b      	uxth	r3, r3
 800b07a:	3b01      	subs	r3, #1
 800b07c:	b29b      	uxth	r3, r3
 800b07e:	687a      	ldr	r2, [r7, #4]
 800b080:	4619      	mov	r1, r3
 800b082:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b084:	2b00      	cmp	r3, #0
 800b086:	d10f      	bne.n	800b0a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	68da      	ldr	r2, [r3, #12]
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b096:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	68da      	ldr	r2, [r3, #12]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b0a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	e000      	b.n	800b0ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b0ac:	2302      	movs	r3, #2
  }
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3714      	adds	r7, #20
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bc80      	pop	{r7}
 800b0b6:	4770      	bx	lr

0800b0b8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b082      	sub	sp, #8
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	68da      	ldr	r2, [r3, #12]
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b0ce:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2220      	movs	r2, #32
 800b0d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f7ff fc85 	bl	800a9e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b0de:	2300      	movs	r3, #0
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3708      	adds	r7, #8
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b08c      	sub	sp, #48	@ 0x30
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	2b22      	cmp	r3, #34	@ 0x22
 800b0fa:	f040 80ae 	bne.w	800b25a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	689b      	ldr	r3, [r3, #8]
 800b102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b106:	d117      	bne.n	800b138 <UART_Receive_IT+0x50>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	691b      	ldr	r3, [r3, #16]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d113      	bne.n	800b138 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b110:	2300      	movs	r3, #0
 800b112:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b118:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	b29b      	uxth	r3, r3
 800b122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b126:	b29a      	uxth	r2, r3
 800b128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b12a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b130:	1c9a      	adds	r2, r3, #2
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	629a      	str	r2, [r3, #40]	@ 0x28
 800b136:	e026      	b.n	800b186 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b13c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800b13e:	2300      	movs	r3, #0
 800b140:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	689b      	ldr	r3, [r3, #8]
 800b146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b14a:	d007      	beq.n	800b15c <UART_Receive_IT+0x74>
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	689b      	ldr	r3, [r3, #8]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d10a      	bne.n	800b16a <UART_Receive_IT+0x82>
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	691b      	ldr	r3, [r3, #16]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d106      	bne.n	800b16a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	685b      	ldr	r3, [r3, #4]
 800b162:	b2da      	uxtb	r2, r3
 800b164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b166:	701a      	strb	r2, [r3, #0]
 800b168:	e008      	b.n	800b17c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	b2db      	uxtb	r3, r3
 800b172:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b176:	b2da      	uxtb	r2, r3
 800b178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b17a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b180:	1c5a      	adds	r2, r3, #1
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	3b01      	subs	r3, #1
 800b18e:	b29b      	uxth	r3, r3
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	4619      	mov	r1, r3
 800b194:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b196:	2b00      	cmp	r3, #0
 800b198:	d15d      	bne.n	800b256 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	68da      	ldr	r2, [r3, #12]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f022 0220 	bic.w	r2, r2, #32
 800b1a8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	68da      	ldr	r2, [r3, #12]
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b1b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	695a      	ldr	r2, [r3, #20]
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f022 0201 	bic.w	r2, r2, #1
 800b1c8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2220      	movs	r2, #32
 800b1ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d135      	bne.n	800b24c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	330c      	adds	r3, #12
 800b1ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	e853 3f00 	ldrex	r3, [r3]
 800b1f4:	613b      	str	r3, [r7, #16]
   return(result);
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	f023 0310 	bic.w	r3, r3, #16
 800b1fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	330c      	adds	r3, #12
 800b204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b206:	623a      	str	r2, [r7, #32]
 800b208:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b20a:	69f9      	ldr	r1, [r7, #28]
 800b20c:	6a3a      	ldr	r2, [r7, #32]
 800b20e:	e841 2300 	strex	r3, r2, [r1]
 800b212:	61bb      	str	r3, [r7, #24]
   return(result);
 800b214:	69bb      	ldr	r3, [r7, #24]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d1e5      	bne.n	800b1e6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f003 0310 	and.w	r3, r3, #16
 800b224:	2b10      	cmp	r3, #16
 800b226:	d10a      	bne.n	800b23e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b228:	2300      	movs	r3, #0
 800b22a:	60fb      	str	r3, [r7, #12]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	60fb      	str	r3, [r7, #12]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	685b      	ldr	r3, [r3, #4]
 800b23a:	60fb      	str	r3, [r7, #12]
 800b23c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b242:	4619      	mov	r1, r3
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f7ff fbf3 	bl	800aa30 <HAL_UARTEx_RxEventCallback>
 800b24a:	e002      	b.n	800b252 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f7fa fcc5 	bl	8005bdc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b252:	2300      	movs	r3, #0
 800b254:	e002      	b.n	800b25c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b256:	2300      	movs	r3, #0
 800b258:	e000      	b.n	800b25c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b25a:	2302      	movs	r3, #2
  }
}
 800b25c:	4618      	mov	r0, r3
 800b25e:	3730      	adds	r7, #48	@ 0x30
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}

0800b264 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b084      	sub	sp, #16
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	691b      	ldr	r3, [r3, #16]
 800b272:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	68da      	ldr	r2, [r3, #12]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	430a      	orrs	r2, r1
 800b280:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	689a      	ldr	r2, [r3, #8]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	691b      	ldr	r3, [r3, #16]
 800b28a:	431a      	orrs	r2, r3
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	695b      	ldr	r3, [r3, #20]
 800b290:	4313      	orrs	r3, r2
 800b292:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800b29e:	f023 030c 	bic.w	r3, r3, #12
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	6812      	ldr	r2, [r2, #0]
 800b2a6:	68b9      	ldr	r1, [r7, #8]
 800b2a8:	430b      	orrs	r3, r1
 800b2aa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	695b      	ldr	r3, [r3, #20]
 800b2b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	699a      	ldr	r2, [r3, #24]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	430a      	orrs	r2, r1
 800b2c0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	4a2c      	ldr	r2, [pc, #176]	@ (800b378 <UART_SetConfig+0x114>)
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	d103      	bne.n	800b2d4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b2cc:	f7fd fdde 	bl	8008e8c <HAL_RCC_GetPCLK2Freq>
 800b2d0:	60f8      	str	r0, [r7, #12]
 800b2d2:	e002      	b.n	800b2da <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b2d4:	f7fd fdc6 	bl	8008e64 <HAL_RCC_GetPCLK1Freq>
 800b2d8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b2da:	68fa      	ldr	r2, [r7, #12]
 800b2dc:	4613      	mov	r3, r2
 800b2de:	009b      	lsls	r3, r3, #2
 800b2e0:	4413      	add	r3, r2
 800b2e2:	009a      	lsls	r2, r3, #2
 800b2e4:	441a      	add	r2, r3
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	685b      	ldr	r3, [r3, #4]
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2f0:	4a22      	ldr	r2, [pc, #136]	@ (800b37c <UART_SetConfig+0x118>)
 800b2f2:	fba2 2303 	umull	r2, r3, r2, r3
 800b2f6:	095b      	lsrs	r3, r3, #5
 800b2f8:	0119      	lsls	r1, r3, #4
 800b2fa:	68fa      	ldr	r2, [r7, #12]
 800b2fc:	4613      	mov	r3, r2
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	4413      	add	r3, r2
 800b302:	009a      	lsls	r2, r3, #2
 800b304:	441a      	add	r2, r3
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	fbb2 f2f3 	udiv	r2, r2, r3
 800b310:	4b1a      	ldr	r3, [pc, #104]	@ (800b37c <UART_SetConfig+0x118>)
 800b312:	fba3 0302 	umull	r0, r3, r3, r2
 800b316:	095b      	lsrs	r3, r3, #5
 800b318:	2064      	movs	r0, #100	@ 0x64
 800b31a:	fb00 f303 	mul.w	r3, r0, r3
 800b31e:	1ad3      	subs	r3, r2, r3
 800b320:	011b      	lsls	r3, r3, #4
 800b322:	3332      	adds	r3, #50	@ 0x32
 800b324:	4a15      	ldr	r2, [pc, #84]	@ (800b37c <UART_SetConfig+0x118>)
 800b326:	fba2 2303 	umull	r2, r3, r2, r3
 800b32a:	095b      	lsrs	r3, r3, #5
 800b32c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b330:	4419      	add	r1, r3
 800b332:	68fa      	ldr	r2, [r7, #12]
 800b334:	4613      	mov	r3, r2
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	4413      	add	r3, r2
 800b33a:	009a      	lsls	r2, r3, #2
 800b33c:	441a      	add	r2, r3
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	685b      	ldr	r3, [r3, #4]
 800b342:	009b      	lsls	r3, r3, #2
 800b344:	fbb2 f2f3 	udiv	r2, r2, r3
 800b348:	4b0c      	ldr	r3, [pc, #48]	@ (800b37c <UART_SetConfig+0x118>)
 800b34a:	fba3 0302 	umull	r0, r3, r3, r2
 800b34e:	095b      	lsrs	r3, r3, #5
 800b350:	2064      	movs	r0, #100	@ 0x64
 800b352:	fb00 f303 	mul.w	r3, r0, r3
 800b356:	1ad3      	subs	r3, r2, r3
 800b358:	011b      	lsls	r3, r3, #4
 800b35a:	3332      	adds	r3, #50	@ 0x32
 800b35c:	4a07      	ldr	r2, [pc, #28]	@ (800b37c <UART_SetConfig+0x118>)
 800b35e:	fba2 2303 	umull	r2, r3, r2, r3
 800b362:	095b      	lsrs	r3, r3, #5
 800b364:	f003 020f 	and.w	r2, r3, #15
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	440a      	add	r2, r1
 800b36e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800b370:	bf00      	nop
 800b372:	3710      	adds	r7, #16
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}
 800b378:	40013800 	.word	0x40013800
 800b37c:	51eb851f 	.word	0x51eb851f

0800b380 <atof>:
 800b380:	2100      	movs	r1, #0
 800b382:	f000 bdf9 	b.w	800bf78 <strtod>

0800b386 <sulp>:
 800b386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b38a:	460f      	mov	r7, r1
 800b38c:	4690      	mov	r8, r2
 800b38e:	f003 fb27 	bl	800e9e0 <__ulp>
 800b392:	4604      	mov	r4, r0
 800b394:	460d      	mov	r5, r1
 800b396:	f1b8 0f00 	cmp.w	r8, #0
 800b39a:	d011      	beq.n	800b3c0 <sulp+0x3a>
 800b39c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800b3a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	dd0b      	ble.n	800b3c0 <sulp+0x3a>
 800b3a8:	2400      	movs	r4, #0
 800b3aa:	051b      	lsls	r3, r3, #20
 800b3ac:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b3b0:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b3b4:	4622      	mov	r2, r4
 800b3b6:	462b      	mov	r3, r5
 800b3b8:	f7f5 f88e 	bl	80004d8 <__aeabi_dmul>
 800b3bc:	4604      	mov	r4, r0
 800b3be:	460d      	mov	r5, r1
 800b3c0:	4620      	mov	r0, r4
 800b3c2:	4629      	mov	r1, r5
 800b3c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b3c8 <_strtod_l>:
 800b3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3cc:	b09f      	sub	sp, #124	@ 0x7c
 800b3ce:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	460c      	mov	r4, r1
 800b3d4:	921a      	str	r2, [sp, #104]	@ 0x68
 800b3d6:	f04f 0a00 	mov.w	sl, #0
 800b3da:	f04f 0b00 	mov.w	fp, #0
 800b3de:	460a      	mov	r2, r1
 800b3e0:	9005      	str	r0, [sp, #20]
 800b3e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b3e4:	7811      	ldrb	r1, [r2, #0]
 800b3e6:	292b      	cmp	r1, #43	@ 0x2b
 800b3e8:	d048      	beq.n	800b47c <_strtod_l+0xb4>
 800b3ea:	d836      	bhi.n	800b45a <_strtod_l+0x92>
 800b3ec:	290d      	cmp	r1, #13
 800b3ee:	d830      	bhi.n	800b452 <_strtod_l+0x8a>
 800b3f0:	2908      	cmp	r1, #8
 800b3f2:	d830      	bhi.n	800b456 <_strtod_l+0x8e>
 800b3f4:	2900      	cmp	r1, #0
 800b3f6:	d039      	beq.n	800b46c <_strtod_l+0xa4>
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b3fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b3fe:	782a      	ldrb	r2, [r5, #0]
 800b400:	2a30      	cmp	r2, #48	@ 0x30
 800b402:	f040 80b1 	bne.w	800b568 <_strtod_l+0x1a0>
 800b406:	786a      	ldrb	r2, [r5, #1]
 800b408:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b40c:	2a58      	cmp	r2, #88	@ 0x58
 800b40e:	d16c      	bne.n	800b4ea <_strtod_l+0x122>
 800b410:	9302      	str	r3, [sp, #8]
 800b412:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b414:	4a8e      	ldr	r2, [pc, #568]	@ (800b650 <_strtod_l+0x288>)
 800b416:	9301      	str	r3, [sp, #4]
 800b418:	ab1a      	add	r3, sp, #104	@ 0x68
 800b41a:	9300      	str	r3, [sp, #0]
 800b41c:	9805      	ldr	r0, [sp, #20]
 800b41e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b420:	a919      	add	r1, sp, #100	@ 0x64
 800b422:	f002 fbd1 	bl	800dbc8 <__gethex>
 800b426:	f010 060f 	ands.w	r6, r0, #15
 800b42a:	4604      	mov	r4, r0
 800b42c:	d005      	beq.n	800b43a <_strtod_l+0x72>
 800b42e:	2e06      	cmp	r6, #6
 800b430:	d126      	bne.n	800b480 <_strtod_l+0xb8>
 800b432:	2300      	movs	r3, #0
 800b434:	3501      	adds	r5, #1
 800b436:	9519      	str	r5, [sp, #100]	@ 0x64
 800b438:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b43a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	f040 8584 	bne.w	800bf4a <_strtod_l+0xb82>
 800b442:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b444:	b1bb      	cbz	r3, 800b476 <_strtod_l+0xae>
 800b446:	4650      	mov	r0, sl
 800b448:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800b44c:	b01f      	add	sp, #124	@ 0x7c
 800b44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b452:	2920      	cmp	r1, #32
 800b454:	d1d0      	bne.n	800b3f8 <_strtod_l+0x30>
 800b456:	3201      	adds	r2, #1
 800b458:	e7c3      	b.n	800b3e2 <_strtod_l+0x1a>
 800b45a:	292d      	cmp	r1, #45	@ 0x2d
 800b45c:	d1cc      	bne.n	800b3f8 <_strtod_l+0x30>
 800b45e:	2101      	movs	r1, #1
 800b460:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b462:	1c51      	adds	r1, r2, #1
 800b464:	9119      	str	r1, [sp, #100]	@ 0x64
 800b466:	7852      	ldrb	r2, [r2, #1]
 800b468:	2a00      	cmp	r2, #0
 800b46a:	d1c7      	bne.n	800b3fc <_strtod_l+0x34>
 800b46c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b46e:	9419      	str	r4, [sp, #100]	@ 0x64
 800b470:	2b00      	cmp	r3, #0
 800b472:	f040 8568 	bne.w	800bf46 <_strtod_l+0xb7e>
 800b476:	4650      	mov	r0, sl
 800b478:	4659      	mov	r1, fp
 800b47a:	e7e7      	b.n	800b44c <_strtod_l+0x84>
 800b47c:	2100      	movs	r1, #0
 800b47e:	e7ef      	b.n	800b460 <_strtod_l+0x98>
 800b480:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b482:	b13a      	cbz	r2, 800b494 <_strtod_l+0xcc>
 800b484:	2135      	movs	r1, #53	@ 0x35
 800b486:	a81c      	add	r0, sp, #112	@ 0x70
 800b488:	f003 fb9a 	bl	800ebc0 <__copybits>
 800b48c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b48e:	9805      	ldr	r0, [sp, #20]
 800b490:	f002 ff74 	bl	800e37c <_Bfree>
 800b494:	3e01      	subs	r6, #1
 800b496:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b498:	2e04      	cmp	r6, #4
 800b49a:	d806      	bhi.n	800b4aa <_strtod_l+0xe2>
 800b49c:	e8df f006 	tbb	[pc, r6]
 800b4a0:	201d0314 	.word	0x201d0314
 800b4a4:	14          	.byte	0x14
 800b4a5:	00          	.byte	0x00
 800b4a6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b4aa:	05e1      	lsls	r1, r4, #23
 800b4ac:	bf48      	it	mi
 800b4ae:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b4b2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b4b6:	0d1b      	lsrs	r3, r3, #20
 800b4b8:	051b      	lsls	r3, r3, #20
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d1bd      	bne.n	800b43a <_strtod_l+0x72>
 800b4be:	f001 fc31 	bl	800cd24 <__errno>
 800b4c2:	2322      	movs	r3, #34	@ 0x22
 800b4c4:	6003      	str	r3, [r0, #0]
 800b4c6:	e7b8      	b.n	800b43a <_strtod_l+0x72>
 800b4c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b4cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b4d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b4d4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b4d8:	e7e7      	b.n	800b4aa <_strtod_l+0xe2>
 800b4da:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800b654 <_strtod_l+0x28c>
 800b4de:	e7e4      	b.n	800b4aa <_strtod_l+0xe2>
 800b4e0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b4e4:	f04f 3aff 	mov.w	sl, #4294967295
 800b4e8:	e7df      	b.n	800b4aa <_strtod_l+0xe2>
 800b4ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4ec:	1c5a      	adds	r2, r3, #1
 800b4ee:	9219      	str	r2, [sp, #100]	@ 0x64
 800b4f0:	785b      	ldrb	r3, [r3, #1]
 800b4f2:	2b30      	cmp	r3, #48	@ 0x30
 800b4f4:	d0f9      	beq.n	800b4ea <_strtod_l+0x122>
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d09f      	beq.n	800b43a <_strtod_l+0x72>
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b500:	220a      	movs	r2, #10
 800b502:	930c      	str	r3, [sp, #48]	@ 0x30
 800b504:	2300      	movs	r3, #0
 800b506:	461f      	mov	r7, r3
 800b508:	9308      	str	r3, [sp, #32]
 800b50a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b50c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b50e:	7805      	ldrb	r5, [r0, #0]
 800b510:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b514:	b2d9      	uxtb	r1, r3
 800b516:	2909      	cmp	r1, #9
 800b518:	d928      	bls.n	800b56c <_strtod_l+0x1a4>
 800b51a:	2201      	movs	r2, #1
 800b51c:	494e      	ldr	r1, [pc, #312]	@ (800b658 <_strtod_l+0x290>)
 800b51e:	f001 fba5 	bl	800cc6c <strncmp>
 800b522:	2800      	cmp	r0, #0
 800b524:	d032      	beq.n	800b58c <_strtod_l+0x1c4>
 800b526:	2000      	movs	r0, #0
 800b528:	462a      	mov	r2, r5
 800b52a:	4681      	mov	r9, r0
 800b52c:	463d      	mov	r5, r7
 800b52e:	4603      	mov	r3, r0
 800b530:	2a65      	cmp	r2, #101	@ 0x65
 800b532:	d001      	beq.n	800b538 <_strtod_l+0x170>
 800b534:	2a45      	cmp	r2, #69	@ 0x45
 800b536:	d114      	bne.n	800b562 <_strtod_l+0x19a>
 800b538:	b91d      	cbnz	r5, 800b542 <_strtod_l+0x17a>
 800b53a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b53c:	4302      	orrs	r2, r0
 800b53e:	d095      	beq.n	800b46c <_strtod_l+0xa4>
 800b540:	2500      	movs	r5, #0
 800b542:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b544:	1c62      	adds	r2, r4, #1
 800b546:	9219      	str	r2, [sp, #100]	@ 0x64
 800b548:	7862      	ldrb	r2, [r4, #1]
 800b54a:	2a2b      	cmp	r2, #43	@ 0x2b
 800b54c:	d077      	beq.n	800b63e <_strtod_l+0x276>
 800b54e:	2a2d      	cmp	r2, #45	@ 0x2d
 800b550:	d07b      	beq.n	800b64a <_strtod_l+0x282>
 800b552:	f04f 0c00 	mov.w	ip, #0
 800b556:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b55a:	2909      	cmp	r1, #9
 800b55c:	f240 8082 	bls.w	800b664 <_strtod_l+0x29c>
 800b560:	9419      	str	r4, [sp, #100]	@ 0x64
 800b562:	f04f 0800 	mov.w	r8, #0
 800b566:	e0a2      	b.n	800b6ae <_strtod_l+0x2e6>
 800b568:	2300      	movs	r3, #0
 800b56a:	e7c7      	b.n	800b4fc <_strtod_l+0x134>
 800b56c:	2f08      	cmp	r7, #8
 800b56e:	bfd5      	itete	le
 800b570:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b572:	9908      	ldrgt	r1, [sp, #32]
 800b574:	fb02 3301 	mlale	r3, r2, r1, r3
 800b578:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b57c:	f100 0001 	add.w	r0, r0, #1
 800b580:	bfd4      	ite	le
 800b582:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b584:	9308      	strgt	r3, [sp, #32]
 800b586:	3701      	adds	r7, #1
 800b588:	9019      	str	r0, [sp, #100]	@ 0x64
 800b58a:	e7bf      	b.n	800b50c <_strtod_l+0x144>
 800b58c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b58e:	1c5a      	adds	r2, r3, #1
 800b590:	9219      	str	r2, [sp, #100]	@ 0x64
 800b592:	785a      	ldrb	r2, [r3, #1]
 800b594:	b37f      	cbz	r7, 800b5f6 <_strtod_l+0x22e>
 800b596:	4681      	mov	r9, r0
 800b598:	463d      	mov	r5, r7
 800b59a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b59e:	2b09      	cmp	r3, #9
 800b5a0:	d912      	bls.n	800b5c8 <_strtod_l+0x200>
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	e7c4      	b.n	800b530 <_strtod_l+0x168>
 800b5a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b5a8:	3001      	adds	r0, #1
 800b5aa:	1c5a      	adds	r2, r3, #1
 800b5ac:	9219      	str	r2, [sp, #100]	@ 0x64
 800b5ae:	785a      	ldrb	r2, [r3, #1]
 800b5b0:	2a30      	cmp	r2, #48	@ 0x30
 800b5b2:	d0f8      	beq.n	800b5a6 <_strtod_l+0x1de>
 800b5b4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b5b8:	2b08      	cmp	r3, #8
 800b5ba:	f200 84cb 	bhi.w	800bf54 <_strtod_l+0xb8c>
 800b5be:	4681      	mov	r9, r0
 800b5c0:	2000      	movs	r0, #0
 800b5c2:	4605      	mov	r5, r0
 800b5c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b5c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b5c8:	3a30      	subs	r2, #48	@ 0x30
 800b5ca:	f100 0301 	add.w	r3, r0, #1
 800b5ce:	d02a      	beq.n	800b626 <_strtod_l+0x25e>
 800b5d0:	4499      	add	r9, r3
 800b5d2:	210a      	movs	r1, #10
 800b5d4:	462b      	mov	r3, r5
 800b5d6:	eb00 0c05 	add.w	ip, r0, r5
 800b5da:	4563      	cmp	r3, ip
 800b5dc:	d10d      	bne.n	800b5fa <_strtod_l+0x232>
 800b5de:	1c69      	adds	r1, r5, #1
 800b5e0:	4401      	add	r1, r0
 800b5e2:	4428      	add	r0, r5
 800b5e4:	2808      	cmp	r0, #8
 800b5e6:	dc16      	bgt.n	800b616 <_strtod_l+0x24e>
 800b5e8:	230a      	movs	r3, #10
 800b5ea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b5ec:	fb03 2300 	mla	r3, r3, r0, r2
 800b5f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	e018      	b.n	800b628 <_strtod_l+0x260>
 800b5f6:	4638      	mov	r0, r7
 800b5f8:	e7da      	b.n	800b5b0 <_strtod_l+0x1e8>
 800b5fa:	2b08      	cmp	r3, #8
 800b5fc:	f103 0301 	add.w	r3, r3, #1
 800b600:	dc03      	bgt.n	800b60a <_strtod_l+0x242>
 800b602:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b604:	434e      	muls	r6, r1
 800b606:	960a      	str	r6, [sp, #40]	@ 0x28
 800b608:	e7e7      	b.n	800b5da <_strtod_l+0x212>
 800b60a:	2b10      	cmp	r3, #16
 800b60c:	bfde      	ittt	le
 800b60e:	9e08      	ldrle	r6, [sp, #32]
 800b610:	434e      	mulle	r6, r1
 800b612:	9608      	strle	r6, [sp, #32]
 800b614:	e7e1      	b.n	800b5da <_strtod_l+0x212>
 800b616:	280f      	cmp	r0, #15
 800b618:	dceb      	bgt.n	800b5f2 <_strtod_l+0x22a>
 800b61a:	230a      	movs	r3, #10
 800b61c:	9808      	ldr	r0, [sp, #32]
 800b61e:	fb03 2300 	mla	r3, r3, r0, r2
 800b622:	9308      	str	r3, [sp, #32]
 800b624:	e7e5      	b.n	800b5f2 <_strtod_l+0x22a>
 800b626:	4629      	mov	r1, r5
 800b628:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b62a:	460d      	mov	r5, r1
 800b62c:	1c50      	adds	r0, r2, #1
 800b62e:	9019      	str	r0, [sp, #100]	@ 0x64
 800b630:	7852      	ldrb	r2, [r2, #1]
 800b632:	4618      	mov	r0, r3
 800b634:	e7b1      	b.n	800b59a <_strtod_l+0x1d2>
 800b636:	f04f 0900 	mov.w	r9, #0
 800b63a:	2301      	movs	r3, #1
 800b63c:	e77d      	b.n	800b53a <_strtod_l+0x172>
 800b63e:	f04f 0c00 	mov.w	ip, #0
 800b642:	1ca2      	adds	r2, r4, #2
 800b644:	9219      	str	r2, [sp, #100]	@ 0x64
 800b646:	78a2      	ldrb	r2, [r4, #2]
 800b648:	e785      	b.n	800b556 <_strtod_l+0x18e>
 800b64a:	f04f 0c01 	mov.w	ip, #1
 800b64e:	e7f8      	b.n	800b642 <_strtod_l+0x27a>
 800b650:	0800feb0 	.word	0x0800feb0
 800b654:	7ff00000 	.word	0x7ff00000
 800b658:	0800fe9a 	.word	0x0800fe9a
 800b65c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b65e:	1c51      	adds	r1, r2, #1
 800b660:	9119      	str	r1, [sp, #100]	@ 0x64
 800b662:	7852      	ldrb	r2, [r2, #1]
 800b664:	2a30      	cmp	r2, #48	@ 0x30
 800b666:	d0f9      	beq.n	800b65c <_strtod_l+0x294>
 800b668:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b66c:	2908      	cmp	r1, #8
 800b66e:	f63f af78 	bhi.w	800b562 <_strtod_l+0x19a>
 800b672:	f04f 080a 	mov.w	r8, #10
 800b676:	3a30      	subs	r2, #48	@ 0x30
 800b678:	920e      	str	r2, [sp, #56]	@ 0x38
 800b67a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b67c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b67e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b680:	1c56      	adds	r6, r2, #1
 800b682:	9619      	str	r6, [sp, #100]	@ 0x64
 800b684:	7852      	ldrb	r2, [r2, #1]
 800b686:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b68a:	f1be 0f09 	cmp.w	lr, #9
 800b68e:	d939      	bls.n	800b704 <_strtod_l+0x33c>
 800b690:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b692:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b696:	1a76      	subs	r6, r6, r1
 800b698:	2e08      	cmp	r6, #8
 800b69a:	dc03      	bgt.n	800b6a4 <_strtod_l+0x2dc>
 800b69c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b69e:	4588      	cmp	r8, r1
 800b6a0:	bfa8      	it	ge
 800b6a2:	4688      	movge	r8, r1
 800b6a4:	f1bc 0f00 	cmp.w	ip, #0
 800b6a8:	d001      	beq.n	800b6ae <_strtod_l+0x2e6>
 800b6aa:	f1c8 0800 	rsb	r8, r8, #0
 800b6ae:	2d00      	cmp	r5, #0
 800b6b0:	d14e      	bne.n	800b750 <_strtod_l+0x388>
 800b6b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b6b4:	4308      	orrs	r0, r1
 800b6b6:	f47f aec0 	bne.w	800b43a <_strtod_l+0x72>
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	f47f aed6 	bne.w	800b46c <_strtod_l+0xa4>
 800b6c0:	2a69      	cmp	r2, #105	@ 0x69
 800b6c2:	d028      	beq.n	800b716 <_strtod_l+0x34e>
 800b6c4:	dc25      	bgt.n	800b712 <_strtod_l+0x34a>
 800b6c6:	2a49      	cmp	r2, #73	@ 0x49
 800b6c8:	d025      	beq.n	800b716 <_strtod_l+0x34e>
 800b6ca:	2a4e      	cmp	r2, #78	@ 0x4e
 800b6cc:	f47f aece 	bne.w	800b46c <_strtod_l+0xa4>
 800b6d0:	499a      	ldr	r1, [pc, #616]	@ (800b93c <_strtod_l+0x574>)
 800b6d2:	a819      	add	r0, sp, #100	@ 0x64
 800b6d4:	f002 fc9a 	bl	800e00c <__match>
 800b6d8:	2800      	cmp	r0, #0
 800b6da:	f43f aec7 	beq.w	800b46c <_strtod_l+0xa4>
 800b6de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	2b28      	cmp	r3, #40	@ 0x28
 800b6e4:	d12e      	bne.n	800b744 <_strtod_l+0x37c>
 800b6e6:	4996      	ldr	r1, [pc, #600]	@ (800b940 <_strtod_l+0x578>)
 800b6e8:	aa1c      	add	r2, sp, #112	@ 0x70
 800b6ea:	a819      	add	r0, sp, #100	@ 0x64
 800b6ec:	f002 fca2 	bl	800e034 <__hexnan>
 800b6f0:	2805      	cmp	r0, #5
 800b6f2:	d127      	bne.n	800b744 <_strtod_l+0x37c>
 800b6f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b6f6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b6fa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b6fe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b702:	e69a      	b.n	800b43a <_strtod_l+0x72>
 800b704:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b706:	fb08 2101 	mla	r1, r8, r1, r2
 800b70a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b70e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b710:	e7b5      	b.n	800b67e <_strtod_l+0x2b6>
 800b712:	2a6e      	cmp	r2, #110	@ 0x6e
 800b714:	e7da      	b.n	800b6cc <_strtod_l+0x304>
 800b716:	498b      	ldr	r1, [pc, #556]	@ (800b944 <_strtod_l+0x57c>)
 800b718:	a819      	add	r0, sp, #100	@ 0x64
 800b71a:	f002 fc77 	bl	800e00c <__match>
 800b71e:	2800      	cmp	r0, #0
 800b720:	f43f aea4 	beq.w	800b46c <_strtod_l+0xa4>
 800b724:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b726:	4988      	ldr	r1, [pc, #544]	@ (800b948 <_strtod_l+0x580>)
 800b728:	3b01      	subs	r3, #1
 800b72a:	a819      	add	r0, sp, #100	@ 0x64
 800b72c:	9319      	str	r3, [sp, #100]	@ 0x64
 800b72e:	f002 fc6d 	bl	800e00c <__match>
 800b732:	b910      	cbnz	r0, 800b73a <_strtod_l+0x372>
 800b734:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b736:	3301      	adds	r3, #1
 800b738:	9319      	str	r3, [sp, #100]	@ 0x64
 800b73a:	f04f 0a00 	mov.w	sl, #0
 800b73e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800b94c <_strtod_l+0x584>
 800b742:	e67a      	b.n	800b43a <_strtod_l+0x72>
 800b744:	4882      	ldr	r0, [pc, #520]	@ (800b950 <_strtod_l+0x588>)
 800b746:	f001 fb37 	bl	800cdb8 <nan>
 800b74a:	4682      	mov	sl, r0
 800b74c:	468b      	mov	fp, r1
 800b74e:	e674      	b.n	800b43a <_strtod_l+0x72>
 800b750:	eba8 0309 	sub.w	r3, r8, r9
 800b754:	2f00      	cmp	r7, #0
 800b756:	bf08      	it	eq
 800b758:	462f      	moveq	r7, r5
 800b75a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b75c:	2d10      	cmp	r5, #16
 800b75e:	462c      	mov	r4, r5
 800b760:	9309      	str	r3, [sp, #36]	@ 0x24
 800b762:	bfa8      	it	ge
 800b764:	2410      	movge	r4, #16
 800b766:	f7f4 fe3d 	bl	80003e4 <__aeabi_ui2d>
 800b76a:	2d09      	cmp	r5, #9
 800b76c:	4682      	mov	sl, r0
 800b76e:	468b      	mov	fp, r1
 800b770:	dc11      	bgt.n	800b796 <_strtod_l+0x3ce>
 800b772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b774:	2b00      	cmp	r3, #0
 800b776:	f43f ae60 	beq.w	800b43a <_strtod_l+0x72>
 800b77a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b77c:	dd76      	ble.n	800b86c <_strtod_l+0x4a4>
 800b77e:	2b16      	cmp	r3, #22
 800b780:	dc5d      	bgt.n	800b83e <_strtod_l+0x476>
 800b782:	4974      	ldr	r1, [pc, #464]	@ (800b954 <_strtod_l+0x58c>)
 800b784:	4652      	mov	r2, sl
 800b786:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b78a:	465b      	mov	r3, fp
 800b78c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b790:	f7f4 fea2 	bl	80004d8 <__aeabi_dmul>
 800b794:	e7d9      	b.n	800b74a <_strtod_l+0x382>
 800b796:	4b6f      	ldr	r3, [pc, #444]	@ (800b954 <_strtod_l+0x58c>)
 800b798:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b79c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b7a0:	f7f4 fe9a 	bl	80004d8 <__aeabi_dmul>
 800b7a4:	4682      	mov	sl, r0
 800b7a6:	9808      	ldr	r0, [sp, #32]
 800b7a8:	468b      	mov	fp, r1
 800b7aa:	f7f4 fe1b 	bl	80003e4 <__aeabi_ui2d>
 800b7ae:	4602      	mov	r2, r0
 800b7b0:	460b      	mov	r3, r1
 800b7b2:	4650      	mov	r0, sl
 800b7b4:	4659      	mov	r1, fp
 800b7b6:	f7f4 fcd9 	bl	800016c <__adddf3>
 800b7ba:	2d0f      	cmp	r5, #15
 800b7bc:	4682      	mov	sl, r0
 800b7be:	468b      	mov	fp, r1
 800b7c0:	ddd7      	ble.n	800b772 <_strtod_l+0x3aa>
 800b7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c4:	1b2c      	subs	r4, r5, r4
 800b7c6:	441c      	add	r4, r3
 800b7c8:	2c00      	cmp	r4, #0
 800b7ca:	f340 8096 	ble.w	800b8fa <_strtod_l+0x532>
 800b7ce:	f014 030f 	ands.w	r3, r4, #15
 800b7d2:	d00a      	beq.n	800b7ea <_strtod_l+0x422>
 800b7d4:	495f      	ldr	r1, [pc, #380]	@ (800b954 <_strtod_l+0x58c>)
 800b7d6:	4652      	mov	r2, sl
 800b7d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b7dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7e0:	465b      	mov	r3, fp
 800b7e2:	f7f4 fe79 	bl	80004d8 <__aeabi_dmul>
 800b7e6:	4682      	mov	sl, r0
 800b7e8:	468b      	mov	fp, r1
 800b7ea:	f034 040f 	bics.w	r4, r4, #15
 800b7ee:	d073      	beq.n	800b8d8 <_strtod_l+0x510>
 800b7f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b7f4:	dd48      	ble.n	800b888 <_strtod_l+0x4c0>
 800b7f6:	2400      	movs	r4, #0
 800b7f8:	46a0      	mov	r8, r4
 800b7fa:	46a1      	mov	r9, r4
 800b7fc:	940a      	str	r4, [sp, #40]	@ 0x28
 800b7fe:	2322      	movs	r3, #34	@ 0x22
 800b800:	f04f 0a00 	mov.w	sl, #0
 800b804:	9a05      	ldr	r2, [sp, #20]
 800b806:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800b94c <_strtod_l+0x584>
 800b80a:	6013      	str	r3, [r2, #0]
 800b80c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b80e:	2b00      	cmp	r3, #0
 800b810:	f43f ae13 	beq.w	800b43a <_strtod_l+0x72>
 800b814:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b816:	9805      	ldr	r0, [sp, #20]
 800b818:	f002 fdb0 	bl	800e37c <_Bfree>
 800b81c:	4649      	mov	r1, r9
 800b81e:	9805      	ldr	r0, [sp, #20]
 800b820:	f002 fdac 	bl	800e37c <_Bfree>
 800b824:	4641      	mov	r1, r8
 800b826:	9805      	ldr	r0, [sp, #20]
 800b828:	f002 fda8 	bl	800e37c <_Bfree>
 800b82c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b82e:	9805      	ldr	r0, [sp, #20]
 800b830:	f002 fda4 	bl	800e37c <_Bfree>
 800b834:	4621      	mov	r1, r4
 800b836:	9805      	ldr	r0, [sp, #20]
 800b838:	f002 fda0 	bl	800e37c <_Bfree>
 800b83c:	e5fd      	b.n	800b43a <_strtod_l+0x72>
 800b83e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b840:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b844:	4293      	cmp	r3, r2
 800b846:	dbbc      	blt.n	800b7c2 <_strtod_l+0x3fa>
 800b848:	4c42      	ldr	r4, [pc, #264]	@ (800b954 <_strtod_l+0x58c>)
 800b84a:	f1c5 050f 	rsb	r5, r5, #15
 800b84e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b852:	4652      	mov	r2, sl
 800b854:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b858:	465b      	mov	r3, fp
 800b85a:	f7f4 fe3d 	bl	80004d8 <__aeabi_dmul>
 800b85e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b860:	1b5d      	subs	r5, r3, r5
 800b862:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b866:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b86a:	e791      	b.n	800b790 <_strtod_l+0x3c8>
 800b86c:	3316      	adds	r3, #22
 800b86e:	dba8      	blt.n	800b7c2 <_strtod_l+0x3fa>
 800b870:	4b38      	ldr	r3, [pc, #224]	@ (800b954 <_strtod_l+0x58c>)
 800b872:	eba9 0808 	sub.w	r8, r9, r8
 800b876:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b87a:	4650      	mov	r0, sl
 800b87c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b880:	4659      	mov	r1, fp
 800b882:	f7f4 ff53 	bl	800072c <__aeabi_ddiv>
 800b886:	e760      	b.n	800b74a <_strtod_l+0x382>
 800b888:	4b33      	ldr	r3, [pc, #204]	@ (800b958 <_strtod_l+0x590>)
 800b88a:	4650      	mov	r0, sl
 800b88c:	9308      	str	r3, [sp, #32]
 800b88e:	2300      	movs	r3, #0
 800b890:	4659      	mov	r1, fp
 800b892:	461e      	mov	r6, r3
 800b894:	1124      	asrs	r4, r4, #4
 800b896:	2c01      	cmp	r4, #1
 800b898:	dc21      	bgt.n	800b8de <_strtod_l+0x516>
 800b89a:	b10b      	cbz	r3, 800b8a0 <_strtod_l+0x4d8>
 800b89c:	4682      	mov	sl, r0
 800b89e:	468b      	mov	fp, r1
 800b8a0:	492d      	ldr	r1, [pc, #180]	@ (800b958 <_strtod_l+0x590>)
 800b8a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b8a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b8aa:	4652      	mov	r2, sl
 800b8ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8b0:	465b      	mov	r3, fp
 800b8b2:	f7f4 fe11 	bl	80004d8 <__aeabi_dmul>
 800b8b6:	4b25      	ldr	r3, [pc, #148]	@ (800b94c <_strtod_l+0x584>)
 800b8b8:	460a      	mov	r2, r1
 800b8ba:	400b      	ands	r3, r1
 800b8bc:	4927      	ldr	r1, [pc, #156]	@ (800b95c <_strtod_l+0x594>)
 800b8be:	4682      	mov	sl, r0
 800b8c0:	428b      	cmp	r3, r1
 800b8c2:	d898      	bhi.n	800b7f6 <_strtod_l+0x42e>
 800b8c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b8c8:	428b      	cmp	r3, r1
 800b8ca:	bf86      	itte	hi
 800b8cc:	f04f 3aff 	movhi.w	sl, #4294967295
 800b8d0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800b960 <_strtod_l+0x598>
 800b8d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b8d8:	2300      	movs	r3, #0
 800b8da:	9308      	str	r3, [sp, #32]
 800b8dc:	e07a      	b.n	800b9d4 <_strtod_l+0x60c>
 800b8de:	07e2      	lsls	r2, r4, #31
 800b8e0:	d505      	bpl.n	800b8ee <_strtod_l+0x526>
 800b8e2:	9b08      	ldr	r3, [sp, #32]
 800b8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e8:	f7f4 fdf6 	bl	80004d8 <__aeabi_dmul>
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	9a08      	ldr	r2, [sp, #32]
 800b8f0:	3601      	adds	r6, #1
 800b8f2:	3208      	adds	r2, #8
 800b8f4:	1064      	asrs	r4, r4, #1
 800b8f6:	9208      	str	r2, [sp, #32]
 800b8f8:	e7cd      	b.n	800b896 <_strtod_l+0x4ce>
 800b8fa:	d0ed      	beq.n	800b8d8 <_strtod_l+0x510>
 800b8fc:	4264      	negs	r4, r4
 800b8fe:	f014 020f 	ands.w	r2, r4, #15
 800b902:	d00a      	beq.n	800b91a <_strtod_l+0x552>
 800b904:	4b13      	ldr	r3, [pc, #76]	@ (800b954 <_strtod_l+0x58c>)
 800b906:	4650      	mov	r0, sl
 800b908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b90c:	4659      	mov	r1, fp
 800b90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b912:	f7f4 ff0b 	bl	800072c <__aeabi_ddiv>
 800b916:	4682      	mov	sl, r0
 800b918:	468b      	mov	fp, r1
 800b91a:	1124      	asrs	r4, r4, #4
 800b91c:	d0dc      	beq.n	800b8d8 <_strtod_l+0x510>
 800b91e:	2c1f      	cmp	r4, #31
 800b920:	dd20      	ble.n	800b964 <_strtod_l+0x59c>
 800b922:	2400      	movs	r4, #0
 800b924:	46a0      	mov	r8, r4
 800b926:	46a1      	mov	r9, r4
 800b928:	940a      	str	r4, [sp, #40]	@ 0x28
 800b92a:	2322      	movs	r3, #34	@ 0x22
 800b92c:	9a05      	ldr	r2, [sp, #20]
 800b92e:	f04f 0a00 	mov.w	sl, #0
 800b932:	f04f 0b00 	mov.w	fp, #0
 800b936:	6013      	str	r3, [r2, #0]
 800b938:	e768      	b.n	800b80c <_strtod_l+0x444>
 800b93a:	bf00      	nop
 800b93c:	0800fefd 	.word	0x0800fefd
 800b940:	0800fe9c 	.word	0x0800fe9c
 800b944:	0800fef5 	.word	0x0800fef5
 800b948:	0800ff2f 	.word	0x0800ff2f
 800b94c:	7ff00000 	.word	0x7ff00000
 800b950:	080102bd 	.word	0x080102bd
 800b954:	080100a8 	.word	0x080100a8
 800b958:	08010080 	.word	0x08010080
 800b95c:	7ca00000 	.word	0x7ca00000
 800b960:	7fefffff 	.word	0x7fefffff
 800b964:	f014 0310 	ands.w	r3, r4, #16
 800b968:	bf18      	it	ne
 800b96a:	236a      	movne	r3, #106	@ 0x6a
 800b96c:	4650      	mov	r0, sl
 800b96e:	9308      	str	r3, [sp, #32]
 800b970:	4659      	mov	r1, fp
 800b972:	2300      	movs	r3, #0
 800b974:	4ea9      	ldr	r6, [pc, #676]	@ (800bc1c <_strtod_l+0x854>)
 800b976:	07e2      	lsls	r2, r4, #31
 800b978:	d504      	bpl.n	800b984 <_strtod_l+0x5bc>
 800b97a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b97e:	f7f4 fdab 	bl	80004d8 <__aeabi_dmul>
 800b982:	2301      	movs	r3, #1
 800b984:	1064      	asrs	r4, r4, #1
 800b986:	f106 0608 	add.w	r6, r6, #8
 800b98a:	d1f4      	bne.n	800b976 <_strtod_l+0x5ae>
 800b98c:	b10b      	cbz	r3, 800b992 <_strtod_l+0x5ca>
 800b98e:	4682      	mov	sl, r0
 800b990:	468b      	mov	fp, r1
 800b992:	9b08      	ldr	r3, [sp, #32]
 800b994:	b1b3      	cbz	r3, 800b9c4 <_strtod_l+0x5fc>
 800b996:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b99a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	4659      	mov	r1, fp
 800b9a2:	dd0f      	ble.n	800b9c4 <_strtod_l+0x5fc>
 800b9a4:	2b1f      	cmp	r3, #31
 800b9a6:	dd57      	ble.n	800ba58 <_strtod_l+0x690>
 800b9a8:	2b34      	cmp	r3, #52	@ 0x34
 800b9aa:	bfd8      	it	le
 800b9ac:	f04f 33ff 	movle.w	r3, #4294967295
 800b9b0:	f04f 0a00 	mov.w	sl, #0
 800b9b4:	bfcf      	iteee	gt
 800b9b6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b9ba:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b9be:	4093      	lslle	r3, r2
 800b9c0:	ea03 0b01 	andle.w	fp, r3, r1
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	4650      	mov	r0, sl
 800b9ca:	4659      	mov	r1, fp
 800b9cc:	f7f4 ffec 	bl	80009a8 <__aeabi_dcmpeq>
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	d1a6      	bne.n	800b922 <_strtod_l+0x55a>
 800b9d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9d6:	463a      	mov	r2, r7
 800b9d8:	9300      	str	r3, [sp, #0]
 800b9da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b9dc:	462b      	mov	r3, r5
 800b9de:	9805      	ldr	r0, [sp, #20]
 800b9e0:	f002 fd34 	bl	800e44c <__s2b>
 800b9e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	f43f af05 	beq.w	800b7f6 <_strtod_l+0x42e>
 800b9ec:	2400      	movs	r4, #0
 800b9ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9f0:	eba9 0308 	sub.w	r3, r9, r8
 800b9f4:	2a00      	cmp	r2, #0
 800b9f6:	bfa8      	it	ge
 800b9f8:	2300      	movge	r3, #0
 800b9fa:	46a0      	mov	r8, r4
 800b9fc:	9312      	str	r3, [sp, #72]	@ 0x48
 800b9fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ba02:	9316      	str	r3, [sp, #88]	@ 0x58
 800ba04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba06:	9805      	ldr	r0, [sp, #20]
 800ba08:	6859      	ldr	r1, [r3, #4]
 800ba0a:	f002 fc77 	bl	800e2fc <_Balloc>
 800ba0e:	4681      	mov	r9, r0
 800ba10:	2800      	cmp	r0, #0
 800ba12:	f43f aef4 	beq.w	800b7fe <_strtod_l+0x436>
 800ba16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba18:	300c      	adds	r0, #12
 800ba1a:	691a      	ldr	r2, [r3, #16]
 800ba1c:	f103 010c 	add.w	r1, r3, #12
 800ba20:	3202      	adds	r2, #2
 800ba22:	0092      	lsls	r2, r2, #2
 800ba24:	f001 f9b9 	bl	800cd9a <memcpy>
 800ba28:	ab1c      	add	r3, sp, #112	@ 0x70
 800ba2a:	9301      	str	r3, [sp, #4]
 800ba2c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ba2e:	9300      	str	r3, [sp, #0]
 800ba30:	4652      	mov	r2, sl
 800ba32:	465b      	mov	r3, fp
 800ba34:	9805      	ldr	r0, [sp, #20]
 800ba36:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ba3a:	f003 f839 	bl	800eab0 <__d2b>
 800ba3e:	901a      	str	r0, [sp, #104]	@ 0x68
 800ba40:	2800      	cmp	r0, #0
 800ba42:	f43f aedc 	beq.w	800b7fe <_strtod_l+0x436>
 800ba46:	2101      	movs	r1, #1
 800ba48:	9805      	ldr	r0, [sp, #20]
 800ba4a:	f002 fd95 	bl	800e578 <__i2b>
 800ba4e:	4680      	mov	r8, r0
 800ba50:	b948      	cbnz	r0, 800ba66 <_strtod_l+0x69e>
 800ba52:	f04f 0800 	mov.w	r8, #0
 800ba56:	e6d2      	b.n	800b7fe <_strtod_l+0x436>
 800ba58:	f04f 32ff 	mov.w	r2, #4294967295
 800ba5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ba60:	ea03 0a0a 	and.w	sl, r3, sl
 800ba64:	e7ae      	b.n	800b9c4 <_strtod_l+0x5fc>
 800ba66:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ba68:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ba6a:	2d00      	cmp	r5, #0
 800ba6c:	bfab      	itete	ge
 800ba6e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ba70:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ba72:	18ef      	addge	r7, r5, r3
 800ba74:	1b5e      	sublt	r6, r3, r5
 800ba76:	9b08      	ldr	r3, [sp, #32]
 800ba78:	bfa8      	it	ge
 800ba7a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ba7c:	eba5 0503 	sub.w	r5, r5, r3
 800ba80:	4415      	add	r5, r2
 800ba82:	4b67      	ldr	r3, [pc, #412]	@ (800bc20 <_strtod_l+0x858>)
 800ba84:	f105 35ff 	add.w	r5, r5, #4294967295
 800ba88:	bfb8      	it	lt
 800ba8a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ba8c:	429d      	cmp	r5, r3
 800ba8e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ba92:	da50      	bge.n	800bb36 <_strtod_l+0x76e>
 800ba94:	1b5b      	subs	r3, r3, r5
 800ba96:	2b1f      	cmp	r3, #31
 800ba98:	f04f 0101 	mov.w	r1, #1
 800ba9c:	eba2 0203 	sub.w	r2, r2, r3
 800baa0:	dc3d      	bgt.n	800bb1e <_strtod_l+0x756>
 800baa2:	fa01 f303 	lsl.w	r3, r1, r3
 800baa6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800baa8:	2300      	movs	r3, #0
 800baaa:	9310      	str	r3, [sp, #64]	@ 0x40
 800baac:	18bd      	adds	r5, r7, r2
 800baae:	9b08      	ldr	r3, [sp, #32]
 800bab0:	42af      	cmp	r7, r5
 800bab2:	4416      	add	r6, r2
 800bab4:	441e      	add	r6, r3
 800bab6:	463b      	mov	r3, r7
 800bab8:	bfa8      	it	ge
 800baba:	462b      	movge	r3, r5
 800babc:	42b3      	cmp	r3, r6
 800babe:	bfa8      	it	ge
 800bac0:	4633      	movge	r3, r6
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	bfc2      	ittt	gt
 800bac6:	1aed      	subgt	r5, r5, r3
 800bac8:	1af6      	subgt	r6, r6, r3
 800baca:	1aff      	subgt	r7, r7, r3
 800bacc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bace:	2b00      	cmp	r3, #0
 800bad0:	dd16      	ble.n	800bb00 <_strtod_l+0x738>
 800bad2:	4641      	mov	r1, r8
 800bad4:	461a      	mov	r2, r3
 800bad6:	9805      	ldr	r0, [sp, #20]
 800bad8:	f002 fe0c 	bl	800e6f4 <__pow5mult>
 800badc:	4680      	mov	r8, r0
 800bade:	2800      	cmp	r0, #0
 800bae0:	d0b7      	beq.n	800ba52 <_strtod_l+0x68a>
 800bae2:	4601      	mov	r1, r0
 800bae4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bae6:	9805      	ldr	r0, [sp, #20]
 800bae8:	f002 fd5c 	bl	800e5a4 <__multiply>
 800baec:	900e      	str	r0, [sp, #56]	@ 0x38
 800baee:	2800      	cmp	r0, #0
 800baf0:	f43f ae85 	beq.w	800b7fe <_strtod_l+0x436>
 800baf4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800baf6:	9805      	ldr	r0, [sp, #20]
 800baf8:	f002 fc40 	bl	800e37c <_Bfree>
 800bafc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bafe:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb00:	2d00      	cmp	r5, #0
 800bb02:	dc1d      	bgt.n	800bb40 <_strtod_l+0x778>
 800bb04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	dd23      	ble.n	800bb52 <_strtod_l+0x78a>
 800bb0a:	4649      	mov	r1, r9
 800bb0c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bb0e:	9805      	ldr	r0, [sp, #20]
 800bb10:	f002 fdf0 	bl	800e6f4 <__pow5mult>
 800bb14:	4681      	mov	r9, r0
 800bb16:	b9e0      	cbnz	r0, 800bb52 <_strtod_l+0x78a>
 800bb18:	f04f 0900 	mov.w	r9, #0
 800bb1c:	e66f      	b.n	800b7fe <_strtod_l+0x436>
 800bb1e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bb22:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bb26:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bb2a:	35e2      	adds	r5, #226	@ 0xe2
 800bb2c:	fa01 f305 	lsl.w	r3, r1, r5
 800bb30:	9310      	str	r3, [sp, #64]	@ 0x40
 800bb32:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bb34:	e7ba      	b.n	800baac <_strtod_l+0x6e4>
 800bb36:	2300      	movs	r3, #0
 800bb38:	9310      	str	r3, [sp, #64]	@ 0x40
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bb3e:	e7b5      	b.n	800baac <_strtod_l+0x6e4>
 800bb40:	462a      	mov	r2, r5
 800bb42:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb44:	9805      	ldr	r0, [sp, #20]
 800bb46:	f002 fe2f 	bl	800e7a8 <__lshift>
 800bb4a:	901a      	str	r0, [sp, #104]	@ 0x68
 800bb4c:	2800      	cmp	r0, #0
 800bb4e:	d1d9      	bne.n	800bb04 <_strtod_l+0x73c>
 800bb50:	e655      	b.n	800b7fe <_strtod_l+0x436>
 800bb52:	2e00      	cmp	r6, #0
 800bb54:	dd07      	ble.n	800bb66 <_strtod_l+0x79e>
 800bb56:	4649      	mov	r1, r9
 800bb58:	4632      	mov	r2, r6
 800bb5a:	9805      	ldr	r0, [sp, #20]
 800bb5c:	f002 fe24 	bl	800e7a8 <__lshift>
 800bb60:	4681      	mov	r9, r0
 800bb62:	2800      	cmp	r0, #0
 800bb64:	d0d8      	beq.n	800bb18 <_strtod_l+0x750>
 800bb66:	2f00      	cmp	r7, #0
 800bb68:	dd08      	ble.n	800bb7c <_strtod_l+0x7b4>
 800bb6a:	4641      	mov	r1, r8
 800bb6c:	463a      	mov	r2, r7
 800bb6e:	9805      	ldr	r0, [sp, #20]
 800bb70:	f002 fe1a 	bl	800e7a8 <__lshift>
 800bb74:	4680      	mov	r8, r0
 800bb76:	2800      	cmp	r0, #0
 800bb78:	f43f ae41 	beq.w	800b7fe <_strtod_l+0x436>
 800bb7c:	464a      	mov	r2, r9
 800bb7e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb80:	9805      	ldr	r0, [sp, #20]
 800bb82:	f002 fe99 	bl	800e8b8 <__mdiff>
 800bb86:	4604      	mov	r4, r0
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	f43f ae38 	beq.w	800b7fe <_strtod_l+0x436>
 800bb8e:	68c3      	ldr	r3, [r0, #12]
 800bb90:	4641      	mov	r1, r8
 800bb92:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bb94:	2300      	movs	r3, #0
 800bb96:	60c3      	str	r3, [r0, #12]
 800bb98:	f002 fe72 	bl	800e880 <__mcmp>
 800bb9c:	2800      	cmp	r0, #0
 800bb9e:	da45      	bge.n	800bc2c <_strtod_l+0x864>
 800bba0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bba2:	ea53 030a 	orrs.w	r3, r3, sl
 800bba6:	d16b      	bne.n	800bc80 <_strtod_l+0x8b8>
 800bba8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d167      	bne.n	800bc80 <_strtod_l+0x8b8>
 800bbb0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bbb4:	0d1b      	lsrs	r3, r3, #20
 800bbb6:	051b      	lsls	r3, r3, #20
 800bbb8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bbbc:	d960      	bls.n	800bc80 <_strtod_l+0x8b8>
 800bbbe:	6963      	ldr	r3, [r4, #20]
 800bbc0:	b913      	cbnz	r3, 800bbc8 <_strtod_l+0x800>
 800bbc2:	6923      	ldr	r3, [r4, #16]
 800bbc4:	2b01      	cmp	r3, #1
 800bbc6:	dd5b      	ble.n	800bc80 <_strtod_l+0x8b8>
 800bbc8:	4621      	mov	r1, r4
 800bbca:	2201      	movs	r2, #1
 800bbcc:	9805      	ldr	r0, [sp, #20]
 800bbce:	f002 fdeb 	bl	800e7a8 <__lshift>
 800bbd2:	4641      	mov	r1, r8
 800bbd4:	4604      	mov	r4, r0
 800bbd6:	f002 fe53 	bl	800e880 <__mcmp>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	dd50      	ble.n	800bc80 <_strtod_l+0x8b8>
 800bbde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bbe2:	9a08      	ldr	r2, [sp, #32]
 800bbe4:	0d1b      	lsrs	r3, r3, #20
 800bbe6:	051b      	lsls	r3, r3, #20
 800bbe8:	2a00      	cmp	r2, #0
 800bbea:	d06a      	beq.n	800bcc2 <_strtod_l+0x8fa>
 800bbec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bbf0:	d867      	bhi.n	800bcc2 <_strtod_l+0x8fa>
 800bbf2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bbf6:	f67f ae98 	bls.w	800b92a <_strtod_l+0x562>
 800bbfa:	4650      	mov	r0, sl
 800bbfc:	4659      	mov	r1, fp
 800bbfe:	4b09      	ldr	r3, [pc, #36]	@ (800bc24 <_strtod_l+0x85c>)
 800bc00:	2200      	movs	r2, #0
 800bc02:	f7f4 fc69 	bl	80004d8 <__aeabi_dmul>
 800bc06:	4b08      	ldr	r3, [pc, #32]	@ (800bc28 <_strtod_l+0x860>)
 800bc08:	4682      	mov	sl, r0
 800bc0a:	400b      	ands	r3, r1
 800bc0c:	468b      	mov	fp, r1
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	f47f ae00 	bne.w	800b814 <_strtod_l+0x44c>
 800bc14:	2322      	movs	r3, #34	@ 0x22
 800bc16:	9a05      	ldr	r2, [sp, #20]
 800bc18:	6013      	str	r3, [r2, #0]
 800bc1a:	e5fb      	b.n	800b814 <_strtod_l+0x44c>
 800bc1c:	0800fec8 	.word	0x0800fec8
 800bc20:	fffffc02 	.word	0xfffffc02
 800bc24:	39500000 	.word	0x39500000
 800bc28:	7ff00000 	.word	0x7ff00000
 800bc2c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bc30:	d165      	bne.n	800bcfe <_strtod_l+0x936>
 800bc32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bc34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bc38:	b35a      	cbz	r2, 800bc92 <_strtod_l+0x8ca>
 800bc3a:	4a99      	ldr	r2, [pc, #612]	@ (800bea0 <_strtod_l+0xad8>)
 800bc3c:	4293      	cmp	r3, r2
 800bc3e:	d12b      	bne.n	800bc98 <_strtod_l+0x8d0>
 800bc40:	9b08      	ldr	r3, [sp, #32]
 800bc42:	4651      	mov	r1, sl
 800bc44:	b303      	cbz	r3, 800bc88 <_strtod_l+0x8c0>
 800bc46:	465a      	mov	r2, fp
 800bc48:	4b96      	ldr	r3, [pc, #600]	@ (800bea4 <_strtod_l+0xadc>)
 800bc4a:	4013      	ands	r3, r2
 800bc4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bc50:	f04f 32ff 	mov.w	r2, #4294967295
 800bc54:	d81b      	bhi.n	800bc8e <_strtod_l+0x8c6>
 800bc56:	0d1b      	lsrs	r3, r3, #20
 800bc58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bc5c:	fa02 f303 	lsl.w	r3, r2, r3
 800bc60:	4299      	cmp	r1, r3
 800bc62:	d119      	bne.n	800bc98 <_strtod_l+0x8d0>
 800bc64:	4b90      	ldr	r3, [pc, #576]	@ (800bea8 <_strtod_l+0xae0>)
 800bc66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc68:	429a      	cmp	r2, r3
 800bc6a:	d102      	bne.n	800bc72 <_strtod_l+0x8aa>
 800bc6c:	3101      	adds	r1, #1
 800bc6e:	f43f adc6 	beq.w	800b7fe <_strtod_l+0x436>
 800bc72:	f04f 0a00 	mov.w	sl, #0
 800bc76:	4b8b      	ldr	r3, [pc, #556]	@ (800bea4 <_strtod_l+0xadc>)
 800bc78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc7a:	401a      	ands	r2, r3
 800bc7c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800bc80:	9b08      	ldr	r3, [sp, #32]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d1b9      	bne.n	800bbfa <_strtod_l+0x832>
 800bc86:	e5c5      	b.n	800b814 <_strtod_l+0x44c>
 800bc88:	f04f 33ff 	mov.w	r3, #4294967295
 800bc8c:	e7e8      	b.n	800bc60 <_strtod_l+0x898>
 800bc8e:	4613      	mov	r3, r2
 800bc90:	e7e6      	b.n	800bc60 <_strtod_l+0x898>
 800bc92:	ea53 030a 	orrs.w	r3, r3, sl
 800bc96:	d0a2      	beq.n	800bbde <_strtod_l+0x816>
 800bc98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc9a:	b1db      	cbz	r3, 800bcd4 <_strtod_l+0x90c>
 800bc9c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc9e:	4213      	tst	r3, r2
 800bca0:	d0ee      	beq.n	800bc80 <_strtod_l+0x8b8>
 800bca2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bca4:	4650      	mov	r0, sl
 800bca6:	4659      	mov	r1, fp
 800bca8:	9a08      	ldr	r2, [sp, #32]
 800bcaa:	b1bb      	cbz	r3, 800bcdc <_strtod_l+0x914>
 800bcac:	f7ff fb6b 	bl	800b386 <sulp>
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	460b      	mov	r3, r1
 800bcb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bcb8:	f7f4 fa58 	bl	800016c <__adddf3>
 800bcbc:	4682      	mov	sl, r0
 800bcbe:	468b      	mov	fp, r1
 800bcc0:	e7de      	b.n	800bc80 <_strtod_l+0x8b8>
 800bcc2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bcc6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bcca:	f04f 3aff 	mov.w	sl, #4294967295
 800bcce:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bcd2:	e7d5      	b.n	800bc80 <_strtod_l+0x8b8>
 800bcd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bcd6:	ea13 0f0a 	tst.w	r3, sl
 800bcda:	e7e1      	b.n	800bca0 <_strtod_l+0x8d8>
 800bcdc:	f7ff fb53 	bl	800b386 <sulp>
 800bce0:	4602      	mov	r2, r0
 800bce2:	460b      	mov	r3, r1
 800bce4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bce8:	f7f4 fa3e 	bl	8000168 <__aeabi_dsub>
 800bcec:	2200      	movs	r2, #0
 800bcee:	2300      	movs	r3, #0
 800bcf0:	4682      	mov	sl, r0
 800bcf2:	468b      	mov	fp, r1
 800bcf4:	f7f4 fe58 	bl	80009a8 <__aeabi_dcmpeq>
 800bcf8:	2800      	cmp	r0, #0
 800bcfa:	d0c1      	beq.n	800bc80 <_strtod_l+0x8b8>
 800bcfc:	e615      	b.n	800b92a <_strtod_l+0x562>
 800bcfe:	4641      	mov	r1, r8
 800bd00:	4620      	mov	r0, r4
 800bd02:	f002 ff2d 	bl	800eb60 <__ratio>
 800bd06:	2200      	movs	r2, #0
 800bd08:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bd0c:	4606      	mov	r6, r0
 800bd0e:	460f      	mov	r7, r1
 800bd10:	f7f4 fe5e 	bl	80009d0 <__aeabi_dcmple>
 800bd14:	2800      	cmp	r0, #0
 800bd16:	d06d      	beq.n	800bdf4 <_strtod_l+0xa2c>
 800bd18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d178      	bne.n	800be10 <_strtod_l+0xa48>
 800bd1e:	f1ba 0f00 	cmp.w	sl, #0
 800bd22:	d156      	bne.n	800bdd2 <_strtod_l+0xa0a>
 800bd24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d158      	bne.n	800bde0 <_strtod_l+0xa18>
 800bd2e:	2200      	movs	r2, #0
 800bd30:	4630      	mov	r0, r6
 800bd32:	4639      	mov	r1, r7
 800bd34:	4b5d      	ldr	r3, [pc, #372]	@ (800beac <_strtod_l+0xae4>)
 800bd36:	f7f4 fe41 	bl	80009bc <__aeabi_dcmplt>
 800bd3a:	2800      	cmp	r0, #0
 800bd3c:	d157      	bne.n	800bdee <_strtod_l+0xa26>
 800bd3e:	4630      	mov	r0, r6
 800bd40:	4639      	mov	r1, r7
 800bd42:	2200      	movs	r2, #0
 800bd44:	4b5a      	ldr	r3, [pc, #360]	@ (800beb0 <_strtod_l+0xae8>)
 800bd46:	f7f4 fbc7 	bl	80004d8 <__aeabi_dmul>
 800bd4a:	4606      	mov	r6, r0
 800bd4c:	460f      	mov	r7, r1
 800bd4e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bd52:	9606      	str	r6, [sp, #24]
 800bd54:	9307      	str	r3, [sp, #28]
 800bd56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd5a:	4d52      	ldr	r5, [pc, #328]	@ (800bea4 <_strtod_l+0xadc>)
 800bd5c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bd60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd62:	401d      	ands	r5, r3
 800bd64:	4b53      	ldr	r3, [pc, #332]	@ (800beb4 <_strtod_l+0xaec>)
 800bd66:	429d      	cmp	r5, r3
 800bd68:	f040 80aa 	bne.w	800bec0 <_strtod_l+0xaf8>
 800bd6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd6e:	4650      	mov	r0, sl
 800bd70:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bd74:	4659      	mov	r1, fp
 800bd76:	f002 fe33 	bl	800e9e0 <__ulp>
 800bd7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd7e:	f7f4 fbab 	bl	80004d8 <__aeabi_dmul>
 800bd82:	4652      	mov	r2, sl
 800bd84:	465b      	mov	r3, fp
 800bd86:	f7f4 f9f1 	bl	800016c <__adddf3>
 800bd8a:	460b      	mov	r3, r1
 800bd8c:	4945      	ldr	r1, [pc, #276]	@ (800bea4 <_strtod_l+0xadc>)
 800bd8e:	4a4a      	ldr	r2, [pc, #296]	@ (800beb8 <_strtod_l+0xaf0>)
 800bd90:	4019      	ands	r1, r3
 800bd92:	4291      	cmp	r1, r2
 800bd94:	4682      	mov	sl, r0
 800bd96:	d942      	bls.n	800be1e <_strtod_l+0xa56>
 800bd98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd9a:	4b43      	ldr	r3, [pc, #268]	@ (800bea8 <_strtod_l+0xae0>)
 800bd9c:	429a      	cmp	r2, r3
 800bd9e:	d103      	bne.n	800bda8 <_strtod_l+0x9e0>
 800bda0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bda2:	3301      	adds	r3, #1
 800bda4:	f43f ad2b 	beq.w	800b7fe <_strtod_l+0x436>
 800bda8:	f04f 3aff 	mov.w	sl, #4294967295
 800bdac:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800bea8 <_strtod_l+0xae0>
 800bdb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bdb2:	9805      	ldr	r0, [sp, #20]
 800bdb4:	f002 fae2 	bl	800e37c <_Bfree>
 800bdb8:	4649      	mov	r1, r9
 800bdba:	9805      	ldr	r0, [sp, #20]
 800bdbc:	f002 fade 	bl	800e37c <_Bfree>
 800bdc0:	4641      	mov	r1, r8
 800bdc2:	9805      	ldr	r0, [sp, #20]
 800bdc4:	f002 fada 	bl	800e37c <_Bfree>
 800bdc8:	4621      	mov	r1, r4
 800bdca:	9805      	ldr	r0, [sp, #20]
 800bdcc:	f002 fad6 	bl	800e37c <_Bfree>
 800bdd0:	e618      	b.n	800ba04 <_strtod_l+0x63c>
 800bdd2:	f1ba 0f01 	cmp.w	sl, #1
 800bdd6:	d103      	bne.n	800bde0 <_strtod_l+0xa18>
 800bdd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	f43f ada5 	beq.w	800b92a <_strtod_l+0x562>
 800bde0:	2200      	movs	r2, #0
 800bde2:	4b36      	ldr	r3, [pc, #216]	@ (800bebc <_strtod_l+0xaf4>)
 800bde4:	2600      	movs	r6, #0
 800bde6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bdea:	4f30      	ldr	r7, [pc, #192]	@ (800beac <_strtod_l+0xae4>)
 800bdec:	e7b3      	b.n	800bd56 <_strtod_l+0x98e>
 800bdee:	2600      	movs	r6, #0
 800bdf0:	4f2f      	ldr	r7, [pc, #188]	@ (800beb0 <_strtod_l+0xae8>)
 800bdf2:	e7ac      	b.n	800bd4e <_strtod_l+0x986>
 800bdf4:	4630      	mov	r0, r6
 800bdf6:	4639      	mov	r1, r7
 800bdf8:	4b2d      	ldr	r3, [pc, #180]	@ (800beb0 <_strtod_l+0xae8>)
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	f7f4 fb6c 	bl	80004d8 <__aeabi_dmul>
 800be00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be02:	4606      	mov	r6, r0
 800be04:	460f      	mov	r7, r1
 800be06:	2b00      	cmp	r3, #0
 800be08:	d0a1      	beq.n	800bd4e <_strtod_l+0x986>
 800be0a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800be0e:	e7a2      	b.n	800bd56 <_strtod_l+0x98e>
 800be10:	2200      	movs	r2, #0
 800be12:	4b26      	ldr	r3, [pc, #152]	@ (800beac <_strtod_l+0xae4>)
 800be14:	4616      	mov	r6, r2
 800be16:	461f      	mov	r7, r3
 800be18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800be1c:	e79b      	b.n	800bd56 <_strtod_l+0x98e>
 800be1e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800be22:	9b08      	ldr	r3, [sp, #32]
 800be24:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d1c1      	bne.n	800bdb0 <_strtod_l+0x9e8>
 800be2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800be30:	0d1b      	lsrs	r3, r3, #20
 800be32:	051b      	lsls	r3, r3, #20
 800be34:	429d      	cmp	r5, r3
 800be36:	d1bb      	bne.n	800bdb0 <_strtod_l+0x9e8>
 800be38:	4630      	mov	r0, r6
 800be3a:	4639      	mov	r1, r7
 800be3c:	f7f5 f9ae 	bl	800119c <__aeabi_d2lz>
 800be40:	f7f4 fb1c 	bl	800047c <__aeabi_l2d>
 800be44:	4602      	mov	r2, r0
 800be46:	460b      	mov	r3, r1
 800be48:	4630      	mov	r0, r6
 800be4a:	4639      	mov	r1, r7
 800be4c:	f7f4 f98c 	bl	8000168 <__aeabi_dsub>
 800be50:	460b      	mov	r3, r1
 800be52:	4602      	mov	r2, r0
 800be54:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800be58:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800be5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be5e:	ea46 060a 	orr.w	r6, r6, sl
 800be62:	431e      	orrs	r6, r3
 800be64:	d069      	beq.n	800bf3a <_strtod_l+0xb72>
 800be66:	a30a      	add	r3, pc, #40	@ (adr r3, 800be90 <_strtod_l+0xac8>)
 800be68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be6c:	f7f4 fda6 	bl	80009bc <__aeabi_dcmplt>
 800be70:	2800      	cmp	r0, #0
 800be72:	f47f accf 	bne.w	800b814 <_strtod_l+0x44c>
 800be76:	a308      	add	r3, pc, #32	@ (adr r3, 800be98 <_strtod_l+0xad0>)
 800be78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be80:	f7f4 fdba 	bl	80009f8 <__aeabi_dcmpgt>
 800be84:	2800      	cmp	r0, #0
 800be86:	d093      	beq.n	800bdb0 <_strtod_l+0x9e8>
 800be88:	e4c4      	b.n	800b814 <_strtod_l+0x44c>
 800be8a:	bf00      	nop
 800be8c:	f3af 8000 	nop.w
 800be90:	94a03595 	.word	0x94a03595
 800be94:	3fdfffff 	.word	0x3fdfffff
 800be98:	35afe535 	.word	0x35afe535
 800be9c:	3fe00000 	.word	0x3fe00000
 800bea0:	000fffff 	.word	0x000fffff
 800bea4:	7ff00000 	.word	0x7ff00000
 800bea8:	7fefffff 	.word	0x7fefffff
 800beac:	3ff00000 	.word	0x3ff00000
 800beb0:	3fe00000 	.word	0x3fe00000
 800beb4:	7fe00000 	.word	0x7fe00000
 800beb8:	7c9fffff 	.word	0x7c9fffff
 800bebc:	bff00000 	.word	0xbff00000
 800bec0:	9b08      	ldr	r3, [sp, #32]
 800bec2:	b323      	cbz	r3, 800bf0e <_strtod_l+0xb46>
 800bec4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bec8:	d821      	bhi.n	800bf0e <_strtod_l+0xb46>
 800beca:	a327      	add	r3, pc, #156	@ (adr r3, 800bf68 <_strtod_l+0xba0>)
 800becc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed0:	4630      	mov	r0, r6
 800bed2:	4639      	mov	r1, r7
 800bed4:	f7f4 fd7c 	bl	80009d0 <__aeabi_dcmple>
 800bed8:	b1a0      	cbz	r0, 800bf04 <_strtod_l+0xb3c>
 800beda:	4639      	mov	r1, r7
 800bedc:	4630      	mov	r0, r6
 800bede:	f7f4 fdd3 	bl	8000a88 <__aeabi_d2uiz>
 800bee2:	2801      	cmp	r0, #1
 800bee4:	bf38      	it	cc
 800bee6:	2001      	movcc	r0, #1
 800bee8:	f7f4 fa7c 	bl	80003e4 <__aeabi_ui2d>
 800beec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800beee:	4606      	mov	r6, r0
 800bef0:	460f      	mov	r7, r1
 800bef2:	b9fb      	cbnz	r3, 800bf34 <_strtod_l+0xb6c>
 800bef4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bef8:	9014      	str	r0, [sp, #80]	@ 0x50
 800befa:	9315      	str	r3, [sp, #84]	@ 0x54
 800befc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bf00:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bf04:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf06:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bf0a:	1b5b      	subs	r3, r3, r5
 800bf0c:	9311      	str	r3, [sp, #68]	@ 0x44
 800bf0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bf12:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bf16:	f002 fd63 	bl	800e9e0 <__ulp>
 800bf1a:	4602      	mov	r2, r0
 800bf1c:	460b      	mov	r3, r1
 800bf1e:	4650      	mov	r0, sl
 800bf20:	4659      	mov	r1, fp
 800bf22:	f7f4 fad9 	bl	80004d8 <__aeabi_dmul>
 800bf26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bf2a:	f7f4 f91f 	bl	800016c <__adddf3>
 800bf2e:	4682      	mov	sl, r0
 800bf30:	468b      	mov	fp, r1
 800bf32:	e776      	b.n	800be22 <_strtod_l+0xa5a>
 800bf34:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bf38:	e7e0      	b.n	800befc <_strtod_l+0xb34>
 800bf3a:	a30d      	add	r3, pc, #52	@ (adr r3, 800bf70 <_strtod_l+0xba8>)
 800bf3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf40:	f7f4 fd3c 	bl	80009bc <__aeabi_dcmplt>
 800bf44:	e79e      	b.n	800be84 <_strtod_l+0xabc>
 800bf46:	2300      	movs	r3, #0
 800bf48:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf4c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bf4e:	6013      	str	r3, [r2, #0]
 800bf50:	f7ff ba77 	b.w	800b442 <_strtod_l+0x7a>
 800bf54:	2a65      	cmp	r2, #101	@ 0x65
 800bf56:	f43f ab6e 	beq.w	800b636 <_strtod_l+0x26e>
 800bf5a:	2a45      	cmp	r2, #69	@ 0x45
 800bf5c:	f43f ab6b 	beq.w	800b636 <_strtod_l+0x26e>
 800bf60:	2301      	movs	r3, #1
 800bf62:	f7ff bba6 	b.w	800b6b2 <_strtod_l+0x2ea>
 800bf66:	bf00      	nop
 800bf68:	ffc00000 	.word	0xffc00000
 800bf6c:	41dfffff 	.word	0x41dfffff
 800bf70:	94a03595 	.word	0x94a03595
 800bf74:	3fcfffff 	.word	0x3fcfffff

0800bf78 <strtod>:
 800bf78:	460a      	mov	r2, r1
 800bf7a:	4601      	mov	r1, r0
 800bf7c:	4802      	ldr	r0, [pc, #8]	@ (800bf88 <strtod+0x10>)
 800bf7e:	4b03      	ldr	r3, [pc, #12]	@ (800bf8c <strtod+0x14>)
 800bf80:	6800      	ldr	r0, [r0, #0]
 800bf82:	f7ff ba21 	b.w	800b3c8 <_strtod_l>
 800bf86:	bf00      	nop
 800bf88:	200001d0 	.word	0x200001d0
 800bf8c:	20000064 	.word	0x20000064

0800bf90 <__cvt>:
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf96:	461d      	mov	r5, r3
 800bf98:	bfbb      	ittet	lt
 800bf9a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800bf9e:	461d      	movlt	r5, r3
 800bfa0:	2300      	movge	r3, #0
 800bfa2:	232d      	movlt	r3, #45	@ 0x2d
 800bfa4:	b088      	sub	sp, #32
 800bfa6:	4614      	mov	r4, r2
 800bfa8:	bfb8      	it	lt
 800bfaa:	4614      	movlt	r4, r2
 800bfac:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bfae:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800bfb0:	7013      	strb	r3, [r2, #0]
 800bfb2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bfb4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800bfb8:	f023 0820 	bic.w	r8, r3, #32
 800bfbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bfc0:	d005      	beq.n	800bfce <__cvt+0x3e>
 800bfc2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bfc6:	d100      	bne.n	800bfca <__cvt+0x3a>
 800bfc8:	3601      	adds	r6, #1
 800bfca:	2302      	movs	r3, #2
 800bfcc:	e000      	b.n	800bfd0 <__cvt+0x40>
 800bfce:	2303      	movs	r3, #3
 800bfd0:	aa07      	add	r2, sp, #28
 800bfd2:	9204      	str	r2, [sp, #16]
 800bfd4:	aa06      	add	r2, sp, #24
 800bfd6:	e9cd a202 	strd	sl, r2, [sp, #8]
 800bfda:	e9cd 3600 	strd	r3, r6, [sp]
 800bfde:	4622      	mov	r2, r4
 800bfe0:	462b      	mov	r3, r5
 800bfe2:	f000 ff79 	bl	800ced8 <_dtoa_r>
 800bfe6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bfea:	4607      	mov	r7, r0
 800bfec:	d119      	bne.n	800c022 <__cvt+0x92>
 800bfee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bff0:	07db      	lsls	r3, r3, #31
 800bff2:	d50e      	bpl.n	800c012 <__cvt+0x82>
 800bff4:	eb00 0906 	add.w	r9, r0, r6
 800bff8:	2200      	movs	r2, #0
 800bffa:	2300      	movs	r3, #0
 800bffc:	4620      	mov	r0, r4
 800bffe:	4629      	mov	r1, r5
 800c000:	f7f4 fcd2 	bl	80009a8 <__aeabi_dcmpeq>
 800c004:	b108      	cbz	r0, 800c00a <__cvt+0x7a>
 800c006:	f8cd 901c 	str.w	r9, [sp, #28]
 800c00a:	2230      	movs	r2, #48	@ 0x30
 800c00c:	9b07      	ldr	r3, [sp, #28]
 800c00e:	454b      	cmp	r3, r9
 800c010:	d31e      	bcc.n	800c050 <__cvt+0xc0>
 800c012:	4638      	mov	r0, r7
 800c014:	9b07      	ldr	r3, [sp, #28]
 800c016:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c018:	1bdb      	subs	r3, r3, r7
 800c01a:	6013      	str	r3, [r2, #0]
 800c01c:	b008      	add	sp, #32
 800c01e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c022:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c026:	eb00 0906 	add.w	r9, r0, r6
 800c02a:	d1e5      	bne.n	800bff8 <__cvt+0x68>
 800c02c:	7803      	ldrb	r3, [r0, #0]
 800c02e:	2b30      	cmp	r3, #48	@ 0x30
 800c030:	d10a      	bne.n	800c048 <__cvt+0xb8>
 800c032:	2200      	movs	r2, #0
 800c034:	2300      	movs	r3, #0
 800c036:	4620      	mov	r0, r4
 800c038:	4629      	mov	r1, r5
 800c03a:	f7f4 fcb5 	bl	80009a8 <__aeabi_dcmpeq>
 800c03e:	b918      	cbnz	r0, 800c048 <__cvt+0xb8>
 800c040:	f1c6 0601 	rsb	r6, r6, #1
 800c044:	f8ca 6000 	str.w	r6, [sl]
 800c048:	f8da 3000 	ldr.w	r3, [sl]
 800c04c:	4499      	add	r9, r3
 800c04e:	e7d3      	b.n	800bff8 <__cvt+0x68>
 800c050:	1c59      	adds	r1, r3, #1
 800c052:	9107      	str	r1, [sp, #28]
 800c054:	701a      	strb	r2, [r3, #0]
 800c056:	e7d9      	b.n	800c00c <__cvt+0x7c>

0800c058 <__exponent>:
 800c058:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c05a:	2900      	cmp	r1, #0
 800c05c:	bfb6      	itet	lt
 800c05e:	232d      	movlt	r3, #45	@ 0x2d
 800c060:	232b      	movge	r3, #43	@ 0x2b
 800c062:	4249      	neglt	r1, r1
 800c064:	2909      	cmp	r1, #9
 800c066:	7002      	strb	r2, [r0, #0]
 800c068:	7043      	strb	r3, [r0, #1]
 800c06a:	dd29      	ble.n	800c0c0 <__exponent+0x68>
 800c06c:	f10d 0307 	add.w	r3, sp, #7
 800c070:	461d      	mov	r5, r3
 800c072:	270a      	movs	r7, #10
 800c074:	fbb1 f6f7 	udiv	r6, r1, r7
 800c078:	461a      	mov	r2, r3
 800c07a:	fb07 1416 	mls	r4, r7, r6, r1
 800c07e:	3430      	adds	r4, #48	@ 0x30
 800c080:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c084:	460c      	mov	r4, r1
 800c086:	2c63      	cmp	r4, #99	@ 0x63
 800c088:	4631      	mov	r1, r6
 800c08a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c08e:	dcf1      	bgt.n	800c074 <__exponent+0x1c>
 800c090:	3130      	adds	r1, #48	@ 0x30
 800c092:	1e94      	subs	r4, r2, #2
 800c094:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c098:	4623      	mov	r3, r4
 800c09a:	1c41      	adds	r1, r0, #1
 800c09c:	42ab      	cmp	r3, r5
 800c09e:	d30a      	bcc.n	800c0b6 <__exponent+0x5e>
 800c0a0:	f10d 0309 	add.w	r3, sp, #9
 800c0a4:	1a9b      	subs	r3, r3, r2
 800c0a6:	42ac      	cmp	r4, r5
 800c0a8:	bf88      	it	hi
 800c0aa:	2300      	movhi	r3, #0
 800c0ac:	3302      	adds	r3, #2
 800c0ae:	4403      	add	r3, r0
 800c0b0:	1a18      	subs	r0, r3, r0
 800c0b2:	b003      	add	sp, #12
 800c0b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0b6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c0ba:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c0be:	e7ed      	b.n	800c09c <__exponent+0x44>
 800c0c0:	2330      	movs	r3, #48	@ 0x30
 800c0c2:	3130      	adds	r1, #48	@ 0x30
 800c0c4:	7083      	strb	r3, [r0, #2]
 800c0c6:	70c1      	strb	r1, [r0, #3]
 800c0c8:	1d03      	adds	r3, r0, #4
 800c0ca:	e7f1      	b.n	800c0b0 <__exponent+0x58>

0800c0cc <_printf_float>:
 800c0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d0:	b091      	sub	sp, #68	@ 0x44
 800c0d2:	460c      	mov	r4, r1
 800c0d4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800c0d8:	4616      	mov	r6, r2
 800c0da:	461f      	mov	r7, r3
 800c0dc:	4605      	mov	r5, r0
 800c0de:	f000 fdd7 	bl	800cc90 <_localeconv_r>
 800c0e2:	6803      	ldr	r3, [r0, #0]
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	9308      	str	r3, [sp, #32]
 800c0e8:	f7f4 f832 	bl	8000150 <strlen>
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	930e      	str	r3, [sp, #56]	@ 0x38
 800c0f0:	f8d8 3000 	ldr.w	r3, [r8]
 800c0f4:	9009      	str	r0, [sp, #36]	@ 0x24
 800c0f6:	3307      	adds	r3, #7
 800c0f8:	f023 0307 	bic.w	r3, r3, #7
 800c0fc:	f103 0208 	add.w	r2, r3, #8
 800c100:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c104:	f8d4 b000 	ldr.w	fp, [r4]
 800c108:	f8c8 2000 	str.w	r2, [r8]
 800c10c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c110:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c114:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c116:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c11a:	f04f 32ff 	mov.w	r2, #4294967295
 800c11e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c122:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c126:	4b9c      	ldr	r3, [pc, #624]	@ (800c398 <_printf_float+0x2cc>)
 800c128:	f7f4 fc70 	bl	8000a0c <__aeabi_dcmpun>
 800c12c:	bb70      	cbnz	r0, 800c18c <_printf_float+0xc0>
 800c12e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c132:	f04f 32ff 	mov.w	r2, #4294967295
 800c136:	4b98      	ldr	r3, [pc, #608]	@ (800c398 <_printf_float+0x2cc>)
 800c138:	f7f4 fc4a 	bl	80009d0 <__aeabi_dcmple>
 800c13c:	bb30      	cbnz	r0, 800c18c <_printf_float+0xc0>
 800c13e:	2200      	movs	r2, #0
 800c140:	2300      	movs	r3, #0
 800c142:	4640      	mov	r0, r8
 800c144:	4649      	mov	r1, r9
 800c146:	f7f4 fc39 	bl	80009bc <__aeabi_dcmplt>
 800c14a:	b110      	cbz	r0, 800c152 <_printf_float+0x86>
 800c14c:	232d      	movs	r3, #45	@ 0x2d
 800c14e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c152:	4a92      	ldr	r2, [pc, #584]	@ (800c39c <_printf_float+0x2d0>)
 800c154:	4b92      	ldr	r3, [pc, #584]	@ (800c3a0 <_printf_float+0x2d4>)
 800c156:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c15a:	bf94      	ite	ls
 800c15c:	4690      	movls	r8, r2
 800c15e:	4698      	movhi	r8, r3
 800c160:	2303      	movs	r3, #3
 800c162:	f04f 0900 	mov.w	r9, #0
 800c166:	6123      	str	r3, [r4, #16]
 800c168:	f02b 0304 	bic.w	r3, fp, #4
 800c16c:	6023      	str	r3, [r4, #0]
 800c16e:	4633      	mov	r3, r6
 800c170:	4621      	mov	r1, r4
 800c172:	4628      	mov	r0, r5
 800c174:	9700      	str	r7, [sp, #0]
 800c176:	aa0f      	add	r2, sp, #60	@ 0x3c
 800c178:	f000 f9d4 	bl	800c524 <_printf_common>
 800c17c:	3001      	adds	r0, #1
 800c17e:	f040 8090 	bne.w	800c2a2 <_printf_float+0x1d6>
 800c182:	f04f 30ff 	mov.w	r0, #4294967295
 800c186:	b011      	add	sp, #68	@ 0x44
 800c188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c18c:	4642      	mov	r2, r8
 800c18e:	464b      	mov	r3, r9
 800c190:	4640      	mov	r0, r8
 800c192:	4649      	mov	r1, r9
 800c194:	f7f4 fc3a 	bl	8000a0c <__aeabi_dcmpun>
 800c198:	b148      	cbz	r0, 800c1ae <_printf_float+0xe2>
 800c19a:	464b      	mov	r3, r9
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	bfb8      	it	lt
 800c1a0:	232d      	movlt	r3, #45	@ 0x2d
 800c1a2:	4a80      	ldr	r2, [pc, #512]	@ (800c3a4 <_printf_float+0x2d8>)
 800c1a4:	bfb8      	it	lt
 800c1a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c1aa:	4b7f      	ldr	r3, [pc, #508]	@ (800c3a8 <_printf_float+0x2dc>)
 800c1ac:	e7d3      	b.n	800c156 <_printf_float+0x8a>
 800c1ae:	6863      	ldr	r3, [r4, #4]
 800c1b0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800c1b4:	1c5a      	adds	r2, r3, #1
 800c1b6:	d13f      	bne.n	800c238 <_printf_float+0x16c>
 800c1b8:	2306      	movs	r3, #6
 800c1ba:	6063      	str	r3, [r4, #4]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800c1c2:	6023      	str	r3, [r4, #0]
 800c1c4:	9206      	str	r2, [sp, #24]
 800c1c6:	aa0e      	add	r2, sp, #56	@ 0x38
 800c1c8:	e9cd a204 	strd	sl, r2, [sp, #16]
 800c1cc:	aa0d      	add	r2, sp, #52	@ 0x34
 800c1ce:	9203      	str	r2, [sp, #12]
 800c1d0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800c1d4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c1d8:	6863      	ldr	r3, [r4, #4]
 800c1da:	4642      	mov	r2, r8
 800c1dc:	9300      	str	r3, [sp, #0]
 800c1de:	4628      	mov	r0, r5
 800c1e0:	464b      	mov	r3, r9
 800c1e2:	910a      	str	r1, [sp, #40]	@ 0x28
 800c1e4:	f7ff fed4 	bl	800bf90 <__cvt>
 800c1e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c1ea:	4680      	mov	r8, r0
 800c1ec:	2947      	cmp	r1, #71	@ 0x47
 800c1ee:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c1f0:	d128      	bne.n	800c244 <_printf_float+0x178>
 800c1f2:	1cc8      	adds	r0, r1, #3
 800c1f4:	db02      	blt.n	800c1fc <_printf_float+0x130>
 800c1f6:	6863      	ldr	r3, [r4, #4]
 800c1f8:	4299      	cmp	r1, r3
 800c1fa:	dd40      	ble.n	800c27e <_printf_float+0x1b2>
 800c1fc:	f1aa 0a02 	sub.w	sl, sl, #2
 800c200:	fa5f fa8a 	uxtb.w	sl, sl
 800c204:	4652      	mov	r2, sl
 800c206:	3901      	subs	r1, #1
 800c208:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c20c:	910d      	str	r1, [sp, #52]	@ 0x34
 800c20e:	f7ff ff23 	bl	800c058 <__exponent>
 800c212:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c214:	4681      	mov	r9, r0
 800c216:	1813      	adds	r3, r2, r0
 800c218:	2a01      	cmp	r2, #1
 800c21a:	6123      	str	r3, [r4, #16]
 800c21c:	dc02      	bgt.n	800c224 <_printf_float+0x158>
 800c21e:	6822      	ldr	r2, [r4, #0]
 800c220:	07d2      	lsls	r2, r2, #31
 800c222:	d501      	bpl.n	800c228 <_printf_float+0x15c>
 800c224:	3301      	adds	r3, #1
 800c226:	6123      	str	r3, [r4, #16]
 800c228:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d09e      	beq.n	800c16e <_printf_float+0xa2>
 800c230:	232d      	movs	r3, #45	@ 0x2d
 800c232:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c236:	e79a      	b.n	800c16e <_printf_float+0xa2>
 800c238:	2947      	cmp	r1, #71	@ 0x47
 800c23a:	d1bf      	bne.n	800c1bc <_printf_float+0xf0>
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d1bd      	bne.n	800c1bc <_printf_float+0xf0>
 800c240:	2301      	movs	r3, #1
 800c242:	e7ba      	b.n	800c1ba <_printf_float+0xee>
 800c244:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c248:	d9dc      	bls.n	800c204 <_printf_float+0x138>
 800c24a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c24e:	d118      	bne.n	800c282 <_printf_float+0x1b6>
 800c250:	2900      	cmp	r1, #0
 800c252:	6863      	ldr	r3, [r4, #4]
 800c254:	dd0b      	ble.n	800c26e <_printf_float+0x1a2>
 800c256:	6121      	str	r1, [r4, #16]
 800c258:	b913      	cbnz	r3, 800c260 <_printf_float+0x194>
 800c25a:	6822      	ldr	r2, [r4, #0]
 800c25c:	07d0      	lsls	r0, r2, #31
 800c25e:	d502      	bpl.n	800c266 <_printf_float+0x19a>
 800c260:	3301      	adds	r3, #1
 800c262:	440b      	add	r3, r1
 800c264:	6123      	str	r3, [r4, #16]
 800c266:	f04f 0900 	mov.w	r9, #0
 800c26a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c26c:	e7dc      	b.n	800c228 <_printf_float+0x15c>
 800c26e:	b913      	cbnz	r3, 800c276 <_printf_float+0x1aa>
 800c270:	6822      	ldr	r2, [r4, #0]
 800c272:	07d2      	lsls	r2, r2, #31
 800c274:	d501      	bpl.n	800c27a <_printf_float+0x1ae>
 800c276:	3302      	adds	r3, #2
 800c278:	e7f4      	b.n	800c264 <_printf_float+0x198>
 800c27a:	2301      	movs	r3, #1
 800c27c:	e7f2      	b.n	800c264 <_printf_float+0x198>
 800c27e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c282:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c284:	4299      	cmp	r1, r3
 800c286:	db05      	blt.n	800c294 <_printf_float+0x1c8>
 800c288:	6823      	ldr	r3, [r4, #0]
 800c28a:	6121      	str	r1, [r4, #16]
 800c28c:	07d8      	lsls	r0, r3, #31
 800c28e:	d5ea      	bpl.n	800c266 <_printf_float+0x19a>
 800c290:	1c4b      	adds	r3, r1, #1
 800c292:	e7e7      	b.n	800c264 <_printf_float+0x198>
 800c294:	2900      	cmp	r1, #0
 800c296:	bfcc      	ite	gt
 800c298:	2201      	movgt	r2, #1
 800c29a:	f1c1 0202 	rsble	r2, r1, #2
 800c29e:	4413      	add	r3, r2
 800c2a0:	e7e0      	b.n	800c264 <_printf_float+0x198>
 800c2a2:	6823      	ldr	r3, [r4, #0]
 800c2a4:	055a      	lsls	r2, r3, #21
 800c2a6:	d407      	bmi.n	800c2b8 <_printf_float+0x1ec>
 800c2a8:	6923      	ldr	r3, [r4, #16]
 800c2aa:	4642      	mov	r2, r8
 800c2ac:	4631      	mov	r1, r6
 800c2ae:	4628      	mov	r0, r5
 800c2b0:	47b8      	blx	r7
 800c2b2:	3001      	adds	r0, #1
 800c2b4:	d12b      	bne.n	800c30e <_printf_float+0x242>
 800c2b6:	e764      	b.n	800c182 <_printf_float+0xb6>
 800c2b8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c2bc:	f240 80dc 	bls.w	800c478 <_printf_float+0x3ac>
 800c2c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	f7f4 fb6e 	bl	80009a8 <__aeabi_dcmpeq>
 800c2cc:	2800      	cmp	r0, #0
 800c2ce:	d033      	beq.n	800c338 <_printf_float+0x26c>
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	4631      	mov	r1, r6
 800c2d4:	4628      	mov	r0, r5
 800c2d6:	4a35      	ldr	r2, [pc, #212]	@ (800c3ac <_printf_float+0x2e0>)
 800c2d8:	47b8      	blx	r7
 800c2da:	3001      	adds	r0, #1
 800c2dc:	f43f af51 	beq.w	800c182 <_printf_float+0xb6>
 800c2e0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800c2e4:	4543      	cmp	r3, r8
 800c2e6:	db02      	blt.n	800c2ee <_printf_float+0x222>
 800c2e8:	6823      	ldr	r3, [r4, #0]
 800c2ea:	07d8      	lsls	r0, r3, #31
 800c2ec:	d50f      	bpl.n	800c30e <_printf_float+0x242>
 800c2ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c2f2:	4631      	mov	r1, r6
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	47b8      	blx	r7
 800c2f8:	3001      	adds	r0, #1
 800c2fa:	f43f af42 	beq.w	800c182 <_printf_float+0xb6>
 800c2fe:	f04f 0900 	mov.w	r9, #0
 800c302:	f108 38ff 	add.w	r8, r8, #4294967295
 800c306:	f104 0a1a 	add.w	sl, r4, #26
 800c30a:	45c8      	cmp	r8, r9
 800c30c:	dc09      	bgt.n	800c322 <_printf_float+0x256>
 800c30e:	6823      	ldr	r3, [r4, #0]
 800c310:	079b      	lsls	r3, r3, #30
 800c312:	f100 8102 	bmi.w	800c51a <_printf_float+0x44e>
 800c316:	68e0      	ldr	r0, [r4, #12]
 800c318:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c31a:	4298      	cmp	r0, r3
 800c31c:	bfb8      	it	lt
 800c31e:	4618      	movlt	r0, r3
 800c320:	e731      	b.n	800c186 <_printf_float+0xba>
 800c322:	2301      	movs	r3, #1
 800c324:	4652      	mov	r2, sl
 800c326:	4631      	mov	r1, r6
 800c328:	4628      	mov	r0, r5
 800c32a:	47b8      	blx	r7
 800c32c:	3001      	adds	r0, #1
 800c32e:	f43f af28 	beq.w	800c182 <_printf_float+0xb6>
 800c332:	f109 0901 	add.w	r9, r9, #1
 800c336:	e7e8      	b.n	800c30a <_printf_float+0x23e>
 800c338:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	dc38      	bgt.n	800c3b0 <_printf_float+0x2e4>
 800c33e:	2301      	movs	r3, #1
 800c340:	4631      	mov	r1, r6
 800c342:	4628      	mov	r0, r5
 800c344:	4a19      	ldr	r2, [pc, #100]	@ (800c3ac <_printf_float+0x2e0>)
 800c346:	47b8      	blx	r7
 800c348:	3001      	adds	r0, #1
 800c34a:	f43f af1a 	beq.w	800c182 <_printf_float+0xb6>
 800c34e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800c352:	ea59 0303 	orrs.w	r3, r9, r3
 800c356:	d102      	bne.n	800c35e <_printf_float+0x292>
 800c358:	6823      	ldr	r3, [r4, #0]
 800c35a:	07d9      	lsls	r1, r3, #31
 800c35c:	d5d7      	bpl.n	800c30e <_printf_float+0x242>
 800c35e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c362:	4631      	mov	r1, r6
 800c364:	4628      	mov	r0, r5
 800c366:	47b8      	blx	r7
 800c368:	3001      	adds	r0, #1
 800c36a:	f43f af0a 	beq.w	800c182 <_printf_float+0xb6>
 800c36e:	f04f 0a00 	mov.w	sl, #0
 800c372:	f104 0b1a 	add.w	fp, r4, #26
 800c376:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c378:	425b      	negs	r3, r3
 800c37a:	4553      	cmp	r3, sl
 800c37c:	dc01      	bgt.n	800c382 <_printf_float+0x2b6>
 800c37e:	464b      	mov	r3, r9
 800c380:	e793      	b.n	800c2aa <_printf_float+0x1de>
 800c382:	2301      	movs	r3, #1
 800c384:	465a      	mov	r2, fp
 800c386:	4631      	mov	r1, r6
 800c388:	4628      	mov	r0, r5
 800c38a:	47b8      	blx	r7
 800c38c:	3001      	adds	r0, #1
 800c38e:	f43f aef8 	beq.w	800c182 <_printf_float+0xb6>
 800c392:	f10a 0a01 	add.w	sl, sl, #1
 800c396:	e7ee      	b.n	800c376 <_printf_float+0x2aa>
 800c398:	7fefffff 	.word	0x7fefffff
 800c39c:	0800fef0 	.word	0x0800fef0
 800c3a0:	0800fef4 	.word	0x0800fef4
 800c3a4:	0800fef8 	.word	0x0800fef8
 800c3a8:	0800fefc 	.word	0x0800fefc
 800c3ac:	0800ff00 	.word	0x0800ff00
 800c3b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c3b2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c3b6:	4553      	cmp	r3, sl
 800c3b8:	bfa8      	it	ge
 800c3ba:	4653      	movge	r3, sl
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	4699      	mov	r9, r3
 800c3c0:	dc36      	bgt.n	800c430 <_printf_float+0x364>
 800c3c2:	f04f 0b00 	mov.w	fp, #0
 800c3c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c3ca:	f104 021a 	add.w	r2, r4, #26
 800c3ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c3d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c3d2:	eba3 0309 	sub.w	r3, r3, r9
 800c3d6:	455b      	cmp	r3, fp
 800c3d8:	dc31      	bgt.n	800c43e <_printf_float+0x372>
 800c3da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3dc:	459a      	cmp	sl, r3
 800c3de:	dc3a      	bgt.n	800c456 <_printf_float+0x38a>
 800c3e0:	6823      	ldr	r3, [r4, #0]
 800c3e2:	07da      	lsls	r2, r3, #31
 800c3e4:	d437      	bmi.n	800c456 <_printf_float+0x38a>
 800c3e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3e8:	ebaa 0903 	sub.w	r9, sl, r3
 800c3ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3ee:	ebaa 0303 	sub.w	r3, sl, r3
 800c3f2:	4599      	cmp	r9, r3
 800c3f4:	bfa8      	it	ge
 800c3f6:	4699      	movge	r9, r3
 800c3f8:	f1b9 0f00 	cmp.w	r9, #0
 800c3fc:	dc33      	bgt.n	800c466 <_printf_float+0x39a>
 800c3fe:	f04f 0800 	mov.w	r8, #0
 800c402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c406:	f104 0b1a 	add.w	fp, r4, #26
 800c40a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c40c:	ebaa 0303 	sub.w	r3, sl, r3
 800c410:	eba3 0309 	sub.w	r3, r3, r9
 800c414:	4543      	cmp	r3, r8
 800c416:	f77f af7a 	ble.w	800c30e <_printf_float+0x242>
 800c41a:	2301      	movs	r3, #1
 800c41c:	465a      	mov	r2, fp
 800c41e:	4631      	mov	r1, r6
 800c420:	4628      	mov	r0, r5
 800c422:	47b8      	blx	r7
 800c424:	3001      	adds	r0, #1
 800c426:	f43f aeac 	beq.w	800c182 <_printf_float+0xb6>
 800c42a:	f108 0801 	add.w	r8, r8, #1
 800c42e:	e7ec      	b.n	800c40a <_printf_float+0x33e>
 800c430:	4642      	mov	r2, r8
 800c432:	4631      	mov	r1, r6
 800c434:	4628      	mov	r0, r5
 800c436:	47b8      	blx	r7
 800c438:	3001      	adds	r0, #1
 800c43a:	d1c2      	bne.n	800c3c2 <_printf_float+0x2f6>
 800c43c:	e6a1      	b.n	800c182 <_printf_float+0xb6>
 800c43e:	2301      	movs	r3, #1
 800c440:	4631      	mov	r1, r6
 800c442:	4628      	mov	r0, r5
 800c444:	920a      	str	r2, [sp, #40]	@ 0x28
 800c446:	47b8      	blx	r7
 800c448:	3001      	adds	r0, #1
 800c44a:	f43f ae9a 	beq.w	800c182 <_printf_float+0xb6>
 800c44e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c450:	f10b 0b01 	add.w	fp, fp, #1
 800c454:	e7bb      	b.n	800c3ce <_printf_float+0x302>
 800c456:	4631      	mov	r1, r6
 800c458:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c45c:	4628      	mov	r0, r5
 800c45e:	47b8      	blx	r7
 800c460:	3001      	adds	r0, #1
 800c462:	d1c0      	bne.n	800c3e6 <_printf_float+0x31a>
 800c464:	e68d      	b.n	800c182 <_printf_float+0xb6>
 800c466:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c468:	464b      	mov	r3, r9
 800c46a:	4631      	mov	r1, r6
 800c46c:	4628      	mov	r0, r5
 800c46e:	4442      	add	r2, r8
 800c470:	47b8      	blx	r7
 800c472:	3001      	adds	r0, #1
 800c474:	d1c3      	bne.n	800c3fe <_printf_float+0x332>
 800c476:	e684      	b.n	800c182 <_printf_float+0xb6>
 800c478:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c47c:	f1ba 0f01 	cmp.w	sl, #1
 800c480:	dc01      	bgt.n	800c486 <_printf_float+0x3ba>
 800c482:	07db      	lsls	r3, r3, #31
 800c484:	d536      	bpl.n	800c4f4 <_printf_float+0x428>
 800c486:	2301      	movs	r3, #1
 800c488:	4642      	mov	r2, r8
 800c48a:	4631      	mov	r1, r6
 800c48c:	4628      	mov	r0, r5
 800c48e:	47b8      	blx	r7
 800c490:	3001      	adds	r0, #1
 800c492:	f43f ae76 	beq.w	800c182 <_printf_float+0xb6>
 800c496:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c49a:	4631      	mov	r1, r6
 800c49c:	4628      	mov	r0, r5
 800c49e:	47b8      	blx	r7
 800c4a0:	3001      	adds	r0, #1
 800c4a2:	f43f ae6e 	beq.w	800c182 <_printf_float+0xb6>
 800c4a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4b2:	f7f4 fa79 	bl	80009a8 <__aeabi_dcmpeq>
 800c4b6:	b9c0      	cbnz	r0, 800c4ea <_printf_float+0x41e>
 800c4b8:	4653      	mov	r3, sl
 800c4ba:	f108 0201 	add.w	r2, r8, #1
 800c4be:	4631      	mov	r1, r6
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	47b8      	blx	r7
 800c4c4:	3001      	adds	r0, #1
 800c4c6:	d10c      	bne.n	800c4e2 <_printf_float+0x416>
 800c4c8:	e65b      	b.n	800c182 <_printf_float+0xb6>
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	465a      	mov	r2, fp
 800c4ce:	4631      	mov	r1, r6
 800c4d0:	4628      	mov	r0, r5
 800c4d2:	47b8      	blx	r7
 800c4d4:	3001      	adds	r0, #1
 800c4d6:	f43f ae54 	beq.w	800c182 <_printf_float+0xb6>
 800c4da:	f108 0801 	add.w	r8, r8, #1
 800c4de:	45d0      	cmp	r8, sl
 800c4e0:	dbf3      	blt.n	800c4ca <_printf_float+0x3fe>
 800c4e2:	464b      	mov	r3, r9
 800c4e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c4e8:	e6e0      	b.n	800c2ac <_printf_float+0x1e0>
 800c4ea:	f04f 0800 	mov.w	r8, #0
 800c4ee:	f104 0b1a 	add.w	fp, r4, #26
 800c4f2:	e7f4      	b.n	800c4de <_printf_float+0x412>
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	4642      	mov	r2, r8
 800c4f8:	e7e1      	b.n	800c4be <_printf_float+0x3f2>
 800c4fa:	2301      	movs	r3, #1
 800c4fc:	464a      	mov	r2, r9
 800c4fe:	4631      	mov	r1, r6
 800c500:	4628      	mov	r0, r5
 800c502:	47b8      	blx	r7
 800c504:	3001      	adds	r0, #1
 800c506:	f43f ae3c 	beq.w	800c182 <_printf_float+0xb6>
 800c50a:	f108 0801 	add.w	r8, r8, #1
 800c50e:	68e3      	ldr	r3, [r4, #12]
 800c510:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c512:	1a5b      	subs	r3, r3, r1
 800c514:	4543      	cmp	r3, r8
 800c516:	dcf0      	bgt.n	800c4fa <_printf_float+0x42e>
 800c518:	e6fd      	b.n	800c316 <_printf_float+0x24a>
 800c51a:	f04f 0800 	mov.w	r8, #0
 800c51e:	f104 0919 	add.w	r9, r4, #25
 800c522:	e7f4      	b.n	800c50e <_printf_float+0x442>

0800c524 <_printf_common>:
 800c524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c528:	4616      	mov	r6, r2
 800c52a:	4698      	mov	r8, r3
 800c52c:	688a      	ldr	r2, [r1, #8]
 800c52e:	690b      	ldr	r3, [r1, #16]
 800c530:	4607      	mov	r7, r0
 800c532:	4293      	cmp	r3, r2
 800c534:	bfb8      	it	lt
 800c536:	4613      	movlt	r3, r2
 800c538:	6033      	str	r3, [r6, #0]
 800c53a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c53e:	460c      	mov	r4, r1
 800c540:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c544:	b10a      	cbz	r2, 800c54a <_printf_common+0x26>
 800c546:	3301      	adds	r3, #1
 800c548:	6033      	str	r3, [r6, #0]
 800c54a:	6823      	ldr	r3, [r4, #0]
 800c54c:	0699      	lsls	r1, r3, #26
 800c54e:	bf42      	ittt	mi
 800c550:	6833      	ldrmi	r3, [r6, #0]
 800c552:	3302      	addmi	r3, #2
 800c554:	6033      	strmi	r3, [r6, #0]
 800c556:	6825      	ldr	r5, [r4, #0]
 800c558:	f015 0506 	ands.w	r5, r5, #6
 800c55c:	d106      	bne.n	800c56c <_printf_common+0x48>
 800c55e:	f104 0a19 	add.w	sl, r4, #25
 800c562:	68e3      	ldr	r3, [r4, #12]
 800c564:	6832      	ldr	r2, [r6, #0]
 800c566:	1a9b      	subs	r3, r3, r2
 800c568:	42ab      	cmp	r3, r5
 800c56a:	dc2b      	bgt.n	800c5c4 <_printf_common+0xa0>
 800c56c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c570:	6822      	ldr	r2, [r4, #0]
 800c572:	3b00      	subs	r3, #0
 800c574:	bf18      	it	ne
 800c576:	2301      	movne	r3, #1
 800c578:	0692      	lsls	r2, r2, #26
 800c57a:	d430      	bmi.n	800c5de <_printf_common+0xba>
 800c57c:	4641      	mov	r1, r8
 800c57e:	4638      	mov	r0, r7
 800c580:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c584:	47c8      	blx	r9
 800c586:	3001      	adds	r0, #1
 800c588:	d023      	beq.n	800c5d2 <_printf_common+0xae>
 800c58a:	6823      	ldr	r3, [r4, #0]
 800c58c:	6922      	ldr	r2, [r4, #16]
 800c58e:	f003 0306 	and.w	r3, r3, #6
 800c592:	2b04      	cmp	r3, #4
 800c594:	bf14      	ite	ne
 800c596:	2500      	movne	r5, #0
 800c598:	6833      	ldreq	r3, [r6, #0]
 800c59a:	f04f 0600 	mov.w	r6, #0
 800c59e:	bf08      	it	eq
 800c5a0:	68e5      	ldreq	r5, [r4, #12]
 800c5a2:	f104 041a 	add.w	r4, r4, #26
 800c5a6:	bf08      	it	eq
 800c5a8:	1aed      	subeq	r5, r5, r3
 800c5aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c5ae:	bf08      	it	eq
 800c5b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c5b4:	4293      	cmp	r3, r2
 800c5b6:	bfc4      	itt	gt
 800c5b8:	1a9b      	subgt	r3, r3, r2
 800c5ba:	18ed      	addgt	r5, r5, r3
 800c5bc:	42b5      	cmp	r5, r6
 800c5be:	d11a      	bne.n	800c5f6 <_printf_common+0xd2>
 800c5c0:	2000      	movs	r0, #0
 800c5c2:	e008      	b.n	800c5d6 <_printf_common+0xb2>
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	4652      	mov	r2, sl
 800c5c8:	4641      	mov	r1, r8
 800c5ca:	4638      	mov	r0, r7
 800c5cc:	47c8      	blx	r9
 800c5ce:	3001      	adds	r0, #1
 800c5d0:	d103      	bne.n	800c5da <_printf_common+0xb6>
 800c5d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5da:	3501      	adds	r5, #1
 800c5dc:	e7c1      	b.n	800c562 <_printf_common+0x3e>
 800c5de:	2030      	movs	r0, #48	@ 0x30
 800c5e0:	18e1      	adds	r1, r4, r3
 800c5e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c5e6:	1c5a      	adds	r2, r3, #1
 800c5e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c5ec:	4422      	add	r2, r4
 800c5ee:	3302      	adds	r3, #2
 800c5f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c5f4:	e7c2      	b.n	800c57c <_printf_common+0x58>
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	4622      	mov	r2, r4
 800c5fa:	4641      	mov	r1, r8
 800c5fc:	4638      	mov	r0, r7
 800c5fe:	47c8      	blx	r9
 800c600:	3001      	adds	r0, #1
 800c602:	d0e6      	beq.n	800c5d2 <_printf_common+0xae>
 800c604:	3601      	adds	r6, #1
 800c606:	e7d9      	b.n	800c5bc <_printf_common+0x98>

0800c608 <_printf_i>:
 800c608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c60c:	7e0f      	ldrb	r7, [r1, #24]
 800c60e:	4691      	mov	r9, r2
 800c610:	2f78      	cmp	r7, #120	@ 0x78
 800c612:	4680      	mov	r8, r0
 800c614:	460c      	mov	r4, r1
 800c616:	469a      	mov	sl, r3
 800c618:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c61a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c61e:	d807      	bhi.n	800c630 <_printf_i+0x28>
 800c620:	2f62      	cmp	r7, #98	@ 0x62
 800c622:	d80a      	bhi.n	800c63a <_printf_i+0x32>
 800c624:	2f00      	cmp	r7, #0
 800c626:	f000 80d3 	beq.w	800c7d0 <_printf_i+0x1c8>
 800c62a:	2f58      	cmp	r7, #88	@ 0x58
 800c62c:	f000 80ba 	beq.w	800c7a4 <_printf_i+0x19c>
 800c630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c634:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c638:	e03a      	b.n	800c6b0 <_printf_i+0xa8>
 800c63a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c63e:	2b15      	cmp	r3, #21
 800c640:	d8f6      	bhi.n	800c630 <_printf_i+0x28>
 800c642:	a101      	add	r1, pc, #4	@ (adr r1, 800c648 <_printf_i+0x40>)
 800c644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c648:	0800c6a1 	.word	0x0800c6a1
 800c64c:	0800c6b5 	.word	0x0800c6b5
 800c650:	0800c631 	.word	0x0800c631
 800c654:	0800c631 	.word	0x0800c631
 800c658:	0800c631 	.word	0x0800c631
 800c65c:	0800c631 	.word	0x0800c631
 800c660:	0800c6b5 	.word	0x0800c6b5
 800c664:	0800c631 	.word	0x0800c631
 800c668:	0800c631 	.word	0x0800c631
 800c66c:	0800c631 	.word	0x0800c631
 800c670:	0800c631 	.word	0x0800c631
 800c674:	0800c7b7 	.word	0x0800c7b7
 800c678:	0800c6df 	.word	0x0800c6df
 800c67c:	0800c771 	.word	0x0800c771
 800c680:	0800c631 	.word	0x0800c631
 800c684:	0800c631 	.word	0x0800c631
 800c688:	0800c7d9 	.word	0x0800c7d9
 800c68c:	0800c631 	.word	0x0800c631
 800c690:	0800c6df 	.word	0x0800c6df
 800c694:	0800c631 	.word	0x0800c631
 800c698:	0800c631 	.word	0x0800c631
 800c69c:	0800c779 	.word	0x0800c779
 800c6a0:	6833      	ldr	r3, [r6, #0]
 800c6a2:	1d1a      	adds	r2, r3, #4
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	6032      	str	r2, [r6, #0]
 800c6a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c6ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e09e      	b.n	800c7f2 <_printf_i+0x1ea>
 800c6b4:	6833      	ldr	r3, [r6, #0]
 800c6b6:	6820      	ldr	r0, [r4, #0]
 800c6b8:	1d19      	adds	r1, r3, #4
 800c6ba:	6031      	str	r1, [r6, #0]
 800c6bc:	0606      	lsls	r6, r0, #24
 800c6be:	d501      	bpl.n	800c6c4 <_printf_i+0xbc>
 800c6c0:	681d      	ldr	r5, [r3, #0]
 800c6c2:	e003      	b.n	800c6cc <_printf_i+0xc4>
 800c6c4:	0645      	lsls	r5, r0, #25
 800c6c6:	d5fb      	bpl.n	800c6c0 <_printf_i+0xb8>
 800c6c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c6cc:	2d00      	cmp	r5, #0
 800c6ce:	da03      	bge.n	800c6d8 <_printf_i+0xd0>
 800c6d0:	232d      	movs	r3, #45	@ 0x2d
 800c6d2:	426d      	negs	r5, r5
 800c6d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6d8:	230a      	movs	r3, #10
 800c6da:	4859      	ldr	r0, [pc, #356]	@ (800c840 <_printf_i+0x238>)
 800c6dc:	e011      	b.n	800c702 <_printf_i+0xfa>
 800c6de:	6821      	ldr	r1, [r4, #0]
 800c6e0:	6833      	ldr	r3, [r6, #0]
 800c6e2:	0608      	lsls	r0, r1, #24
 800c6e4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c6e8:	d402      	bmi.n	800c6f0 <_printf_i+0xe8>
 800c6ea:	0649      	lsls	r1, r1, #25
 800c6ec:	bf48      	it	mi
 800c6ee:	b2ad      	uxthmi	r5, r5
 800c6f0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c6f2:	6033      	str	r3, [r6, #0]
 800c6f4:	bf14      	ite	ne
 800c6f6:	230a      	movne	r3, #10
 800c6f8:	2308      	moveq	r3, #8
 800c6fa:	4851      	ldr	r0, [pc, #324]	@ (800c840 <_printf_i+0x238>)
 800c6fc:	2100      	movs	r1, #0
 800c6fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c702:	6866      	ldr	r6, [r4, #4]
 800c704:	2e00      	cmp	r6, #0
 800c706:	bfa8      	it	ge
 800c708:	6821      	ldrge	r1, [r4, #0]
 800c70a:	60a6      	str	r6, [r4, #8]
 800c70c:	bfa4      	itt	ge
 800c70e:	f021 0104 	bicge.w	r1, r1, #4
 800c712:	6021      	strge	r1, [r4, #0]
 800c714:	b90d      	cbnz	r5, 800c71a <_printf_i+0x112>
 800c716:	2e00      	cmp	r6, #0
 800c718:	d04b      	beq.n	800c7b2 <_printf_i+0x1aa>
 800c71a:	4616      	mov	r6, r2
 800c71c:	fbb5 f1f3 	udiv	r1, r5, r3
 800c720:	fb03 5711 	mls	r7, r3, r1, r5
 800c724:	5dc7      	ldrb	r7, [r0, r7]
 800c726:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c72a:	462f      	mov	r7, r5
 800c72c:	42bb      	cmp	r3, r7
 800c72e:	460d      	mov	r5, r1
 800c730:	d9f4      	bls.n	800c71c <_printf_i+0x114>
 800c732:	2b08      	cmp	r3, #8
 800c734:	d10b      	bne.n	800c74e <_printf_i+0x146>
 800c736:	6823      	ldr	r3, [r4, #0]
 800c738:	07df      	lsls	r7, r3, #31
 800c73a:	d508      	bpl.n	800c74e <_printf_i+0x146>
 800c73c:	6923      	ldr	r3, [r4, #16]
 800c73e:	6861      	ldr	r1, [r4, #4]
 800c740:	4299      	cmp	r1, r3
 800c742:	bfde      	ittt	le
 800c744:	2330      	movle	r3, #48	@ 0x30
 800c746:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c74a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c74e:	1b92      	subs	r2, r2, r6
 800c750:	6122      	str	r2, [r4, #16]
 800c752:	464b      	mov	r3, r9
 800c754:	4621      	mov	r1, r4
 800c756:	4640      	mov	r0, r8
 800c758:	f8cd a000 	str.w	sl, [sp]
 800c75c:	aa03      	add	r2, sp, #12
 800c75e:	f7ff fee1 	bl	800c524 <_printf_common>
 800c762:	3001      	adds	r0, #1
 800c764:	d14a      	bne.n	800c7fc <_printf_i+0x1f4>
 800c766:	f04f 30ff 	mov.w	r0, #4294967295
 800c76a:	b004      	add	sp, #16
 800c76c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c770:	6823      	ldr	r3, [r4, #0]
 800c772:	f043 0320 	orr.w	r3, r3, #32
 800c776:	6023      	str	r3, [r4, #0]
 800c778:	2778      	movs	r7, #120	@ 0x78
 800c77a:	4832      	ldr	r0, [pc, #200]	@ (800c844 <_printf_i+0x23c>)
 800c77c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c780:	6823      	ldr	r3, [r4, #0]
 800c782:	6831      	ldr	r1, [r6, #0]
 800c784:	061f      	lsls	r7, r3, #24
 800c786:	f851 5b04 	ldr.w	r5, [r1], #4
 800c78a:	d402      	bmi.n	800c792 <_printf_i+0x18a>
 800c78c:	065f      	lsls	r7, r3, #25
 800c78e:	bf48      	it	mi
 800c790:	b2ad      	uxthmi	r5, r5
 800c792:	6031      	str	r1, [r6, #0]
 800c794:	07d9      	lsls	r1, r3, #31
 800c796:	bf44      	itt	mi
 800c798:	f043 0320 	orrmi.w	r3, r3, #32
 800c79c:	6023      	strmi	r3, [r4, #0]
 800c79e:	b11d      	cbz	r5, 800c7a8 <_printf_i+0x1a0>
 800c7a0:	2310      	movs	r3, #16
 800c7a2:	e7ab      	b.n	800c6fc <_printf_i+0xf4>
 800c7a4:	4826      	ldr	r0, [pc, #152]	@ (800c840 <_printf_i+0x238>)
 800c7a6:	e7e9      	b.n	800c77c <_printf_i+0x174>
 800c7a8:	6823      	ldr	r3, [r4, #0]
 800c7aa:	f023 0320 	bic.w	r3, r3, #32
 800c7ae:	6023      	str	r3, [r4, #0]
 800c7b0:	e7f6      	b.n	800c7a0 <_printf_i+0x198>
 800c7b2:	4616      	mov	r6, r2
 800c7b4:	e7bd      	b.n	800c732 <_printf_i+0x12a>
 800c7b6:	6833      	ldr	r3, [r6, #0]
 800c7b8:	6825      	ldr	r5, [r4, #0]
 800c7ba:	1d18      	adds	r0, r3, #4
 800c7bc:	6961      	ldr	r1, [r4, #20]
 800c7be:	6030      	str	r0, [r6, #0]
 800c7c0:	062e      	lsls	r6, r5, #24
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	d501      	bpl.n	800c7ca <_printf_i+0x1c2>
 800c7c6:	6019      	str	r1, [r3, #0]
 800c7c8:	e002      	b.n	800c7d0 <_printf_i+0x1c8>
 800c7ca:	0668      	lsls	r0, r5, #25
 800c7cc:	d5fb      	bpl.n	800c7c6 <_printf_i+0x1be>
 800c7ce:	8019      	strh	r1, [r3, #0]
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	4616      	mov	r6, r2
 800c7d4:	6123      	str	r3, [r4, #16]
 800c7d6:	e7bc      	b.n	800c752 <_printf_i+0x14a>
 800c7d8:	6833      	ldr	r3, [r6, #0]
 800c7da:	2100      	movs	r1, #0
 800c7dc:	1d1a      	adds	r2, r3, #4
 800c7de:	6032      	str	r2, [r6, #0]
 800c7e0:	681e      	ldr	r6, [r3, #0]
 800c7e2:	6862      	ldr	r2, [r4, #4]
 800c7e4:	4630      	mov	r0, r6
 800c7e6:	f000 faca 	bl	800cd7e <memchr>
 800c7ea:	b108      	cbz	r0, 800c7f0 <_printf_i+0x1e8>
 800c7ec:	1b80      	subs	r0, r0, r6
 800c7ee:	6060      	str	r0, [r4, #4]
 800c7f0:	6863      	ldr	r3, [r4, #4]
 800c7f2:	6123      	str	r3, [r4, #16]
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7fa:	e7aa      	b.n	800c752 <_printf_i+0x14a>
 800c7fc:	4632      	mov	r2, r6
 800c7fe:	4649      	mov	r1, r9
 800c800:	4640      	mov	r0, r8
 800c802:	6923      	ldr	r3, [r4, #16]
 800c804:	47d0      	blx	sl
 800c806:	3001      	adds	r0, #1
 800c808:	d0ad      	beq.n	800c766 <_printf_i+0x15e>
 800c80a:	6823      	ldr	r3, [r4, #0]
 800c80c:	079b      	lsls	r3, r3, #30
 800c80e:	d413      	bmi.n	800c838 <_printf_i+0x230>
 800c810:	68e0      	ldr	r0, [r4, #12]
 800c812:	9b03      	ldr	r3, [sp, #12]
 800c814:	4298      	cmp	r0, r3
 800c816:	bfb8      	it	lt
 800c818:	4618      	movlt	r0, r3
 800c81a:	e7a6      	b.n	800c76a <_printf_i+0x162>
 800c81c:	2301      	movs	r3, #1
 800c81e:	4632      	mov	r2, r6
 800c820:	4649      	mov	r1, r9
 800c822:	4640      	mov	r0, r8
 800c824:	47d0      	blx	sl
 800c826:	3001      	adds	r0, #1
 800c828:	d09d      	beq.n	800c766 <_printf_i+0x15e>
 800c82a:	3501      	adds	r5, #1
 800c82c:	68e3      	ldr	r3, [r4, #12]
 800c82e:	9903      	ldr	r1, [sp, #12]
 800c830:	1a5b      	subs	r3, r3, r1
 800c832:	42ab      	cmp	r3, r5
 800c834:	dcf2      	bgt.n	800c81c <_printf_i+0x214>
 800c836:	e7eb      	b.n	800c810 <_printf_i+0x208>
 800c838:	2500      	movs	r5, #0
 800c83a:	f104 0619 	add.w	r6, r4, #25
 800c83e:	e7f5      	b.n	800c82c <_printf_i+0x224>
 800c840:	0800ff02 	.word	0x0800ff02
 800c844:	0800ff13 	.word	0x0800ff13

0800c848 <std>:
 800c848:	2300      	movs	r3, #0
 800c84a:	b510      	push	{r4, lr}
 800c84c:	4604      	mov	r4, r0
 800c84e:	e9c0 3300 	strd	r3, r3, [r0]
 800c852:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c856:	6083      	str	r3, [r0, #8]
 800c858:	8181      	strh	r1, [r0, #12]
 800c85a:	6643      	str	r3, [r0, #100]	@ 0x64
 800c85c:	81c2      	strh	r2, [r0, #14]
 800c85e:	6183      	str	r3, [r0, #24]
 800c860:	4619      	mov	r1, r3
 800c862:	2208      	movs	r2, #8
 800c864:	305c      	adds	r0, #92	@ 0x5c
 800c866:	f000 f9f9 	bl	800cc5c <memset>
 800c86a:	4b0d      	ldr	r3, [pc, #52]	@ (800c8a0 <std+0x58>)
 800c86c:	6224      	str	r4, [r4, #32]
 800c86e:	6263      	str	r3, [r4, #36]	@ 0x24
 800c870:	4b0c      	ldr	r3, [pc, #48]	@ (800c8a4 <std+0x5c>)
 800c872:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c874:	4b0c      	ldr	r3, [pc, #48]	@ (800c8a8 <std+0x60>)
 800c876:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c878:	4b0c      	ldr	r3, [pc, #48]	@ (800c8ac <std+0x64>)
 800c87a:	6323      	str	r3, [r4, #48]	@ 0x30
 800c87c:	4b0c      	ldr	r3, [pc, #48]	@ (800c8b0 <std+0x68>)
 800c87e:	429c      	cmp	r4, r3
 800c880:	d006      	beq.n	800c890 <std+0x48>
 800c882:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c886:	4294      	cmp	r4, r2
 800c888:	d002      	beq.n	800c890 <std+0x48>
 800c88a:	33d0      	adds	r3, #208	@ 0xd0
 800c88c:	429c      	cmp	r4, r3
 800c88e:	d105      	bne.n	800c89c <std+0x54>
 800c890:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c898:	f000 ba6e 	b.w	800cd78 <__retarget_lock_init_recursive>
 800c89c:	bd10      	pop	{r4, pc}
 800c89e:	bf00      	nop
 800c8a0:	0800caad 	.word	0x0800caad
 800c8a4:	0800cacf 	.word	0x0800cacf
 800c8a8:	0800cb07 	.word	0x0800cb07
 800c8ac:	0800cb2b 	.word	0x0800cb2b
 800c8b0:	200011e8 	.word	0x200011e8

0800c8b4 <stdio_exit_handler>:
 800c8b4:	4a02      	ldr	r2, [pc, #8]	@ (800c8c0 <stdio_exit_handler+0xc>)
 800c8b6:	4903      	ldr	r1, [pc, #12]	@ (800c8c4 <stdio_exit_handler+0x10>)
 800c8b8:	4803      	ldr	r0, [pc, #12]	@ (800c8c8 <stdio_exit_handler+0x14>)
 800c8ba:	f000 b869 	b.w	800c990 <_fwalk_sglue>
 800c8be:	bf00      	nop
 800c8c0:	20000058 	.word	0x20000058
 800c8c4:	0800efe1 	.word	0x0800efe1
 800c8c8:	200001d4 	.word	0x200001d4

0800c8cc <cleanup_stdio>:
 800c8cc:	6841      	ldr	r1, [r0, #4]
 800c8ce:	4b0c      	ldr	r3, [pc, #48]	@ (800c900 <cleanup_stdio+0x34>)
 800c8d0:	b510      	push	{r4, lr}
 800c8d2:	4299      	cmp	r1, r3
 800c8d4:	4604      	mov	r4, r0
 800c8d6:	d001      	beq.n	800c8dc <cleanup_stdio+0x10>
 800c8d8:	f002 fb82 	bl	800efe0 <_fflush_r>
 800c8dc:	68a1      	ldr	r1, [r4, #8]
 800c8de:	4b09      	ldr	r3, [pc, #36]	@ (800c904 <cleanup_stdio+0x38>)
 800c8e0:	4299      	cmp	r1, r3
 800c8e2:	d002      	beq.n	800c8ea <cleanup_stdio+0x1e>
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	f002 fb7b 	bl	800efe0 <_fflush_r>
 800c8ea:	68e1      	ldr	r1, [r4, #12]
 800c8ec:	4b06      	ldr	r3, [pc, #24]	@ (800c908 <cleanup_stdio+0x3c>)
 800c8ee:	4299      	cmp	r1, r3
 800c8f0:	d004      	beq.n	800c8fc <cleanup_stdio+0x30>
 800c8f2:	4620      	mov	r0, r4
 800c8f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8f8:	f002 bb72 	b.w	800efe0 <_fflush_r>
 800c8fc:	bd10      	pop	{r4, pc}
 800c8fe:	bf00      	nop
 800c900:	200011e8 	.word	0x200011e8
 800c904:	20001250 	.word	0x20001250
 800c908:	200012b8 	.word	0x200012b8

0800c90c <global_stdio_init.part.0>:
 800c90c:	b510      	push	{r4, lr}
 800c90e:	4b0b      	ldr	r3, [pc, #44]	@ (800c93c <global_stdio_init.part.0+0x30>)
 800c910:	4c0b      	ldr	r4, [pc, #44]	@ (800c940 <global_stdio_init.part.0+0x34>)
 800c912:	4a0c      	ldr	r2, [pc, #48]	@ (800c944 <global_stdio_init.part.0+0x38>)
 800c914:	4620      	mov	r0, r4
 800c916:	601a      	str	r2, [r3, #0]
 800c918:	2104      	movs	r1, #4
 800c91a:	2200      	movs	r2, #0
 800c91c:	f7ff ff94 	bl	800c848 <std>
 800c920:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c924:	2201      	movs	r2, #1
 800c926:	2109      	movs	r1, #9
 800c928:	f7ff ff8e 	bl	800c848 <std>
 800c92c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c930:	2202      	movs	r2, #2
 800c932:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c936:	2112      	movs	r1, #18
 800c938:	f7ff bf86 	b.w	800c848 <std>
 800c93c:	20001320 	.word	0x20001320
 800c940:	200011e8 	.word	0x200011e8
 800c944:	0800c8b5 	.word	0x0800c8b5

0800c948 <__sfp_lock_acquire>:
 800c948:	4801      	ldr	r0, [pc, #4]	@ (800c950 <__sfp_lock_acquire+0x8>)
 800c94a:	f000 ba16 	b.w	800cd7a <__retarget_lock_acquire_recursive>
 800c94e:	bf00      	nop
 800c950:	20001329 	.word	0x20001329

0800c954 <__sfp_lock_release>:
 800c954:	4801      	ldr	r0, [pc, #4]	@ (800c95c <__sfp_lock_release+0x8>)
 800c956:	f000 ba11 	b.w	800cd7c <__retarget_lock_release_recursive>
 800c95a:	bf00      	nop
 800c95c:	20001329 	.word	0x20001329

0800c960 <__sinit>:
 800c960:	b510      	push	{r4, lr}
 800c962:	4604      	mov	r4, r0
 800c964:	f7ff fff0 	bl	800c948 <__sfp_lock_acquire>
 800c968:	6a23      	ldr	r3, [r4, #32]
 800c96a:	b11b      	cbz	r3, 800c974 <__sinit+0x14>
 800c96c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c970:	f7ff bff0 	b.w	800c954 <__sfp_lock_release>
 800c974:	4b04      	ldr	r3, [pc, #16]	@ (800c988 <__sinit+0x28>)
 800c976:	6223      	str	r3, [r4, #32]
 800c978:	4b04      	ldr	r3, [pc, #16]	@ (800c98c <__sinit+0x2c>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d1f5      	bne.n	800c96c <__sinit+0xc>
 800c980:	f7ff ffc4 	bl	800c90c <global_stdio_init.part.0>
 800c984:	e7f2      	b.n	800c96c <__sinit+0xc>
 800c986:	bf00      	nop
 800c988:	0800c8cd 	.word	0x0800c8cd
 800c98c:	20001320 	.word	0x20001320

0800c990 <_fwalk_sglue>:
 800c990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c994:	4607      	mov	r7, r0
 800c996:	4688      	mov	r8, r1
 800c998:	4614      	mov	r4, r2
 800c99a:	2600      	movs	r6, #0
 800c99c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c9a0:	f1b9 0901 	subs.w	r9, r9, #1
 800c9a4:	d505      	bpl.n	800c9b2 <_fwalk_sglue+0x22>
 800c9a6:	6824      	ldr	r4, [r4, #0]
 800c9a8:	2c00      	cmp	r4, #0
 800c9aa:	d1f7      	bne.n	800c99c <_fwalk_sglue+0xc>
 800c9ac:	4630      	mov	r0, r6
 800c9ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9b2:	89ab      	ldrh	r3, [r5, #12]
 800c9b4:	2b01      	cmp	r3, #1
 800c9b6:	d907      	bls.n	800c9c8 <_fwalk_sglue+0x38>
 800c9b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c9bc:	3301      	adds	r3, #1
 800c9be:	d003      	beq.n	800c9c8 <_fwalk_sglue+0x38>
 800c9c0:	4629      	mov	r1, r5
 800c9c2:	4638      	mov	r0, r7
 800c9c4:	47c0      	blx	r8
 800c9c6:	4306      	orrs	r6, r0
 800c9c8:	3568      	adds	r5, #104	@ 0x68
 800c9ca:	e7e9      	b.n	800c9a0 <_fwalk_sglue+0x10>

0800c9cc <iprintf>:
 800c9cc:	b40f      	push	{r0, r1, r2, r3}
 800c9ce:	b507      	push	{r0, r1, r2, lr}
 800c9d0:	4906      	ldr	r1, [pc, #24]	@ (800c9ec <iprintf+0x20>)
 800c9d2:	ab04      	add	r3, sp, #16
 800c9d4:	6808      	ldr	r0, [r1, #0]
 800c9d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9da:	6881      	ldr	r1, [r0, #8]
 800c9dc:	9301      	str	r3, [sp, #4]
 800c9de:	f002 f967 	bl	800ecb0 <_vfiprintf_r>
 800c9e2:	b003      	add	sp, #12
 800c9e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9e8:	b004      	add	sp, #16
 800c9ea:	4770      	bx	lr
 800c9ec:	200001d0 	.word	0x200001d0

0800c9f0 <_puts_r>:
 800c9f0:	6a03      	ldr	r3, [r0, #32]
 800c9f2:	b570      	push	{r4, r5, r6, lr}
 800c9f4:	4605      	mov	r5, r0
 800c9f6:	460e      	mov	r6, r1
 800c9f8:	6884      	ldr	r4, [r0, #8]
 800c9fa:	b90b      	cbnz	r3, 800ca00 <_puts_r+0x10>
 800c9fc:	f7ff ffb0 	bl	800c960 <__sinit>
 800ca00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca02:	07db      	lsls	r3, r3, #31
 800ca04:	d405      	bmi.n	800ca12 <_puts_r+0x22>
 800ca06:	89a3      	ldrh	r3, [r4, #12]
 800ca08:	0598      	lsls	r0, r3, #22
 800ca0a:	d402      	bmi.n	800ca12 <_puts_r+0x22>
 800ca0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca0e:	f000 f9b4 	bl	800cd7a <__retarget_lock_acquire_recursive>
 800ca12:	89a3      	ldrh	r3, [r4, #12]
 800ca14:	0719      	lsls	r1, r3, #28
 800ca16:	d502      	bpl.n	800ca1e <_puts_r+0x2e>
 800ca18:	6923      	ldr	r3, [r4, #16]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d135      	bne.n	800ca8a <_puts_r+0x9a>
 800ca1e:	4621      	mov	r1, r4
 800ca20:	4628      	mov	r0, r5
 800ca22:	f000 f8c5 	bl	800cbb0 <__swsetup_r>
 800ca26:	b380      	cbz	r0, 800ca8a <_puts_r+0x9a>
 800ca28:	f04f 35ff 	mov.w	r5, #4294967295
 800ca2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca2e:	07da      	lsls	r2, r3, #31
 800ca30:	d405      	bmi.n	800ca3e <_puts_r+0x4e>
 800ca32:	89a3      	ldrh	r3, [r4, #12]
 800ca34:	059b      	lsls	r3, r3, #22
 800ca36:	d402      	bmi.n	800ca3e <_puts_r+0x4e>
 800ca38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca3a:	f000 f99f 	bl	800cd7c <__retarget_lock_release_recursive>
 800ca3e:	4628      	mov	r0, r5
 800ca40:	bd70      	pop	{r4, r5, r6, pc}
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	da04      	bge.n	800ca50 <_puts_r+0x60>
 800ca46:	69a2      	ldr	r2, [r4, #24]
 800ca48:	429a      	cmp	r2, r3
 800ca4a:	dc17      	bgt.n	800ca7c <_puts_r+0x8c>
 800ca4c:	290a      	cmp	r1, #10
 800ca4e:	d015      	beq.n	800ca7c <_puts_r+0x8c>
 800ca50:	6823      	ldr	r3, [r4, #0]
 800ca52:	1c5a      	adds	r2, r3, #1
 800ca54:	6022      	str	r2, [r4, #0]
 800ca56:	7019      	strb	r1, [r3, #0]
 800ca58:	68a3      	ldr	r3, [r4, #8]
 800ca5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ca5e:	3b01      	subs	r3, #1
 800ca60:	60a3      	str	r3, [r4, #8]
 800ca62:	2900      	cmp	r1, #0
 800ca64:	d1ed      	bne.n	800ca42 <_puts_r+0x52>
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	da11      	bge.n	800ca8e <_puts_r+0x9e>
 800ca6a:	4622      	mov	r2, r4
 800ca6c:	210a      	movs	r1, #10
 800ca6e:	4628      	mov	r0, r5
 800ca70:	f000 f85f 	bl	800cb32 <__swbuf_r>
 800ca74:	3001      	adds	r0, #1
 800ca76:	d0d7      	beq.n	800ca28 <_puts_r+0x38>
 800ca78:	250a      	movs	r5, #10
 800ca7a:	e7d7      	b.n	800ca2c <_puts_r+0x3c>
 800ca7c:	4622      	mov	r2, r4
 800ca7e:	4628      	mov	r0, r5
 800ca80:	f000 f857 	bl	800cb32 <__swbuf_r>
 800ca84:	3001      	adds	r0, #1
 800ca86:	d1e7      	bne.n	800ca58 <_puts_r+0x68>
 800ca88:	e7ce      	b.n	800ca28 <_puts_r+0x38>
 800ca8a:	3e01      	subs	r6, #1
 800ca8c:	e7e4      	b.n	800ca58 <_puts_r+0x68>
 800ca8e:	6823      	ldr	r3, [r4, #0]
 800ca90:	1c5a      	adds	r2, r3, #1
 800ca92:	6022      	str	r2, [r4, #0]
 800ca94:	220a      	movs	r2, #10
 800ca96:	701a      	strb	r2, [r3, #0]
 800ca98:	e7ee      	b.n	800ca78 <_puts_r+0x88>
	...

0800ca9c <puts>:
 800ca9c:	4b02      	ldr	r3, [pc, #8]	@ (800caa8 <puts+0xc>)
 800ca9e:	4601      	mov	r1, r0
 800caa0:	6818      	ldr	r0, [r3, #0]
 800caa2:	f7ff bfa5 	b.w	800c9f0 <_puts_r>
 800caa6:	bf00      	nop
 800caa8:	200001d0 	.word	0x200001d0

0800caac <__sread>:
 800caac:	b510      	push	{r4, lr}
 800caae:	460c      	mov	r4, r1
 800cab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cab4:	f000 f912 	bl	800ccdc <_read_r>
 800cab8:	2800      	cmp	r0, #0
 800caba:	bfab      	itete	ge
 800cabc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cabe:	89a3      	ldrhlt	r3, [r4, #12]
 800cac0:	181b      	addge	r3, r3, r0
 800cac2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cac6:	bfac      	ite	ge
 800cac8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800caca:	81a3      	strhlt	r3, [r4, #12]
 800cacc:	bd10      	pop	{r4, pc}

0800cace <__swrite>:
 800cace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cad2:	461f      	mov	r7, r3
 800cad4:	898b      	ldrh	r3, [r1, #12]
 800cad6:	4605      	mov	r5, r0
 800cad8:	05db      	lsls	r3, r3, #23
 800cada:	460c      	mov	r4, r1
 800cadc:	4616      	mov	r6, r2
 800cade:	d505      	bpl.n	800caec <__swrite+0x1e>
 800cae0:	2302      	movs	r3, #2
 800cae2:	2200      	movs	r2, #0
 800cae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cae8:	f000 f8e6 	bl	800ccb8 <_lseek_r>
 800caec:	89a3      	ldrh	r3, [r4, #12]
 800caee:	4632      	mov	r2, r6
 800caf0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800caf4:	81a3      	strh	r3, [r4, #12]
 800caf6:	4628      	mov	r0, r5
 800caf8:	463b      	mov	r3, r7
 800cafa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cafe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb02:	f000 b8fd 	b.w	800cd00 <_write_r>

0800cb06 <__sseek>:
 800cb06:	b510      	push	{r4, lr}
 800cb08:	460c      	mov	r4, r1
 800cb0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb0e:	f000 f8d3 	bl	800ccb8 <_lseek_r>
 800cb12:	1c43      	adds	r3, r0, #1
 800cb14:	89a3      	ldrh	r3, [r4, #12]
 800cb16:	bf15      	itete	ne
 800cb18:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cb1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cb1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cb22:	81a3      	strheq	r3, [r4, #12]
 800cb24:	bf18      	it	ne
 800cb26:	81a3      	strhne	r3, [r4, #12]
 800cb28:	bd10      	pop	{r4, pc}

0800cb2a <__sclose>:
 800cb2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb2e:	f000 b8b3 	b.w	800cc98 <_close_r>

0800cb32 <__swbuf_r>:
 800cb32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb34:	460e      	mov	r6, r1
 800cb36:	4614      	mov	r4, r2
 800cb38:	4605      	mov	r5, r0
 800cb3a:	b118      	cbz	r0, 800cb44 <__swbuf_r+0x12>
 800cb3c:	6a03      	ldr	r3, [r0, #32]
 800cb3e:	b90b      	cbnz	r3, 800cb44 <__swbuf_r+0x12>
 800cb40:	f7ff ff0e 	bl	800c960 <__sinit>
 800cb44:	69a3      	ldr	r3, [r4, #24]
 800cb46:	60a3      	str	r3, [r4, #8]
 800cb48:	89a3      	ldrh	r3, [r4, #12]
 800cb4a:	071a      	lsls	r2, r3, #28
 800cb4c:	d501      	bpl.n	800cb52 <__swbuf_r+0x20>
 800cb4e:	6923      	ldr	r3, [r4, #16]
 800cb50:	b943      	cbnz	r3, 800cb64 <__swbuf_r+0x32>
 800cb52:	4621      	mov	r1, r4
 800cb54:	4628      	mov	r0, r5
 800cb56:	f000 f82b 	bl	800cbb0 <__swsetup_r>
 800cb5a:	b118      	cbz	r0, 800cb64 <__swbuf_r+0x32>
 800cb5c:	f04f 37ff 	mov.w	r7, #4294967295
 800cb60:	4638      	mov	r0, r7
 800cb62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb64:	6823      	ldr	r3, [r4, #0]
 800cb66:	6922      	ldr	r2, [r4, #16]
 800cb68:	b2f6      	uxtb	r6, r6
 800cb6a:	1a98      	subs	r0, r3, r2
 800cb6c:	6963      	ldr	r3, [r4, #20]
 800cb6e:	4637      	mov	r7, r6
 800cb70:	4283      	cmp	r3, r0
 800cb72:	dc05      	bgt.n	800cb80 <__swbuf_r+0x4e>
 800cb74:	4621      	mov	r1, r4
 800cb76:	4628      	mov	r0, r5
 800cb78:	f002 fa32 	bl	800efe0 <_fflush_r>
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	d1ed      	bne.n	800cb5c <__swbuf_r+0x2a>
 800cb80:	68a3      	ldr	r3, [r4, #8]
 800cb82:	3b01      	subs	r3, #1
 800cb84:	60a3      	str	r3, [r4, #8]
 800cb86:	6823      	ldr	r3, [r4, #0]
 800cb88:	1c5a      	adds	r2, r3, #1
 800cb8a:	6022      	str	r2, [r4, #0]
 800cb8c:	701e      	strb	r6, [r3, #0]
 800cb8e:	6962      	ldr	r2, [r4, #20]
 800cb90:	1c43      	adds	r3, r0, #1
 800cb92:	429a      	cmp	r2, r3
 800cb94:	d004      	beq.n	800cba0 <__swbuf_r+0x6e>
 800cb96:	89a3      	ldrh	r3, [r4, #12]
 800cb98:	07db      	lsls	r3, r3, #31
 800cb9a:	d5e1      	bpl.n	800cb60 <__swbuf_r+0x2e>
 800cb9c:	2e0a      	cmp	r6, #10
 800cb9e:	d1df      	bne.n	800cb60 <__swbuf_r+0x2e>
 800cba0:	4621      	mov	r1, r4
 800cba2:	4628      	mov	r0, r5
 800cba4:	f002 fa1c 	bl	800efe0 <_fflush_r>
 800cba8:	2800      	cmp	r0, #0
 800cbaa:	d0d9      	beq.n	800cb60 <__swbuf_r+0x2e>
 800cbac:	e7d6      	b.n	800cb5c <__swbuf_r+0x2a>
	...

0800cbb0 <__swsetup_r>:
 800cbb0:	b538      	push	{r3, r4, r5, lr}
 800cbb2:	4b29      	ldr	r3, [pc, #164]	@ (800cc58 <__swsetup_r+0xa8>)
 800cbb4:	4605      	mov	r5, r0
 800cbb6:	6818      	ldr	r0, [r3, #0]
 800cbb8:	460c      	mov	r4, r1
 800cbba:	b118      	cbz	r0, 800cbc4 <__swsetup_r+0x14>
 800cbbc:	6a03      	ldr	r3, [r0, #32]
 800cbbe:	b90b      	cbnz	r3, 800cbc4 <__swsetup_r+0x14>
 800cbc0:	f7ff fece 	bl	800c960 <__sinit>
 800cbc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbc8:	0719      	lsls	r1, r3, #28
 800cbca:	d422      	bmi.n	800cc12 <__swsetup_r+0x62>
 800cbcc:	06da      	lsls	r2, r3, #27
 800cbce:	d407      	bmi.n	800cbe0 <__swsetup_r+0x30>
 800cbd0:	2209      	movs	r2, #9
 800cbd2:	602a      	str	r2, [r5, #0]
 800cbd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbd8:	f04f 30ff 	mov.w	r0, #4294967295
 800cbdc:	81a3      	strh	r3, [r4, #12]
 800cbde:	e033      	b.n	800cc48 <__swsetup_r+0x98>
 800cbe0:	0758      	lsls	r0, r3, #29
 800cbe2:	d512      	bpl.n	800cc0a <__swsetup_r+0x5a>
 800cbe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cbe6:	b141      	cbz	r1, 800cbfa <__swsetup_r+0x4a>
 800cbe8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cbec:	4299      	cmp	r1, r3
 800cbee:	d002      	beq.n	800cbf6 <__swsetup_r+0x46>
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	f000 ff39 	bl	800da68 <_free_r>
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	6363      	str	r3, [r4, #52]	@ 0x34
 800cbfa:	89a3      	ldrh	r3, [r4, #12]
 800cbfc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cc00:	81a3      	strh	r3, [r4, #12]
 800cc02:	2300      	movs	r3, #0
 800cc04:	6063      	str	r3, [r4, #4]
 800cc06:	6923      	ldr	r3, [r4, #16]
 800cc08:	6023      	str	r3, [r4, #0]
 800cc0a:	89a3      	ldrh	r3, [r4, #12]
 800cc0c:	f043 0308 	orr.w	r3, r3, #8
 800cc10:	81a3      	strh	r3, [r4, #12]
 800cc12:	6923      	ldr	r3, [r4, #16]
 800cc14:	b94b      	cbnz	r3, 800cc2a <__swsetup_r+0x7a>
 800cc16:	89a3      	ldrh	r3, [r4, #12]
 800cc18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cc1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc20:	d003      	beq.n	800cc2a <__swsetup_r+0x7a>
 800cc22:	4621      	mov	r1, r4
 800cc24:	4628      	mov	r0, r5
 800cc26:	f002 fa28 	bl	800f07a <__smakebuf_r>
 800cc2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc2e:	f013 0201 	ands.w	r2, r3, #1
 800cc32:	d00a      	beq.n	800cc4a <__swsetup_r+0x9a>
 800cc34:	2200      	movs	r2, #0
 800cc36:	60a2      	str	r2, [r4, #8]
 800cc38:	6962      	ldr	r2, [r4, #20]
 800cc3a:	4252      	negs	r2, r2
 800cc3c:	61a2      	str	r2, [r4, #24]
 800cc3e:	6922      	ldr	r2, [r4, #16]
 800cc40:	b942      	cbnz	r2, 800cc54 <__swsetup_r+0xa4>
 800cc42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cc46:	d1c5      	bne.n	800cbd4 <__swsetup_r+0x24>
 800cc48:	bd38      	pop	{r3, r4, r5, pc}
 800cc4a:	0799      	lsls	r1, r3, #30
 800cc4c:	bf58      	it	pl
 800cc4e:	6962      	ldrpl	r2, [r4, #20]
 800cc50:	60a2      	str	r2, [r4, #8]
 800cc52:	e7f4      	b.n	800cc3e <__swsetup_r+0x8e>
 800cc54:	2000      	movs	r0, #0
 800cc56:	e7f7      	b.n	800cc48 <__swsetup_r+0x98>
 800cc58:	200001d0 	.word	0x200001d0

0800cc5c <memset>:
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	4402      	add	r2, r0
 800cc60:	4293      	cmp	r3, r2
 800cc62:	d100      	bne.n	800cc66 <memset+0xa>
 800cc64:	4770      	bx	lr
 800cc66:	f803 1b01 	strb.w	r1, [r3], #1
 800cc6a:	e7f9      	b.n	800cc60 <memset+0x4>

0800cc6c <strncmp>:
 800cc6c:	b510      	push	{r4, lr}
 800cc6e:	b16a      	cbz	r2, 800cc8c <strncmp+0x20>
 800cc70:	3901      	subs	r1, #1
 800cc72:	1884      	adds	r4, r0, r2
 800cc74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc78:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800cc7c:	429a      	cmp	r2, r3
 800cc7e:	d103      	bne.n	800cc88 <strncmp+0x1c>
 800cc80:	42a0      	cmp	r0, r4
 800cc82:	d001      	beq.n	800cc88 <strncmp+0x1c>
 800cc84:	2a00      	cmp	r2, #0
 800cc86:	d1f5      	bne.n	800cc74 <strncmp+0x8>
 800cc88:	1ad0      	subs	r0, r2, r3
 800cc8a:	bd10      	pop	{r4, pc}
 800cc8c:	4610      	mov	r0, r2
 800cc8e:	e7fc      	b.n	800cc8a <strncmp+0x1e>

0800cc90 <_localeconv_r>:
 800cc90:	4800      	ldr	r0, [pc, #0]	@ (800cc94 <_localeconv_r+0x4>)
 800cc92:	4770      	bx	lr
 800cc94:	20000154 	.word	0x20000154

0800cc98 <_close_r>:
 800cc98:	b538      	push	{r3, r4, r5, lr}
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	4d05      	ldr	r5, [pc, #20]	@ (800ccb4 <_close_r+0x1c>)
 800cc9e:	4604      	mov	r4, r0
 800cca0:	4608      	mov	r0, r1
 800cca2:	602b      	str	r3, [r5, #0]
 800cca4:	f7f9 fff1 	bl	8006c8a <_close>
 800cca8:	1c43      	adds	r3, r0, #1
 800ccaa:	d102      	bne.n	800ccb2 <_close_r+0x1a>
 800ccac:	682b      	ldr	r3, [r5, #0]
 800ccae:	b103      	cbz	r3, 800ccb2 <_close_r+0x1a>
 800ccb0:	6023      	str	r3, [r4, #0]
 800ccb2:	bd38      	pop	{r3, r4, r5, pc}
 800ccb4:	20001324 	.word	0x20001324

0800ccb8 <_lseek_r>:
 800ccb8:	b538      	push	{r3, r4, r5, lr}
 800ccba:	4604      	mov	r4, r0
 800ccbc:	4608      	mov	r0, r1
 800ccbe:	4611      	mov	r1, r2
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	4d05      	ldr	r5, [pc, #20]	@ (800ccd8 <_lseek_r+0x20>)
 800ccc4:	602a      	str	r2, [r5, #0]
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	f7fa f803 	bl	8006cd2 <_lseek>
 800cccc:	1c43      	adds	r3, r0, #1
 800ccce:	d102      	bne.n	800ccd6 <_lseek_r+0x1e>
 800ccd0:	682b      	ldr	r3, [r5, #0]
 800ccd2:	b103      	cbz	r3, 800ccd6 <_lseek_r+0x1e>
 800ccd4:	6023      	str	r3, [r4, #0]
 800ccd6:	bd38      	pop	{r3, r4, r5, pc}
 800ccd8:	20001324 	.word	0x20001324

0800ccdc <_read_r>:
 800ccdc:	b538      	push	{r3, r4, r5, lr}
 800ccde:	4604      	mov	r4, r0
 800cce0:	4608      	mov	r0, r1
 800cce2:	4611      	mov	r1, r2
 800cce4:	2200      	movs	r2, #0
 800cce6:	4d05      	ldr	r5, [pc, #20]	@ (800ccfc <_read_r+0x20>)
 800cce8:	602a      	str	r2, [r5, #0]
 800ccea:	461a      	mov	r2, r3
 800ccec:	f7f9 ffb0 	bl	8006c50 <_read>
 800ccf0:	1c43      	adds	r3, r0, #1
 800ccf2:	d102      	bne.n	800ccfa <_read_r+0x1e>
 800ccf4:	682b      	ldr	r3, [r5, #0]
 800ccf6:	b103      	cbz	r3, 800ccfa <_read_r+0x1e>
 800ccf8:	6023      	str	r3, [r4, #0]
 800ccfa:	bd38      	pop	{r3, r4, r5, pc}
 800ccfc:	20001324 	.word	0x20001324

0800cd00 <_write_r>:
 800cd00:	b538      	push	{r3, r4, r5, lr}
 800cd02:	4604      	mov	r4, r0
 800cd04:	4608      	mov	r0, r1
 800cd06:	4611      	mov	r1, r2
 800cd08:	2200      	movs	r2, #0
 800cd0a:	4d05      	ldr	r5, [pc, #20]	@ (800cd20 <_write_r+0x20>)
 800cd0c:	602a      	str	r2, [r5, #0]
 800cd0e:	461a      	mov	r2, r3
 800cd10:	f7f5 fd0c 	bl	800272c <_write>
 800cd14:	1c43      	adds	r3, r0, #1
 800cd16:	d102      	bne.n	800cd1e <_write_r+0x1e>
 800cd18:	682b      	ldr	r3, [r5, #0]
 800cd1a:	b103      	cbz	r3, 800cd1e <_write_r+0x1e>
 800cd1c:	6023      	str	r3, [r4, #0]
 800cd1e:	bd38      	pop	{r3, r4, r5, pc}
 800cd20:	20001324 	.word	0x20001324

0800cd24 <__errno>:
 800cd24:	4b01      	ldr	r3, [pc, #4]	@ (800cd2c <__errno+0x8>)
 800cd26:	6818      	ldr	r0, [r3, #0]
 800cd28:	4770      	bx	lr
 800cd2a:	bf00      	nop
 800cd2c:	200001d0 	.word	0x200001d0

0800cd30 <__libc_init_array>:
 800cd30:	b570      	push	{r4, r5, r6, lr}
 800cd32:	2600      	movs	r6, #0
 800cd34:	4d0c      	ldr	r5, [pc, #48]	@ (800cd68 <__libc_init_array+0x38>)
 800cd36:	4c0d      	ldr	r4, [pc, #52]	@ (800cd6c <__libc_init_array+0x3c>)
 800cd38:	1b64      	subs	r4, r4, r5
 800cd3a:	10a4      	asrs	r4, r4, #2
 800cd3c:	42a6      	cmp	r6, r4
 800cd3e:	d109      	bne.n	800cd54 <__libc_init_array+0x24>
 800cd40:	f002 fade 	bl	800f300 <_init>
 800cd44:	2600      	movs	r6, #0
 800cd46:	4d0a      	ldr	r5, [pc, #40]	@ (800cd70 <__libc_init_array+0x40>)
 800cd48:	4c0a      	ldr	r4, [pc, #40]	@ (800cd74 <__libc_init_array+0x44>)
 800cd4a:	1b64      	subs	r4, r4, r5
 800cd4c:	10a4      	asrs	r4, r4, #2
 800cd4e:	42a6      	cmp	r6, r4
 800cd50:	d105      	bne.n	800cd5e <__libc_init_array+0x2e>
 800cd52:	bd70      	pop	{r4, r5, r6, pc}
 800cd54:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd58:	4798      	blx	r3
 800cd5a:	3601      	adds	r6, #1
 800cd5c:	e7ee      	b.n	800cd3c <__libc_init_array+0xc>
 800cd5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd62:	4798      	blx	r3
 800cd64:	3601      	adds	r6, #1
 800cd66:	e7f2      	b.n	800cd4e <__libc_init_array+0x1e>
 800cd68:	080102c8 	.word	0x080102c8
 800cd6c:	080102c8 	.word	0x080102c8
 800cd70:	080102c8 	.word	0x080102c8
 800cd74:	080102cc 	.word	0x080102cc

0800cd78 <__retarget_lock_init_recursive>:
 800cd78:	4770      	bx	lr

0800cd7a <__retarget_lock_acquire_recursive>:
 800cd7a:	4770      	bx	lr

0800cd7c <__retarget_lock_release_recursive>:
 800cd7c:	4770      	bx	lr

0800cd7e <memchr>:
 800cd7e:	4603      	mov	r3, r0
 800cd80:	b510      	push	{r4, lr}
 800cd82:	b2c9      	uxtb	r1, r1
 800cd84:	4402      	add	r2, r0
 800cd86:	4293      	cmp	r3, r2
 800cd88:	4618      	mov	r0, r3
 800cd8a:	d101      	bne.n	800cd90 <memchr+0x12>
 800cd8c:	2000      	movs	r0, #0
 800cd8e:	e003      	b.n	800cd98 <memchr+0x1a>
 800cd90:	7804      	ldrb	r4, [r0, #0]
 800cd92:	3301      	adds	r3, #1
 800cd94:	428c      	cmp	r4, r1
 800cd96:	d1f6      	bne.n	800cd86 <memchr+0x8>
 800cd98:	bd10      	pop	{r4, pc}

0800cd9a <memcpy>:
 800cd9a:	440a      	add	r2, r1
 800cd9c:	4291      	cmp	r1, r2
 800cd9e:	f100 33ff 	add.w	r3, r0, #4294967295
 800cda2:	d100      	bne.n	800cda6 <memcpy+0xc>
 800cda4:	4770      	bx	lr
 800cda6:	b510      	push	{r4, lr}
 800cda8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdac:	4291      	cmp	r1, r2
 800cdae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cdb2:	d1f9      	bne.n	800cda8 <memcpy+0xe>
 800cdb4:	bd10      	pop	{r4, pc}
	...

0800cdb8 <nan>:
 800cdb8:	2000      	movs	r0, #0
 800cdba:	4901      	ldr	r1, [pc, #4]	@ (800cdc0 <nan+0x8>)
 800cdbc:	4770      	bx	lr
 800cdbe:	bf00      	nop
 800cdc0:	7ff80000 	.word	0x7ff80000

0800cdc4 <quorem>:
 800cdc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc8:	6903      	ldr	r3, [r0, #16]
 800cdca:	690c      	ldr	r4, [r1, #16]
 800cdcc:	4607      	mov	r7, r0
 800cdce:	42a3      	cmp	r3, r4
 800cdd0:	db7e      	blt.n	800ced0 <quorem+0x10c>
 800cdd2:	3c01      	subs	r4, #1
 800cdd4:	00a3      	lsls	r3, r4, #2
 800cdd6:	f100 0514 	add.w	r5, r0, #20
 800cdda:	f101 0814 	add.w	r8, r1, #20
 800cdde:	9300      	str	r3, [sp, #0]
 800cde0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cde4:	9301      	str	r3, [sp, #4]
 800cde6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cdea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cdee:	3301      	adds	r3, #1
 800cdf0:	429a      	cmp	r2, r3
 800cdf2:	fbb2 f6f3 	udiv	r6, r2, r3
 800cdf6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cdfa:	d32e      	bcc.n	800ce5a <quorem+0x96>
 800cdfc:	f04f 0a00 	mov.w	sl, #0
 800ce00:	46c4      	mov	ip, r8
 800ce02:	46ae      	mov	lr, r5
 800ce04:	46d3      	mov	fp, sl
 800ce06:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ce0a:	b298      	uxth	r0, r3
 800ce0c:	fb06 a000 	mla	r0, r6, r0, sl
 800ce10:	0c1b      	lsrs	r3, r3, #16
 800ce12:	0c02      	lsrs	r2, r0, #16
 800ce14:	fb06 2303 	mla	r3, r6, r3, r2
 800ce18:	f8de 2000 	ldr.w	r2, [lr]
 800ce1c:	b280      	uxth	r0, r0
 800ce1e:	b292      	uxth	r2, r2
 800ce20:	1a12      	subs	r2, r2, r0
 800ce22:	445a      	add	r2, fp
 800ce24:	f8de 0000 	ldr.w	r0, [lr]
 800ce28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ce2c:	b29b      	uxth	r3, r3
 800ce2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ce32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ce36:	b292      	uxth	r2, r2
 800ce38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ce3c:	45e1      	cmp	r9, ip
 800ce3e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ce42:	f84e 2b04 	str.w	r2, [lr], #4
 800ce46:	d2de      	bcs.n	800ce06 <quorem+0x42>
 800ce48:	9b00      	ldr	r3, [sp, #0]
 800ce4a:	58eb      	ldr	r3, [r5, r3]
 800ce4c:	b92b      	cbnz	r3, 800ce5a <quorem+0x96>
 800ce4e:	9b01      	ldr	r3, [sp, #4]
 800ce50:	3b04      	subs	r3, #4
 800ce52:	429d      	cmp	r5, r3
 800ce54:	461a      	mov	r2, r3
 800ce56:	d32f      	bcc.n	800ceb8 <quorem+0xf4>
 800ce58:	613c      	str	r4, [r7, #16]
 800ce5a:	4638      	mov	r0, r7
 800ce5c:	f001 fd10 	bl	800e880 <__mcmp>
 800ce60:	2800      	cmp	r0, #0
 800ce62:	db25      	blt.n	800ceb0 <quorem+0xec>
 800ce64:	4629      	mov	r1, r5
 800ce66:	2000      	movs	r0, #0
 800ce68:	f858 2b04 	ldr.w	r2, [r8], #4
 800ce6c:	f8d1 c000 	ldr.w	ip, [r1]
 800ce70:	fa1f fe82 	uxth.w	lr, r2
 800ce74:	fa1f f38c 	uxth.w	r3, ip
 800ce78:	eba3 030e 	sub.w	r3, r3, lr
 800ce7c:	4403      	add	r3, r0
 800ce7e:	0c12      	lsrs	r2, r2, #16
 800ce80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ce84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ce88:	b29b      	uxth	r3, r3
 800ce8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce8e:	45c1      	cmp	r9, r8
 800ce90:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ce94:	f841 3b04 	str.w	r3, [r1], #4
 800ce98:	d2e6      	bcs.n	800ce68 <quorem+0xa4>
 800ce9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cea2:	b922      	cbnz	r2, 800ceae <quorem+0xea>
 800cea4:	3b04      	subs	r3, #4
 800cea6:	429d      	cmp	r5, r3
 800cea8:	461a      	mov	r2, r3
 800ceaa:	d30b      	bcc.n	800cec4 <quorem+0x100>
 800ceac:	613c      	str	r4, [r7, #16]
 800ceae:	3601      	adds	r6, #1
 800ceb0:	4630      	mov	r0, r6
 800ceb2:	b003      	add	sp, #12
 800ceb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceb8:	6812      	ldr	r2, [r2, #0]
 800ceba:	3b04      	subs	r3, #4
 800cebc:	2a00      	cmp	r2, #0
 800cebe:	d1cb      	bne.n	800ce58 <quorem+0x94>
 800cec0:	3c01      	subs	r4, #1
 800cec2:	e7c6      	b.n	800ce52 <quorem+0x8e>
 800cec4:	6812      	ldr	r2, [r2, #0]
 800cec6:	3b04      	subs	r3, #4
 800cec8:	2a00      	cmp	r2, #0
 800ceca:	d1ef      	bne.n	800ceac <quorem+0xe8>
 800cecc:	3c01      	subs	r4, #1
 800cece:	e7ea      	b.n	800cea6 <quorem+0xe2>
 800ced0:	2000      	movs	r0, #0
 800ced2:	e7ee      	b.n	800ceb2 <quorem+0xee>
 800ced4:	0000      	movs	r0, r0
	...

0800ced8 <_dtoa_r>:
 800ced8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cedc:	4614      	mov	r4, r2
 800cede:	461d      	mov	r5, r3
 800cee0:	69c7      	ldr	r7, [r0, #28]
 800cee2:	b097      	sub	sp, #92	@ 0x5c
 800cee4:	4683      	mov	fp, r0
 800cee6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ceea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800ceec:	b97f      	cbnz	r7, 800cf0e <_dtoa_r+0x36>
 800ceee:	2010      	movs	r0, #16
 800cef0:	f001 f93c 	bl	800e16c <malloc>
 800cef4:	4602      	mov	r2, r0
 800cef6:	f8cb 001c 	str.w	r0, [fp, #28]
 800cefa:	b920      	cbnz	r0, 800cf06 <_dtoa_r+0x2e>
 800cefc:	21ef      	movs	r1, #239	@ 0xef
 800cefe:	4ba8      	ldr	r3, [pc, #672]	@ (800d1a0 <_dtoa_r+0x2c8>)
 800cf00:	48a8      	ldr	r0, [pc, #672]	@ (800d1a4 <_dtoa_r+0x2cc>)
 800cf02:	f002 f929 	bl	800f158 <__assert_func>
 800cf06:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cf0a:	6007      	str	r7, [r0, #0]
 800cf0c:	60c7      	str	r7, [r0, #12]
 800cf0e:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cf12:	6819      	ldr	r1, [r3, #0]
 800cf14:	b159      	cbz	r1, 800cf2e <_dtoa_r+0x56>
 800cf16:	685a      	ldr	r2, [r3, #4]
 800cf18:	2301      	movs	r3, #1
 800cf1a:	4093      	lsls	r3, r2
 800cf1c:	604a      	str	r2, [r1, #4]
 800cf1e:	608b      	str	r3, [r1, #8]
 800cf20:	4658      	mov	r0, fp
 800cf22:	f001 fa2b 	bl	800e37c <_Bfree>
 800cf26:	2200      	movs	r2, #0
 800cf28:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cf2c:	601a      	str	r2, [r3, #0]
 800cf2e:	1e2b      	subs	r3, r5, #0
 800cf30:	bfaf      	iteee	ge
 800cf32:	2300      	movge	r3, #0
 800cf34:	2201      	movlt	r2, #1
 800cf36:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cf3a:	9303      	strlt	r3, [sp, #12]
 800cf3c:	bfa8      	it	ge
 800cf3e:	6033      	strge	r3, [r6, #0]
 800cf40:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cf44:	4b98      	ldr	r3, [pc, #608]	@ (800d1a8 <_dtoa_r+0x2d0>)
 800cf46:	bfb8      	it	lt
 800cf48:	6032      	strlt	r2, [r6, #0]
 800cf4a:	ea33 0308 	bics.w	r3, r3, r8
 800cf4e:	d112      	bne.n	800cf76 <_dtoa_r+0x9e>
 800cf50:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cf54:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800cf56:	6013      	str	r3, [r2, #0]
 800cf58:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cf5c:	4323      	orrs	r3, r4
 800cf5e:	f000 8550 	beq.w	800da02 <_dtoa_r+0xb2a>
 800cf62:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cf64:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800d1ac <_dtoa_r+0x2d4>
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	f000 8552 	beq.w	800da12 <_dtoa_r+0xb3a>
 800cf6e:	f10a 0303 	add.w	r3, sl, #3
 800cf72:	f000 bd4c 	b.w	800da0e <_dtoa_r+0xb36>
 800cf76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf7a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cf7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf82:	2200      	movs	r2, #0
 800cf84:	2300      	movs	r3, #0
 800cf86:	f7f3 fd0f 	bl	80009a8 <__aeabi_dcmpeq>
 800cf8a:	4607      	mov	r7, r0
 800cf8c:	b158      	cbz	r0, 800cfa6 <_dtoa_r+0xce>
 800cf8e:	2301      	movs	r3, #1
 800cf90:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800cf92:	6013      	str	r3, [r2, #0]
 800cf94:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cf96:	b113      	cbz	r3, 800cf9e <_dtoa_r+0xc6>
 800cf98:	4b85      	ldr	r3, [pc, #532]	@ (800d1b0 <_dtoa_r+0x2d8>)
 800cf9a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800cf9c:	6013      	str	r3, [r2, #0]
 800cf9e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800d1b4 <_dtoa_r+0x2dc>
 800cfa2:	f000 bd36 	b.w	800da12 <_dtoa_r+0xb3a>
 800cfa6:	ab14      	add	r3, sp, #80	@ 0x50
 800cfa8:	9301      	str	r3, [sp, #4]
 800cfaa:	ab15      	add	r3, sp, #84	@ 0x54
 800cfac:	9300      	str	r3, [sp, #0]
 800cfae:	4658      	mov	r0, fp
 800cfb0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cfb4:	f001 fd7c 	bl	800eab0 <__d2b>
 800cfb8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800cfbc:	4681      	mov	r9, r0
 800cfbe:	2e00      	cmp	r6, #0
 800cfc0:	d077      	beq.n	800d0b2 <_dtoa_r+0x1da>
 800cfc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cfc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfc8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cfcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfd0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cfd4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cfd8:	9712      	str	r7, [sp, #72]	@ 0x48
 800cfda:	4619      	mov	r1, r3
 800cfdc:	2200      	movs	r2, #0
 800cfde:	4b76      	ldr	r3, [pc, #472]	@ (800d1b8 <_dtoa_r+0x2e0>)
 800cfe0:	f7f3 f8c2 	bl	8000168 <__aeabi_dsub>
 800cfe4:	a368      	add	r3, pc, #416	@ (adr r3, 800d188 <_dtoa_r+0x2b0>)
 800cfe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfea:	f7f3 fa75 	bl	80004d8 <__aeabi_dmul>
 800cfee:	a368      	add	r3, pc, #416	@ (adr r3, 800d190 <_dtoa_r+0x2b8>)
 800cff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cff4:	f7f3 f8ba 	bl	800016c <__adddf3>
 800cff8:	4604      	mov	r4, r0
 800cffa:	4630      	mov	r0, r6
 800cffc:	460d      	mov	r5, r1
 800cffe:	f7f3 fa01 	bl	8000404 <__aeabi_i2d>
 800d002:	a365      	add	r3, pc, #404	@ (adr r3, 800d198 <_dtoa_r+0x2c0>)
 800d004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d008:	f7f3 fa66 	bl	80004d8 <__aeabi_dmul>
 800d00c:	4602      	mov	r2, r0
 800d00e:	460b      	mov	r3, r1
 800d010:	4620      	mov	r0, r4
 800d012:	4629      	mov	r1, r5
 800d014:	f7f3 f8aa 	bl	800016c <__adddf3>
 800d018:	4604      	mov	r4, r0
 800d01a:	460d      	mov	r5, r1
 800d01c:	f7f3 fd0c 	bl	8000a38 <__aeabi_d2iz>
 800d020:	2200      	movs	r2, #0
 800d022:	4607      	mov	r7, r0
 800d024:	2300      	movs	r3, #0
 800d026:	4620      	mov	r0, r4
 800d028:	4629      	mov	r1, r5
 800d02a:	f7f3 fcc7 	bl	80009bc <__aeabi_dcmplt>
 800d02e:	b140      	cbz	r0, 800d042 <_dtoa_r+0x16a>
 800d030:	4638      	mov	r0, r7
 800d032:	f7f3 f9e7 	bl	8000404 <__aeabi_i2d>
 800d036:	4622      	mov	r2, r4
 800d038:	462b      	mov	r3, r5
 800d03a:	f7f3 fcb5 	bl	80009a8 <__aeabi_dcmpeq>
 800d03e:	b900      	cbnz	r0, 800d042 <_dtoa_r+0x16a>
 800d040:	3f01      	subs	r7, #1
 800d042:	2f16      	cmp	r7, #22
 800d044:	d853      	bhi.n	800d0ee <_dtoa_r+0x216>
 800d046:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d04a:	4b5c      	ldr	r3, [pc, #368]	@ (800d1bc <_dtoa_r+0x2e4>)
 800d04c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d054:	f7f3 fcb2 	bl	80009bc <__aeabi_dcmplt>
 800d058:	2800      	cmp	r0, #0
 800d05a:	d04a      	beq.n	800d0f2 <_dtoa_r+0x21a>
 800d05c:	2300      	movs	r3, #0
 800d05e:	3f01      	subs	r7, #1
 800d060:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d062:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d064:	1b9b      	subs	r3, r3, r6
 800d066:	1e5a      	subs	r2, r3, #1
 800d068:	bf46      	itte	mi
 800d06a:	f1c3 0801 	rsbmi	r8, r3, #1
 800d06e:	2300      	movmi	r3, #0
 800d070:	f04f 0800 	movpl.w	r8, #0
 800d074:	9209      	str	r2, [sp, #36]	@ 0x24
 800d076:	bf48      	it	mi
 800d078:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800d07a:	2f00      	cmp	r7, #0
 800d07c:	db3b      	blt.n	800d0f6 <_dtoa_r+0x21e>
 800d07e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d080:	970e      	str	r7, [sp, #56]	@ 0x38
 800d082:	443b      	add	r3, r7
 800d084:	9309      	str	r3, [sp, #36]	@ 0x24
 800d086:	2300      	movs	r3, #0
 800d088:	930a      	str	r3, [sp, #40]	@ 0x28
 800d08a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d08c:	2b09      	cmp	r3, #9
 800d08e:	d866      	bhi.n	800d15e <_dtoa_r+0x286>
 800d090:	2b05      	cmp	r3, #5
 800d092:	bfc4      	itt	gt
 800d094:	3b04      	subgt	r3, #4
 800d096:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800d098:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d09a:	bfc8      	it	gt
 800d09c:	2400      	movgt	r4, #0
 800d09e:	f1a3 0302 	sub.w	r3, r3, #2
 800d0a2:	bfd8      	it	le
 800d0a4:	2401      	movle	r4, #1
 800d0a6:	2b03      	cmp	r3, #3
 800d0a8:	d864      	bhi.n	800d174 <_dtoa_r+0x29c>
 800d0aa:	e8df f003 	tbb	[pc, r3]
 800d0ae:	382b      	.short	0x382b
 800d0b0:	5636      	.short	0x5636
 800d0b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d0b6:	441e      	add	r6, r3
 800d0b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d0bc:	2b20      	cmp	r3, #32
 800d0be:	bfc1      	itttt	gt
 800d0c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d0c4:	fa08 f803 	lslgt.w	r8, r8, r3
 800d0c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d0cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d0d0:	bfd6      	itet	le
 800d0d2:	f1c3 0320 	rsble	r3, r3, #32
 800d0d6:	ea48 0003 	orrgt.w	r0, r8, r3
 800d0da:	fa04 f003 	lslle.w	r0, r4, r3
 800d0de:	f7f3 f981 	bl	80003e4 <__aeabi_ui2d>
 800d0e2:	2201      	movs	r2, #1
 800d0e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d0e8:	3e01      	subs	r6, #1
 800d0ea:	9212      	str	r2, [sp, #72]	@ 0x48
 800d0ec:	e775      	b.n	800cfda <_dtoa_r+0x102>
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	e7b6      	b.n	800d060 <_dtoa_r+0x188>
 800d0f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d0f4:	e7b5      	b.n	800d062 <_dtoa_r+0x18a>
 800d0f6:	427b      	negs	r3, r7
 800d0f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	eba8 0807 	sub.w	r8, r8, r7
 800d100:	930e      	str	r3, [sp, #56]	@ 0x38
 800d102:	e7c2      	b.n	800d08a <_dtoa_r+0x1b2>
 800d104:	2300      	movs	r3, #0
 800d106:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d108:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	dc35      	bgt.n	800d17a <_dtoa_r+0x2a2>
 800d10e:	2301      	movs	r3, #1
 800d110:	461a      	mov	r2, r3
 800d112:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800d116:	9221      	str	r2, [sp, #132]	@ 0x84
 800d118:	e00b      	b.n	800d132 <_dtoa_r+0x25a>
 800d11a:	2301      	movs	r3, #1
 800d11c:	e7f3      	b.n	800d106 <_dtoa_r+0x22e>
 800d11e:	2300      	movs	r3, #0
 800d120:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d122:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d124:	18fb      	adds	r3, r7, r3
 800d126:	9308      	str	r3, [sp, #32]
 800d128:	3301      	adds	r3, #1
 800d12a:	2b01      	cmp	r3, #1
 800d12c:	9307      	str	r3, [sp, #28]
 800d12e:	bfb8      	it	lt
 800d130:	2301      	movlt	r3, #1
 800d132:	2100      	movs	r1, #0
 800d134:	2204      	movs	r2, #4
 800d136:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d13a:	f102 0514 	add.w	r5, r2, #20
 800d13e:	429d      	cmp	r5, r3
 800d140:	d91f      	bls.n	800d182 <_dtoa_r+0x2aa>
 800d142:	6041      	str	r1, [r0, #4]
 800d144:	4658      	mov	r0, fp
 800d146:	f001 f8d9 	bl	800e2fc <_Balloc>
 800d14a:	4682      	mov	sl, r0
 800d14c:	2800      	cmp	r0, #0
 800d14e:	d139      	bne.n	800d1c4 <_dtoa_r+0x2ec>
 800d150:	4602      	mov	r2, r0
 800d152:	f240 11af 	movw	r1, #431	@ 0x1af
 800d156:	4b1a      	ldr	r3, [pc, #104]	@ (800d1c0 <_dtoa_r+0x2e8>)
 800d158:	e6d2      	b.n	800cf00 <_dtoa_r+0x28>
 800d15a:	2301      	movs	r3, #1
 800d15c:	e7e0      	b.n	800d120 <_dtoa_r+0x248>
 800d15e:	2401      	movs	r4, #1
 800d160:	2300      	movs	r3, #0
 800d162:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d164:	9320      	str	r3, [sp, #128]	@ 0x80
 800d166:	f04f 33ff 	mov.w	r3, #4294967295
 800d16a:	2200      	movs	r2, #0
 800d16c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800d170:	2312      	movs	r3, #18
 800d172:	e7d0      	b.n	800d116 <_dtoa_r+0x23e>
 800d174:	2301      	movs	r3, #1
 800d176:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d178:	e7f5      	b.n	800d166 <_dtoa_r+0x28e>
 800d17a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d17c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800d180:	e7d7      	b.n	800d132 <_dtoa_r+0x25a>
 800d182:	3101      	adds	r1, #1
 800d184:	0052      	lsls	r2, r2, #1
 800d186:	e7d8      	b.n	800d13a <_dtoa_r+0x262>
 800d188:	636f4361 	.word	0x636f4361
 800d18c:	3fd287a7 	.word	0x3fd287a7
 800d190:	8b60c8b3 	.word	0x8b60c8b3
 800d194:	3fc68a28 	.word	0x3fc68a28
 800d198:	509f79fb 	.word	0x509f79fb
 800d19c:	3fd34413 	.word	0x3fd34413
 800d1a0:	0800ff39 	.word	0x0800ff39
 800d1a4:	0800ff50 	.word	0x0800ff50
 800d1a8:	7ff00000 	.word	0x7ff00000
 800d1ac:	0800ff35 	.word	0x0800ff35
 800d1b0:	0800ff01 	.word	0x0800ff01
 800d1b4:	0800ff00 	.word	0x0800ff00
 800d1b8:	3ff80000 	.word	0x3ff80000
 800d1bc:	080100a8 	.word	0x080100a8
 800d1c0:	0800ffa8 	.word	0x0800ffa8
 800d1c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d1c8:	6018      	str	r0, [r3, #0]
 800d1ca:	9b07      	ldr	r3, [sp, #28]
 800d1cc:	2b0e      	cmp	r3, #14
 800d1ce:	f200 80a4 	bhi.w	800d31a <_dtoa_r+0x442>
 800d1d2:	2c00      	cmp	r4, #0
 800d1d4:	f000 80a1 	beq.w	800d31a <_dtoa_r+0x442>
 800d1d8:	2f00      	cmp	r7, #0
 800d1da:	dd33      	ble.n	800d244 <_dtoa_r+0x36c>
 800d1dc:	4b86      	ldr	r3, [pc, #536]	@ (800d3f8 <_dtoa_r+0x520>)
 800d1de:	f007 020f 	and.w	r2, r7, #15
 800d1e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d1e6:	05f8      	lsls	r0, r7, #23
 800d1e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d1ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d1f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d1f4:	d516      	bpl.n	800d224 <_dtoa_r+0x34c>
 800d1f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1fa:	4b80      	ldr	r3, [pc, #512]	@ (800d3fc <_dtoa_r+0x524>)
 800d1fc:	2603      	movs	r6, #3
 800d1fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d202:	f7f3 fa93 	bl	800072c <__aeabi_ddiv>
 800d206:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d20a:	f004 040f 	and.w	r4, r4, #15
 800d20e:	4d7b      	ldr	r5, [pc, #492]	@ (800d3fc <_dtoa_r+0x524>)
 800d210:	b954      	cbnz	r4, 800d228 <_dtoa_r+0x350>
 800d212:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d216:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d21a:	f7f3 fa87 	bl	800072c <__aeabi_ddiv>
 800d21e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d222:	e028      	b.n	800d276 <_dtoa_r+0x39e>
 800d224:	2602      	movs	r6, #2
 800d226:	e7f2      	b.n	800d20e <_dtoa_r+0x336>
 800d228:	07e1      	lsls	r1, r4, #31
 800d22a:	d508      	bpl.n	800d23e <_dtoa_r+0x366>
 800d22c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d230:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d234:	f7f3 f950 	bl	80004d8 <__aeabi_dmul>
 800d238:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d23c:	3601      	adds	r6, #1
 800d23e:	1064      	asrs	r4, r4, #1
 800d240:	3508      	adds	r5, #8
 800d242:	e7e5      	b.n	800d210 <_dtoa_r+0x338>
 800d244:	f000 80d2 	beq.w	800d3ec <_dtoa_r+0x514>
 800d248:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d24c:	427c      	negs	r4, r7
 800d24e:	4b6a      	ldr	r3, [pc, #424]	@ (800d3f8 <_dtoa_r+0x520>)
 800d250:	f004 020f 	and.w	r2, r4, #15
 800d254:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25c:	f7f3 f93c 	bl	80004d8 <__aeabi_dmul>
 800d260:	2602      	movs	r6, #2
 800d262:	2300      	movs	r3, #0
 800d264:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d268:	4d64      	ldr	r5, [pc, #400]	@ (800d3fc <_dtoa_r+0x524>)
 800d26a:	1124      	asrs	r4, r4, #4
 800d26c:	2c00      	cmp	r4, #0
 800d26e:	f040 80b2 	bne.w	800d3d6 <_dtoa_r+0x4fe>
 800d272:	2b00      	cmp	r3, #0
 800d274:	d1d3      	bne.n	800d21e <_dtoa_r+0x346>
 800d276:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d27a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	f000 80b7 	beq.w	800d3f0 <_dtoa_r+0x518>
 800d282:	2200      	movs	r2, #0
 800d284:	4620      	mov	r0, r4
 800d286:	4629      	mov	r1, r5
 800d288:	4b5d      	ldr	r3, [pc, #372]	@ (800d400 <_dtoa_r+0x528>)
 800d28a:	f7f3 fb97 	bl	80009bc <__aeabi_dcmplt>
 800d28e:	2800      	cmp	r0, #0
 800d290:	f000 80ae 	beq.w	800d3f0 <_dtoa_r+0x518>
 800d294:	9b07      	ldr	r3, [sp, #28]
 800d296:	2b00      	cmp	r3, #0
 800d298:	f000 80aa 	beq.w	800d3f0 <_dtoa_r+0x518>
 800d29c:	9b08      	ldr	r3, [sp, #32]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	dd37      	ble.n	800d312 <_dtoa_r+0x43a>
 800d2a2:	1e7b      	subs	r3, r7, #1
 800d2a4:	4620      	mov	r0, r4
 800d2a6:	9304      	str	r3, [sp, #16]
 800d2a8:	2200      	movs	r2, #0
 800d2aa:	4629      	mov	r1, r5
 800d2ac:	4b55      	ldr	r3, [pc, #340]	@ (800d404 <_dtoa_r+0x52c>)
 800d2ae:	f7f3 f913 	bl	80004d8 <__aeabi_dmul>
 800d2b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2b6:	9c08      	ldr	r4, [sp, #32]
 800d2b8:	3601      	adds	r6, #1
 800d2ba:	4630      	mov	r0, r6
 800d2bc:	f7f3 f8a2 	bl	8000404 <__aeabi_i2d>
 800d2c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2c4:	f7f3 f908 	bl	80004d8 <__aeabi_dmul>
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	4b4f      	ldr	r3, [pc, #316]	@ (800d408 <_dtoa_r+0x530>)
 800d2cc:	f7f2 ff4e 	bl	800016c <__adddf3>
 800d2d0:	4605      	mov	r5, r0
 800d2d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d2d6:	2c00      	cmp	r4, #0
 800d2d8:	f040 809a 	bne.w	800d410 <_dtoa_r+0x538>
 800d2dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	4b4a      	ldr	r3, [pc, #296]	@ (800d40c <_dtoa_r+0x534>)
 800d2e4:	f7f2 ff40 	bl	8000168 <__aeabi_dsub>
 800d2e8:	4602      	mov	r2, r0
 800d2ea:	460b      	mov	r3, r1
 800d2ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d2f0:	462a      	mov	r2, r5
 800d2f2:	4633      	mov	r3, r6
 800d2f4:	f7f3 fb80 	bl	80009f8 <__aeabi_dcmpgt>
 800d2f8:	2800      	cmp	r0, #0
 800d2fa:	f040 828e 	bne.w	800d81a <_dtoa_r+0x942>
 800d2fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d302:	462a      	mov	r2, r5
 800d304:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d308:	f7f3 fb58 	bl	80009bc <__aeabi_dcmplt>
 800d30c:	2800      	cmp	r0, #0
 800d30e:	f040 8127 	bne.w	800d560 <_dtoa_r+0x688>
 800d312:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d316:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d31a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	f2c0 8163 	blt.w	800d5e8 <_dtoa_r+0x710>
 800d322:	2f0e      	cmp	r7, #14
 800d324:	f300 8160 	bgt.w	800d5e8 <_dtoa_r+0x710>
 800d328:	4b33      	ldr	r3, [pc, #204]	@ (800d3f8 <_dtoa_r+0x520>)
 800d32a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d32e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d332:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d336:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d338:	2b00      	cmp	r3, #0
 800d33a:	da03      	bge.n	800d344 <_dtoa_r+0x46c>
 800d33c:	9b07      	ldr	r3, [sp, #28]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	f340 8100 	ble.w	800d544 <_dtoa_r+0x66c>
 800d344:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d348:	4656      	mov	r6, sl
 800d34a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d34e:	4620      	mov	r0, r4
 800d350:	4629      	mov	r1, r5
 800d352:	f7f3 f9eb 	bl	800072c <__aeabi_ddiv>
 800d356:	f7f3 fb6f 	bl	8000a38 <__aeabi_d2iz>
 800d35a:	4680      	mov	r8, r0
 800d35c:	f7f3 f852 	bl	8000404 <__aeabi_i2d>
 800d360:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d364:	f7f3 f8b8 	bl	80004d8 <__aeabi_dmul>
 800d368:	4602      	mov	r2, r0
 800d36a:	460b      	mov	r3, r1
 800d36c:	4620      	mov	r0, r4
 800d36e:	4629      	mov	r1, r5
 800d370:	f7f2 fefa 	bl	8000168 <__aeabi_dsub>
 800d374:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d378:	9d07      	ldr	r5, [sp, #28]
 800d37a:	f806 4b01 	strb.w	r4, [r6], #1
 800d37e:	eba6 040a 	sub.w	r4, r6, sl
 800d382:	42a5      	cmp	r5, r4
 800d384:	4602      	mov	r2, r0
 800d386:	460b      	mov	r3, r1
 800d388:	f040 8116 	bne.w	800d5b8 <_dtoa_r+0x6e0>
 800d38c:	f7f2 feee 	bl	800016c <__adddf3>
 800d390:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d394:	4604      	mov	r4, r0
 800d396:	460d      	mov	r5, r1
 800d398:	f7f3 fb2e 	bl	80009f8 <__aeabi_dcmpgt>
 800d39c:	2800      	cmp	r0, #0
 800d39e:	f040 80f8 	bne.w	800d592 <_dtoa_r+0x6ba>
 800d3a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	4629      	mov	r1, r5
 800d3aa:	f7f3 fafd 	bl	80009a8 <__aeabi_dcmpeq>
 800d3ae:	b118      	cbz	r0, 800d3b8 <_dtoa_r+0x4e0>
 800d3b0:	f018 0f01 	tst.w	r8, #1
 800d3b4:	f040 80ed 	bne.w	800d592 <_dtoa_r+0x6ba>
 800d3b8:	4649      	mov	r1, r9
 800d3ba:	4658      	mov	r0, fp
 800d3bc:	f000 ffde 	bl	800e37c <_Bfree>
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	7033      	strb	r3, [r6, #0]
 800d3c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d3c6:	3701      	adds	r7, #1
 800d3c8:	601f      	str	r7, [r3, #0]
 800d3ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	f000 8320 	beq.w	800da12 <_dtoa_r+0xb3a>
 800d3d2:	601e      	str	r6, [r3, #0]
 800d3d4:	e31d      	b.n	800da12 <_dtoa_r+0xb3a>
 800d3d6:	07e2      	lsls	r2, r4, #31
 800d3d8:	d505      	bpl.n	800d3e6 <_dtoa_r+0x50e>
 800d3da:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d3de:	f7f3 f87b 	bl	80004d8 <__aeabi_dmul>
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	3601      	adds	r6, #1
 800d3e6:	1064      	asrs	r4, r4, #1
 800d3e8:	3508      	adds	r5, #8
 800d3ea:	e73f      	b.n	800d26c <_dtoa_r+0x394>
 800d3ec:	2602      	movs	r6, #2
 800d3ee:	e742      	b.n	800d276 <_dtoa_r+0x39e>
 800d3f0:	9c07      	ldr	r4, [sp, #28]
 800d3f2:	9704      	str	r7, [sp, #16]
 800d3f4:	e761      	b.n	800d2ba <_dtoa_r+0x3e2>
 800d3f6:	bf00      	nop
 800d3f8:	080100a8 	.word	0x080100a8
 800d3fc:	08010080 	.word	0x08010080
 800d400:	3ff00000 	.word	0x3ff00000
 800d404:	40240000 	.word	0x40240000
 800d408:	401c0000 	.word	0x401c0000
 800d40c:	40140000 	.word	0x40140000
 800d410:	4b70      	ldr	r3, [pc, #448]	@ (800d5d4 <_dtoa_r+0x6fc>)
 800d412:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d414:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d418:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d41c:	4454      	add	r4, sl
 800d41e:	2900      	cmp	r1, #0
 800d420:	d045      	beq.n	800d4ae <_dtoa_r+0x5d6>
 800d422:	2000      	movs	r0, #0
 800d424:	496c      	ldr	r1, [pc, #432]	@ (800d5d8 <_dtoa_r+0x700>)
 800d426:	f7f3 f981 	bl	800072c <__aeabi_ddiv>
 800d42a:	4633      	mov	r3, r6
 800d42c:	462a      	mov	r2, r5
 800d42e:	f7f2 fe9b 	bl	8000168 <__aeabi_dsub>
 800d432:	4656      	mov	r6, sl
 800d434:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d438:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d43c:	f7f3 fafc 	bl	8000a38 <__aeabi_d2iz>
 800d440:	4605      	mov	r5, r0
 800d442:	f7f2 ffdf 	bl	8000404 <__aeabi_i2d>
 800d446:	4602      	mov	r2, r0
 800d448:	460b      	mov	r3, r1
 800d44a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d44e:	f7f2 fe8b 	bl	8000168 <__aeabi_dsub>
 800d452:	4602      	mov	r2, r0
 800d454:	460b      	mov	r3, r1
 800d456:	3530      	adds	r5, #48	@ 0x30
 800d458:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d45c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d460:	f806 5b01 	strb.w	r5, [r6], #1
 800d464:	f7f3 faaa 	bl	80009bc <__aeabi_dcmplt>
 800d468:	2800      	cmp	r0, #0
 800d46a:	d163      	bne.n	800d534 <_dtoa_r+0x65c>
 800d46c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d470:	2000      	movs	r0, #0
 800d472:	495a      	ldr	r1, [pc, #360]	@ (800d5dc <_dtoa_r+0x704>)
 800d474:	f7f2 fe78 	bl	8000168 <__aeabi_dsub>
 800d478:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d47c:	f7f3 fa9e 	bl	80009bc <__aeabi_dcmplt>
 800d480:	2800      	cmp	r0, #0
 800d482:	f040 8087 	bne.w	800d594 <_dtoa_r+0x6bc>
 800d486:	42a6      	cmp	r6, r4
 800d488:	f43f af43 	beq.w	800d312 <_dtoa_r+0x43a>
 800d48c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d490:	2200      	movs	r2, #0
 800d492:	4b53      	ldr	r3, [pc, #332]	@ (800d5e0 <_dtoa_r+0x708>)
 800d494:	f7f3 f820 	bl	80004d8 <__aeabi_dmul>
 800d498:	2200      	movs	r2, #0
 800d49a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d49e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4a2:	4b4f      	ldr	r3, [pc, #316]	@ (800d5e0 <_dtoa_r+0x708>)
 800d4a4:	f7f3 f818 	bl	80004d8 <__aeabi_dmul>
 800d4a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d4ac:	e7c4      	b.n	800d438 <_dtoa_r+0x560>
 800d4ae:	4631      	mov	r1, r6
 800d4b0:	4628      	mov	r0, r5
 800d4b2:	f7f3 f811 	bl	80004d8 <__aeabi_dmul>
 800d4b6:	4656      	mov	r6, sl
 800d4b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d4bc:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d4be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4c2:	f7f3 fab9 	bl	8000a38 <__aeabi_d2iz>
 800d4c6:	4605      	mov	r5, r0
 800d4c8:	f7f2 ff9c 	bl	8000404 <__aeabi_i2d>
 800d4cc:	4602      	mov	r2, r0
 800d4ce:	460b      	mov	r3, r1
 800d4d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4d4:	f7f2 fe48 	bl	8000168 <__aeabi_dsub>
 800d4d8:	4602      	mov	r2, r0
 800d4da:	460b      	mov	r3, r1
 800d4dc:	3530      	adds	r5, #48	@ 0x30
 800d4de:	f806 5b01 	strb.w	r5, [r6], #1
 800d4e2:	42a6      	cmp	r6, r4
 800d4e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d4e8:	f04f 0200 	mov.w	r2, #0
 800d4ec:	d124      	bne.n	800d538 <_dtoa_r+0x660>
 800d4ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d4f2:	4b39      	ldr	r3, [pc, #228]	@ (800d5d8 <_dtoa_r+0x700>)
 800d4f4:	f7f2 fe3a 	bl	800016c <__adddf3>
 800d4f8:	4602      	mov	r2, r0
 800d4fa:	460b      	mov	r3, r1
 800d4fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d500:	f7f3 fa7a 	bl	80009f8 <__aeabi_dcmpgt>
 800d504:	2800      	cmp	r0, #0
 800d506:	d145      	bne.n	800d594 <_dtoa_r+0x6bc>
 800d508:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d50c:	2000      	movs	r0, #0
 800d50e:	4932      	ldr	r1, [pc, #200]	@ (800d5d8 <_dtoa_r+0x700>)
 800d510:	f7f2 fe2a 	bl	8000168 <__aeabi_dsub>
 800d514:	4602      	mov	r2, r0
 800d516:	460b      	mov	r3, r1
 800d518:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d51c:	f7f3 fa4e 	bl	80009bc <__aeabi_dcmplt>
 800d520:	2800      	cmp	r0, #0
 800d522:	f43f aef6 	beq.w	800d312 <_dtoa_r+0x43a>
 800d526:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d528:	1e73      	subs	r3, r6, #1
 800d52a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d52c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d530:	2b30      	cmp	r3, #48	@ 0x30
 800d532:	d0f8      	beq.n	800d526 <_dtoa_r+0x64e>
 800d534:	9f04      	ldr	r7, [sp, #16]
 800d536:	e73f      	b.n	800d3b8 <_dtoa_r+0x4e0>
 800d538:	4b29      	ldr	r3, [pc, #164]	@ (800d5e0 <_dtoa_r+0x708>)
 800d53a:	f7f2 ffcd 	bl	80004d8 <__aeabi_dmul>
 800d53e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d542:	e7bc      	b.n	800d4be <_dtoa_r+0x5e6>
 800d544:	d10c      	bne.n	800d560 <_dtoa_r+0x688>
 800d546:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d54a:	2200      	movs	r2, #0
 800d54c:	4b25      	ldr	r3, [pc, #148]	@ (800d5e4 <_dtoa_r+0x70c>)
 800d54e:	f7f2 ffc3 	bl	80004d8 <__aeabi_dmul>
 800d552:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d556:	f7f3 fa45 	bl	80009e4 <__aeabi_dcmpge>
 800d55a:	2800      	cmp	r0, #0
 800d55c:	f000 815b 	beq.w	800d816 <_dtoa_r+0x93e>
 800d560:	2400      	movs	r4, #0
 800d562:	4625      	mov	r5, r4
 800d564:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d566:	4656      	mov	r6, sl
 800d568:	43db      	mvns	r3, r3
 800d56a:	9304      	str	r3, [sp, #16]
 800d56c:	2700      	movs	r7, #0
 800d56e:	4621      	mov	r1, r4
 800d570:	4658      	mov	r0, fp
 800d572:	f000 ff03 	bl	800e37c <_Bfree>
 800d576:	2d00      	cmp	r5, #0
 800d578:	d0dc      	beq.n	800d534 <_dtoa_r+0x65c>
 800d57a:	b12f      	cbz	r7, 800d588 <_dtoa_r+0x6b0>
 800d57c:	42af      	cmp	r7, r5
 800d57e:	d003      	beq.n	800d588 <_dtoa_r+0x6b0>
 800d580:	4639      	mov	r1, r7
 800d582:	4658      	mov	r0, fp
 800d584:	f000 fefa 	bl	800e37c <_Bfree>
 800d588:	4629      	mov	r1, r5
 800d58a:	4658      	mov	r0, fp
 800d58c:	f000 fef6 	bl	800e37c <_Bfree>
 800d590:	e7d0      	b.n	800d534 <_dtoa_r+0x65c>
 800d592:	9704      	str	r7, [sp, #16]
 800d594:	4633      	mov	r3, r6
 800d596:	461e      	mov	r6, r3
 800d598:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d59c:	2a39      	cmp	r2, #57	@ 0x39
 800d59e:	d107      	bne.n	800d5b0 <_dtoa_r+0x6d8>
 800d5a0:	459a      	cmp	sl, r3
 800d5a2:	d1f8      	bne.n	800d596 <_dtoa_r+0x6be>
 800d5a4:	9a04      	ldr	r2, [sp, #16]
 800d5a6:	3201      	adds	r2, #1
 800d5a8:	9204      	str	r2, [sp, #16]
 800d5aa:	2230      	movs	r2, #48	@ 0x30
 800d5ac:	f88a 2000 	strb.w	r2, [sl]
 800d5b0:	781a      	ldrb	r2, [r3, #0]
 800d5b2:	3201      	adds	r2, #1
 800d5b4:	701a      	strb	r2, [r3, #0]
 800d5b6:	e7bd      	b.n	800d534 <_dtoa_r+0x65c>
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	4b09      	ldr	r3, [pc, #36]	@ (800d5e0 <_dtoa_r+0x708>)
 800d5bc:	f7f2 ff8c 	bl	80004d8 <__aeabi_dmul>
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	4604      	mov	r4, r0
 800d5c6:	460d      	mov	r5, r1
 800d5c8:	f7f3 f9ee 	bl	80009a8 <__aeabi_dcmpeq>
 800d5cc:	2800      	cmp	r0, #0
 800d5ce:	f43f aebc 	beq.w	800d34a <_dtoa_r+0x472>
 800d5d2:	e6f1      	b.n	800d3b8 <_dtoa_r+0x4e0>
 800d5d4:	080100a8 	.word	0x080100a8
 800d5d8:	3fe00000 	.word	0x3fe00000
 800d5dc:	3ff00000 	.word	0x3ff00000
 800d5e0:	40240000 	.word	0x40240000
 800d5e4:	40140000 	.word	0x40140000
 800d5e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d5ea:	2a00      	cmp	r2, #0
 800d5ec:	f000 80db 	beq.w	800d7a6 <_dtoa_r+0x8ce>
 800d5f0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d5f2:	2a01      	cmp	r2, #1
 800d5f4:	f300 80bf 	bgt.w	800d776 <_dtoa_r+0x89e>
 800d5f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d5fa:	2a00      	cmp	r2, #0
 800d5fc:	f000 80b7 	beq.w	800d76e <_dtoa_r+0x896>
 800d600:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d604:	4646      	mov	r6, r8
 800d606:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d608:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d60a:	2101      	movs	r1, #1
 800d60c:	441a      	add	r2, r3
 800d60e:	4658      	mov	r0, fp
 800d610:	4498      	add	r8, r3
 800d612:	9209      	str	r2, [sp, #36]	@ 0x24
 800d614:	f000 ffb0 	bl	800e578 <__i2b>
 800d618:	4605      	mov	r5, r0
 800d61a:	b15e      	cbz	r6, 800d634 <_dtoa_r+0x75c>
 800d61c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d61e:	2b00      	cmp	r3, #0
 800d620:	dd08      	ble.n	800d634 <_dtoa_r+0x75c>
 800d622:	42b3      	cmp	r3, r6
 800d624:	bfa8      	it	ge
 800d626:	4633      	movge	r3, r6
 800d628:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d62a:	eba8 0803 	sub.w	r8, r8, r3
 800d62e:	1af6      	subs	r6, r6, r3
 800d630:	1ad3      	subs	r3, r2, r3
 800d632:	9309      	str	r3, [sp, #36]	@ 0x24
 800d634:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d636:	b1f3      	cbz	r3, 800d676 <_dtoa_r+0x79e>
 800d638:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	f000 80b7 	beq.w	800d7ae <_dtoa_r+0x8d6>
 800d640:	b18c      	cbz	r4, 800d666 <_dtoa_r+0x78e>
 800d642:	4629      	mov	r1, r5
 800d644:	4622      	mov	r2, r4
 800d646:	4658      	mov	r0, fp
 800d648:	f001 f854 	bl	800e6f4 <__pow5mult>
 800d64c:	464a      	mov	r2, r9
 800d64e:	4601      	mov	r1, r0
 800d650:	4605      	mov	r5, r0
 800d652:	4658      	mov	r0, fp
 800d654:	f000 ffa6 	bl	800e5a4 <__multiply>
 800d658:	4649      	mov	r1, r9
 800d65a:	9004      	str	r0, [sp, #16]
 800d65c:	4658      	mov	r0, fp
 800d65e:	f000 fe8d 	bl	800e37c <_Bfree>
 800d662:	9b04      	ldr	r3, [sp, #16]
 800d664:	4699      	mov	r9, r3
 800d666:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d668:	1b1a      	subs	r2, r3, r4
 800d66a:	d004      	beq.n	800d676 <_dtoa_r+0x79e>
 800d66c:	4649      	mov	r1, r9
 800d66e:	4658      	mov	r0, fp
 800d670:	f001 f840 	bl	800e6f4 <__pow5mult>
 800d674:	4681      	mov	r9, r0
 800d676:	2101      	movs	r1, #1
 800d678:	4658      	mov	r0, fp
 800d67a:	f000 ff7d 	bl	800e578 <__i2b>
 800d67e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d680:	4604      	mov	r4, r0
 800d682:	2b00      	cmp	r3, #0
 800d684:	f000 81c9 	beq.w	800da1a <_dtoa_r+0xb42>
 800d688:	461a      	mov	r2, r3
 800d68a:	4601      	mov	r1, r0
 800d68c:	4658      	mov	r0, fp
 800d68e:	f001 f831 	bl	800e6f4 <__pow5mult>
 800d692:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d694:	4604      	mov	r4, r0
 800d696:	2b01      	cmp	r3, #1
 800d698:	f300 808f 	bgt.w	800d7ba <_dtoa_r+0x8e2>
 800d69c:	9b02      	ldr	r3, [sp, #8]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	f040 8087 	bne.w	800d7b2 <_dtoa_r+0x8da>
 800d6a4:	9b03      	ldr	r3, [sp, #12]
 800d6a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	f040 8083 	bne.w	800d7b6 <_dtoa_r+0x8de>
 800d6b0:	9b03      	ldr	r3, [sp, #12]
 800d6b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d6b6:	0d1b      	lsrs	r3, r3, #20
 800d6b8:	051b      	lsls	r3, r3, #20
 800d6ba:	b12b      	cbz	r3, 800d6c8 <_dtoa_r+0x7f0>
 800d6bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6be:	f108 0801 	add.w	r8, r8, #1
 800d6c2:	3301      	adds	r3, #1
 800d6c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6c6:	2301      	movs	r3, #1
 800d6c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d6ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	f000 81aa 	beq.w	800da26 <_dtoa_r+0xb4e>
 800d6d2:	6923      	ldr	r3, [r4, #16]
 800d6d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d6d8:	6918      	ldr	r0, [r3, #16]
 800d6da:	f000 ff01 	bl	800e4e0 <__hi0bits>
 800d6de:	f1c0 0020 	rsb	r0, r0, #32
 800d6e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6e4:	4418      	add	r0, r3
 800d6e6:	f010 001f 	ands.w	r0, r0, #31
 800d6ea:	d071      	beq.n	800d7d0 <_dtoa_r+0x8f8>
 800d6ec:	f1c0 0320 	rsb	r3, r0, #32
 800d6f0:	2b04      	cmp	r3, #4
 800d6f2:	dd65      	ble.n	800d7c0 <_dtoa_r+0x8e8>
 800d6f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6f6:	f1c0 001c 	rsb	r0, r0, #28
 800d6fa:	4403      	add	r3, r0
 800d6fc:	4480      	add	r8, r0
 800d6fe:	4406      	add	r6, r0
 800d700:	9309      	str	r3, [sp, #36]	@ 0x24
 800d702:	f1b8 0f00 	cmp.w	r8, #0
 800d706:	dd05      	ble.n	800d714 <_dtoa_r+0x83c>
 800d708:	4649      	mov	r1, r9
 800d70a:	4642      	mov	r2, r8
 800d70c:	4658      	mov	r0, fp
 800d70e:	f001 f84b 	bl	800e7a8 <__lshift>
 800d712:	4681      	mov	r9, r0
 800d714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d716:	2b00      	cmp	r3, #0
 800d718:	dd05      	ble.n	800d726 <_dtoa_r+0x84e>
 800d71a:	4621      	mov	r1, r4
 800d71c:	461a      	mov	r2, r3
 800d71e:	4658      	mov	r0, fp
 800d720:	f001 f842 	bl	800e7a8 <__lshift>
 800d724:	4604      	mov	r4, r0
 800d726:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d053      	beq.n	800d7d4 <_dtoa_r+0x8fc>
 800d72c:	4621      	mov	r1, r4
 800d72e:	4648      	mov	r0, r9
 800d730:	f001 f8a6 	bl	800e880 <__mcmp>
 800d734:	2800      	cmp	r0, #0
 800d736:	da4d      	bge.n	800d7d4 <_dtoa_r+0x8fc>
 800d738:	1e7b      	subs	r3, r7, #1
 800d73a:	4649      	mov	r1, r9
 800d73c:	9304      	str	r3, [sp, #16]
 800d73e:	220a      	movs	r2, #10
 800d740:	2300      	movs	r3, #0
 800d742:	4658      	mov	r0, fp
 800d744:	f000 fe3c 	bl	800e3c0 <__multadd>
 800d748:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d74a:	4681      	mov	r9, r0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	f000 816c 	beq.w	800da2a <_dtoa_r+0xb52>
 800d752:	2300      	movs	r3, #0
 800d754:	4629      	mov	r1, r5
 800d756:	220a      	movs	r2, #10
 800d758:	4658      	mov	r0, fp
 800d75a:	f000 fe31 	bl	800e3c0 <__multadd>
 800d75e:	9b08      	ldr	r3, [sp, #32]
 800d760:	4605      	mov	r5, r0
 800d762:	2b00      	cmp	r3, #0
 800d764:	dc61      	bgt.n	800d82a <_dtoa_r+0x952>
 800d766:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d768:	2b02      	cmp	r3, #2
 800d76a:	dc3b      	bgt.n	800d7e4 <_dtoa_r+0x90c>
 800d76c:	e05d      	b.n	800d82a <_dtoa_r+0x952>
 800d76e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d770:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d774:	e746      	b.n	800d604 <_dtoa_r+0x72c>
 800d776:	9b07      	ldr	r3, [sp, #28]
 800d778:	1e5c      	subs	r4, r3, #1
 800d77a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d77c:	42a3      	cmp	r3, r4
 800d77e:	bfbf      	itttt	lt
 800d780:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d782:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800d784:	1ae3      	sublt	r3, r4, r3
 800d786:	18d2      	addlt	r2, r2, r3
 800d788:	bfa8      	it	ge
 800d78a:	1b1c      	subge	r4, r3, r4
 800d78c:	9b07      	ldr	r3, [sp, #28]
 800d78e:	bfbe      	ittt	lt
 800d790:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d792:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800d794:	2400      	movlt	r4, #0
 800d796:	2b00      	cmp	r3, #0
 800d798:	bfb5      	itete	lt
 800d79a:	eba8 0603 	sublt.w	r6, r8, r3
 800d79e:	4646      	movge	r6, r8
 800d7a0:	2300      	movlt	r3, #0
 800d7a2:	9b07      	ldrge	r3, [sp, #28]
 800d7a4:	e730      	b.n	800d608 <_dtoa_r+0x730>
 800d7a6:	4646      	mov	r6, r8
 800d7a8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d7aa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d7ac:	e735      	b.n	800d61a <_dtoa_r+0x742>
 800d7ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d7b0:	e75c      	b.n	800d66c <_dtoa_r+0x794>
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	e788      	b.n	800d6c8 <_dtoa_r+0x7f0>
 800d7b6:	9b02      	ldr	r3, [sp, #8]
 800d7b8:	e786      	b.n	800d6c8 <_dtoa_r+0x7f0>
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	930a      	str	r3, [sp, #40]	@ 0x28
 800d7be:	e788      	b.n	800d6d2 <_dtoa_r+0x7fa>
 800d7c0:	d09f      	beq.n	800d702 <_dtoa_r+0x82a>
 800d7c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7c4:	331c      	adds	r3, #28
 800d7c6:	441a      	add	r2, r3
 800d7c8:	4498      	add	r8, r3
 800d7ca:	441e      	add	r6, r3
 800d7cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7ce:	e798      	b.n	800d702 <_dtoa_r+0x82a>
 800d7d0:	4603      	mov	r3, r0
 800d7d2:	e7f6      	b.n	800d7c2 <_dtoa_r+0x8ea>
 800d7d4:	9b07      	ldr	r3, [sp, #28]
 800d7d6:	9704      	str	r7, [sp, #16]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	dc20      	bgt.n	800d81e <_dtoa_r+0x946>
 800d7dc:	9308      	str	r3, [sp, #32]
 800d7de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d7e0:	2b02      	cmp	r3, #2
 800d7e2:	dd1e      	ble.n	800d822 <_dtoa_r+0x94a>
 800d7e4:	9b08      	ldr	r3, [sp, #32]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	f47f aebc 	bne.w	800d564 <_dtoa_r+0x68c>
 800d7ec:	4621      	mov	r1, r4
 800d7ee:	2205      	movs	r2, #5
 800d7f0:	4658      	mov	r0, fp
 800d7f2:	f000 fde5 	bl	800e3c0 <__multadd>
 800d7f6:	4601      	mov	r1, r0
 800d7f8:	4604      	mov	r4, r0
 800d7fa:	4648      	mov	r0, r9
 800d7fc:	f001 f840 	bl	800e880 <__mcmp>
 800d800:	2800      	cmp	r0, #0
 800d802:	f77f aeaf 	ble.w	800d564 <_dtoa_r+0x68c>
 800d806:	2331      	movs	r3, #49	@ 0x31
 800d808:	4656      	mov	r6, sl
 800d80a:	f806 3b01 	strb.w	r3, [r6], #1
 800d80e:	9b04      	ldr	r3, [sp, #16]
 800d810:	3301      	adds	r3, #1
 800d812:	9304      	str	r3, [sp, #16]
 800d814:	e6aa      	b.n	800d56c <_dtoa_r+0x694>
 800d816:	9c07      	ldr	r4, [sp, #28]
 800d818:	9704      	str	r7, [sp, #16]
 800d81a:	4625      	mov	r5, r4
 800d81c:	e7f3      	b.n	800d806 <_dtoa_r+0x92e>
 800d81e:	9b07      	ldr	r3, [sp, #28]
 800d820:	9308      	str	r3, [sp, #32]
 800d822:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d824:	2b00      	cmp	r3, #0
 800d826:	f000 8104 	beq.w	800da32 <_dtoa_r+0xb5a>
 800d82a:	2e00      	cmp	r6, #0
 800d82c:	dd05      	ble.n	800d83a <_dtoa_r+0x962>
 800d82e:	4629      	mov	r1, r5
 800d830:	4632      	mov	r2, r6
 800d832:	4658      	mov	r0, fp
 800d834:	f000 ffb8 	bl	800e7a8 <__lshift>
 800d838:	4605      	mov	r5, r0
 800d83a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d05a      	beq.n	800d8f6 <_dtoa_r+0xa1e>
 800d840:	4658      	mov	r0, fp
 800d842:	6869      	ldr	r1, [r5, #4]
 800d844:	f000 fd5a 	bl	800e2fc <_Balloc>
 800d848:	4606      	mov	r6, r0
 800d84a:	b928      	cbnz	r0, 800d858 <_dtoa_r+0x980>
 800d84c:	4602      	mov	r2, r0
 800d84e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d852:	4b83      	ldr	r3, [pc, #524]	@ (800da60 <_dtoa_r+0xb88>)
 800d854:	f7ff bb54 	b.w	800cf00 <_dtoa_r+0x28>
 800d858:	692a      	ldr	r2, [r5, #16]
 800d85a:	f105 010c 	add.w	r1, r5, #12
 800d85e:	3202      	adds	r2, #2
 800d860:	0092      	lsls	r2, r2, #2
 800d862:	300c      	adds	r0, #12
 800d864:	f7ff fa99 	bl	800cd9a <memcpy>
 800d868:	2201      	movs	r2, #1
 800d86a:	4631      	mov	r1, r6
 800d86c:	4658      	mov	r0, fp
 800d86e:	f000 ff9b 	bl	800e7a8 <__lshift>
 800d872:	462f      	mov	r7, r5
 800d874:	4605      	mov	r5, r0
 800d876:	f10a 0301 	add.w	r3, sl, #1
 800d87a:	9307      	str	r3, [sp, #28]
 800d87c:	9b08      	ldr	r3, [sp, #32]
 800d87e:	4453      	add	r3, sl
 800d880:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d882:	9b02      	ldr	r3, [sp, #8]
 800d884:	f003 0301 	and.w	r3, r3, #1
 800d888:	930a      	str	r3, [sp, #40]	@ 0x28
 800d88a:	9b07      	ldr	r3, [sp, #28]
 800d88c:	4621      	mov	r1, r4
 800d88e:	3b01      	subs	r3, #1
 800d890:	4648      	mov	r0, r9
 800d892:	9302      	str	r3, [sp, #8]
 800d894:	f7ff fa96 	bl	800cdc4 <quorem>
 800d898:	4639      	mov	r1, r7
 800d89a:	9008      	str	r0, [sp, #32]
 800d89c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d8a0:	4648      	mov	r0, r9
 800d8a2:	f000 ffed 	bl	800e880 <__mcmp>
 800d8a6:	462a      	mov	r2, r5
 800d8a8:	9009      	str	r0, [sp, #36]	@ 0x24
 800d8aa:	4621      	mov	r1, r4
 800d8ac:	4658      	mov	r0, fp
 800d8ae:	f001 f803 	bl	800e8b8 <__mdiff>
 800d8b2:	68c2      	ldr	r2, [r0, #12]
 800d8b4:	4606      	mov	r6, r0
 800d8b6:	bb02      	cbnz	r2, 800d8fa <_dtoa_r+0xa22>
 800d8b8:	4601      	mov	r1, r0
 800d8ba:	4648      	mov	r0, r9
 800d8bc:	f000 ffe0 	bl	800e880 <__mcmp>
 800d8c0:	4602      	mov	r2, r0
 800d8c2:	4631      	mov	r1, r6
 800d8c4:	4658      	mov	r0, fp
 800d8c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d8c8:	f000 fd58 	bl	800e37c <_Bfree>
 800d8cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d8ce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d8d0:	9e07      	ldr	r6, [sp, #28]
 800d8d2:	ea43 0102 	orr.w	r1, r3, r2
 800d8d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8d8:	4319      	orrs	r1, r3
 800d8da:	d110      	bne.n	800d8fe <_dtoa_r+0xa26>
 800d8dc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d8e0:	d029      	beq.n	800d936 <_dtoa_r+0xa5e>
 800d8e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	dd02      	ble.n	800d8ee <_dtoa_r+0xa16>
 800d8e8:	9b08      	ldr	r3, [sp, #32]
 800d8ea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d8ee:	9b02      	ldr	r3, [sp, #8]
 800d8f0:	f883 8000 	strb.w	r8, [r3]
 800d8f4:	e63b      	b.n	800d56e <_dtoa_r+0x696>
 800d8f6:	4628      	mov	r0, r5
 800d8f8:	e7bb      	b.n	800d872 <_dtoa_r+0x99a>
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	e7e1      	b.n	800d8c2 <_dtoa_r+0x9ea>
 800d8fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d900:	2b00      	cmp	r3, #0
 800d902:	db04      	blt.n	800d90e <_dtoa_r+0xa36>
 800d904:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800d906:	430b      	orrs	r3, r1
 800d908:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d90a:	430b      	orrs	r3, r1
 800d90c:	d120      	bne.n	800d950 <_dtoa_r+0xa78>
 800d90e:	2a00      	cmp	r2, #0
 800d910:	dded      	ble.n	800d8ee <_dtoa_r+0xa16>
 800d912:	4649      	mov	r1, r9
 800d914:	2201      	movs	r2, #1
 800d916:	4658      	mov	r0, fp
 800d918:	f000 ff46 	bl	800e7a8 <__lshift>
 800d91c:	4621      	mov	r1, r4
 800d91e:	4681      	mov	r9, r0
 800d920:	f000 ffae 	bl	800e880 <__mcmp>
 800d924:	2800      	cmp	r0, #0
 800d926:	dc03      	bgt.n	800d930 <_dtoa_r+0xa58>
 800d928:	d1e1      	bne.n	800d8ee <_dtoa_r+0xa16>
 800d92a:	f018 0f01 	tst.w	r8, #1
 800d92e:	d0de      	beq.n	800d8ee <_dtoa_r+0xa16>
 800d930:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d934:	d1d8      	bne.n	800d8e8 <_dtoa_r+0xa10>
 800d936:	2339      	movs	r3, #57	@ 0x39
 800d938:	9a02      	ldr	r2, [sp, #8]
 800d93a:	7013      	strb	r3, [r2, #0]
 800d93c:	4633      	mov	r3, r6
 800d93e:	461e      	mov	r6, r3
 800d940:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d944:	3b01      	subs	r3, #1
 800d946:	2a39      	cmp	r2, #57	@ 0x39
 800d948:	d052      	beq.n	800d9f0 <_dtoa_r+0xb18>
 800d94a:	3201      	adds	r2, #1
 800d94c:	701a      	strb	r2, [r3, #0]
 800d94e:	e60e      	b.n	800d56e <_dtoa_r+0x696>
 800d950:	2a00      	cmp	r2, #0
 800d952:	dd07      	ble.n	800d964 <_dtoa_r+0xa8c>
 800d954:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d958:	d0ed      	beq.n	800d936 <_dtoa_r+0xa5e>
 800d95a:	9a02      	ldr	r2, [sp, #8]
 800d95c:	f108 0301 	add.w	r3, r8, #1
 800d960:	7013      	strb	r3, [r2, #0]
 800d962:	e604      	b.n	800d56e <_dtoa_r+0x696>
 800d964:	9b07      	ldr	r3, [sp, #28]
 800d966:	9a07      	ldr	r2, [sp, #28]
 800d968:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d96c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d96e:	4293      	cmp	r3, r2
 800d970:	d028      	beq.n	800d9c4 <_dtoa_r+0xaec>
 800d972:	4649      	mov	r1, r9
 800d974:	2300      	movs	r3, #0
 800d976:	220a      	movs	r2, #10
 800d978:	4658      	mov	r0, fp
 800d97a:	f000 fd21 	bl	800e3c0 <__multadd>
 800d97e:	42af      	cmp	r7, r5
 800d980:	4681      	mov	r9, r0
 800d982:	f04f 0300 	mov.w	r3, #0
 800d986:	f04f 020a 	mov.w	r2, #10
 800d98a:	4639      	mov	r1, r7
 800d98c:	4658      	mov	r0, fp
 800d98e:	d107      	bne.n	800d9a0 <_dtoa_r+0xac8>
 800d990:	f000 fd16 	bl	800e3c0 <__multadd>
 800d994:	4607      	mov	r7, r0
 800d996:	4605      	mov	r5, r0
 800d998:	9b07      	ldr	r3, [sp, #28]
 800d99a:	3301      	adds	r3, #1
 800d99c:	9307      	str	r3, [sp, #28]
 800d99e:	e774      	b.n	800d88a <_dtoa_r+0x9b2>
 800d9a0:	f000 fd0e 	bl	800e3c0 <__multadd>
 800d9a4:	4629      	mov	r1, r5
 800d9a6:	4607      	mov	r7, r0
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	220a      	movs	r2, #10
 800d9ac:	4658      	mov	r0, fp
 800d9ae:	f000 fd07 	bl	800e3c0 <__multadd>
 800d9b2:	4605      	mov	r5, r0
 800d9b4:	e7f0      	b.n	800d998 <_dtoa_r+0xac0>
 800d9b6:	9b08      	ldr	r3, [sp, #32]
 800d9b8:	2700      	movs	r7, #0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	bfcc      	ite	gt
 800d9be:	461e      	movgt	r6, r3
 800d9c0:	2601      	movle	r6, #1
 800d9c2:	4456      	add	r6, sl
 800d9c4:	4649      	mov	r1, r9
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	4658      	mov	r0, fp
 800d9ca:	f000 feed 	bl	800e7a8 <__lshift>
 800d9ce:	4621      	mov	r1, r4
 800d9d0:	4681      	mov	r9, r0
 800d9d2:	f000 ff55 	bl	800e880 <__mcmp>
 800d9d6:	2800      	cmp	r0, #0
 800d9d8:	dcb0      	bgt.n	800d93c <_dtoa_r+0xa64>
 800d9da:	d102      	bne.n	800d9e2 <_dtoa_r+0xb0a>
 800d9dc:	f018 0f01 	tst.w	r8, #1
 800d9e0:	d1ac      	bne.n	800d93c <_dtoa_r+0xa64>
 800d9e2:	4633      	mov	r3, r6
 800d9e4:	461e      	mov	r6, r3
 800d9e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d9ea:	2a30      	cmp	r2, #48	@ 0x30
 800d9ec:	d0fa      	beq.n	800d9e4 <_dtoa_r+0xb0c>
 800d9ee:	e5be      	b.n	800d56e <_dtoa_r+0x696>
 800d9f0:	459a      	cmp	sl, r3
 800d9f2:	d1a4      	bne.n	800d93e <_dtoa_r+0xa66>
 800d9f4:	9b04      	ldr	r3, [sp, #16]
 800d9f6:	3301      	adds	r3, #1
 800d9f8:	9304      	str	r3, [sp, #16]
 800d9fa:	2331      	movs	r3, #49	@ 0x31
 800d9fc:	f88a 3000 	strb.w	r3, [sl]
 800da00:	e5b5      	b.n	800d56e <_dtoa_r+0x696>
 800da02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800da04:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800da64 <_dtoa_r+0xb8c>
 800da08:	b11b      	cbz	r3, 800da12 <_dtoa_r+0xb3a>
 800da0a:	f10a 0308 	add.w	r3, sl, #8
 800da0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800da10:	6013      	str	r3, [r2, #0]
 800da12:	4650      	mov	r0, sl
 800da14:	b017      	add	sp, #92	@ 0x5c
 800da16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800da1c:	2b01      	cmp	r3, #1
 800da1e:	f77f ae3d 	ble.w	800d69c <_dtoa_r+0x7c4>
 800da22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da24:	930a      	str	r3, [sp, #40]	@ 0x28
 800da26:	2001      	movs	r0, #1
 800da28:	e65b      	b.n	800d6e2 <_dtoa_r+0x80a>
 800da2a:	9b08      	ldr	r3, [sp, #32]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	f77f aed6 	ble.w	800d7de <_dtoa_r+0x906>
 800da32:	4656      	mov	r6, sl
 800da34:	4621      	mov	r1, r4
 800da36:	4648      	mov	r0, r9
 800da38:	f7ff f9c4 	bl	800cdc4 <quorem>
 800da3c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800da40:	9b08      	ldr	r3, [sp, #32]
 800da42:	f806 8b01 	strb.w	r8, [r6], #1
 800da46:	eba6 020a 	sub.w	r2, r6, sl
 800da4a:	4293      	cmp	r3, r2
 800da4c:	ddb3      	ble.n	800d9b6 <_dtoa_r+0xade>
 800da4e:	4649      	mov	r1, r9
 800da50:	2300      	movs	r3, #0
 800da52:	220a      	movs	r2, #10
 800da54:	4658      	mov	r0, fp
 800da56:	f000 fcb3 	bl	800e3c0 <__multadd>
 800da5a:	4681      	mov	r9, r0
 800da5c:	e7ea      	b.n	800da34 <_dtoa_r+0xb5c>
 800da5e:	bf00      	nop
 800da60:	0800ffa8 	.word	0x0800ffa8
 800da64:	0800ff2c 	.word	0x0800ff2c

0800da68 <_free_r>:
 800da68:	b538      	push	{r3, r4, r5, lr}
 800da6a:	4605      	mov	r5, r0
 800da6c:	2900      	cmp	r1, #0
 800da6e:	d040      	beq.n	800daf2 <_free_r+0x8a>
 800da70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da74:	1f0c      	subs	r4, r1, #4
 800da76:	2b00      	cmp	r3, #0
 800da78:	bfb8      	it	lt
 800da7a:	18e4      	addlt	r4, r4, r3
 800da7c:	f000 fc32 	bl	800e2e4 <__malloc_lock>
 800da80:	4a1c      	ldr	r2, [pc, #112]	@ (800daf4 <_free_r+0x8c>)
 800da82:	6813      	ldr	r3, [r2, #0]
 800da84:	b933      	cbnz	r3, 800da94 <_free_r+0x2c>
 800da86:	6063      	str	r3, [r4, #4]
 800da88:	6014      	str	r4, [r2, #0]
 800da8a:	4628      	mov	r0, r5
 800da8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da90:	f000 bc2e 	b.w	800e2f0 <__malloc_unlock>
 800da94:	42a3      	cmp	r3, r4
 800da96:	d908      	bls.n	800daaa <_free_r+0x42>
 800da98:	6820      	ldr	r0, [r4, #0]
 800da9a:	1821      	adds	r1, r4, r0
 800da9c:	428b      	cmp	r3, r1
 800da9e:	bf01      	itttt	eq
 800daa0:	6819      	ldreq	r1, [r3, #0]
 800daa2:	685b      	ldreq	r3, [r3, #4]
 800daa4:	1809      	addeq	r1, r1, r0
 800daa6:	6021      	streq	r1, [r4, #0]
 800daa8:	e7ed      	b.n	800da86 <_free_r+0x1e>
 800daaa:	461a      	mov	r2, r3
 800daac:	685b      	ldr	r3, [r3, #4]
 800daae:	b10b      	cbz	r3, 800dab4 <_free_r+0x4c>
 800dab0:	42a3      	cmp	r3, r4
 800dab2:	d9fa      	bls.n	800daaa <_free_r+0x42>
 800dab4:	6811      	ldr	r1, [r2, #0]
 800dab6:	1850      	adds	r0, r2, r1
 800dab8:	42a0      	cmp	r0, r4
 800daba:	d10b      	bne.n	800dad4 <_free_r+0x6c>
 800dabc:	6820      	ldr	r0, [r4, #0]
 800dabe:	4401      	add	r1, r0
 800dac0:	1850      	adds	r0, r2, r1
 800dac2:	4283      	cmp	r3, r0
 800dac4:	6011      	str	r1, [r2, #0]
 800dac6:	d1e0      	bne.n	800da8a <_free_r+0x22>
 800dac8:	6818      	ldr	r0, [r3, #0]
 800daca:	685b      	ldr	r3, [r3, #4]
 800dacc:	4408      	add	r0, r1
 800dace:	6010      	str	r0, [r2, #0]
 800dad0:	6053      	str	r3, [r2, #4]
 800dad2:	e7da      	b.n	800da8a <_free_r+0x22>
 800dad4:	d902      	bls.n	800dadc <_free_r+0x74>
 800dad6:	230c      	movs	r3, #12
 800dad8:	602b      	str	r3, [r5, #0]
 800dada:	e7d6      	b.n	800da8a <_free_r+0x22>
 800dadc:	6820      	ldr	r0, [r4, #0]
 800dade:	1821      	adds	r1, r4, r0
 800dae0:	428b      	cmp	r3, r1
 800dae2:	bf01      	itttt	eq
 800dae4:	6819      	ldreq	r1, [r3, #0]
 800dae6:	685b      	ldreq	r3, [r3, #4]
 800dae8:	1809      	addeq	r1, r1, r0
 800daea:	6021      	streq	r1, [r4, #0]
 800daec:	6063      	str	r3, [r4, #4]
 800daee:	6054      	str	r4, [r2, #4]
 800daf0:	e7cb      	b.n	800da8a <_free_r+0x22>
 800daf2:	bd38      	pop	{r3, r4, r5, pc}
 800daf4:	20001330 	.word	0x20001330

0800daf8 <rshift>:
 800daf8:	6903      	ldr	r3, [r0, #16]
 800dafa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dafe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800db02:	f100 0414 	add.w	r4, r0, #20
 800db06:	ea4f 1261 	mov.w	r2, r1, asr #5
 800db0a:	dd46      	ble.n	800db9a <rshift+0xa2>
 800db0c:	f011 011f 	ands.w	r1, r1, #31
 800db10:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800db14:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800db18:	d10c      	bne.n	800db34 <rshift+0x3c>
 800db1a:	4629      	mov	r1, r5
 800db1c:	f100 0710 	add.w	r7, r0, #16
 800db20:	42b1      	cmp	r1, r6
 800db22:	d335      	bcc.n	800db90 <rshift+0x98>
 800db24:	1a9b      	subs	r3, r3, r2
 800db26:	009b      	lsls	r3, r3, #2
 800db28:	1eea      	subs	r2, r5, #3
 800db2a:	4296      	cmp	r6, r2
 800db2c:	bf38      	it	cc
 800db2e:	2300      	movcc	r3, #0
 800db30:	4423      	add	r3, r4
 800db32:	e015      	b.n	800db60 <rshift+0x68>
 800db34:	46a1      	mov	r9, r4
 800db36:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800db3a:	f1c1 0820 	rsb	r8, r1, #32
 800db3e:	40cf      	lsrs	r7, r1
 800db40:	f105 0e04 	add.w	lr, r5, #4
 800db44:	4576      	cmp	r6, lr
 800db46:	46f4      	mov	ip, lr
 800db48:	d816      	bhi.n	800db78 <rshift+0x80>
 800db4a:	1a9a      	subs	r2, r3, r2
 800db4c:	0092      	lsls	r2, r2, #2
 800db4e:	3a04      	subs	r2, #4
 800db50:	3501      	adds	r5, #1
 800db52:	42ae      	cmp	r6, r5
 800db54:	bf38      	it	cc
 800db56:	2200      	movcc	r2, #0
 800db58:	18a3      	adds	r3, r4, r2
 800db5a:	50a7      	str	r7, [r4, r2]
 800db5c:	b107      	cbz	r7, 800db60 <rshift+0x68>
 800db5e:	3304      	adds	r3, #4
 800db60:	42a3      	cmp	r3, r4
 800db62:	eba3 0204 	sub.w	r2, r3, r4
 800db66:	bf08      	it	eq
 800db68:	2300      	moveq	r3, #0
 800db6a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800db6e:	6102      	str	r2, [r0, #16]
 800db70:	bf08      	it	eq
 800db72:	6143      	streq	r3, [r0, #20]
 800db74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db78:	f8dc c000 	ldr.w	ip, [ip]
 800db7c:	fa0c fc08 	lsl.w	ip, ip, r8
 800db80:	ea4c 0707 	orr.w	r7, ip, r7
 800db84:	f849 7b04 	str.w	r7, [r9], #4
 800db88:	f85e 7b04 	ldr.w	r7, [lr], #4
 800db8c:	40cf      	lsrs	r7, r1
 800db8e:	e7d9      	b.n	800db44 <rshift+0x4c>
 800db90:	f851 cb04 	ldr.w	ip, [r1], #4
 800db94:	f847 cf04 	str.w	ip, [r7, #4]!
 800db98:	e7c2      	b.n	800db20 <rshift+0x28>
 800db9a:	4623      	mov	r3, r4
 800db9c:	e7e0      	b.n	800db60 <rshift+0x68>

0800db9e <__hexdig_fun>:
 800db9e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dba2:	2b09      	cmp	r3, #9
 800dba4:	d802      	bhi.n	800dbac <__hexdig_fun+0xe>
 800dba6:	3820      	subs	r0, #32
 800dba8:	b2c0      	uxtb	r0, r0
 800dbaa:	4770      	bx	lr
 800dbac:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dbb0:	2b05      	cmp	r3, #5
 800dbb2:	d801      	bhi.n	800dbb8 <__hexdig_fun+0x1a>
 800dbb4:	3847      	subs	r0, #71	@ 0x47
 800dbb6:	e7f7      	b.n	800dba8 <__hexdig_fun+0xa>
 800dbb8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dbbc:	2b05      	cmp	r3, #5
 800dbbe:	d801      	bhi.n	800dbc4 <__hexdig_fun+0x26>
 800dbc0:	3827      	subs	r0, #39	@ 0x27
 800dbc2:	e7f1      	b.n	800dba8 <__hexdig_fun+0xa>
 800dbc4:	2000      	movs	r0, #0
 800dbc6:	4770      	bx	lr

0800dbc8 <__gethex>:
 800dbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbcc:	468a      	mov	sl, r1
 800dbce:	4690      	mov	r8, r2
 800dbd0:	b085      	sub	sp, #20
 800dbd2:	9302      	str	r3, [sp, #8]
 800dbd4:	680b      	ldr	r3, [r1, #0]
 800dbd6:	9001      	str	r0, [sp, #4]
 800dbd8:	1c9c      	adds	r4, r3, #2
 800dbda:	46a1      	mov	r9, r4
 800dbdc:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dbe0:	2830      	cmp	r0, #48	@ 0x30
 800dbe2:	d0fa      	beq.n	800dbda <__gethex+0x12>
 800dbe4:	eba9 0303 	sub.w	r3, r9, r3
 800dbe8:	f1a3 0b02 	sub.w	fp, r3, #2
 800dbec:	f7ff ffd7 	bl	800db9e <__hexdig_fun>
 800dbf0:	4605      	mov	r5, r0
 800dbf2:	2800      	cmp	r0, #0
 800dbf4:	d168      	bne.n	800dcc8 <__gethex+0x100>
 800dbf6:	2201      	movs	r2, #1
 800dbf8:	4648      	mov	r0, r9
 800dbfa:	499f      	ldr	r1, [pc, #636]	@ (800de78 <__gethex+0x2b0>)
 800dbfc:	f7ff f836 	bl	800cc6c <strncmp>
 800dc00:	4607      	mov	r7, r0
 800dc02:	2800      	cmp	r0, #0
 800dc04:	d167      	bne.n	800dcd6 <__gethex+0x10e>
 800dc06:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dc0a:	4626      	mov	r6, r4
 800dc0c:	f7ff ffc7 	bl	800db9e <__hexdig_fun>
 800dc10:	2800      	cmp	r0, #0
 800dc12:	d062      	beq.n	800dcda <__gethex+0x112>
 800dc14:	4623      	mov	r3, r4
 800dc16:	7818      	ldrb	r0, [r3, #0]
 800dc18:	4699      	mov	r9, r3
 800dc1a:	2830      	cmp	r0, #48	@ 0x30
 800dc1c:	f103 0301 	add.w	r3, r3, #1
 800dc20:	d0f9      	beq.n	800dc16 <__gethex+0x4e>
 800dc22:	f7ff ffbc 	bl	800db9e <__hexdig_fun>
 800dc26:	fab0 f580 	clz	r5, r0
 800dc2a:	f04f 0b01 	mov.w	fp, #1
 800dc2e:	096d      	lsrs	r5, r5, #5
 800dc30:	464a      	mov	r2, r9
 800dc32:	4616      	mov	r6, r2
 800dc34:	7830      	ldrb	r0, [r6, #0]
 800dc36:	3201      	adds	r2, #1
 800dc38:	f7ff ffb1 	bl	800db9e <__hexdig_fun>
 800dc3c:	2800      	cmp	r0, #0
 800dc3e:	d1f8      	bne.n	800dc32 <__gethex+0x6a>
 800dc40:	2201      	movs	r2, #1
 800dc42:	4630      	mov	r0, r6
 800dc44:	498c      	ldr	r1, [pc, #560]	@ (800de78 <__gethex+0x2b0>)
 800dc46:	f7ff f811 	bl	800cc6c <strncmp>
 800dc4a:	2800      	cmp	r0, #0
 800dc4c:	d13f      	bne.n	800dcce <__gethex+0x106>
 800dc4e:	b944      	cbnz	r4, 800dc62 <__gethex+0x9a>
 800dc50:	1c74      	adds	r4, r6, #1
 800dc52:	4622      	mov	r2, r4
 800dc54:	4616      	mov	r6, r2
 800dc56:	7830      	ldrb	r0, [r6, #0]
 800dc58:	3201      	adds	r2, #1
 800dc5a:	f7ff ffa0 	bl	800db9e <__hexdig_fun>
 800dc5e:	2800      	cmp	r0, #0
 800dc60:	d1f8      	bne.n	800dc54 <__gethex+0x8c>
 800dc62:	1ba4      	subs	r4, r4, r6
 800dc64:	00a7      	lsls	r7, r4, #2
 800dc66:	7833      	ldrb	r3, [r6, #0]
 800dc68:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dc6c:	2b50      	cmp	r3, #80	@ 0x50
 800dc6e:	d13e      	bne.n	800dcee <__gethex+0x126>
 800dc70:	7873      	ldrb	r3, [r6, #1]
 800dc72:	2b2b      	cmp	r3, #43	@ 0x2b
 800dc74:	d033      	beq.n	800dcde <__gethex+0x116>
 800dc76:	2b2d      	cmp	r3, #45	@ 0x2d
 800dc78:	d034      	beq.n	800dce4 <__gethex+0x11c>
 800dc7a:	2400      	movs	r4, #0
 800dc7c:	1c71      	adds	r1, r6, #1
 800dc7e:	7808      	ldrb	r0, [r1, #0]
 800dc80:	f7ff ff8d 	bl	800db9e <__hexdig_fun>
 800dc84:	1e43      	subs	r3, r0, #1
 800dc86:	b2db      	uxtb	r3, r3
 800dc88:	2b18      	cmp	r3, #24
 800dc8a:	d830      	bhi.n	800dcee <__gethex+0x126>
 800dc8c:	f1a0 0210 	sub.w	r2, r0, #16
 800dc90:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dc94:	f7ff ff83 	bl	800db9e <__hexdig_fun>
 800dc98:	f100 3cff 	add.w	ip, r0, #4294967295
 800dc9c:	fa5f fc8c 	uxtb.w	ip, ip
 800dca0:	f1bc 0f18 	cmp.w	ip, #24
 800dca4:	f04f 030a 	mov.w	r3, #10
 800dca8:	d91e      	bls.n	800dce8 <__gethex+0x120>
 800dcaa:	b104      	cbz	r4, 800dcae <__gethex+0xe6>
 800dcac:	4252      	negs	r2, r2
 800dcae:	4417      	add	r7, r2
 800dcb0:	f8ca 1000 	str.w	r1, [sl]
 800dcb4:	b1ed      	cbz	r5, 800dcf2 <__gethex+0x12a>
 800dcb6:	f1bb 0f00 	cmp.w	fp, #0
 800dcba:	bf0c      	ite	eq
 800dcbc:	2506      	moveq	r5, #6
 800dcbe:	2500      	movne	r5, #0
 800dcc0:	4628      	mov	r0, r5
 800dcc2:	b005      	add	sp, #20
 800dcc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcc8:	2500      	movs	r5, #0
 800dcca:	462c      	mov	r4, r5
 800dccc:	e7b0      	b.n	800dc30 <__gethex+0x68>
 800dcce:	2c00      	cmp	r4, #0
 800dcd0:	d1c7      	bne.n	800dc62 <__gethex+0x9a>
 800dcd2:	4627      	mov	r7, r4
 800dcd4:	e7c7      	b.n	800dc66 <__gethex+0x9e>
 800dcd6:	464e      	mov	r6, r9
 800dcd8:	462f      	mov	r7, r5
 800dcda:	2501      	movs	r5, #1
 800dcdc:	e7c3      	b.n	800dc66 <__gethex+0x9e>
 800dcde:	2400      	movs	r4, #0
 800dce0:	1cb1      	adds	r1, r6, #2
 800dce2:	e7cc      	b.n	800dc7e <__gethex+0xb6>
 800dce4:	2401      	movs	r4, #1
 800dce6:	e7fb      	b.n	800dce0 <__gethex+0x118>
 800dce8:	fb03 0002 	mla	r0, r3, r2, r0
 800dcec:	e7ce      	b.n	800dc8c <__gethex+0xc4>
 800dcee:	4631      	mov	r1, r6
 800dcf0:	e7de      	b.n	800dcb0 <__gethex+0xe8>
 800dcf2:	4629      	mov	r1, r5
 800dcf4:	eba6 0309 	sub.w	r3, r6, r9
 800dcf8:	3b01      	subs	r3, #1
 800dcfa:	2b07      	cmp	r3, #7
 800dcfc:	dc0a      	bgt.n	800dd14 <__gethex+0x14c>
 800dcfe:	9801      	ldr	r0, [sp, #4]
 800dd00:	f000 fafc 	bl	800e2fc <_Balloc>
 800dd04:	4604      	mov	r4, r0
 800dd06:	b940      	cbnz	r0, 800dd1a <__gethex+0x152>
 800dd08:	4602      	mov	r2, r0
 800dd0a:	21e4      	movs	r1, #228	@ 0xe4
 800dd0c:	4b5b      	ldr	r3, [pc, #364]	@ (800de7c <__gethex+0x2b4>)
 800dd0e:	485c      	ldr	r0, [pc, #368]	@ (800de80 <__gethex+0x2b8>)
 800dd10:	f001 fa22 	bl	800f158 <__assert_func>
 800dd14:	3101      	adds	r1, #1
 800dd16:	105b      	asrs	r3, r3, #1
 800dd18:	e7ef      	b.n	800dcfa <__gethex+0x132>
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	f100 0a14 	add.w	sl, r0, #20
 800dd20:	4655      	mov	r5, sl
 800dd22:	469b      	mov	fp, r3
 800dd24:	45b1      	cmp	r9, r6
 800dd26:	d337      	bcc.n	800dd98 <__gethex+0x1d0>
 800dd28:	f845 bb04 	str.w	fp, [r5], #4
 800dd2c:	eba5 050a 	sub.w	r5, r5, sl
 800dd30:	10ad      	asrs	r5, r5, #2
 800dd32:	6125      	str	r5, [r4, #16]
 800dd34:	4658      	mov	r0, fp
 800dd36:	f000 fbd3 	bl	800e4e0 <__hi0bits>
 800dd3a:	016d      	lsls	r5, r5, #5
 800dd3c:	f8d8 6000 	ldr.w	r6, [r8]
 800dd40:	1a2d      	subs	r5, r5, r0
 800dd42:	42b5      	cmp	r5, r6
 800dd44:	dd54      	ble.n	800ddf0 <__gethex+0x228>
 800dd46:	1bad      	subs	r5, r5, r6
 800dd48:	4629      	mov	r1, r5
 800dd4a:	4620      	mov	r0, r4
 800dd4c:	f000 ff5b 	bl	800ec06 <__any_on>
 800dd50:	4681      	mov	r9, r0
 800dd52:	b178      	cbz	r0, 800dd74 <__gethex+0x1ac>
 800dd54:	f04f 0901 	mov.w	r9, #1
 800dd58:	1e6b      	subs	r3, r5, #1
 800dd5a:	1159      	asrs	r1, r3, #5
 800dd5c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dd60:	f003 021f 	and.w	r2, r3, #31
 800dd64:	fa09 f202 	lsl.w	r2, r9, r2
 800dd68:	420a      	tst	r2, r1
 800dd6a:	d003      	beq.n	800dd74 <__gethex+0x1ac>
 800dd6c:	454b      	cmp	r3, r9
 800dd6e:	dc36      	bgt.n	800ddde <__gethex+0x216>
 800dd70:	f04f 0902 	mov.w	r9, #2
 800dd74:	4629      	mov	r1, r5
 800dd76:	4620      	mov	r0, r4
 800dd78:	f7ff febe 	bl	800daf8 <rshift>
 800dd7c:	442f      	add	r7, r5
 800dd7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dd82:	42bb      	cmp	r3, r7
 800dd84:	da42      	bge.n	800de0c <__gethex+0x244>
 800dd86:	4621      	mov	r1, r4
 800dd88:	9801      	ldr	r0, [sp, #4]
 800dd8a:	f000 faf7 	bl	800e37c <_Bfree>
 800dd8e:	2300      	movs	r3, #0
 800dd90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dd92:	25a3      	movs	r5, #163	@ 0xa3
 800dd94:	6013      	str	r3, [r2, #0]
 800dd96:	e793      	b.n	800dcc0 <__gethex+0xf8>
 800dd98:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800dd9c:	2a2e      	cmp	r2, #46	@ 0x2e
 800dd9e:	d012      	beq.n	800ddc6 <__gethex+0x1fe>
 800dda0:	2b20      	cmp	r3, #32
 800dda2:	d104      	bne.n	800ddae <__gethex+0x1e6>
 800dda4:	f845 bb04 	str.w	fp, [r5], #4
 800dda8:	f04f 0b00 	mov.w	fp, #0
 800ddac:	465b      	mov	r3, fp
 800ddae:	7830      	ldrb	r0, [r6, #0]
 800ddb0:	9303      	str	r3, [sp, #12]
 800ddb2:	f7ff fef4 	bl	800db9e <__hexdig_fun>
 800ddb6:	9b03      	ldr	r3, [sp, #12]
 800ddb8:	f000 000f 	and.w	r0, r0, #15
 800ddbc:	4098      	lsls	r0, r3
 800ddbe:	ea4b 0b00 	orr.w	fp, fp, r0
 800ddc2:	3304      	adds	r3, #4
 800ddc4:	e7ae      	b.n	800dd24 <__gethex+0x15c>
 800ddc6:	45b1      	cmp	r9, r6
 800ddc8:	d8ea      	bhi.n	800dda0 <__gethex+0x1d8>
 800ddca:	2201      	movs	r2, #1
 800ddcc:	4630      	mov	r0, r6
 800ddce:	492a      	ldr	r1, [pc, #168]	@ (800de78 <__gethex+0x2b0>)
 800ddd0:	9303      	str	r3, [sp, #12]
 800ddd2:	f7fe ff4b 	bl	800cc6c <strncmp>
 800ddd6:	9b03      	ldr	r3, [sp, #12]
 800ddd8:	2800      	cmp	r0, #0
 800ddda:	d1e1      	bne.n	800dda0 <__gethex+0x1d8>
 800dddc:	e7a2      	b.n	800dd24 <__gethex+0x15c>
 800ddde:	4620      	mov	r0, r4
 800dde0:	1ea9      	subs	r1, r5, #2
 800dde2:	f000 ff10 	bl	800ec06 <__any_on>
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d0c2      	beq.n	800dd70 <__gethex+0x1a8>
 800ddea:	f04f 0903 	mov.w	r9, #3
 800ddee:	e7c1      	b.n	800dd74 <__gethex+0x1ac>
 800ddf0:	da09      	bge.n	800de06 <__gethex+0x23e>
 800ddf2:	1b75      	subs	r5, r6, r5
 800ddf4:	4621      	mov	r1, r4
 800ddf6:	462a      	mov	r2, r5
 800ddf8:	9801      	ldr	r0, [sp, #4]
 800ddfa:	f000 fcd5 	bl	800e7a8 <__lshift>
 800ddfe:	4604      	mov	r4, r0
 800de00:	1b7f      	subs	r7, r7, r5
 800de02:	f100 0a14 	add.w	sl, r0, #20
 800de06:	f04f 0900 	mov.w	r9, #0
 800de0a:	e7b8      	b.n	800dd7e <__gethex+0x1b6>
 800de0c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800de10:	42bd      	cmp	r5, r7
 800de12:	dd6f      	ble.n	800def4 <__gethex+0x32c>
 800de14:	1bed      	subs	r5, r5, r7
 800de16:	42ae      	cmp	r6, r5
 800de18:	dc34      	bgt.n	800de84 <__gethex+0x2bc>
 800de1a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800de1e:	2b02      	cmp	r3, #2
 800de20:	d022      	beq.n	800de68 <__gethex+0x2a0>
 800de22:	2b03      	cmp	r3, #3
 800de24:	d024      	beq.n	800de70 <__gethex+0x2a8>
 800de26:	2b01      	cmp	r3, #1
 800de28:	d115      	bne.n	800de56 <__gethex+0x28e>
 800de2a:	42ae      	cmp	r6, r5
 800de2c:	d113      	bne.n	800de56 <__gethex+0x28e>
 800de2e:	2e01      	cmp	r6, #1
 800de30:	d10b      	bne.n	800de4a <__gethex+0x282>
 800de32:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800de36:	9a02      	ldr	r2, [sp, #8]
 800de38:	2562      	movs	r5, #98	@ 0x62
 800de3a:	6013      	str	r3, [r2, #0]
 800de3c:	2301      	movs	r3, #1
 800de3e:	6123      	str	r3, [r4, #16]
 800de40:	f8ca 3000 	str.w	r3, [sl]
 800de44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de46:	601c      	str	r4, [r3, #0]
 800de48:	e73a      	b.n	800dcc0 <__gethex+0xf8>
 800de4a:	4620      	mov	r0, r4
 800de4c:	1e71      	subs	r1, r6, #1
 800de4e:	f000 feda 	bl	800ec06 <__any_on>
 800de52:	2800      	cmp	r0, #0
 800de54:	d1ed      	bne.n	800de32 <__gethex+0x26a>
 800de56:	4621      	mov	r1, r4
 800de58:	9801      	ldr	r0, [sp, #4]
 800de5a:	f000 fa8f 	bl	800e37c <_Bfree>
 800de5e:	2300      	movs	r3, #0
 800de60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800de62:	2550      	movs	r5, #80	@ 0x50
 800de64:	6013      	str	r3, [r2, #0]
 800de66:	e72b      	b.n	800dcc0 <__gethex+0xf8>
 800de68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d1f3      	bne.n	800de56 <__gethex+0x28e>
 800de6e:	e7e0      	b.n	800de32 <__gethex+0x26a>
 800de70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de72:	2b00      	cmp	r3, #0
 800de74:	d1dd      	bne.n	800de32 <__gethex+0x26a>
 800de76:	e7ee      	b.n	800de56 <__gethex+0x28e>
 800de78:	0800fe9a 	.word	0x0800fe9a
 800de7c:	0800ffa8 	.word	0x0800ffa8
 800de80:	0800ffb9 	.word	0x0800ffb9
 800de84:	1e6f      	subs	r7, r5, #1
 800de86:	f1b9 0f00 	cmp.w	r9, #0
 800de8a:	d130      	bne.n	800deee <__gethex+0x326>
 800de8c:	b127      	cbz	r7, 800de98 <__gethex+0x2d0>
 800de8e:	4639      	mov	r1, r7
 800de90:	4620      	mov	r0, r4
 800de92:	f000 feb8 	bl	800ec06 <__any_on>
 800de96:	4681      	mov	r9, r0
 800de98:	2301      	movs	r3, #1
 800de9a:	4629      	mov	r1, r5
 800de9c:	1b76      	subs	r6, r6, r5
 800de9e:	2502      	movs	r5, #2
 800dea0:	117a      	asrs	r2, r7, #5
 800dea2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dea6:	f007 071f 	and.w	r7, r7, #31
 800deaa:	40bb      	lsls	r3, r7
 800deac:	4213      	tst	r3, r2
 800deae:	4620      	mov	r0, r4
 800deb0:	bf18      	it	ne
 800deb2:	f049 0902 	orrne.w	r9, r9, #2
 800deb6:	f7ff fe1f 	bl	800daf8 <rshift>
 800deba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800debe:	f1b9 0f00 	cmp.w	r9, #0
 800dec2:	d047      	beq.n	800df54 <__gethex+0x38c>
 800dec4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dec8:	2b02      	cmp	r3, #2
 800deca:	d015      	beq.n	800def8 <__gethex+0x330>
 800decc:	2b03      	cmp	r3, #3
 800dece:	d017      	beq.n	800df00 <__gethex+0x338>
 800ded0:	2b01      	cmp	r3, #1
 800ded2:	d109      	bne.n	800dee8 <__gethex+0x320>
 800ded4:	f019 0f02 	tst.w	r9, #2
 800ded8:	d006      	beq.n	800dee8 <__gethex+0x320>
 800deda:	f8da 3000 	ldr.w	r3, [sl]
 800dede:	ea49 0903 	orr.w	r9, r9, r3
 800dee2:	f019 0f01 	tst.w	r9, #1
 800dee6:	d10e      	bne.n	800df06 <__gethex+0x33e>
 800dee8:	f045 0510 	orr.w	r5, r5, #16
 800deec:	e032      	b.n	800df54 <__gethex+0x38c>
 800deee:	f04f 0901 	mov.w	r9, #1
 800def2:	e7d1      	b.n	800de98 <__gethex+0x2d0>
 800def4:	2501      	movs	r5, #1
 800def6:	e7e2      	b.n	800debe <__gethex+0x2f6>
 800def8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800defa:	f1c3 0301 	rsb	r3, r3, #1
 800defe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800df00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df02:	2b00      	cmp	r3, #0
 800df04:	d0f0      	beq.n	800dee8 <__gethex+0x320>
 800df06:	f04f 0c00 	mov.w	ip, #0
 800df0a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800df0e:	f104 0314 	add.w	r3, r4, #20
 800df12:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800df16:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800df1a:	4618      	mov	r0, r3
 800df1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800df20:	f1b2 3fff 	cmp.w	r2, #4294967295
 800df24:	d01b      	beq.n	800df5e <__gethex+0x396>
 800df26:	3201      	adds	r2, #1
 800df28:	6002      	str	r2, [r0, #0]
 800df2a:	2d02      	cmp	r5, #2
 800df2c:	f104 0314 	add.w	r3, r4, #20
 800df30:	d13c      	bne.n	800dfac <__gethex+0x3e4>
 800df32:	f8d8 2000 	ldr.w	r2, [r8]
 800df36:	3a01      	subs	r2, #1
 800df38:	42b2      	cmp	r2, r6
 800df3a:	d109      	bne.n	800df50 <__gethex+0x388>
 800df3c:	2201      	movs	r2, #1
 800df3e:	1171      	asrs	r1, r6, #5
 800df40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800df44:	f006 061f 	and.w	r6, r6, #31
 800df48:	fa02 f606 	lsl.w	r6, r2, r6
 800df4c:	421e      	tst	r6, r3
 800df4e:	d13a      	bne.n	800dfc6 <__gethex+0x3fe>
 800df50:	f045 0520 	orr.w	r5, r5, #32
 800df54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df56:	601c      	str	r4, [r3, #0]
 800df58:	9b02      	ldr	r3, [sp, #8]
 800df5a:	601f      	str	r7, [r3, #0]
 800df5c:	e6b0      	b.n	800dcc0 <__gethex+0xf8>
 800df5e:	4299      	cmp	r1, r3
 800df60:	f843 cc04 	str.w	ip, [r3, #-4]
 800df64:	d8d9      	bhi.n	800df1a <__gethex+0x352>
 800df66:	68a3      	ldr	r3, [r4, #8]
 800df68:	459b      	cmp	fp, r3
 800df6a:	db17      	blt.n	800df9c <__gethex+0x3d4>
 800df6c:	6861      	ldr	r1, [r4, #4]
 800df6e:	9801      	ldr	r0, [sp, #4]
 800df70:	3101      	adds	r1, #1
 800df72:	f000 f9c3 	bl	800e2fc <_Balloc>
 800df76:	4681      	mov	r9, r0
 800df78:	b918      	cbnz	r0, 800df82 <__gethex+0x3ba>
 800df7a:	4602      	mov	r2, r0
 800df7c:	2184      	movs	r1, #132	@ 0x84
 800df7e:	4b19      	ldr	r3, [pc, #100]	@ (800dfe4 <__gethex+0x41c>)
 800df80:	e6c5      	b.n	800dd0e <__gethex+0x146>
 800df82:	6922      	ldr	r2, [r4, #16]
 800df84:	f104 010c 	add.w	r1, r4, #12
 800df88:	3202      	adds	r2, #2
 800df8a:	0092      	lsls	r2, r2, #2
 800df8c:	300c      	adds	r0, #12
 800df8e:	f7fe ff04 	bl	800cd9a <memcpy>
 800df92:	4621      	mov	r1, r4
 800df94:	9801      	ldr	r0, [sp, #4]
 800df96:	f000 f9f1 	bl	800e37c <_Bfree>
 800df9a:	464c      	mov	r4, r9
 800df9c:	6923      	ldr	r3, [r4, #16]
 800df9e:	1c5a      	adds	r2, r3, #1
 800dfa0:	6122      	str	r2, [r4, #16]
 800dfa2:	2201      	movs	r2, #1
 800dfa4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dfa8:	615a      	str	r2, [r3, #20]
 800dfaa:	e7be      	b.n	800df2a <__gethex+0x362>
 800dfac:	6922      	ldr	r2, [r4, #16]
 800dfae:	455a      	cmp	r2, fp
 800dfb0:	dd0b      	ble.n	800dfca <__gethex+0x402>
 800dfb2:	2101      	movs	r1, #1
 800dfb4:	4620      	mov	r0, r4
 800dfb6:	f7ff fd9f 	bl	800daf8 <rshift>
 800dfba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dfbe:	3701      	adds	r7, #1
 800dfc0:	42bb      	cmp	r3, r7
 800dfc2:	f6ff aee0 	blt.w	800dd86 <__gethex+0x1be>
 800dfc6:	2501      	movs	r5, #1
 800dfc8:	e7c2      	b.n	800df50 <__gethex+0x388>
 800dfca:	f016 061f 	ands.w	r6, r6, #31
 800dfce:	d0fa      	beq.n	800dfc6 <__gethex+0x3fe>
 800dfd0:	4453      	add	r3, sl
 800dfd2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dfd6:	f000 fa83 	bl	800e4e0 <__hi0bits>
 800dfda:	f1c6 0620 	rsb	r6, r6, #32
 800dfde:	42b0      	cmp	r0, r6
 800dfe0:	dbe7      	blt.n	800dfb2 <__gethex+0x3ea>
 800dfe2:	e7f0      	b.n	800dfc6 <__gethex+0x3fe>
 800dfe4:	0800ffa8 	.word	0x0800ffa8

0800dfe8 <L_shift>:
 800dfe8:	f1c2 0208 	rsb	r2, r2, #8
 800dfec:	0092      	lsls	r2, r2, #2
 800dfee:	b570      	push	{r4, r5, r6, lr}
 800dff0:	f1c2 0620 	rsb	r6, r2, #32
 800dff4:	6843      	ldr	r3, [r0, #4]
 800dff6:	6804      	ldr	r4, [r0, #0]
 800dff8:	fa03 f506 	lsl.w	r5, r3, r6
 800dffc:	432c      	orrs	r4, r5
 800dffe:	40d3      	lsrs	r3, r2
 800e000:	6004      	str	r4, [r0, #0]
 800e002:	f840 3f04 	str.w	r3, [r0, #4]!
 800e006:	4288      	cmp	r0, r1
 800e008:	d3f4      	bcc.n	800dff4 <L_shift+0xc>
 800e00a:	bd70      	pop	{r4, r5, r6, pc}

0800e00c <__match>:
 800e00c:	b530      	push	{r4, r5, lr}
 800e00e:	6803      	ldr	r3, [r0, #0]
 800e010:	3301      	adds	r3, #1
 800e012:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e016:	b914      	cbnz	r4, 800e01e <__match+0x12>
 800e018:	6003      	str	r3, [r0, #0]
 800e01a:	2001      	movs	r0, #1
 800e01c:	bd30      	pop	{r4, r5, pc}
 800e01e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e022:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e026:	2d19      	cmp	r5, #25
 800e028:	bf98      	it	ls
 800e02a:	3220      	addls	r2, #32
 800e02c:	42a2      	cmp	r2, r4
 800e02e:	d0f0      	beq.n	800e012 <__match+0x6>
 800e030:	2000      	movs	r0, #0
 800e032:	e7f3      	b.n	800e01c <__match+0x10>

0800e034 <__hexnan>:
 800e034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e038:	2500      	movs	r5, #0
 800e03a:	680b      	ldr	r3, [r1, #0]
 800e03c:	4682      	mov	sl, r0
 800e03e:	115e      	asrs	r6, r3, #5
 800e040:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e044:	f013 031f 	ands.w	r3, r3, #31
 800e048:	bf18      	it	ne
 800e04a:	3604      	addne	r6, #4
 800e04c:	1f37      	subs	r7, r6, #4
 800e04e:	4690      	mov	r8, r2
 800e050:	46b9      	mov	r9, r7
 800e052:	463c      	mov	r4, r7
 800e054:	46ab      	mov	fp, r5
 800e056:	b087      	sub	sp, #28
 800e058:	6801      	ldr	r1, [r0, #0]
 800e05a:	9301      	str	r3, [sp, #4]
 800e05c:	f846 5c04 	str.w	r5, [r6, #-4]
 800e060:	9502      	str	r5, [sp, #8]
 800e062:	784a      	ldrb	r2, [r1, #1]
 800e064:	1c4b      	adds	r3, r1, #1
 800e066:	9303      	str	r3, [sp, #12]
 800e068:	b342      	cbz	r2, 800e0bc <__hexnan+0x88>
 800e06a:	4610      	mov	r0, r2
 800e06c:	9105      	str	r1, [sp, #20]
 800e06e:	9204      	str	r2, [sp, #16]
 800e070:	f7ff fd95 	bl	800db9e <__hexdig_fun>
 800e074:	2800      	cmp	r0, #0
 800e076:	d151      	bne.n	800e11c <__hexnan+0xe8>
 800e078:	9a04      	ldr	r2, [sp, #16]
 800e07a:	9905      	ldr	r1, [sp, #20]
 800e07c:	2a20      	cmp	r2, #32
 800e07e:	d818      	bhi.n	800e0b2 <__hexnan+0x7e>
 800e080:	9b02      	ldr	r3, [sp, #8]
 800e082:	459b      	cmp	fp, r3
 800e084:	dd13      	ble.n	800e0ae <__hexnan+0x7a>
 800e086:	454c      	cmp	r4, r9
 800e088:	d206      	bcs.n	800e098 <__hexnan+0x64>
 800e08a:	2d07      	cmp	r5, #7
 800e08c:	dc04      	bgt.n	800e098 <__hexnan+0x64>
 800e08e:	462a      	mov	r2, r5
 800e090:	4649      	mov	r1, r9
 800e092:	4620      	mov	r0, r4
 800e094:	f7ff ffa8 	bl	800dfe8 <L_shift>
 800e098:	4544      	cmp	r4, r8
 800e09a:	d952      	bls.n	800e142 <__hexnan+0x10e>
 800e09c:	2300      	movs	r3, #0
 800e09e:	f1a4 0904 	sub.w	r9, r4, #4
 800e0a2:	f844 3c04 	str.w	r3, [r4, #-4]
 800e0a6:	461d      	mov	r5, r3
 800e0a8:	464c      	mov	r4, r9
 800e0aa:	f8cd b008 	str.w	fp, [sp, #8]
 800e0ae:	9903      	ldr	r1, [sp, #12]
 800e0b0:	e7d7      	b.n	800e062 <__hexnan+0x2e>
 800e0b2:	2a29      	cmp	r2, #41	@ 0x29
 800e0b4:	d157      	bne.n	800e166 <__hexnan+0x132>
 800e0b6:	3102      	adds	r1, #2
 800e0b8:	f8ca 1000 	str.w	r1, [sl]
 800e0bc:	f1bb 0f00 	cmp.w	fp, #0
 800e0c0:	d051      	beq.n	800e166 <__hexnan+0x132>
 800e0c2:	454c      	cmp	r4, r9
 800e0c4:	d206      	bcs.n	800e0d4 <__hexnan+0xa0>
 800e0c6:	2d07      	cmp	r5, #7
 800e0c8:	dc04      	bgt.n	800e0d4 <__hexnan+0xa0>
 800e0ca:	462a      	mov	r2, r5
 800e0cc:	4649      	mov	r1, r9
 800e0ce:	4620      	mov	r0, r4
 800e0d0:	f7ff ff8a 	bl	800dfe8 <L_shift>
 800e0d4:	4544      	cmp	r4, r8
 800e0d6:	d936      	bls.n	800e146 <__hexnan+0x112>
 800e0d8:	4623      	mov	r3, r4
 800e0da:	f1a8 0204 	sub.w	r2, r8, #4
 800e0de:	f853 1b04 	ldr.w	r1, [r3], #4
 800e0e2:	429f      	cmp	r7, r3
 800e0e4:	f842 1f04 	str.w	r1, [r2, #4]!
 800e0e8:	d2f9      	bcs.n	800e0de <__hexnan+0xaa>
 800e0ea:	1b3b      	subs	r3, r7, r4
 800e0ec:	f023 0303 	bic.w	r3, r3, #3
 800e0f0:	3304      	adds	r3, #4
 800e0f2:	3401      	adds	r4, #1
 800e0f4:	3e03      	subs	r6, #3
 800e0f6:	42b4      	cmp	r4, r6
 800e0f8:	bf88      	it	hi
 800e0fa:	2304      	movhi	r3, #4
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	4443      	add	r3, r8
 800e100:	f843 2b04 	str.w	r2, [r3], #4
 800e104:	429f      	cmp	r7, r3
 800e106:	d2fb      	bcs.n	800e100 <__hexnan+0xcc>
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	b91b      	cbnz	r3, 800e114 <__hexnan+0xe0>
 800e10c:	4547      	cmp	r7, r8
 800e10e:	d128      	bne.n	800e162 <__hexnan+0x12e>
 800e110:	2301      	movs	r3, #1
 800e112:	603b      	str	r3, [r7, #0]
 800e114:	2005      	movs	r0, #5
 800e116:	b007      	add	sp, #28
 800e118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e11c:	3501      	adds	r5, #1
 800e11e:	2d08      	cmp	r5, #8
 800e120:	f10b 0b01 	add.w	fp, fp, #1
 800e124:	dd06      	ble.n	800e134 <__hexnan+0x100>
 800e126:	4544      	cmp	r4, r8
 800e128:	d9c1      	bls.n	800e0ae <__hexnan+0x7a>
 800e12a:	2300      	movs	r3, #0
 800e12c:	2501      	movs	r5, #1
 800e12e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e132:	3c04      	subs	r4, #4
 800e134:	6822      	ldr	r2, [r4, #0]
 800e136:	f000 000f 	and.w	r0, r0, #15
 800e13a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e13e:	6020      	str	r0, [r4, #0]
 800e140:	e7b5      	b.n	800e0ae <__hexnan+0x7a>
 800e142:	2508      	movs	r5, #8
 800e144:	e7b3      	b.n	800e0ae <__hexnan+0x7a>
 800e146:	9b01      	ldr	r3, [sp, #4]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d0dd      	beq.n	800e108 <__hexnan+0xd4>
 800e14c:	f04f 32ff 	mov.w	r2, #4294967295
 800e150:	f1c3 0320 	rsb	r3, r3, #32
 800e154:	40da      	lsrs	r2, r3
 800e156:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e15a:	4013      	ands	r3, r2
 800e15c:	f846 3c04 	str.w	r3, [r6, #-4]
 800e160:	e7d2      	b.n	800e108 <__hexnan+0xd4>
 800e162:	3f04      	subs	r7, #4
 800e164:	e7d0      	b.n	800e108 <__hexnan+0xd4>
 800e166:	2004      	movs	r0, #4
 800e168:	e7d5      	b.n	800e116 <__hexnan+0xe2>
	...

0800e16c <malloc>:
 800e16c:	4b02      	ldr	r3, [pc, #8]	@ (800e178 <malloc+0xc>)
 800e16e:	4601      	mov	r1, r0
 800e170:	6818      	ldr	r0, [r3, #0]
 800e172:	f000 b825 	b.w	800e1c0 <_malloc_r>
 800e176:	bf00      	nop
 800e178:	200001d0 	.word	0x200001d0

0800e17c <sbrk_aligned>:
 800e17c:	b570      	push	{r4, r5, r6, lr}
 800e17e:	4e0f      	ldr	r6, [pc, #60]	@ (800e1bc <sbrk_aligned+0x40>)
 800e180:	460c      	mov	r4, r1
 800e182:	6831      	ldr	r1, [r6, #0]
 800e184:	4605      	mov	r5, r0
 800e186:	b911      	cbnz	r1, 800e18e <sbrk_aligned+0x12>
 800e188:	f000 ffd6 	bl	800f138 <_sbrk_r>
 800e18c:	6030      	str	r0, [r6, #0]
 800e18e:	4621      	mov	r1, r4
 800e190:	4628      	mov	r0, r5
 800e192:	f000 ffd1 	bl	800f138 <_sbrk_r>
 800e196:	1c43      	adds	r3, r0, #1
 800e198:	d103      	bne.n	800e1a2 <sbrk_aligned+0x26>
 800e19a:	f04f 34ff 	mov.w	r4, #4294967295
 800e19e:	4620      	mov	r0, r4
 800e1a0:	bd70      	pop	{r4, r5, r6, pc}
 800e1a2:	1cc4      	adds	r4, r0, #3
 800e1a4:	f024 0403 	bic.w	r4, r4, #3
 800e1a8:	42a0      	cmp	r0, r4
 800e1aa:	d0f8      	beq.n	800e19e <sbrk_aligned+0x22>
 800e1ac:	1a21      	subs	r1, r4, r0
 800e1ae:	4628      	mov	r0, r5
 800e1b0:	f000 ffc2 	bl	800f138 <_sbrk_r>
 800e1b4:	3001      	adds	r0, #1
 800e1b6:	d1f2      	bne.n	800e19e <sbrk_aligned+0x22>
 800e1b8:	e7ef      	b.n	800e19a <sbrk_aligned+0x1e>
 800e1ba:	bf00      	nop
 800e1bc:	2000132c 	.word	0x2000132c

0800e1c0 <_malloc_r>:
 800e1c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1c4:	1ccd      	adds	r5, r1, #3
 800e1c6:	f025 0503 	bic.w	r5, r5, #3
 800e1ca:	3508      	adds	r5, #8
 800e1cc:	2d0c      	cmp	r5, #12
 800e1ce:	bf38      	it	cc
 800e1d0:	250c      	movcc	r5, #12
 800e1d2:	2d00      	cmp	r5, #0
 800e1d4:	4606      	mov	r6, r0
 800e1d6:	db01      	blt.n	800e1dc <_malloc_r+0x1c>
 800e1d8:	42a9      	cmp	r1, r5
 800e1da:	d904      	bls.n	800e1e6 <_malloc_r+0x26>
 800e1dc:	230c      	movs	r3, #12
 800e1de:	6033      	str	r3, [r6, #0]
 800e1e0:	2000      	movs	r0, #0
 800e1e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e2bc <_malloc_r+0xfc>
 800e1ea:	f000 f87b 	bl	800e2e4 <__malloc_lock>
 800e1ee:	f8d8 3000 	ldr.w	r3, [r8]
 800e1f2:	461c      	mov	r4, r3
 800e1f4:	bb44      	cbnz	r4, 800e248 <_malloc_r+0x88>
 800e1f6:	4629      	mov	r1, r5
 800e1f8:	4630      	mov	r0, r6
 800e1fa:	f7ff ffbf 	bl	800e17c <sbrk_aligned>
 800e1fe:	1c43      	adds	r3, r0, #1
 800e200:	4604      	mov	r4, r0
 800e202:	d158      	bne.n	800e2b6 <_malloc_r+0xf6>
 800e204:	f8d8 4000 	ldr.w	r4, [r8]
 800e208:	4627      	mov	r7, r4
 800e20a:	2f00      	cmp	r7, #0
 800e20c:	d143      	bne.n	800e296 <_malloc_r+0xd6>
 800e20e:	2c00      	cmp	r4, #0
 800e210:	d04b      	beq.n	800e2aa <_malloc_r+0xea>
 800e212:	6823      	ldr	r3, [r4, #0]
 800e214:	4639      	mov	r1, r7
 800e216:	4630      	mov	r0, r6
 800e218:	eb04 0903 	add.w	r9, r4, r3
 800e21c:	f000 ff8c 	bl	800f138 <_sbrk_r>
 800e220:	4581      	cmp	r9, r0
 800e222:	d142      	bne.n	800e2aa <_malloc_r+0xea>
 800e224:	6821      	ldr	r1, [r4, #0]
 800e226:	4630      	mov	r0, r6
 800e228:	1a6d      	subs	r5, r5, r1
 800e22a:	4629      	mov	r1, r5
 800e22c:	f7ff ffa6 	bl	800e17c <sbrk_aligned>
 800e230:	3001      	adds	r0, #1
 800e232:	d03a      	beq.n	800e2aa <_malloc_r+0xea>
 800e234:	6823      	ldr	r3, [r4, #0]
 800e236:	442b      	add	r3, r5
 800e238:	6023      	str	r3, [r4, #0]
 800e23a:	f8d8 3000 	ldr.w	r3, [r8]
 800e23e:	685a      	ldr	r2, [r3, #4]
 800e240:	bb62      	cbnz	r2, 800e29c <_malloc_r+0xdc>
 800e242:	f8c8 7000 	str.w	r7, [r8]
 800e246:	e00f      	b.n	800e268 <_malloc_r+0xa8>
 800e248:	6822      	ldr	r2, [r4, #0]
 800e24a:	1b52      	subs	r2, r2, r5
 800e24c:	d420      	bmi.n	800e290 <_malloc_r+0xd0>
 800e24e:	2a0b      	cmp	r2, #11
 800e250:	d917      	bls.n	800e282 <_malloc_r+0xc2>
 800e252:	1961      	adds	r1, r4, r5
 800e254:	42a3      	cmp	r3, r4
 800e256:	6025      	str	r5, [r4, #0]
 800e258:	bf18      	it	ne
 800e25a:	6059      	strne	r1, [r3, #4]
 800e25c:	6863      	ldr	r3, [r4, #4]
 800e25e:	bf08      	it	eq
 800e260:	f8c8 1000 	streq.w	r1, [r8]
 800e264:	5162      	str	r2, [r4, r5]
 800e266:	604b      	str	r3, [r1, #4]
 800e268:	4630      	mov	r0, r6
 800e26a:	f000 f841 	bl	800e2f0 <__malloc_unlock>
 800e26e:	f104 000b 	add.w	r0, r4, #11
 800e272:	1d23      	adds	r3, r4, #4
 800e274:	f020 0007 	bic.w	r0, r0, #7
 800e278:	1ac2      	subs	r2, r0, r3
 800e27a:	bf1c      	itt	ne
 800e27c:	1a1b      	subne	r3, r3, r0
 800e27e:	50a3      	strne	r3, [r4, r2]
 800e280:	e7af      	b.n	800e1e2 <_malloc_r+0x22>
 800e282:	6862      	ldr	r2, [r4, #4]
 800e284:	42a3      	cmp	r3, r4
 800e286:	bf0c      	ite	eq
 800e288:	f8c8 2000 	streq.w	r2, [r8]
 800e28c:	605a      	strne	r2, [r3, #4]
 800e28e:	e7eb      	b.n	800e268 <_malloc_r+0xa8>
 800e290:	4623      	mov	r3, r4
 800e292:	6864      	ldr	r4, [r4, #4]
 800e294:	e7ae      	b.n	800e1f4 <_malloc_r+0x34>
 800e296:	463c      	mov	r4, r7
 800e298:	687f      	ldr	r7, [r7, #4]
 800e29a:	e7b6      	b.n	800e20a <_malloc_r+0x4a>
 800e29c:	461a      	mov	r2, r3
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	42a3      	cmp	r3, r4
 800e2a2:	d1fb      	bne.n	800e29c <_malloc_r+0xdc>
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	6053      	str	r3, [r2, #4]
 800e2a8:	e7de      	b.n	800e268 <_malloc_r+0xa8>
 800e2aa:	230c      	movs	r3, #12
 800e2ac:	4630      	mov	r0, r6
 800e2ae:	6033      	str	r3, [r6, #0]
 800e2b0:	f000 f81e 	bl	800e2f0 <__malloc_unlock>
 800e2b4:	e794      	b.n	800e1e0 <_malloc_r+0x20>
 800e2b6:	6005      	str	r5, [r0, #0]
 800e2b8:	e7d6      	b.n	800e268 <_malloc_r+0xa8>
 800e2ba:	bf00      	nop
 800e2bc:	20001330 	.word	0x20001330

0800e2c0 <__ascii_mbtowc>:
 800e2c0:	b082      	sub	sp, #8
 800e2c2:	b901      	cbnz	r1, 800e2c6 <__ascii_mbtowc+0x6>
 800e2c4:	a901      	add	r1, sp, #4
 800e2c6:	b142      	cbz	r2, 800e2da <__ascii_mbtowc+0x1a>
 800e2c8:	b14b      	cbz	r3, 800e2de <__ascii_mbtowc+0x1e>
 800e2ca:	7813      	ldrb	r3, [r2, #0]
 800e2cc:	600b      	str	r3, [r1, #0]
 800e2ce:	7812      	ldrb	r2, [r2, #0]
 800e2d0:	1e10      	subs	r0, r2, #0
 800e2d2:	bf18      	it	ne
 800e2d4:	2001      	movne	r0, #1
 800e2d6:	b002      	add	sp, #8
 800e2d8:	4770      	bx	lr
 800e2da:	4610      	mov	r0, r2
 800e2dc:	e7fb      	b.n	800e2d6 <__ascii_mbtowc+0x16>
 800e2de:	f06f 0001 	mvn.w	r0, #1
 800e2e2:	e7f8      	b.n	800e2d6 <__ascii_mbtowc+0x16>

0800e2e4 <__malloc_lock>:
 800e2e4:	4801      	ldr	r0, [pc, #4]	@ (800e2ec <__malloc_lock+0x8>)
 800e2e6:	f7fe bd48 	b.w	800cd7a <__retarget_lock_acquire_recursive>
 800e2ea:	bf00      	nop
 800e2ec:	20001328 	.word	0x20001328

0800e2f0 <__malloc_unlock>:
 800e2f0:	4801      	ldr	r0, [pc, #4]	@ (800e2f8 <__malloc_unlock+0x8>)
 800e2f2:	f7fe bd43 	b.w	800cd7c <__retarget_lock_release_recursive>
 800e2f6:	bf00      	nop
 800e2f8:	20001328 	.word	0x20001328

0800e2fc <_Balloc>:
 800e2fc:	b570      	push	{r4, r5, r6, lr}
 800e2fe:	69c6      	ldr	r6, [r0, #28]
 800e300:	4604      	mov	r4, r0
 800e302:	460d      	mov	r5, r1
 800e304:	b976      	cbnz	r6, 800e324 <_Balloc+0x28>
 800e306:	2010      	movs	r0, #16
 800e308:	f7ff ff30 	bl	800e16c <malloc>
 800e30c:	4602      	mov	r2, r0
 800e30e:	61e0      	str	r0, [r4, #28]
 800e310:	b920      	cbnz	r0, 800e31c <_Balloc+0x20>
 800e312:	216b      	movs	r1, #107	@ 0x6b
 800e314:	4b17      	ldr	r3, [pc, #92]	@ (800e374 <_Balloc+0x78>)
 800e316:	4818      	ldr	r0, [pc, #96]	@ (800e378 <_Balloc+0x7c>)
 800e318:	f000 ff1e 	bl	800f158 <__assert_func>
 800e31c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e320:	6006      	str	r6, [r0, #0]
 800e322:	60c6      	str	r6, [r0, #12]
 800e324:	69e6      	ldr	r6, [r4, #28]
 800e326:	68f3      	ldr	r3, [r6, #12]
 800e328:	b183      	cbz	r3, 800e34c <_Balloc+0x50>
 800e32a:	69e3      	ldr	r3, [r4, #28]
 800e32c:	68db      	ldr	r3, [r3, #12]
 800e32e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e332:	b9b8      	cbnz	r0, 800e364 <_Balloc+0x68>
 800e334:	2101      	movs	r1, #1
 800e336:	fa01 f605 	lsl.w	r6, r1, r5
 800e33a:	1d72      	adds	r2, r6, #5
 800e33c:	4620      	mov	r0, r4
 800e33e:	0092      	lsls	r2, r2, #2
 800e340:	f000 ff28 	bl	800f194 <_calloc_r>
 800e344:	b160      	cbz	r0, 800e360 <_Balloc+0x64>
 800e346:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e34a:	e00e      	b.n	800e36a <_Balloc+0x6e>
 800e34c:	2221      	movs	r2, #33	@ 0x21
 800e34e:	2104      	movs	r1, #4
 800e350:	4620      	mov	r0, r4
 800e352:	f000 ff1f 	bl	800f194 <_calloc_r>
 800e356:	69e3      	ldr	r3, [r4, #28]
 800e358:	60f0      	str	r0, [r6, #12]
 800e35a:	68db      	ldr	r3, [r3, #12]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d1e4      	bne.n	800e32a <_Balloc+0x2e>
 800e360:	2000      	movs	r0, #0
 800e362:	bd70      	pop	{r4, r5, r6, pc}
 800e364:	6802      	ldr	r2, [r0, #0]
 800e366:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e36a:	2300      	movs	r3, #0
 800e36c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e370:	e7f7      	b.n	800e362 <_Balloc+0x66>
 800e372:	bf00      	nop
 800e374:	0800ff39 	.word	0x0800ff39
 800e378:	08010019 	.word	0x08010019

0800e37c <_Bfree>:
 800e37c:	b570      	push	{r4, r5, r6, lr}
 800e37e:	69c6      	ldr	r6, [r0, #28]
 800e380:	4605      	mov	r5, r0
 800e382:	460c      	mov	r4, r1
 800e384:	b976      	cbnz	r6, 800e3a4 <_Bfree+0x28>
 800e386:	2010      	movs	r0, #16
 800e388:	f7ff fef0 	bl	800e16c <malloc>
 800e38c:	4602      	mov	r2, r0
 800e38e:	61e8      	str	r0, [r5, #28]
 800e390:	b920      	cbnz	r0, 800e39c <_Bfree+0x20>
 800e392:	218f      	movs	r1, #143	@ 0x8f
 800e394:	4b08      	ldr	r3, [pc, #32]	@ (800e3b8 <_Bfree+0x3c>)
 800e396:	4809      	ldr	r0, [pc, #36]	@ (800e3bc <_Bfree+0x40>)
 800e398:	f000 fede 	bl	800f158 <__assert_func>
 800e39c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3a0:	6006      	str	r6, [r0, #0]
 800e3a2:	60c6      	str	r6, [r0, #12]
 800e3a4:	b13c      	cbz	r4, 800e3b6 <_Bfree+0x3a>
 800e3a6:	69eb      	ldr	r3, [r5, #28]
 800e3a8:	6862      	ldr	r2, [r4, #4]
 800e3aa:	68db      	ldr	r3, [r3, #12]
 800e3ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e3b0:	6021      	str	r1, [r4, #0]
 800e3b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e3b6:	bd70      	pop	{r4, r5, r6, pc}
 800e3b8:	0800ff39 	.word	0x0800ff39
 800e3bc:	08010019 	.word	0x08010019

0800e3c0 <__multadd>:
 800e3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3c4:	4607      	mov	r7, r0
 800e3c6:	460c      	mov	r4, r1
 800e3c8:	461e      	mov	r6, r3
 800e3ca:	2000      	movs	r0, #0
 800e3cc:	690d      	ldr	r5, [r1, #16]
 800e3ce:	f101 0c14 	add.w	ip, r1, #20
 800e3d2:	f8dc 3000 	ldr.w	r3, [ip]
 800e3d6:	3001      	adds	r0, #1
 800e3d8:	b299      	uxth	r1, r3
 800e3da:	fb02 6101 	mla	r1, r2, r1, r6
 800e3de:	0c1e      	lsrs	r6, r3, #16
 800e3e0:	0c0b      	lsrs	r3, r1, #16
 800e3e2:	fb02 3306 	mla	r3, r2, r6, r3
 800e3e6:	b289      	uxth	r1, r1
 800e3e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e3ec:	4285      	cmp	r5, r0
 800e3ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e3f2:	f84c 1b04 	str.w	r1, [ip], #4
 800e3f6:	dcec      	bgt.n	800e3d2 <__multadd+0x12>
 800e3f8:	b30e      	cbz	r6, 800e43e <__multadd+0x7e>
 800e3fa:	68a3      	ldr	r3, [r4, #8]
 800e3fc:	42ab      	cmp	r3, r5
 800e3fe:	dc19      	bgt.n	800e434 <__multadd+0x74>
 800e400:	6861      	ldr	r1, [r4, #4]
 800e402:	4638      	mov	r0, r7
 800e404:	3101      	adds	r1, #1
 800e406:	f7ff ff79 	bl	800e2fc <_Balloc>
 800e40a:	4680      	mov	r8, r0
 800e40c:	b928      	cbnz	r0, 800e41a <__multadd+0x5a>
 800e40e:	4602      	mov	r2, r0
 800e410:	21ba      	movs	r1, #186	@ 0xba
 800e412:	4b0c      	ldr	r3, [pc, #48]	@ (800e444 <__multadd+0x84>)
 800e414:	480c      	ldr	r0, [pc, #48]	@ (800e448 <__multadd+0x88>)
 800e416:	f000 fe9f 	bl	800f158 <__assert_func>
 800e41a:	6922      	ldr	r2, [r4, #16]
 800e41c:	f104 010c 	add.w	r1, r4, #12
 800e420:	3202      	adds	r2, #2
 800e422:	0092      	lsls	r2, r2, #2
 800e424:	300c      	adds	r0, #12
 800e426:	f7fe fcb8 	bl	800cd9a <memcpy>
 800e42a:	4621      	mov	r1, r4
 800e42c:	4638      	mov	r0, r7
 800e42e:	f7ff ffa5 	bl	800e37c <_Bfree>
 800e432:	4644      	mov	r4, r8
 800e434:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e438:	3501      	adds	r5, #1
 800e43a:	615e      	str	r6, [r3, #20]
 800e43c:	6125      	str	r5, [r4, #16]
 800e43e:	4620      	mov	r0, r4
 800e440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e444:	0800ffa8 	.word	0x0800ffa8
 800e448:	08010019 	.word	0x08010019

0800e44c <__s2b>:
 800e44c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e450:	4615      	mov	r5, r2
 800e452:	2209      	movs	r2, #9
 800e454:	461f      	mov	r7, r3
 800e456:	3308      	adds	r3, #8
 800e458:	460c      	mov	r4, r1
 800e45a:	fb93 f3f2 	sdiv	r3, r3, r2
 800e45e:	4606      	mov	r6, r0
 800e460:	2201      	movs	r2, #1
 800e462:	2100      	movs	r1, #0
 800e464:	429a      	cmp	r2, r3
 800e466:	db09      	blt.n	800e47c <__s2b+0x30>
 800e468:	4630      	mov	r0, r6
 800e46a:	f7ff ff47 	bl	800e2fc <_Balloc>
 800e46e:	b940      	cbnz	r0, 800e482 <__s2b+0x36>
 800e470:	4602      	mov	r2, r0
 800e472:	21d3      	movs	r1, #211	@ 0xd3
 800e474:	4b18      	ldr	r3, [pc, #96]	@ (800e4d8 <__s2b+0x8c>)
 800e476:	4819      	ldr	r0, [pc, #100]	@ (800e4dc <__s2b+0x90>)
 800e478:	f000 fe6e 	bl	800f158 <__assert_func>
 800e47c:	0052      	lsls	r2, r2, #1
 800e47e:	3101      	adds	r1, #1
 800e480:	e7f0      	b.n	800e464 <__s2b+0x18>
 800e482:	9b08      	ldr	r3, [sp, #32]
 800e484:	2d09      	cmp	r5, #9
 800e486:	6143      	str	r3, [r0, #20]
 800e488:	f04f 0301 	mov.w	r3, #1
 800e48c:	6103      	str	r3, [r0, #16]
 800e48e:	dd16      	ble.n	800e4be <__s2b+0x72>
 800e490:	f104 0909 	add.w	r9, r4, #9
 800e494:	46c8      	mov	r8, r9
 800e496:	442c      	add	r4, r5
 800e498:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e49c:	4601      	mov	r1, r0
 800e49e:	220a      	movs	r2, #10
 800e4a0:	4630      	mov	r0, r6
 800e4a2:	3b30      	subs	r3, #48	@ 0x30
 800e4a4:	f7ff ff8c 	bl	800e3c0 <__multadd>
 800e4a8:	45a0      	cmp	r8, r4
 800e4aa:	d1f5      	bne.n	800e498 <__s2b+0x4c>
 800e4ac:	f1a5 0408 	sub.w	r4, r5, #8
 800e4b0:	444c      	add	r4, r9
 800e4b2:	1b2d      	subs	r5, r5, r4
 800e4b4:	1963      	adds	r3, r4, r5
 800e4b6:	42bb      	cmp	r3, r7
 800e4b8:	db04      	blt.n	800e4c4 <__s2b+0x78>
 800e4ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4be:	2509      	movs	r5, #9
 800e4c0:	340a      	adds	r4, #10
 800e4c2:	e7f6      	b.n	800e4b2 <__s2b+0x66>
 800e4c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e4c8:	4601      	mov	r1, r0
 800e4ca:	220a      	movs	r2, #10
 800e4cc:	4630      	mov	r0, r6
 800e4ce:	3b30      	subs	r3, #48	@ 0x30
 800e4d0:	f7ff ff76 	bl	800e3c0 <__multadd>
 800e4d4:	e7ee      	b.n	800e4b4 <__s2b+0x68>
 800e4d6:	bf00      	nop
 800e4d8:	0800ffa8 	.word	0x0800ffa8
 800e4dc:	08010019 	.word	0x08010019

0800e4e0 <__hi0bits>:
 800e4e0:	4603      	mov	r3, r0
 800e4e2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e4e6:	bf3a      	itte	cc
 800e4e8:	0403      	lslcc	r3, r0, #16
 800e4ea:	2010      	movcc	r0, #16
 800e4ec:	2000      	movcs	r0, #0
 800e4ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e4f2:	bf3c      	itt	cc
 800e4f4:	021b      	lslcc	r3, r3, #8
 800e4f6:	3008      	addcc	r0, #8
 800e4f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e4fc:	bf3c      	itt	cc
 800e4fe:	011b      	lslcc	r3, r3, #4
 800e500:	3004      	addcc	r0, #4
 800e502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e506:	bf3c      	itt	cc
 800e508:	009b      	lslcc	r3, r3, #2
 800e50a:	3002      	addcc	r0, #2
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	db05      	blt.n	800e51c <__hi0bits+0x3c>
 800e510:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e514:	f100 0001 	add.w	r0, r0, #1
 800e518:	bf08      	it	eq
 800e51a:	2020      	moveq	r0, #32
 800e51c:	4770      	bx	lr

0800e51e <__lo0bits>:
 800e51e:	6803      	ldr	r3, [r0, #0]
 800e520:	4602      	mov	r2, r0
 800e522:	f013 0007 	ands.w	r0, r3, #7
 800e526:	d00b      	beq.n	800e540 <__lo0bits+0x22>
 800e528:	07d9      	lsls	r1, r3, #31
 800e52a:	d421      	bmi.n	800e570 <__lo0bits+0x52>
 800e52c:	0798      	lsls	r0, r3, #30
 800e52e:	bf49      	itett	mi
 800e530:	085b      	lsrmi	r3, r3, #1
 800e532:	089b      	lsrpl	r3, r3, #2
 800e534:	2001      	movmi	r0, #1
 800e536:	6013      	strmi	r3, [r2, #0]
 800e538:	bf5c      	itt	pl
 800e53a:	2002      	movpl	r0, #2
 800e53c:	6013      	strpl	r3, [r2, #0]
 800e53e:	4770      	bx	lr
 800e540:	b299      	uxth	r1, r3
 800e542:	b909      	cbnz	r1, 800e548 <__lo0bits+0x2a>
 800e544:	2010      	movs	r0, #16
 800e546:	0c1b      	lsrs	r3, r3, #16
 800e548:	b2d9      	uxtb	r1, r3
 800e54a:	b909      	cbnz	r1, 800e550 <__lo0bits+0x32>
 800e54c:	3008      	adds	r0, #8
 800e54e:	0a1b      	lsrs	r3, r3, #8
 800e550:	0719      	lsls	r1, r3, #28
 800e552:	bf04      	itt	eq
 800e554:	091b      	lsreq	r3, r3, #4
 800e556:	3004      	addeq	r0, #4
 800e558:	0799      	lsls	r1, r3, #30
 800e55a:	bf04      	itt	eq
 800e55c:	089b      	lsreq	r3, r3, #2
 800e55e:	3002      	addeq	r0, #2
 800e560:	07d9      	lsls	r1, r3, #31
 800e562:	d403      	bmi.n	800e56c <__lo0bits+0x4e>
 800e564:	085b      	lsrs	r3, r3, #1
 800e566:	f100 0001 	add.w	r0, r0, #1
 800e56a:	d003      	beq.n	800e574 <__lo0bits+0x56>
 800e56c:	6013      	str	r3, [r2, #0]
 800e56e:	4770      	bx	lr
 800e570:	2000      	movs	r0, #0
 800e572:	4770      	bx	lr
 800e574:	2020      	movs	r0, #32
 800e576:	4770      	bx	lr

0800e578 <__i2b>:
 800e578:	b510      	push	{r4, lr}
 800e57a:	460c      	mov	r4, r1
 800e57c:	2101      	movs	r1, #1
 800e57e:	f7ff febd 	bl	800e2fc <_Balloc>
 800e582:	4602      	mov	r2, r0
 800e584:	b928      	cbnz	r0, 800e592 <__i2b+0x1a>
 800e586:	f240 1145 	movw	r1, #325	@ 0x145
 800e58a:	4b04      	ldr	r3, [pc, #16]	@ (800e59c <__i2b+0x24>)
 800e58c:	4804      	ldr	r0, [pc, #16]	@ (800e5a0 <__i2b+0x28>)
 800e58e:	f000 fde3 	bl	800f158 <__assert_func>
 800e592:	2301      	movs	r3, #1
 800e594:	6144      	str	r4, [r0, #20]
 800e596:	6103      	str	r3, [r0, #16]
 800e598:	bd10      	pop	{r4, pc}
 800e59a:	bf00      	nop
 800e59c:	0800ffa8 	.word	0x0800ffa8
 800e5a0:	08010019 	.word	0x08010019

0800e5a4 <__multiply>:
 800e5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5a8:	4614      	mov	r4, r2
 800e5aa:	690a      	ldr	r2, [r1, #16]
 800e5ac:	6923      	ldr	r3, [r4, #16]
 800e5ae:	460f      	mov	r7, r1
 800e5b0:	429a      	cmp	r2, r3
 800e5b2:	bfa2      	ittt	ge
 800e5b4:	4623      	movge	r3, r4
 800e5b6:	460c      	movge	r4, r1
 800e5b8:	461f      	movge	r7, r3
 800e5ba:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e5be:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e5c2:	68a3      	ldr	r3, [r4, #8]
 800e5c4:	6861      	ldr	r1, [r4, #4]
 800e5c6:	eb0a 0609 	add.w	r6, sl, r9
 800e5ca:	42b3      	cmp	r3, r6
 800e5cc:	b085      	sub	sp, #20
 800e5ce:	bfb8      	it	lt
 800e5d0:	3101      	addlt	r1, #1
 800e5d2:	f7ff fe93 	bl	800e2fc <_Balloc>
 800e5d6:	b930      	cbnz	r0, 800e5e6 <__multiply+0x42>
 800e5d8:	4602      	mov	r2, r0
 800e5da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e5de:	4b43      	ldr	r3, [pc, #268]	@ (800e6ec <__multiply+0x148>)
 800e5e0:	4843      	ldr	r0, [pc, #268]	@ (800e6f0 <__multiply+0x14c>)
 800e5e2:	f000 fdb9 	bl	800f158 <__assert_func>
 800e5e6:	f100 0514 	add.w	r5, r0, #20
 800e5ea:	462b      	mov	r3, r5
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e5f2:	4543      	cmp	r3, r8
 800e5f4:	d321      	bcc.n	800e63a <__multiply+0x96>
 800e5f6:	f107 0114 	add.w	r1, r7, #20
 800e5fa:	f104 0214 	add.w	r2, r4, #20
 800e5fe:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e602:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e606:	9302      	str	r3, [sp, #8]
 800e608:	1b13      	subs	r3, r2, r4
 800e60a:	3b15      	subs	r3, #21
 800e60c:	f023 0303 	bic.w	r3, r3, #3
 800e610:	3304      	adds	r3, #4
 800e612:	f104 0715 	add.w	r7, r4, #21
 800e616:	42ba      	cmp	r2, r7
 800e618:	bf38      	it	cc
 800e61a:	2304      	movcc	r3, #4
 800e61c:	9301      	str	r3, [sp, #4]
 800e61e:	9b02      	ldr	r3, [sp, #8]
 800e620:	9103      	str	r1, [sp, #12]
 800e622:	428b      	cmp	r3, r1
 800e624:	d80c      	bhi.n	800e640 <__multiply+0x9c>
 800e626:	2e00      	cmp	r6, #0
 800e628:	dd03      	ble.n	800e632 <__multiply+0x8e>
 800e62a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d05a      	beq.n	800e6e8 <__multiply+0x144>
 800e632:	6106      	str	r6, [r0, #16]
 800e634:	b005      	add	sp, #20
 800e636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e63a:	f843 2b04 	str.w	r2, [r3], #4
 800e63e:	e7d8      	b.n	800e5f2 <__multiply+0x4e>
 800e640:	f8b1 a000 	ldrh.w	sl, [r1]
 800e644:	f1ba 0f00 	cmp.w	sl, #0
 800e648:	d023      	beq.n	800e692 <__multiply+0xee>
 800e64a:	46a9      	mov	r9, r5
 800e64c:	f04f 0c00 	mov.w	ip, #0
 800e650:	f104 0e14 	add.w	lr, r4, #20
 800e654:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e658:	f8d9 3000 	ldr.w	r3, [r9]
 800e65c:	fa1f fb87 	uxth.w	fp, r7
 800e660:	b29b      	uxth	r3, r3
 800e662:	fb0a 330b 	mla	r3, sl, fp, r3
 800e666:	4463      	add	r3, ip
 800e668:	f8d9 c000 	ldr.w	ip, [r9]
 800e66c:	0c3f      	lsrs	r7, r7, #16
 800e66e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800e672:	fb0a c707 	mla	r7, sl, r7, ip
 800e676:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e67a:	b29b      	uxth	r3, r3
 800e67c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e680:	4572      	cmp	r2, lr
 800e682:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e686:	f849 3b04 	str.w	r3, [r9], #4
 800e68a:	d8e3      	bhi.n	800e654 <__multiply+0xb0>
 800e68c:	9b01      	ldr	r3, [sp, #4]
 800e68e:	f845 c003 	str.w	ip, [r5, r3]
 800e692:	9b03      	ldr	r3, [sp, #12]
 800e694:	3104      	adds	r1, #4
 800e696:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e69a:	f1b9 0f00 	cmp.w	r9, #0
 800e69e:	d021      	beq.n	800e6e4 <__multiply+0x140>
 800e6a0:	46ae      	mov	lr, r5
 800e6a2:	f04f 0a00 	mov.w	sl, #0
 800e6a6:	682b      	ldr	r3, [r5, #0]
 800e6a8:	f104 0c14 	add.w	ip, r4, #20
 800e6ac:	f8bc b000 	ldrh.w	fp, [ip]
 800e6b0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e6b4:	b29b      	uxth	r3, r3
 800e6b6:	fb09 770b 	mla	r7, r9, fp, r7
 800e6ba:	4457      	add	r7, sl
 800e6bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e6c0:	f84e 3b04 	str.w	r3, [lr], #4
 800e6c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e6c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e6cc:	f8be 3000 	ldrh.w	r3, [lr]
 800e6d0:	4562      	cmp	r2, ip
 800e6d2:	fb09 330a 	mla	r3, r9, sl, r3
 800e6d6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e6da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e6de:	d8e5      	bhi.n	800e6ac <__multiply+0x108>
 800e6e0:	9f01      	ldr	r7, [sp, #4]
 800e6e2:	51eb      	str	r3, [r5, r7]
 800e6e4:	3504      	adds	r5, #4
 800e6e6:	e79a      	b.n	800e61e <__multiply+0x7a>
 800e6e8:	3e01      	subs	r6, #1
 800e6ea:	e79c      	b.n	800e626 <__multiply+0x82>
 800e6ec:	0800ffa8 	.word	0x0800ffa8
 800e6f0:	08010019 	.word	0x08010019

0800e6f4 <__pow5mult>:
 800e6f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6f8:	4615      	mov	r5, r2
 800e6fa:	f012 0203 	ands.w	r2, r2, #3
 800e6fe:	4607      	mov	r7, r0
 800e700:	460e      	mov	r6, r1
 800e702:	d007      	beq.n	800e714 <__pow5mult+0x20>
 800e704:	4c25      	ldr	r4, [pc, #148]	@ (800e79c <__pow5mult+0xa8>)
 800e706:	3a01      	subs	r2, #1
 800e708:	2300      	movs	r3, #0
 800e70a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e70e:	f7ff fe57 	bl	800e3c0 <__multadd>
 800e712:	4606      	mov	r6, r0
 800e714:	10ad      	asrs	r5, r5, #2
 800e716:	d03d      	beq.n	800e794 <__pow5mult+0xa0>
 800e718:	69fc      	ldr	r4, [r7, #28]
 800e71a:	b97c      	cbnz	r4, 800e73c <__pow5mult+0x48>
 800e71c:	2010      	movs	r0, #16
 800e71e:	f7ff fd25 	bl	800e16c <malloc>
 800e722:	4602      	mov	r2, r0
 800e724:	61f8      	str	r0, [r7, #28]
 800e726:	b928      	cbnz	r0, 800e734 <__pow5mult+0x40>
 800e728:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e72c:	4b1c      	ldr	r3, [pc, #112]	@ (800e7a0 <__pow5mult+0xac>)
 800e72e:	481d      	ldr	r0, [pc, #116]	@ (800e7a4 <__pow5mult+0xb0>)
 800e730:	f000 fd12 	bl	800f158 <__assert_func>
 800e734:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e738:	6004      	str	r4, [r0, #0]
 800e73a:	60c4      	str	r4, [r0, #12]
 800e73c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e740:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e744:	b94c      	cbnz	r4, 800e75a <__pow5mult+0x66>
 800e746:	f240 2171 	movw	r1, #625	@ 0x271
 800e74a:	4638      	mov	r0, r7
 800e74c:	f7ff ff14 	bl	800e578 <__i2b>
 800e750:	2300      	movs	r3, #0
 800e752:	4604      	mov	r4, r0
 800e754:	f8c8 0008 	str.w	r0, [r8, #8]
 800e758:	6003      	str	r3, [r0, #0]
 800e75a:	f04f 0900 	mov.w	r9, #0
 800e75e:	07eb      	lsls	r3, r5, #31
 800e760:	d50a      	bpl.n	800e778 <__pow5mult+0x84>
 800e762:	4631      	mov	r1, r6
 800e764:	4622      	mov	r2, r4
 800e766:	4638      	mov	r0, r7
 800e768:	f7ff ff1c 	bl	800e5a4 <__multiply>
 800e76c:	4680      	mov	r8, r0
 800e76e:	4631      	mov	r1, r6
 800e770:	4638      	mov	r0, r7
 800e772:	f7ff fe03 	bl	800e37c <_Bfree>
 800e776:	4646      	mov	r6, r8
 800e778:	106d      	asrs	r5, r5, #1
 800e77a:	d00b      	beq.n	800e794 <__pow5mult+0xa0>
 800e77c:	6820      	ldr	r0, [r4, #0]
 800e77e:	b938      	cbnz	r0, 800e790 <__pow5mult+0x9c>
 800e780:	4622      	mov	r2, r4
 800e782:	4621      	mov	r1, r4
 800e784:	4638      	mov	r0, r7
 800e786:	f7ff ff0d 	bl	800e5a4 <__multiply>
 800e78a:	6020      	str	r0, [r4, #0]
 800e78c:	f8c0 9000 	str.w	r9, [r0]
 800e790:	4604      	mov	r4, r0
 800e792:	e7e4      	b.n	800e75e <__pow5mult+0x6a>
 800e794:	4630      	mov	r0, r6
 800e796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e79a:	bf00      	nop
 800e79c:	08010074 	.word	0x08010074
 800e7a0:	0800ff39 	.word	0x0800ff39
 800e7a4:	08010019 	.word	0x08010019

0800e7a8 <__lshift>:
 800e7a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7ac:	460c      	mov	r4, r1
 800e7ae:	4607      	mov	r7, r0
 800e7b0:	4691      	mov	r9, r2
 800e7b2:	6923      	ldr	r3, [r4, #16]
 800e7b4:	6849      	ldr	r1, [r1, #4]
 800e7b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e7ba:	68a3      	ldr	r3, [r4, #8]
 800e7bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e7c0:	f108 0601 	add.w	r6, r8, #1
 800e7c4:	42b3      	cmp	r3, r6
 800e7c6:	db0b      	blt.n	800e7e0 <__lshift+0x38>
 800e7c8:	4638      	mov	r0, r7
 800e7ca:	f7ff fd97 	bl	800e2fc <_Balloc>
 800e7ce:	4605      	mov	r5, r0
 800e7d0:	b948      	cbnz	r0, 800e7e6 <__lshift+0x3e>
 800e7d2:	4602      	mov	r2, r0
 800e7d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e7d8:	4b27      	ldr	r3, [pc, #156]	@ (800e878 <__lshift+0xd0>)
 800e7da:	4828      	ldr	r0, [pc, #160]	@ (800e87c <__lshift+0xd4>)
 800e7dc:	f000 fcbc 	bl	800f158 <__assert_func>
 800e7e0:	3101      	adds	r1, #1
 800e7e2:	005b      	lsls	r3, r3, #1
 800e7e4:	e7ee      	b.n	800e7c4 <__lshift+0x1c>
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	f100 0114 	add.w	r1, r0, #20
 800e7ec:	f100 0210 	add.w	r2, r0, #16
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	4553      	cmp	r3, sl
 800e7f4:	db33      	blt.n	800e85e <__lshift+0xb6>
 800e7f6:	6920      	ldr	r0, [r4, #16]
 800e7f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e7fc:	f104 0314 	add.w	r3, r4, #20
 800e800:	f019 091f 	ands.w	r9, r9, #31
 800e804:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e808:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e80c:	d02b      	beq.n	800e866 <__lshift+0xbe>
 800e80e:	468a      	mov	sl, r1
 800e810:	2200      	movs	r2, #0
 800e812:	f1c9 0e20 	rsb	lr, r9, #32
 800e816:	6818      	ldr	r0, [r3, #0]
 800e818:	fa00 f009 	lsl.w	r0, r0, r9
 800e81c:	4310      	orrs	r0, r2
 800e81e:	f84a 0b04 	str.w	r0, [sl], #4
 800e822:	f853 2b04 	ldr.w	r2, [r3], #4
 800e826:	459c      	cmp	ip, r3
 800e828:	fa22 f20e 	lsr.w	r2, r2, lr
 800e82c:	d8f3      	bhi.n	800e816 <__lshift+0x6e>
 800e82e:	ebac 0304 	sub.w	r3, ip, r4
 800e832:	3b15      	subs	r3, #21
 800e834:	f023 0303 	bic.w	r3, r3, #3
 800e838:	3304      	adds	r3, #4
 800e83a:	f104 0015 	add.w	r0, r4, #21
 800e83e:	4584      	cmp	ip, r0
 800e840:	bf38      	it	cc
 800e842:	2304      	movcc	r3, #4
 800e844:	50ca      	str	r2, [r1, r3]
 800e846:	b10a      	cbz	r2, 800e84c <__lshift+0xa4>
 800e848:	f108 0602 	add.w	r6, r8, #2
 800e84c:	3e01      	subs	r6, #1
 800e84e:	4638      	mov	r0, r7
 800e850:	4621      	mov	r1, r4
 800e852:	612e      	str	r6, [r5, #16]
 800e854:	f7ff fd92 	bl	800e37c <_Bfree>
 800e858:	4628      	mov	r0, r5
 800e85a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e85e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e862:	3301      	adds	r3, #1
 800e864:	e7c5      	b.n	800e7f2 <__lshift+0x4a>
 800e866:	3904      	subs	r1, #4
 800e868:	f853 2b04 	ldr.w	r2, [r3], #4
 800e86c:	459c      	cmp	ip, r3
 800e86e:	f841 2f04 	str.w	r2, [r1, #4]!
 800e872:	d8f9      	bhi.n	800e868 <__lshift+0xc0>
 800e874:	e7ea      	b.n	800e84c <__lshift+0xa4>
 800e876:	bf00      	nop
 800e878:	0800ffa8 	.word	0x0800ffa8
 800e87c:	08010019 	.word	0x08010019

0800e880 <__mcmp>:
 800e880:	4603      	mov	r3, r0
 800e882:	690a      	ldr	r2, [r1, #16]
 800e884:	6900      	ldr	r0, [r0, #16]
 800e886:	b530      	push	{r4, r5, lr}
 800e888:	1a80      	subs	r0, r0, r2
 800e88a:	d10e      	bne.n	800e8aa <__mcmp+0x2a>
 800e88c:	3314      	adds	r3, #20
 800e88e:	3114      	adds	r1, #20
 800e890:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e894:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e898:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e89c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e8a0:	4295      	cmp	r5, r2
 800e8a2:	d003      	beq.n	800e8ac <__mcmp+0x2c>
 800e8a4:	d205      	bcs.n	800e8b2 <__mcmp+0x32>
 800e8a6:	f04f 30ff 	mov.w	r0, #4294967295
 800e8aa:	bd30      	pop	{r4, r5, pc}
 800e8ac:	42a3      	cmp	r3, r4
 800e8ae:	d3f3      	bcc.n	800e898 <__mcmp+0x18>
 800e8b0:	e7fb      	b.n	800e8aa <__mcmp+0x2a>
 800e8b2:	2001      	movs	r0, #1
 800e8b4:	e7f9      	b.n	800e8aa <__mcmp+0x2a>
	...

0800e8b8 <__mdiff>:
 800e8b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8bc:	4689      	mov	r9, r1
 800e8be:	4606      	mov	r6, r0
 800e8c0:	4611      	mov	r1, r2
 800e8c2:	4648      	mov	r0, r9
 800e8c4:	4614      	mov	r4, r2
 800e8c6:	f7ff ffdb 	bl	800e880 <__mcmp>
 800e8ca:	1e05      	subs	r5, r0, #0
 800e8cc:	d112      	bne.n	800e8f4 <__mdiff+0x3c>
 800e8ce:	4629      	mov	r1, r5
 800e8d0:	4630      	mov	r0, r6
 800e8d2:	f7ff fd13 	bl	800e2fc <_Balloc>
 800e8d6:	4602      	mov	r2, r0
 800e8d8:	b928      	cbnz	r0, 800e8e6 <__mdiff+0x2e>
 800e8da:	f240 2137 	movw	r1, #567	@ 0x237
 800e8de:	4b3e      	ldr	r3, [pc, #248]	@ (800e9d8 <__mdiff+0x120>)
 800e8e0:	483e      	ldr	r0, [pc, #248]	@ (800e9dc <__mdiff+0x124>)
 800e8e2:	f000 fc39 	bl	800f158 <__assert_func>
 800e8e6:	2301      	movs	r3, #1
 800e8e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e8ec:	4610      	mov	r0, r2
 800e8ee:	b003      	add	sp, #12
 800e8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8f4:	bfbc      	itt	lt
 800e8f6:	464b      	movlt	r3, r9
 800e8f8:	46a1      	movlt	r9, r4
 800e8fa:	4630      	mov	r0, r6
 800e8fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e900:	bfba      	itte	lt
 800e902:	461c      	movlt	r4, r3
 800e904:	2501      	movlt	r5, #1
 800e906:	2500      	movge	r5, #0
 800e908:	f7ff fcf8 	bl	800e2fc <_Balloc>
 800e90c:	4602      	mov	r2, r0
 800e90e:	b918      	cbnz	r0, 800e918 <__mdiff+0x60>
 800e910:	f240 2145 	movw	r1, #581	@ 0x245
 800e914:	4b30      	ldr	r3, [pc, #192]	@ (800e9d8 <__mdiff+0x120>)
 800e916:	e7e3      	b.n	800e8e0 <__mdiff+0x28>
 800e918:	f100 0b14 	add.w	fp, r0, #20
 800e91c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e920:	f109 0310 	add.w	r3, r9, #16
 800e924:	60c5      	str	r5, [r0, #12]
 800e926:	f04f 0c00 	mov.w	ip, #0
 800e92a:	f109 0514 	add.w	r5, r9, #20
 800e92e:	46d9      	mov	r9, fp
 800e930:	6926      	ldr	r6, [r4, #16]
 800e932:	f104 0e14 	add.w	lr, r4, #20
 800e936:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e93a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e93e:	9301      	str	r3, [sp, #4]
 800e940:	9b01      	ldr	r3, [sp, #4]
 800e942:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e946:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e94a:	b281      	uxth	r1, r0
 800e94c:	9301      	str	r3, [sp, #4]
 800e94e:	fa1f f38a 	uxth.w	r3, sl
 800e952:	1a5b      	subs	r3, r3, r1
 800e954:	0c00      	lsrs	r0, r0, #16
 800e956:	4463      	add	r3, ip
 800e958:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e95c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e960:	b29b      	uxth	r3, r3
 800e962:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e966:	4576      	cmp	r6, lr
 800e968:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e96c:	f849 3b04 	str.w	r3, [r9], #4
 800e970:	d8e6      	bhi.n	800e940 <__mdiff+0x88>
 800e972:	1b33      	subs	r3, r6, r4
 800e974:	3b15      	subs	r3, #21
 800e976:	f023 0303 	bic.w	r3, r3, #3
 800e97a:	3415      	adds	r4, #21
 800e97c:	3304      	adds	r3, #4
 800e97e:	42a6      	cmp	r6, r4
 800e980:	bf38      	it	cc
 800e982:	2304      	movcc	r3, #4
 800e984:	441d      	add	r5, r3
 800e986:	445b      	add	r3, fp
 800e988:	461e      	mov	r6, r3
 800e98a:	462c      	mov	r4, r5
 800e98c:	4544      	cmp	r4, r8
 800e98e:	d30e      	bcc.n	800e9ae <__mdiff+0xf6>
 800e990:	f108 0103 	add.w	r1, r8, #3
 800e994:	1b49      	subs	r1, r1, r5
 800e996:	f021 0103 	bic.w	r1, r1, #3
 800e99a:	3d03      	subs	r5, #3
 800e99c:	45a8      	cmp	r8, r5
 800e99e:	bf38      	it	cc
 800e9a0:	2100      	movcc	r1, #0
 800e9a2:	440b      	add	r3, r1
 800e9a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e9a8:	b199      	cbz	r1, 800e9d2 <__mdiff+0x11a>
 800e9aa:	6117      	str	r7, [r2, #16]
 800e9ac:	e79e      	b.n	800e8ec <__mdiff+0x34>
 800e9ae:	46e6      	mov	lr, ip
 800e9b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800e9b4:	fa1f fc81 	uxth.w	ip, r1
 800e9b8:	44f4      	add	ip, lr
 800e9ba:	0c08      	lsrs	r0, r1, #16
 800e9bc:	4471      	add	r1, lr
 800e9be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e9c2:	b289      	uxth	r1, r1
 800e9c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e9c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e9cc:	f846 1b04 	str.w	r1, [r6], #4
 800e9d0:	e7dc      	b.n	800e98c <__mdiff+0xd4>
 800e9d2:	3f01      	subs	r7, #1
 800e9d4:	e7e6      	b.n	800e9a4 <__mdiff+0xec>
 800e9d6:	bf00      	nop
 800e9d8:	0800ffa8 	.word	0x0800ffa8
 800e9dc:	08010019 	.word	0x08010019

0800e9e0 <__ulp>:
 800e9e0:	4b0e      	ldr	r3, [pc, #56]	@ (800ea1c <__ulp+0x3c>)
 800e9e2:	400b      	ands	r3, r1
 800e9e4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	dc08      	bgt.n	800e9fe <__ulp+0x1e>
 800e9ec:	425b      	negs	r3, r3
 800e9ee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e9f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e9f6:	da04      	bge.n	800ea02 <__ulp+0x22>
 800e9f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e9fc:	4113      	asrs	r3, r2
 800e9fe:	2200      	movs	r2, #0
 800ea00:	e008      	b.n	800ea14 <__ulp+0x34>
 800ea02:	f1a2 0314 	sub.w	r3, r2, #20
 800ea06:	2b1e      	cmp	r3, #30
 800ea08:	bfd6      	itet	le
 800ea0a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ea0e:	2201      	movgt	r2, #1
 800ea10:	40da      	lsrle	r2, r3
 800ea12:	2300      	movs	r3, #0
 800ea14:	4619      	mov	r1, r3
 800ea16:	4610      	mov	r0, r2
 800ea18:	4770      	bx	lr
 800ea1a:	bf00      	nop
 800ea1c:	7ff00000 	.word	0x7ff00000

0800ea20 <__b2d>:
 800ea20:	6902      	ldr	r2, [r0, #16]
 800ea22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea24:	f100 0614 	add.w	r6, r0, #20
 800ea28:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800ea2c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800ea30:	4f1e      	ldr	r7, [pc, #120]	@ (800eaac <__b2d+0x8c>)
 800ea32:	4620      	mov	r0, r4
 800ea34:	f7ff fd54 	bl	800e4e0 <__hi0bits>
 800ea38:	4603      	mov	r3, r0
 800ea3a:	f1c0 0020 	rsb	r0, r0, #32
 800ea3e:	2b0a      	cmp	r3, #10
 800ea40:	f1a2 0504 	sub.w	r5, r2, #4
 800ea44:	6008      	str	r0, [r1, #0]
 800ea46:	dc12      	bgt.n	800ea6e <__b2d+0x4e>
 800ea48:	42ae      	cmp	r6, r5
 800ea4a:	bf2c      	ite	cs
 800ea4c:	2200      	movcs	r2, #0
 800ea4e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800ea52:	f1c3 0c0b 	rsb	ip, r3, #11
 800ea56:	3315      	adds	r3, #21
 800ea58:	fa24 fe0c 	lsr.w	lr, r4, ip
 800ea5c:	fa04 f303 	lsl.w	r3, r4, r3
 800ea60:	fa22 f20c 	lsr.w	r2, r2, ip
 800ea64:	ea4e 0107 	orr.w	r1, lr, r7
 800ea68:	431a      	orrs	r2, r3
 800ea6a:	4610      	mov	r0, r2
 800ea6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea6e:	42ae      	cmp	r6, r5
 800ea70:	bf36      	itet	cc
 800ea72:	f1a2 0508 	subcc.w	r5, r2, #8
 800ea76:	2200      	movcs	r2, #0
 800ea78:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800ea7c:	3b0b      	subs	r3, #11
 800ea7e:	d012      	beq.n	800eaa6 <__b2d+0x86>
 800ea80:	f1c3 0720 	rsb	r7, r3, #32
 800ea84:	fa22 f107 	lsr.w	r1, r2, r7
 800ea88:	409c      	lsls	r4, r3
 800ea8a:	430c      	orrs	r4, r1
 800ea8c:	42b5      	cmp	r5, r6
 800ea8e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800ea92:	bf94      	ite	ls
 800ea94:	2400      	movls	r4, #0
 800ea96:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800ea9a:	409a      	lsls	r2, r3
 800ea9c:	40fc      	lsrs	r4, r7
 800ea9e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800eaa2:	4322      	orrs	r2, r4
 800eaa4:	e7e1      	b.n	800ea6a <__b2d+0x4a>
 800eaa6:	ea44 0107 	orr.w	r1, r4, r7
 800eaaa:	e7de      	b.n	800ea6a <__b2d+0x4a>
 800eaac:	3ff00000 	.word	0x3ff00000

0800eab0 <__d2b>:
 800eab0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800eab4:	2101      	movs	r1, #1
 800eab6:	4690      	mov	r8, r2
 800eab8:	4699      	mov	r9, r3
 800eaba:	9e08      	ldr	r6, [sp, #32]
 800eabc:	f7ff fc1e 	bl	800e2fc <_Balloc>
 800eac0:	4604      	mov	r4, r0
 800eac2:	b930      	cbnz	r0, 800ead2 <__d2b+0x22>
 800eac4:	4602      	mov	r2, r0
 800eac6:	f240 310f 	movw	r1, #783	@ 0x30f
 800eaca:	4b23      	ldr	r3, [pc, #140]	@ (800eb58 <__d2b+0xa8>)
 800eacc:	4823      	ldr	r0, [pc, #140]	@ (800eb5c <__d2b+0xac>)
 800eace:	f000 fb43 	bl	800f158 <__assert_func>
 800ead2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ead6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eada:	b10d      	cbz	r5, 800eae0 <__d2b+0x30>
 800eadc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eae0:	9301      	str	r3, [sp, #4]
 800eae2:	f1b8 0300 	subs.w	r3, r8, #0
 800eae6:	d024      	beq.n	800eb32 <__d2b+0x82>
 800eae8:	4668      	mov	r0, sp
 800eaea:	9300      	str	r3, [sp, #0]
 800eaec:	f7ff fd17 	bl	800e51e <__lo0bits>
 800eaf0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eaf4:	b1d8      	cbz	r0, 800eb2e <__d2b+0x7e>
 800eaf6:	f1c0 0320 	rsb	r3, r0, #32
 800eafa:	fa02 f303 	lsl.w	r3, r2, r3
 800eafe:	430b      	orrs	r3, r1
 800eb00:	40c2      	lsrs	r2, r0
 800eb02:	6163      	str	r3, [r4, #20]
 800eb04:	9201      	str	r2, [sp, #4]
 800eb06:	9b01      	ldr	r3, [sp, #4]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	bf0c      	ite	eq
 800eb0c:	2201      	moveq	r2, #1
 800eb0e:	2202      	movne	r2, #2
 800eb10:	61a3      	str	r3, [r4, #24]
 800eb12:	6122      	str	r2, [r4, #16]
 800eb14:	b1ad      	cbz	r5, 800eb42 <__d2b+0x92>
 800eb16:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800eb1a:	4405      	add	r5, r0
 800eb1c:	6035      	str	r5, [r6, #0]
 800eb1e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800eb22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb24:	6018      	str	r0, [r3, #0]
 800eb26:	4620      	mov	r0, r4
 800eb28:	b002      	add	sp, #8
 800eb2a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800eb2e:	6161      	str	r1, [r4, #20]
 800eb30:	e7e9      	b.n	800eb06 <__d2b+0x56>
 800eb32:	a801      	add	r0, sp, #4
 800eb34:	f7ff fcf3 	bl	800e51e <__lo0bits>
 800eb38:	9b01      	ldr	r3, [sp, #4]
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	6163      	str	r3, [r4, #20]
 800eb3e:	3020      	adds	r0, #32
 800eb40:	e7e7      	b.n	800eb12 <__d2b+0x62>
 800eb42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800eb46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eb4a:	6030      	str	r0, [r6, #0]
 800eb4c:	6918      	ldr	r0, [r3, #16]
 800eb4e:	f7ff fcc7 	bl	800e4e0 <__hi0bits>
 800eb52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eb56:	e7e4      	b.n	800eb22 <__d2b+0x72>
 800eb58:	0800ffa8 	.word	0x0800ffa8
 800eb5c:	08010019 	.word	0x08010019

0800eb60 <__ratio>:
 800eb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb64:	b085      	sub	sp, #20
 800eb66:	e9cd 1000 	strd	r1, r0, [sp]
 800eb6a:	a902      	add	r1, sp, #8
 800eb6c:	f7ff ff58 	bl	800ea20 <__b2d>
 800eb70:	468b      	mov	fp, r1
 800eb72:	4606      	mov	r6, r0
 800eb74:	460f      	mov	r7, r1
 800eb76:	9800      	ldr	r0, [sp, #0]
 800eb78:	a903      	add	r1, sp, #12
 800eb7a:	f7ff ff51 	bl	800ea20 <__b2d>
 800eb7e:	460d      	mov	r5, r1
 800eb80:	9b01      	ldr	r3, [sp, #4]
 800eb82:	4689      	mov	r9, r1
 800eb84:	6919      	ldr	r1, [r3, #16]
 800eb86:	9b00      	ldr	r3, [sp, #0]
 800eb88:	4604      	mov	r4, r0
 800eb8a:	691b      	ldr	r3, [r3, #16]
 800eb8c:	4630      	mov	r0, r6
 800eb8e:	1ac9      	subs	r1, r1, r3
 800eb90:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800eb94:	1a9b      	subs	r3, r3, r2
 800eb96:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	bfcd      	iteet	gt
 800eb9e:	463a      	movgt	r2, r7
 800eba0:	462a      	movle	r2, r5
 800eba2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800eba6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800ebaa:	bfd8      	it	le
 800ebac:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ebb0:	464b      	mov	r3, r9
 800ebb2:	4622      	mov	r2, r4
 800ebb4:	4659      	mov	r1, fp
 800ebb6:	f7f1 fdb9 	bl	800072c <__aeabi_ddiv>
 800ebba:	b005      	add	sp, #20
 800ebbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ebc0 <__copybits>:
 800ebc0:	3901      	subs	r1, #1
 800ebc2:	b570      	push	{r4, r5, r6, lr}
 800ebc4:	1149      	asrs	r1, r1, #5
 800ebc6:	6914      	ldr	r4, [r2, #16]
 800ebc8:	3101      	adds	r1, #1
 800ebca:	f102 0314 	add.w	r3, r2, #20
 800ebce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ebd2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ebd6:	1f05      	subs	r5, r0, #4
 800ebd8:	42a3      	cmp	r3, r4
 800ebda:	d30c      	bcc.n	800ebf6 <__copybits+0x36>
 800ebdc:	1aa3      	subs	r3, r4, r2
 800ebde:	3b11      	subs	r3, #17
 800ebe0:	f023 0303 	bic.w	r3, r3, #3
 800ebe4:	3211      	adds	r2, #17
 800ebe6:	42a2      	cmp	r2, r4
 800ebe8:	bf88      	it	hi
 800ebea:	2300      	movhi	r3, #0
 800ebec:	4418      	add	r0, r3
 800ebee:	2300      	movs	r3, #0
 800ebf0:	4288      	cmp	r0, r1
 800ebf2:	d305      	bcc.n	800ec00 <__copybits+0x40>
 800ebf4:	bd70      	pop	{r4, r5, r6, pc}
 800ebf6:	f853 6b04 	ldr.w	r6, [r3], #4
 800ebfa:	f845 6f04 	str.w	r6, [r5, #4]!
 800ebfe:	e7eb      	b.n	800ebd8 <__copybits+0x18>
 800ec00:	f840 3b04 	str.w	r3, [r0], #4
 800ec04:	e7f4      	b.n	800ebf0 <__copybits+0x30>

0800ec06 <__any_on>:
 800ec06:	f100 0214 	add.w	r2, r0, #20
 800ec0a:	6900      	ldr	r0, [r0, #16]
 800ec0c:	114b      	asrs	r3, r1, #5
 800ec0e:	4298      	cmp	r0, r3
 800ec10:	b510      	push	{r4, lr}
 800ec12:	db11      	blt.n	800ec38 <__any_on+0x32>
 800ec14:	dd0a      	ble.n	800ec2c <__any_on+0x26>
 800ec16:	f011 011f 	ands.w	r1, r1, #31
 800ec1a:	d007      	beq.n	800ec2c <__any_on+0x26>
 800ec1c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ec20:	fa24 f001 	lsr.w	r0, r4, r1
 800ec24:	fa00 f101 	lsl.w	r1, r0, r1
 800ec28:	428c      	cmp	r4, r1
 800ec2a:	d10b      	bne.n	800ec44 <__any_on+0x3e>
 800ec2c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ec30:	4293      	cmp	r3, r2
 800ec32:	d803      	bhi.n	800ec3c <__any_on+0x36>
 800ec34:	2000      	movs	r0, #0
 800ec36:	bd10      	pop	{r4, pc}
 800ec38:	4603      	mov	r3, r0
 800ec3a:	e7f7      	b.n	800ec2c <__any_on+0x26>
 800ec3c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ec40:	2900      	cmp	r1, #0
 800ec42:	d0f5      	beq.n	800ec30 <__any_on+0x2a>
 800ec44:	2001      	movs	r0, #1
 800ec46:	e7f6      	b.n	800ec36 <__any_on+0x30>

0800ec48 <__ascii_wctomb>:
 800ec48:	4603      	mov	r3, r0
 800ec4a:	4608      	mov	r0, r1
 800ec4c:	b141      	cbz	r1, 800ec60 <__ascii_wctomb+0x18>
 800ec4e:	2aff      	cmp	r2, #255	@ 0xff
 800ec50:	d904      	bls.n	800ec5c <__ascii_wctomb+0x14>
 800ec52:	228a      	movs	r2, #138	@ 0x8a
 800ec54:	f04f 30ff 	mov.w	r0, #4294967295
 800ec58:	601a      	str	r2, [r3, #0]
 800ec5a:	4770      	bx	lr
 800ec5c:	2001      	movs	r0, #1
 800ec5e:	700a      	strb	r2, [r1, #0]
 800ec60:	4770      	bx	lr

0800ec62 <__sfputc_r>:
 800ec62:	6893      	ldr	r3, [r2, #8]
 800ec64:	b410      	push	{r4}
 800ec66:	3b01      	subs	r3, #1
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	6093      	str	r3, [r2, #8]
 800ec6c:	da07      	bge.n	800ec7e <__sfputc_r+0x1c>
 800ec6e:	6994      	ldr	r4, [r2, #24]
 800ec70:	42a3      	cmp	r3, r4
 800ec72:	db01      	blt.n	800ec78 <__sfputc_r+0x16>
 800ec74:	290a      	cmp	r1, #10
 800ec76:	d102      	bne.n	800ec7e <__sfputc_r+0x1c>
 800ec78:	bc10      	pop	{r4}
 800ec7a:	f7fd bf5a 	b.w	800cb32 <__swbuf_r>
 800ec7e:	6813      	ldr	r3, [r2, #0]
 800ec80:	1c58      	adds	r0, r3, #1
 800ec82:	6010      	str	r0, [r2, #0]
 800ec84:	7019      	strb	r1, [r3, #0]
 800ec86:	4608      	mov	r0, r1
 800ec88:	bc10      	pop	{r4}
 800ec8a:	4770      	bx	lr

0800ec8c <__sfputs_r>:
 800ec8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec8e:	4606      	mov	r6, r0
 800ec90:	460f      	mov	r7, r1
 800ec92:	4614      	mov	r4, r2
 800ec94:	18d5      	adds	r5, r2, r3
 800ec96:	42ac      	cmp	r4, r5
 800ec98:	d101      	bne.n	800ec9e <__sfputs_r+0x12>
 800ec9a:	2000      	movs	r0, #0
 800ec9c:	e007      	b.n	800ecae <__sfputs_r+0x22>
 800ec9e:	463a      	mov	r2, r7
 800eca0:	4630      	mov	r0, r6
 800eca2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eca6:	f7ff ffdc 	bl	800ec62 <__sfputc_r>
 800ecaa:	1c43      	adds	r3, r0, #1
 800ecac:	d1f3      	bne.n	800ec96 <__sfputs_r+0xa>
 800ecae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ecb0 <_vfiprintf_r>:
 800ecb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecb4:	460d      	mov	r5, r1
 800ecb6:	4614      	mov	r4, r2
 800ecb8:	4698      	mov	r8, r3
 800ecba:	4606      	mov	r6, r0
 800ecbc:	b09d      	sub	sp, #116	@ 0x74
 800ecbe:	b118      	cbz	r0, 800ecc8 <_vfiprintf_r+0x18>
 800ecc0:	6a03      	ldr	r3, [r0, #32]
 800ecc2:	b90b      	cbnz	r3, 800ecc8 <_vfiprintf_r+0x18>
 800ecc4:	f7fd fe4c 	bl	800c960 <__sinit>
 800ecc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecca:	07d9      	lsls	r1, r3, #31
 800eccc:	d405      	bmi.n	800ecda <_vfiprintf_r+0x2a>
 800ecce:	89ab      	ldrh	r3, [r5, #12]
 800ecd0:	059a      	lsls	r2, r3, #22
 800ecd2:	d402      	bmi.n	800ecda <_vfiprintf_r+0x2a>
 800ecd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecd6:	f7fe f850 	bl	800cd7a <__retarget_lock_acquire_recursive>
 800ecda:	89ab      	ldrh	r3, [r5, #12]
 800ecdc:	071b      	lsls	r3, r3, #28
 800ecde:	d501      	bpl.n	800ece4 <_vfiprintf_r+0x34>
 800ece0:	692b      	ldr	r3, [r5, #16]
 800ece2:	b99b      	cbnz	r3, 800ed0c <_vfiprintf_r+0x5c>
 800ece4:	4629      	mov	r1, r5
 800ece6:	4630      	mov	r0, r6
 800ece8:	f7fd ff62 	bl	800cbb0 <__swsetup_r>
 800ecec:	b170      	cbz	r0, 800ed0c <_vfiprintf_r+0x5c>
 800ecee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecf0:	07dc      	lsls	r4, r3, #31
 800ecf2:	d504      	bpl.n	800ecfe <_vfiprintf_r+0x4e>
 800ecf4:	f04f 30ff 	mov.w	r0, #4294967295
 800ecf8:	b01d      	add	sp, #116	@ 0x74
 800ecfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecfe:	89ab      	ldrh	r3, [r5, #12]
 800ed00:	0598      	lsls	r0, r3, #22
 800ed02:	d4f7      	bmi.n	800ecf4 <_vfiprintf_r+0x44>
 800ed04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed06:	f7fe f839 	bl	800cd7c <__retarget_lock_release_recursive>
 800ed0a:	e7f3      	b.n	800ecf4 <_vfiprintf_r+0x44>
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed10:	2320      	movs	r3, #32
 800ed12:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed16:	2330      	movs	r3, #48	@ 0x30
 800ed18:	f04f 0901 	mov.w	r9, #1
 800ed1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed20:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800eecc <_vfiprintf_r+0x21c>
 800ed24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed28:	4623      	mov	r3, r4
 800ed2a:	469a      	mov	sl, r3
 800ed2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed30:	b10a      	cbz	r2, 800ed36 <_vfiprintf_r+0x86>
 800ed32:	2a25      	cmp	r2, #37	@ 0x25
 800ed34:	d1f9      	bne.n	800ed2a <_vfiprintf_r+0x7a>
 800ed36:	ebba 0b04 	subs.w	fp, sl, r4
 800ed3a:	d00b      	beq.n	800ed54 <_vfiprintf_r+0xa4>
 800ed3c:	465b      	mov	r3, fp
 800ed3e:	4622      	mov	r2, r4
 800ed40:	4629      	mov	r1, r5
 800ed42:	4630      	mov	r0, r6
 800ed44:	f7ff ffa2 	bl	800ec8c <__sfputs_r>
 800ed48:	3001      	adds	r0, #1
 800ed4a:	f000 80a7 	beq.w	800ee9c <_vfiprintf_r+0x1ec>
 800ed4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed50:	445a      	add	r2, fp
 800ed52:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed54:	f89a 3000 	ldrb.w	r3, [sl]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	f000 809f 	beq.w	800ee9c <_vfiprintf_r+0x1ec>
 800ed5e:	2300      	movs	r3, #0
 800ed60:	f04f 32ff 	mov.w	r2, #4294967295
 800ed64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed68:	f10a 0a01 	add.w	sl, sl, #1
 800ed6c:	9304      	str	r3, [sp, #16]
 800ed6e:	9307      	str	r3, [sp, #28]
 800ed70:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed74:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed76:	4654      	mov	r4, sl
 800ed78:	2205      	movs	r2, #5
 800ed7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed7e:	4853      	ldr	r0, [pc, #332]	@ (800eecc <_vfiprintf_r+0x21c>)
 800ed80:	f7fd fffd 	bl	800cd7e <memchr>
 800ed84:	9a04      	ldr	r2, [sp, #16]
 800ed86:	b9d8      	cbnz	r0, 800edc0 <_vfiprintf_r+0x110>
 800ed88:	06d1      	lsls	r1, r2, #27
 800ed8a:	bf44      	itt	mi
 800ed8c:	2320      	movmi	r3, #32
 800ed8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed92:	0713      	lsls	r3, r2, #28
 800ed94:	bf44      	itt	mi
 800ed96:	232b      	movmi	r3, #43	@ 0x2b
 800ed98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed9c:	f89a 3000 	ldrb.w	r3, [sl]
 800eda0:	2b2a      	cmp	r3, #42	@ 0x2a
 800eda2:	d015      	beq.n	800edd0 <_vfiprintf_r+0x120>
 800eda4:	4654      	mov	r4, sl
 800eda6:	2000      	movs	r0, #0
 800eda8:	f04f 0c0a 	mov.w	ip, #10
 800edac:	9a07      	ldr	r2, [sp, #28]
 800edae:	4621      	mov	r1, r4
 800edb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800edb4:	3b30      	subs	r3, #48	@ 0x30
 800edb6:	2b09      	cmp	r3, #9
 800edb8:	d94b      	bls.n	800ee52 <_vfiprintf_r+0x1a2>
 800edba:	b1b0      	cbz	r0, 800edea <_vfiprintf_r+0x13a>
 800edbc:	9207      	str	r2, [sp, #28]
 800edbe:	e014      	b.n	800edea <_vfiprintf_r+0x13a>
 800edc0:	eba0 0308 	sub.w	r3, r0, r8
 800edc4:	fa09 f303 	lsl.w	r3, r9, r3
 800edc8:	4313      	orrs	r3, r2
 800edca:	46a2      	mov	sl, r4
 800edcc:	9304      	str	r3, [sp, #16]
 800edce:	e7d2      	b.n	800ed76 <_vfiprintf_r+0xc6>
 800edd0:	9b03      	ldr	r3, [sp, #12]
 800edd2:	1d19      	adds	r1, r3, #4
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	9103      	str	r1, [sp, #12]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	bfbb      	ittet	lt
 800eddc:	425b      	neglt	r3, r3
 800edde:	f042 0202 	orrlt.w	r2, r2, #2
 800ede2:	9307      	strge	r3, [sp, #28]
 800ede4:	9307      	strlt	r3, [sp, #28]
 800ede6:	bfb8      	it	lt
 800ede8:	9204      	strlt	r2, [sp, #16]
 800edea:	7823      	ldrb	r3, [r4, #0]
 800edec:	2b2e      	cmp	r3, #46	@ 0x2e
 800edee:	d10a      	bne.n	800ee06 <_vfiprintf_r+0x156>
 800edf0:	7863      	ldrb	r3, [r4, #1]
 800edf2:	2b2a      	cmp	r3, #42	@ 0x2a
 800edf4:	d132      	bne.n	800ee5c <_vfiprintf_r+0x1ac>
 800edf6:	9b03      	ldr	r3, [sp, #12]
 800edf8:	3402      	adds	r4, #2
 800edfa:	1d1a      	adds	r2, r3, #4
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	9203      	str	r2, [sp, #12]
 800ee00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee04:	9305      	str	r3, [sp, #20]
 800ee06:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800eed0 <_vfiprintf_r+0x220>
 800ee0a:	2203      	movs	r2, #3
 800ee0c:	4650      	mov	r0, sl
 800ee0e:	7821      	ldrb	r1, [r4, #0]
 800ee10:	f7fd ffb5 	bl	800cd7e <memchr>
 800ee14:	b138      	cbz	r0, 800ee26 <_vfiprintf_r+0x176>
 800ee16:	2240      	movs	r2, #64	@ 0x40
 800ee18:	9b04      	ldr	r3, [sp, #16]
 800ee1a:	eba0 000a 	sub.w	r0, r0, sl
 800ee1e:	4082      	lsls	r2, r0
 800ee20:	4313      	orrs	r3, r2
 800ee22:	3401      	adds	r4, #1
 800ee24:	9304      	str	r3, [sp, #16]
 800ee26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee2a:	2206      	movs	r2, #6
 800ee2c:	4829      	ldr	r0, [pc, #164]	@ (800eed4 <_vfiprintf_r+0x224>)
 800ee2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee32:	f7fd ffa4 	bl	800cd7e <memchr>
 800ee36:	2800      	cmp	r0, #0
 800ee38:	d03f      	beq.n	800eeba <_vfiprintf_r+0x20a>
 800ee3a:	4b27      	ldr	r3, [pc, #156]	@ (800eed8 <_vfiprintf_r+0x228>)
 800ee3c:	bb1b      	cbnz	r3, 800ee86 <_vfiprintf_r+0x1d6>
 800ee3e:	9b03      	ldr	r3, [sp, #12]
 800ee40:	3307      	adds	r3, #7
 800ee42:	f023 0307 	bic.w	r3, r3, #7
 800ee46:	3308      	adds	r3, #8
 800ee48:	9303      	str	r3, [sp, #12]
 800ee4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee4c:	443b      	add	r3, r7
 800ee4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee50:	e76a      	b.n	800ed28 <_vfiprintf_r+0x78>
 800ee52:	460c      	mov	r4, r1
 800ee54:	2001      	movs	r0, #1
 800ee56:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee5a:	e7a8      	b.n	800edae <_vfiprintf_r+0xfe>
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	f04f 0c0a 	mov.w	ip, #10
 800ee62:	4619      	mov	r1, r3
 800ee64:	3401      	adds	r4, #1
 800ee66:	9305      	str	r3, [sp, #20]
 800ee68:	4620      	mov	r0, r4
 800ee6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee6e:	3a30      	subs	r2, #48	@ 0x30
 800ee70:	2a09      	cmp	r2, #9
 800ee72:	d903      	bls.n	800ee7c <_vfiprintf_r+0x1cc>
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d0c6      	beq.n	800ee06 <_vfiprintf_r+0x156>
 800ee78:	9105      	str	r1, [sp, #20]
 800ee7a:	e7c4      	b.n	800ee06 <_vfiprintf_r+0x156>
 800ee7c:	4604      	mov	r4, r0
 800ee7e:	2301      	movs	r3, #1
 800ee80:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee84:	e7f0      	b.n	800ee68 <_vfiprintf_r+0x1b8>
 800ee86:	ab03      	add	r3, sp, #12
 800ee88:	9300      	str	r3, [sp, #0]
 800ee8a:	462a      	mov	r2, r5
 800ee8c:	4630      	mov	r0, r6
 800ee8e:	4b13      	ldr	r3, [pc, #76]	@ (800eedc <_vfiprintf_r+0x22c>)
 800ee90:	a904      	add	r1, sp, #16
 800ee92:	f7fd f91b 	bl	800c0cc <_printf_float>
 800ee96:	4607      	mov	r7, r0
 800ee98:	1c78      	adds	r0, r7, #1
 800ee9a:	d1d6      	bne.n	800ee4a <_vfiprintf_r+0x19a>
 800ee9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee9e:	07d9      	lsls	r1, r3, #31
 800eea0:	d405      	bmi.n	800eeae <_vfiprintf_r+0x1fe>
 800eea2:	89ab      	ldrh	r3, [r5, #12]
 800eea4:	059a      	lsls	r2, r3, #22
 800eea6:	d402      	bmi.n	800eeae <_vfiprintf_r+0x1fe>
 800eea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eeaa:	f7fd ff67 	bl	800cd7c <__retarget_lock_release_recursive>
 800eeae:	89ab      	ldrh	r3, [r5, #12]
 800eeb0:	065b      	lsls	r3, r3, #25
 800eeb2:	f53f af1f 	bmi.w	800ecf4 <_vfiprintf_r+0x44>
 800eeb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eeb8:	e71e      	b.n	800ecf8 <_vfiprintf_r+0x48>
 800eeba:	ab03      	add	r3, sp, #12
 800eebc:	9300      	str	r3, [sp, #0]
 800eebe:	462a      	mov	r2, r5
 800eec0:	4630      	mov	r0, r6
 800eec2:	4b06      	ldr	r3, [pc, #24]	@ (800eedc <_vfiprintf_r+0x22c>)
 800eec4:	a904      	add	r1, sp, #16
 800eec6:	f7fd fb9f 	bl	800c608 <_printf_i>
 800eeca:	e7e4      	b.n	800ee96 <_vfiprintf_r+0x1e6>
 800eecc:	08010271 	.word	0x08010271
 800eed0:	08010277 	.word	0x08010277
 800eed4:	0801027b 	.word	0x0801027b
 800eed8:	0800c0cd 	.word	0x0800c0cd
 800eedc:	0800ec8d 	.word	0x0800ec8d

0800eee0 <__sflush_r>:
 800eee0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eee6:	0716      	lsls	r6, r2, #28
 800eee8:	4605      	mov	r5, r0
 800eeea:	460c      	mov	r4, r1
 800eeec:	d454      	bmi.n	800ef98 <__sflush_r+0xb8>
 800eeee:	684b      	ldr	r3, [r1, #4]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	dc02      	bgt.n	800eefa <__sflush_r+0x1a>
 800eef4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	dd48      	ble.n	800ef8c <__sflush_r+0xac>
 800eefa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eefc:	2e00      	cmp	r6, #0
 800eefe:	d045      	beq.n	800ef8c <__sflush_r+0xac>
 800ef00:	2300      	movs	r3, #0
 800ef02:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ef06:	682f      	ldr	r7, [r5, #0]
 800ef08:	6a21      	ldr	r1, [r4, #32]
 800ef0a:	602b      	str	r3, [r5, #0]
 800ef0c:	d030      	beq.n	800ef70 <__sflush_r+0x90>
 800ef0e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ef10:	89a3      	ldrh	r3, [r4, #12]
 800ef12:	0759      	lsls	r1, r3, #29
 800ef14:	d505      	bpl.n	800ef22 <__sflush_r+0x42>
 800ef16:	6863      	ldr	r3, [r4, #4]
 800ef18:	1ad2      	subs	r2, r2, r3
 800ef1a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ef1c:	b10b      	cbz	r3, 800ef22 <__sflush_r+0x42>
 800ef1e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ef20:	1ad2      	subs	r2, r2, r3
 800ef22:	2300      	movs	r3, #0
 800ef24:	4628      	mov	r0, r5
 800ef26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ef28:	6a21      	ldr	r1, [r4, #32]
 800ef2a:	47b0      	blx	r6
 800ef2c:	1c43      	adds	r3, r0, #1
 800ef2e:	89a3      	ldrh	r3, [r4, #12]
 800ef30:	d106      	bne.n	800ef40 <__sflush_r+0x60>
 800ef32:	6829      	ldr	r1, [r5, #0]
 800ef34:	291d      	cmp	r1, #29
 800ef36:	d82b      	bhi.n	800ef90 <__sflush_r+0xb0>
 800ef38:	4a28      	ldr	r2, [pc, #160]	@ (800efdc <__sflush_r+0xfc>)
 800ef3a:	410a      	asrs	r2, r1
 800ef3c:	07d6      	lsls	r6, r2, #31
 800ef3e:	d427      	bmi.n	800ef90 <__sflush_r+0xb0>
 800ef40:	2200      	movs	r2, #0
 800ef42:	6062      	str	r2, [r4, #4]
 800ef44:	6922      	ldr	r2, [r4, #16]
 800ef46:	04d9      	lsls	r1, r3, #19
 800ef48:	6022      	str	r2, [r4, #0]
 800ef4a:	d504      	bpl.n	800ef56 <__sflush_r+0x76>
 800ef4c:	1c42      	adds	r2, r0, #1
 800ef4e:	d101      	bne.n	800ef54 <__sflush_r+0x74>
 800ef50:	682b      	ldr	r3, [r5, #0]
 800ef52:	b903      	cbnz	r3, 800ef56 <__sflush_r+0x76>
 800ef54:	6560      	str	r0, [r4, #84]	@ 0x54
 800ef56:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ef58:	602f      	str	r7, [r5, #0]
 800ef5a:	b1b9      	cbz	r1, 800ef8c <__sflush_r+0xac>
 800ef5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ef60:	4299      	cmp	r1, r3
 800ef62:	d002      	beq.n	800ef6a <__sflush_r+0x8a>
 800ef64:	4628      	mov	r0, r5
 800ef66:	f7fe fd7f 	bl	800da68 <_free_r>
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef6e:	e00d      	b.n	800ef8c <__sflush_r+0xac>
 800ef70:	2301      	movs	r3, #1
 800ef72:	4628      	mov	r0, r5
 800ef74:	47b0      	blx	r6
 800ef76:	4602      	mov	r2, r0
 800ef78:	1c50      	adds	r0, r2, #1
 800ef7a:	d1c9      	bne.n	800ef10 <__sflush_r+0x30>
 800ef7c:	682b      	ldr	r3, [r5, #0]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d0c6      	beq.n	800ef10 <__sflush_r+0x30>
 800ef82:	2b1d      	cmp	r3, #29
 800ef84:	d001      	beq.n	800ef8a <__sflush_r+0xaa>
 800ef86:	2b16      	cmp	r3, #22
 800ef88:	d11d      	bne.n	800efc6 <__sflush_r+0xe6>
 800ef8a:	602f      	str	r7, [r5, #0]
 800ef8c:	2000      	movs	r0, #0
 800ef8e:	e021      	b.n	800efd4 <__sflush_r+0xf4>
 800ef90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef94:	b21b      	sxth	r3, r3
 800ef96:	e01a      	b.n	800efce <__sflush_r+0xee>
 800ef98:	690f      	ldr	r7, [r1, #16]
 800ef9a:	2f00      	cmp	r7, #0
 800ef9c:	d0f6      	beq.n	800ef8c <__sflush_r+0xac>
 800ef9e:	0793      	lsls	r3, r2, #30
 800efa0:	bf18      	it	ne
 800efa2:	2300      	movne	r3, #0
 800efa4:	680e      	ldr	r6, [r1, #0]
 800efa6:	bf08      	it	eq
 800efa8:	694b      	ldreq	r3, [r1, #20]
 800efaa:	1bf6      	subs	r6, r6, r7
 800efac:	600f      	str	r7, [r1, #0]
 800efae:	608b      	str	r3, [r1, #8]
 800efb0:	2e00      	cmp	r6, #0
 800efb2:	ddeb      	ble.n	800ef8c <__sflush_r+0xac>
 800efb4:	4633      	mov	r3, r6
 800efb6:	463a      	mov	r2, r7
 800efb8:	4628      	mov	r0, r5
 800efba:	6a21      	ldr	r1, [r4, #32]
 800efbc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800efc0:	47e0      	blx	ip
 800efc2:	2800      	cmp	r0, #0
 800efc4:	dc07      	bgt.n	800efd6 <__sflush_r+0xf6>
 800efc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efce:	f04f 30ff 	mov.w	r0, #4294967295
 800efd2:	81a3      	strh	r3, [r4, #12]
 800efd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efd6:	4407      	add	r7, r0
 800efd8:	1a36      	subs	r6, r6, r0
 800efda:	e7e9      	b.n	800efb0 <__sflush_r+0xd0>
 800efdc:	dfbffffe 	.word	0xdfbffffe

0800efe0 <_fflush_r>:
 800efe0:	b538      	push	{r3, r4, r5, lr}
 800efe2:	690b      	ldr	r3, [r1, #16]
 800efe4:	4605      	mov	r5, r0
 800efe6:	460c      	mov	r4, r1
 800efe8:	b913      	cbnz	r3, 800eff0 <_fflush_r+0x10>
 800efea:	2500      	movs	r5, #0
 800efec:	4628      	mov	r0, r5
 800efee:	bd38      	pop	{r3, r4, r5, pc}
 800eff0:	b118      	cbz	r0, 800effa <_fflush_r+0x1a>
 800eff2:	6a03      	ldr	r3, [r0, #32]
 800eff4:	b90b      	cbnz	r3, 800effa <_fflush_r+0x1a>
 800eff6:	f7fd fcb3 	bl	800c960 <__sinit>
 800effa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d0f3      	beq.n	800efea <_fflush_r+0xa>
 800f002:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f004:	07d0      	lsls	r0, r2, #31
 800f006:	d404      	bmi.n	800f012 <_fflush_r+0x32>
 800f008:	0599      	lsls	r1, r3, #22
 800f00a:	d402      	bmi.n	800f012 <_fflush_r+0x32>
 800f00c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f00e:	f7fd feb4 	bl	800cd7a <__retarget_lock_acquire_recursive>
 800f012:	4628      	mov	r0, r5
 800f014:	4621      	mov	r1, r4
 800f016:	f7ff ff63 	bl	800eee0 <__sflush_r>
 800f01a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f01c:	4605      	mov	r5, r0
 800f01e:	07da      	lsls	r2, r3, #31
 800f020:	d4e4      	bmi.n	800efec <_fflush_r+0xc>
 800f022:	89a3      	ldrh	r3, [r4, #12]
 800f024:	059b      	lsls	r3, r3, #22
 800f026:	d4e1      	bmi.n	800efec <_fflush_r+0xc>
 800f028:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f02a:	f7fd fea7 	bl	800cd7c <__retarget_lock_release_recursive>
 800f02e:	e7dd      	b.n	800efec <_fflush_r+0xc>

0800f030 <__swhatbuf_r>:
 800f030:	b570      	push	{r4, r5, r6, lr}
 800f032:	460c      	mov	r4, r1
 800f034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f038:	4615      	mov	r5, r2
 800f03a:	2900      	cmp	r1, #0
 800f03c:	461e      	mov	r6, r3
 800f03e:	b096      	sub	sp, #88	@ 0x58
 800f040:	da0c      	bge.n	800f05c <__swhatbuf_r+0x2c>
 800f042:	89a3      	ldrh	r3, [r4, #12]
 800f044:	2100      	movs	r1, #0
 800f046:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f04a:	bf14      	ite	ne
 800f04c:	2340      	movne	r3, #64	@ 0x40
 800f04e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f052:	2000      	movs	r0, #0
 800f054:	6031      	str	r1, [r6, #0]
 800f056:	602b      	str	r3, [r5, #0]
 800f058:	b016      	add	sp, #88	@ 0x58
 800f05a:	bd70      	pop	{r4, r5, r6, pc}
 800f05c:	466a      	mov	r2, sp
 800f05e:	f000 f849 	bl	800f0f4 <_fstat_r>
 800f062:	2800      	cmp	r0, #0
 800f064:	dbed      	blt.n	800f042 <__swhatbuf_r+0x12>
 800f066:	9901      	ldr	r1, [sp, #4]
 800f068:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f06c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f070:	4259      	negs	r1, r3
 800f072:	4159      	adcs	r1, r3
 800f074:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f078:	e7eb      	b.n	800f052 <__swhatbuf_r+0x22>

0800f07a <__smakebuf_r>:
 800f07a:	898b      	ldrh	r3, [r1, #12]
 800f07c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f07e:	079d      	lsls	r5, r3, #30
 800f080:	4606      	mov	r6, r0
 800f082:	460c      	mov	r4, r1
 800f084:	d507      	bpl.n	800f096 <__smakebuf_r+0x1c>
 800f086:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f08a:	6023      	str	r3, [r4, #0]
 800f08c:	6123      	str	r3, [r4, #16]
 800f08e:	2301      	movs	r3, #1
 800f090:	6163      	str	r3, [r4, #20]
 800f092:	b003      	add	sp, #12
 800f094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f096:	466a      	mov	r2, sp
 800f098:	ab01      	add	r3, sp, #4
 800f09a:	f7ff ffc9 	bl	800f030 <__swhatbuf_r>
 800f09e:	9f00      	ldr	r7, [sp, #0]
 800f0a0:	4605      	mov	r5, r0
 800f0a2:	4639      	mov	r1, r7
 800f0a4:	4630      	mov	r0, r6
 800f0a6:	f7ff f88b 	bl	800e1c0 <_malloc_r>
 800f0aa:	b948      	cbnz	r0, 800f0c0 <__smakebuf_r+0x46>
 800f0ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0b0:	059a      	lsls	r2, r3, #22
 800f0b2:	d4ee      	bmi.n	800f092 <__smakebuf_r+0x18>
 800f0b4:	f023 0303 	bic.w	r3, r3, #3
 800f0b8:	f043 0302 	orr.w	r3, r3, #2
 800f0bc:	81a3      	strh	r3, [r4, #12]
 800f0be:	e7e2      	b.n	800f086 <__smakebuf_r+0xc>
 800f0c0:	89a3      	ldrh	r3, [r4, #12]
 800f0c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f0c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f0ca:	81a3      	strh	r3, [r4, #12]
 800f0cc:	9b01      	ldr	r3, [sp, #4]
 800f0ce:	6020      	str	r0, [r4, #0]
 800f0d0:	b15b      	cbz	r3, 800f0ea <__smakebuf_r+0x70>
 800f0d2:	4630      	mov	r0, r6
 800f0d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0d8:	f000 f81e 	bl	800f118 <_isatty_r>
 800f0dc:	b128      	cbz	r0, 800f0ea <__smakebuf_r+0x70>
 800f0de:	89a3      	ldrh	r3, [r4, #12]
 800f0e0:	f023 0303 	bic.w	r3, r3, #3
 800f0e4:	f043 0301 	orr.w	r3, r3, #1
 800f0e8:	81a3      	strh	r3, [r4, #12]
 800f0ea:	89a3      	ldrh	r3, [r4, #12]
 800f0ec:	431d      	orrs	r5, r3
 800f0ee:	81a5      	strh	r5, [r4, #12]
 800f0f0:	e7cf      	b.n	800f092 <__smakebuf_r+0x18>
	...

0800f0f4 <_fstat_r>:
 800f0f4:	b538      	push	{r3, r4, r5, lr}
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	4d06      	ldr	r5, [pc, #24]	@ (800f114 <_fstat_r+0x20>)
 800f0fa:	4604      	mov	r4, r0
 800f0fc:	4608      	mov	r0, r1
 800f0fe:	4611      	mov	r1, r2
 800f100:	602b      	str	r3, [r5, #0]
 800f102:	f7f7 fdcd 	bl	8006ca0 <_fstat>
 800f106:	1c43      	adds	r3, r0, #1
 800f108:	d102      	bne.n	800f110 <_fstat_r+0x1c>
 800f10a:	682b      	ldr	r3, [r5, #0]
 800f10c:	b103      	cbz	r3, 800f110 <_fstat_r+0x1c>
 800f10e:	6023      	str	r3, [r4, #0]
 800f110:	bd38      	pop	{r3, r4, r5, pc}
 800f112:	bf00      	nop
 800f114:	20001324 	.word	0x20001324

0800f118 <_isatty_r>:
 800f118:	b538      	push	{r3, r4, r5, lr}
 800f11a:	2300      	movs	r3, #0
 800f11c:	4d05      	ldr	r5, [pc, #20]	@ (800f134 <_isatty_r+0x1c>)
 800f11e:	4604      	mov	r4, r0
 800f120:	4608      	mov	r0, r1
 800f122:	602b      	str	r3, [r5, #0]
 800f124:	f7f7 fdcb 	bl	8006cbe <_isatty>
 800f128:	1c43      	adds	r3, r0, #1
 800f12a:	d102      	bne.n	800f132 <_isatty_r+0x1a>
 800f12c:	682b      	ldr	r3, [r5, #0]
 800f12e:	b103      	cbz	r3, 800f132 <_isatty_r+0x1a>
 800f130:	6023      	str	r3, [r4, #0]
 800f132:	bd38      	pop	{r3, r4, r5, pc}
 800f134:	20001324 	.word	0x20001324

0800f138 <_sbrk_r>:
 800f138:	b538      	push	{r3, r4, r5, lr}
 800f13a:	2300      	movs	r3, #0
 800f13c:	4d05      	ldr	r5, [pc, #20]	@ (800f154 <_sbrk_r+0x1c>)
 800f13e:	4604      	mov	r4, r0
 800f140:	4608      	mov	r0, r1
 800f142:	602b      	str	r3, [r5, #0]
 800f144:	f7f7 fdd2 	bl	8006cec <_sbrk>
 800f148:	1c43      	adds	r3, r0, #1
 800f14a:	d102      	bne.n	800f152 <_sbrk_r+0x1a>
 800f14c:	682b      	ldr	r3, [r5, #0]
 800f14e:	b103      	cbz	r3, 800f152 <_sbrk_r+0x1a>
 800f150:	6023      	str	r3, [r4, #0]
 800f152:	bd38      	pop	{r3, r4, r5, pc}
 800f154:	20001324 	.word	0x20001324

0800f158 <__assert_func>:
 800f158:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f15a:	4614      	mov	r4, r2
 800f15c:	461a      	mov	r2, r3
 800f15e:	4b09      	ldr	r3, [pc, #36]	@ (800f184 <__assert_func+0x2c>)
 800f160:	4605      	mov	r5, r0
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	68d8      	ldr	r0, [r3, #12]
 800f166:	b954      	cbnz	r4, 800f17e <__assert_func+0x26>
 800f168:	4b07      	ldr	r3, [pc, #28]	@ (800f188 <__assert_func+0x30>)
 800f16a:	461c      	mov	r4, r3
 800f16c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f170:	9100      	str	r1, [sp, #0]
 800f172:	462b      	mov	r3, r5
 800f174:	4905      	ldr	r1, [pc, #20]	@ (800f18c <__assert_func+0x34>)
 800f176:	f000 f821 	bl	800f1bc <fiprintf>
 800f17a:	f000 f831 	bl	800f1e0 <abort>
 800f17e:	4b04      	ldr	r3, [pc, #16]	@ (800f190 <__assert_func+0x38>)
 800f180:	e7f4      	b.n	800f16c <__assert_func+0x14>
 800f182:	bf00      	nop
 800f184:	200001d0 	.word	0x200001d0
 800f188:	080102bd 	.word	0x080102bd
 800f18c:	0801028f 	.word	0x0801028f
 800f190:	08010282 	.word	0x08010282

0800f194 <_calloc_r>:
 800f194:	b570      	push	{r4, r5, r6, lr}
 800f196:	fba1 5402 	umull	r5, r4, r1, r2
 800f19a:	b93c      	cbnz	r4, 800f1ac <_calloc_r+0x18>
 800f19c:	4629      	mov	r1, r5
 800f19e:	f7ff f80f 	bl	800e1c0 <_malloc_r>
 800f1a2:	4606      	mov	r6, r0
 800f1a4:	b928      	cbnz	r0, 800f1b2 <_calloc_r+0x1e>
 800f1a6:	2600      	movs	r6, #0
 800f1a8:	4630      	mov	r0, r6
 800f1aa:	bd70      	pop	{r4, r5, r6, pc}
 800f1ac:	220c      	movs	r2, #12
 800f1ae:	6002      	str	r2, [r0, #0]
 800f1b0:	e7f9      	b.n	800f1a6 <_calloc_r+0x12>
 800f1b2:	462a      	mov	r2, r5
 800f1b4:	4621      	mov	r1, r4
 800f1b6:	f7fd fd51 	bl	800cc5c <memset>
 800f1ba:	e7f5      	b.n	800f1a8 <_calloc_r+0x14>

0800f1bc <fiprintf>:
 800f1bc:	b40e      	push	{r1, r2, r3}
 800f1be:	b503      	push	{r0, r1, lr}
 800f1c0:	4601      	mov	r1, r0
 800f1c2:	ab03      	add	r3, sp, #12
 800f1c4:	4805      	ldr	r0, [pc, #20]	@ (800f1dc <fiprintf+0x20>)
 800f1c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1ca:	6800      	ldr	r0, [r0, #0]
 800f1cc:	9301      	str	r3, [sp, #4]
 800f1ce:	f7ff fd6f 	bl	800ecb0 <_vfiprintf_r>
 800f1d2:	b002      	add	sp, #8
 800f1d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f1d8:	b003      	add	sp, #12
 800f1da:	4770      	bx	lr
 800f1dc:	200001d0 	.word	0x200001d0

0800f1e0 <abort>:
 800f1e0:	2006      	movs	r0, #6
 800f1e2:	b508      	push	{r3, lr}
 800f1e4:	f000 f82c 	bl	800f240 <raise>
 800f1e8:	2001      	movs	r0, #1
 800f1ea:	f7f7 fd26 	bl	8006c3a <_exit>

0800f1ee <_raise_r>:
 800f1ee:	291f      	cmp	r1, #31
 800f1f0:	b538      	push	{r3, r4, r5, lr}
 800f1f2:	4605      	mov	r5, r0
 800f1f4:	460c      	mov	r4, r1
 800f1f6:	d904      	bls.n	800f202 <_raise_r+0x14>
 800f1f8:	2316      	movs	r3, #22
 800f1fa:	6003      	str	r3, [r0, #0]
 800f1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f200:	bd38      	pop	{r3, r4, r5, pc}
 800f202:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f204:	b112      	cbz	r2, 800f20c <_raise_r+0x1e>
 800f206:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f20a:	b94b      	cbnz	r3, 800f220 <_raise_r+0x32>
 800f20c:	4628      	mov	r0, r5
 800f20e:	f000 f831 	bl	800f274 <_getpid_r>
 800f212:	4622      	mov	r2, r4
 800f214:	4601      	mov	r1, r0
 800f216:	4628      	mov	r0, r5
 800f218:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f21c:	f000 b818 	b.w	800f250 <_kill_r>
 800f220:	2b01      	cmp	r3, #1
 800f222:	d00a      	beq.n	800f23a <_raise_r+0x4c>
 800f224:	1c59      	adds	r1, r3, #1
 800f226:	d103      	bne.n	800f230 <_raise_r+0x42>
 800f228:	2316      	movs	r3, #22
 800f22a:	6003      	str	r3, [r0, #0]
 800f22c:	2001      	movs	r0, #1
 800f22e:	e7e7      	b.n	800f200 <_raise_r+0x12>
 800f230:	2100      	movs	r1, #0
 800f232:	4620      	mov	r0, r4
 800f234:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f238:	4798      	blx	r3
 800f23a:	2000      	movs	r0, #0
 800f23c:	e7e0      	b.n	800f200 <_raise_r+0x12>
	...

0800f240 <raise>:
 800f240:	4b02      	ldr	r3, [pc, #8]	@ (800f24c <raise+0xc>)
 800f242:	4601      	mov	r1, r0
 800f244:	6818      	ldr	r0, [r3, #0]
 800f246:	f7ff bfd2 	b.w	800f1ee <_raise_r>
 800f24a:	bf00      	nop
 800f24c:	200001d0 	.word	0x200001d0

0800f250 <_kill_r>:
 800f250:	b538      	push	{r3, r4, r5, lr}
 800f252:	2300      	movs	r3, #0
 800f254:	4d06      	ldr	r5, [pc, #24]	@ (800f270 <_kill_r+0x20>)
 800f256:	4604      	mov	r4, r0
 800f258:	4608      	mov	r0, r1
 800f25a:	4611      	mov	r1, r2
 800f25c:	602b      	str	r3, [r5, #0]
 800f25e:	f7f7 fcdc 	bl	8006c1a <_kill>
 800f262:	1c43      	adds	r3, r0, #1
 800f264:	d102      	bne.n	800f26c <_kill_r+0x1c>
 800f266:	682b      	ldr	r3, [r5, #0]
 800f268:	b103      	cbz	r3, 800f26c <_kill_r+0x1c>
 800f26a:	6023      	str	r3, [r4, #0]
 800f26c:	bd38      	pop	{r3, r4, r5, pc}
 800f26e:	bf00      	nop
 800f270:	20001324 	.word	0x20001324

0800f274 <_getpid_r>:
 800f274:	f7f7 bcca 	b.w	8006c0c <_getpid>

0800f278 <fmaxf>:
 800f278:	b538      	push	{r3, r4, r5, lr}
 800f27a:	4604      	mov	r4, r0
 800f27c:	460d      	mov	r5, r1
 800f27e:	f000 f825 	bl	800f2cc <__fpclassifyf>
 800f282:	b910      	cbnz	r0, 800f28a <fmaxf+0x12>
 800f284:	462c      	mov	r4, r5
 800f286:	4620      	mov	r0, r4
 800f288:	bd38      	pop	{r3, r4, r5, pc}
 800f28a:	4628      	mov	r0, r5
 800f28c:	f000 f81e 	bl	800f2cc <__fpclassifyf>
 800f290:	2800      	cmp	r0, #0
 800f292:	d0f8      	beq.n	800f286 <fmaxf+0xe>
 800f294:	4629      	mov	r1, r5
 800f296:	4620      	mov	r0, r4
 800f298:	f7f1 ff30 	bl	80010fc <__aeabi_fcmpgt>
 800f29c:	2800      	cmp	r0, #0
 800f29e:	d0f1      	beq.n	800f284 <fmaxf+0xc>
 800f2a0:	e7f1      	b.n	800f286 <fmaxf+0xe>

0800f2a2 <fminf>:
 800f2a2:	b538      	push	{r3, r4, r5, lr}
 800f2a4:	4604      	mov	r4, r0
 800f2a6:	460d      	mov	r5, r1
 800f2a8:	f000 f810 	bl	800f2cc <__fpclassifyf>
 800f2ac:	b910      	cbnz	r0, 800f2b4 <fminf+0x12>
 800f2ae:	462c      	mov	r4, r5
 800f2b0:	4620      	mov	r0, r4
 800f2b2:	bd38      	pop	{r3, r4, r5, pc}
 800f2b4:	4628      	mov	r0, r5
 800f2b6:	f000 f809 	bl	800f2cc <__fpclassifyf>
 800f2ba:	2800      	cmp	r0, #0
 800f2bc:	d0f8      	beq.n	800f2b0 <fminf+0xe>
 800f2be:	4629      	mov	r1, r5
 800f2c0:	4620      	mov	r0, r4
 800f2c2:	f7f1 fefd 	bl	80010c0 <__aeabi_fcmplt>
 800f2c6:	2800      	cmp	r0, #0
 800f2c8:	d0f1      	beq.n	800f2ae <fminf+0xc>
 800f2ca:	e7f1      	b.n	800f2b0 <fminf+0xe>

0800f2cc <__fpclassifyf>:
 800f2cc:	f030 4000 	bics.w	r0, r0, #2147483648	@ 0x80000000
 800f2d0:	d00d      	beq.n	800f2ee <__fpclassifyf+0x22>
 800f2d2:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800f2d6:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800f2da:	d30a      	bcc.n	800f2f2 <__fpclassifyf+0x26>
 800f2dc:	4b07      	ldr	r3, [pc, #28]	@ (800f2fc <__fpclassifyf+0x30>)
 800f2de:	1e42      	subs	r2, r0, #1
 800f2e0:	429a      	cmp	r2, r3
 800f2e2:	d908      	bls.n	800f2f6 <__fpclassifyf+0x2a>
 800f2e4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800f2e8:	4258      	negs	r0, r3
 800f2ea:	4158      	adcs	r0, r3
 800f2ec:	4770      	bx	lr
 800f2ee:	2002      	movs	r0, #2
 800f2f0:	4770      	bx	lr
 800f2f2:	2004      	movs	r0, #4
 800f2f4:	4770      	bx	lr
 800f2f6:	2003      	movs	r0, #3
 800f2f8:	4770      	bx	lr
 800f2fa:	bf00      	nop
 800f2fc:	007ffffe 	.word	0x007ffffe

0800f300 <_init>:
 800f300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f302:	bf00      	nop
 800f304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f306:	bc08      	pop	{r3}
 800f308:	469e      	mov	lr, r3
 800f30a:	4770      	bx	lr

0800f30c <_fini>:
 800f30c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f30e:	bf00      	nop
 800f310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f312:	bc08      	pop	{r3}
 800f314:	469e      	mov	lr, r3
 800f316:	4770      	bx	lr
