INFO-FLOW: Workspace C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1 opened at Fri Dec 08 14:38:09 +0100 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xillinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     ap_source done; 0.128 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xillinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xillinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.232 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.412 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Execute     config_export -version=1.1.1 
Command   open_solution done; 1.668 sec.
Execute   set_part xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.163 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl vhdl -version 1.1.1 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'c_grav/c_grav.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling c_grav/c_grav.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted c_grav/c_grav.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xillinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "c_grav/c_grav.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xillinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xillinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/c_grav.pp.0.cpp" 
INFO-FLOW: exec D:/Xillinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xillinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E c_grav/c_grav.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillinx/Vivado/2019.2/common/technology/autopilot -I D:/Xillinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/c_grav.pp.0.cpp
Command       clang done; 1.524 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/c_grav.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xillinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/c_grav.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.163 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/c_grav.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Xillinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xillinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xillinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/c_grav.pp.0.cpp"  -o "C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xillinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xillinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xillinx/Vivado/2019.2/common/technology/autopilot -I D:/Xillinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/c_grav.pp.0.cpp -o C:/Users/achil/OneDrive/Documents/5A/brost/TP3_brost/c_grav/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from c_grav/c_grav.cpp:1:
c_grav/c_grav.cpp:39:19: error: assigning to 'int *' from incompatible type 'int'; take the address with &
             x_out=i;
                  ^~
                   &
c_grav/c_grav.cpp:40:19: error: assigning to 'int *' from incompatible type 'int'; take the address with &
             y_out=j;
                  ^~
                   &
2 errors generated.
Command       clang done; error code: 2; 3.272 sec.
Command     elaborate done; error code: 2; 6.03 sec.
Command   csynth_design done; error code: 2; 6.046 sec.
Command ap_source done; error code: 1; 7.908 sec.
Execute cleanup_all 
