# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE2_CCD_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test {C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/comparator.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:53:39 on Dec 07,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test" C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/comparator.v 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 23:53:39 on Dec 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test {C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/max_digit.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:53:40 on Dec 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test" C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/max_digit.sv 
# -- Compiling module max_digit
# 
# Top level modules:
# 	max_digit
# End time: 23:53:40 on Dec 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test {C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/testbench_comparator.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:53:40 on Dec 07,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test" C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/testbench_comparator.sv 
# -- Compiling module testbench_comparator
# 
# Top level modules:
# 	testbench_comparator
# End time: 23:53:40 on Dec 07,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_comparator
# vsim -gui "+altera" -l msim_transcript -do "DE2_CCD_run_msim_rtl_verilog.do" 
# Start time: 23:53:40 on Dec 07,2016
# Loading sv_std.std
# Loading work.testbench_comparator
# Loading work.max_digit
# Loading work.comparator
# Loading lpm_ver.lpm_compare
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint  \
sim:/testbench_comparator/result
restart
# Loading sv_std.std
# Loading work.testbench_comparator
# Loading work.max_digit
run
restart
# Loading sv_std.std
# Loading work.testbench_comparator
# Loading work.max_digit
run
assign result = 0 0 0 0 0 0 0 0 
# invalid command name "assign"
# End time: 00:51:53 on Dec 08,2016, Elapsed time: 0:58:13
# Errors: 1, Warnings: 0
