module counter (clk, reset, out);    
   
	input clk
	input reset
	output reg[3:0] out
  
	always @ (posedge clk) begin  
		if (reset) begin 
			out <= 0;  
		end else begin  
			out <= out + 1;  
		end
	end  

endmodule 
