// Seed: 2884691954
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_1 #(
    parameter id_3 = 32'd23
) (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input wire _id_3
);
  tri [id_3 : -1] id_5 = id_3;
  id_6 :
  assert property (@(-1) ~^id_0)
  else;
  module_0 modCall_1 (id_5);
  wire id_7;
  assign id_5 = 1'b0 - -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
endmodule
