
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/skoppula/xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1488.660 ; gain = 358.535 ; free physical = 2233 ; free virtual = 11861
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1543.672 ; gain = 55.012 ; free physical = 2226 ; free virtual = 11854
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 211232aba

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1968.164 ; gain = 0.000 ; free physical = 1834 ; free virtual = 11475
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2961b3530

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1968.164 ; gain = 0.000 ; free physical = 1833 ; free virtual = 11474
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25cfb6900

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1968.164 ; gain = 0.000 ; free physical = 1833 ; free virtual = 11475
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 260 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25cfb6900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1968.164 ; gain = 0.000 ; free physical = 1833 ; free virtual = 11474
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25cfb6900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1968.164 ; gain = 0.000 ; free physical = 1833 ; free virtual = 11474
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1968.164 ; gain = 0.000 ; free physical = 1833 ; free virtual = 11474
Ending Logic Optimization Task | Checksum: 25cfb6900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1968.164 ; gain = 0.000 ; free physical = 1833 ; free virtual = 11474

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 203bddaff

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1968.164 ; gain = 0.000 ; free physical = 1833 ; free virtual = 11474
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1968.164 ; gain = 479.504 ; free physical = 1833 ; free virtual = 11474
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1992.176 ; gain = 0.000 ; free physical = 1829 ; free virtual = 11473
INFO: [Common 17-1381] The checkpoint '/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2000.180 ; gain = 0.000 ; free physical = 1822 ; free virtual = 11458
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f08fa15a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2000.180 ; gain = 0.000 ; free physical = 1822 ; free virtual = 11458
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.180 ; gain = 0.000 ; free physical = 1822 ; free virtual = 11458

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1069f22dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2000.180 ; gain = 0.000 ; free physical = 1808 ; free virtual = 11459

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25c7aa1b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2003.191 ; gain = 3.012 ; free physical = 1802 ; free virtual = 11454

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25c7aa1b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2003.191 ; gain = 3.012 ; free physical = 1802 ; free virtual = 11454
Phase 1 Placer Initialization | Checksum: 25c7aa1b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2003.191 ; gain = 3.012 ; free physical = 1802 ; free virtual = 11454

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 229c364ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1784 ; free virtual = 11438

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 229c364ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1784 ; free virtual = 11438

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: edded7f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1783 ; free virtual = 11437

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c7fc1cc2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1782 ; free virtual = 11438

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c7fc1cc2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1782 ; free virtual = 11438

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e441f36e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1775 ; free virtual = 11438

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15cac15e9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1750 ; free virtual = 11435

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fa279d82

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1750 ; free virtual = 11435

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fa279d82

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1750 ; free virtual = 11435
Phase 3 Detail Placement | Checksum: 1fa279d82

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1750 ; free virtual = 11435

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26c70e660

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26c70e660

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1748 ; free virtual = 11432
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.815. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 200fd04a1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1748 ; free virtual = 11432
Phase 4.1 Post Commit Optimization | Checksum: 200fd04a1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1748 ; free virtual = 11432

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 200fd04a1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1748 ; free virtual = 11433

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 200fd04a1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1748 ; free virtual = 11433

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 126b88e24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1748 ; free virtual = 11433
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 126b88e24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1748 ; free virtual = 11433
Ending Placer Task | Checksum: c33a11b9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1757 ; free virtual = 11442
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2027.203 ; gain = 27.023 ; free physical = 1757 ; free virtual = 11442
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2027.203 ; gain = 0.000 ; free physical = 1753 ; free virtual = 11441
INFO: [Common 17-1381] The checkpoint '/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2027.203 ; gain = 0.000 ; free physical = 1747 ; free virtual = 11433
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2027.203 ; gain = 0.000 ; free physical = 1754 ; free virtual = 11439
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2027.203 ; gain = 0.000 ; free physical = 1754 ; free virtual = 11439
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a7d2b936 ConstDB: 0 ShapeSum: 1b675883 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 162a49978

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2148.867 ; gain = 121.664 ; free physical = 1548 ; free virtual = 11286

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 162a49978

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2148.867 ; gain = 121.664 ; free physical = 1548 ; free virtual = 11286

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 162a49978

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2149.867 ; gain = 122.664 ; free physical = 1532 ; free virtual = 11271

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 162a49978

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2149.867 ; gain = 122.664 ; free physical = 1532 ; free virtual = 11271
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17558c6e7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1520 ; free virtual = 11265
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.820 | TNS=0.000  | WHS=-0.133 | THS=-9.934 |

Phase 2 Router Initialization | Checksum: 16390b189

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1509 ; free virtual = 11263

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17c7ab514

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1519 ; free virtual = 11266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.440 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ffbca5a6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11265

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.440 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eb1b8ace

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11265
Phase 4 Rip-up And Reroute | Checksum: 1eb1b8ace

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11265

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eb1b8ace

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11265

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eb1b8ace

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11265
Phase 5 Delay and Skew Optimization | Checksum: 1eb1b8ace

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11265

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22de4dab8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1524 ; free virtual = 11264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.555 | TNS=0.000  | WHS=0.091  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22a4cf4bc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1524 ; free virtual = 11264
Phase 6 Post Hold Fix | Checksum: 22a4cf4bc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1524 ; free virtual = 11264

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.186134 %
  Global Horizontal Routing Utilization  = 0.205882 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c0ed1210

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1524 ; free virtual = 11264

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c0ed1210

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11263

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26b878e79

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11263

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.555 | TNS=0.000  | WHS=0.091  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26b878e79

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1523 ; free virtual = 11263
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1541 ; free virtual = 11281

Routing Is Done.
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 2174.922 ; gain = 147.719 ; free physical = 1541 ; free virtual = 11281
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2174.922 ; gain = 0.000 ; free physical = 1538 ; free virtual = 11282
INFO: [Common 17-1381] The checkpoint '/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/skoppula/xilinx_projects/zybo_7020_test/matrixmult2/matrixmult2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 30 11:05:04 2018. For additional details about this file, please refer to the WebTalk help file at /home/skoppula/xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2522.234 ; gain = 291.285 ; free physical = 1499 ; free virtual = 11239
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 11:05:04 2018...
