// Seed: 1624198545
module module_0;
  assign id_1 = -1;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wire id_4,
    id_10,
    output wire id_5,
    input wire id_6,
    output wire id_7,
    output wire id_8
);
  wire id_11, id_12;
  assign id_8 = -1;
  wire id_13;
  always_comb id_5 = 1'b0 * -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    output wire id_7,
    output wire id_8
);
  module_0 modCall_1 ();
endmodule
