# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../UART_TB.srcs/sources_1/ip/clk_wiz_1" \
"../../../../UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz_clk_wiz.v" \
"../../../../UART_TB.srcs/sources_1/ip/clk_wiz_1/clk_wiz.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
