{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696134738642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696134738644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 23:32:18 2023 " "Processing started: Sat Sep 30 23:32:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696134738644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134738644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134738644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696134739795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696134739795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/results2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task2/results2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 results2 " "Found entity 1: results2" {  } { { "Task2/results2.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task2/results2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696134760546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134760546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/results.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1/results.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Results " "Found entity 1: Results" {  } { { "Task1/Results.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task1/Results.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696134760549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134760549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/p_sop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1/p_sop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P_SOP " "Found entity 1: P_SOP" {  } { { "Task1/P_SOP.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task1/P_SOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696134760552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134760552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/s_pos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1/s_pos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 S_POS " "Found entity 1: S_POS" {  } { { "Task1/S_POS.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task1/S_POS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696134760555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134760555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/d_sop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1/d_sop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_SOP " "Found entity 1: D_SOP" {  } { { "Task1/D_SOP.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task1/D_SOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696134760564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134760564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/ew_sop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task2/ew_sop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EW_SOP " "Found entity 1: EW_SOP" {  } { { "Task2/EW_SOP.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task2/EW_SOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696134760567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134760567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/nw_pos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task2/nw_pos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NW_POS " "Found entity 1: NW_POS" {  } { { "Task2/NW_POS.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task2/NW_POS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696134760570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134760570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Results " "Elaborating entity \"Results\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696134760668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_SOP P_SOP:inst " "Elaborating entity \"P_SOP\" for hierarchy \"P_SOP:inst\"" {  } { { "Task1/Results.bdf" "inst" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task1/Results.bdf" { { 32 632 728 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696134760671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_POS S_POS:inst2 " "Elaborating entity \"S_POS\" for hierarchy \"S_POS:inst2\"" {  } { { "Task1/Results.bdf" "inst2" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task1/Results.bdf" { { 216 632 728 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696134760675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_SOP D_SOP:inst3 " "Elaborating entity \"D_SOP\" for hierarchy \"D_SOP:inst3\"" {  } { { "Task1/Results.bdf" "inst3" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task1/Results.bdf" { { 408 632 728 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696134760678 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 m9 " "Block or symbol \"AND4\" of instance \"m9\" overlaps another block or symbol" {  } { { "Task1/D_SOP.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab2/Task1/D_SOP.bdf" { { 224 816 880 304 "m9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1696134760680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696134762022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696134763400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696134763400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696134767263 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696134767263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696134767263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696134767263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696134767542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 23:32:47 2023 " "Processing ended: Sat Sep 30 23:32:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696134767542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696134767542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696134767542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696134767542 ""}
