-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Mon Jan  6 11:22:15 2020

COMPONENT DE10_NANO_ADC
	PORT
	(
		ADC_CONVST		:	 OUT STD_LOGIC;
		ADC_SCK		:	 OUT STD_LOGIC;
		ADC_SDI		:	 OUT STD_LOGIC;
		ADC_SDO		:	 IN STD_LOGIC;
		ARDUINO_IO		:	 INOUT STD_LOGIC_VECTOR(15 DOWNTO 0);
		ARDUINO_RESET_N		:	 INOUT STD_LOGIC;
		FPGA_CLK1_50		:	 IN STD_LOGIC;
		FPGA_CLK2_50		:	 IN STD_LOGIC;
		FPGA_CLK3_50		:	 IN STD_LOGIC;
		HDMI_I2C_SCL		:	 INOUT STD_LOGIC;
		HDMI_I2C_SDA		:	 INOUT STD_LOGIC;
		HDMI_I2S		:	 INOUT STD_LOGIC;
		HDMI_LRCLK		:	 INOUT STD_LOGIC;
		HDMI_MCLK		:	 INOUT STD_LOGIC;
		HDMI_SCLK		:	 INOUT STD_LOGIC;
		HDMI_TX_CLK		:	 OUT STD_LOGIC;
		HDMI_TX_D		:	 OUT STD_LOGIC_VECTOR(23 DOWNTO 0);
		HDMI_TX_DE		:	 OUT STD_LOGIC;
		HDMI_TX_HS		:	 OUT STD_LOGIC;
		HDMI_TX_INT		:	 IN STD_LOGIC;
		HDMI_TX_VS		:	 OUT STD_LOGIC;
		KEY		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		LED		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		SW		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
END COMPONENT;