
TrafficControl.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  00002c24  00002cb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002c24  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002da  00800138  00800138  00002cf0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002cf0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002d4c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000b10  00000000  00000000  00002d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00020043  00000000  00000000  0000389c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005027  00000000  00000000  000238df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006ef6  00000000  00000000  00028906  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00002318  00000000  00000000  0002f7fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00006cf5  00000000  00000000  00031b14  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000cb3d  00000000  00000000  00038809  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b20  00000000  00000000  00045346  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__dtors_end>
       4:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
       8:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
       c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      10:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      14:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      18:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      1c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      20:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      24:	0c 94 87 05 	jmp	0xb0e	; 0xb0e <__vector_9>
      28:	0c 94 b3 08 	jmp	0x1166	; 0x1166 <__vector_10>
      2c:	0c 94 e5 08 	jmp	0x11ca	; 0x11ca <__vector_11>
      30:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      34:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      38:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      3c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      40:	0c 94 16 10 	jmp	0x202c	; 0x202c <__vector_16>
      44:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      48:	0c 94 32 0f 	jmp	0x1e64	; 0x1e64 <__vector_18>
      4c:	0c 94 64 0f 	jmp	0x1ec8	; 0x1ec8 <__vector_19>
      50:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      54:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      58:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      5c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      60:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      64:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      68:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      6c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      70:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      74:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      78:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      7c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      80:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      84:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      88:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      8c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      90:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      94:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      98:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      9c:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      a0:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      a4:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      a8:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      ac:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      b0:	0c 94 ef 00 	jmp	0x1de	; 0x1de <__bad_interrupt>
      b4:	f7 10       	cpse	r15, r7
      b6:	fa 10       	cpse	r15, r10
      b8:	ed 10       	cpse	r14, r13
      ba:	f1 10       	cpse	r15, r1
      bc:	1b 11       	cpse	r17, r11
      be:	1b 11       	cpse	r17, r11
      c0:	fe 10       	cpse	r15, r14
      c2:	02 11       	cpse	r16, r2
      c4:	08 11       	cpse	r16, r8
      c6:	0c 11       	cpse	r16, r12
      c8:	1b 11       	cpse	r17, r11
      ca:	12 11       	cpse	r17, r2
      cc:	16 11       	cpse	r17, r6

000000ce <__trampolines_end>:
      ce:	63 6f       	ori	r22, 0xF3	; 243
      d0:	6d 6d       	ori	r22, 0xDD	; 221
      d2:	3a 20       	and	r3, r10
      d4:	75 6e       	ori	r23, 0xE5	; 229
      d6:	64 65       	ori	r22, 0x54	; 84
      d8:	66 69       	ori	r22, 0x96	; 150
      da:	6e 65       	ori	r22, 0x5E	; 94
      dc:	64 20       	and	r6, r4
      de:	63 6f       	ori	r22, 0xF3	; 243
      e0:	6d 6d       	ori	r22, 0xDD	; 221
      e2:	61 6e       	ori	r22, 0xE1	; 225
      e4:	64 0a       	sbc	r6, r20
	...

000000e7 <_ZZN4UART4readEvE3__c_0>:
      e7:	63 6f 6d 6d 3a 20 25 73 0a 00                       comm: %s..

000000f1 <_ZZN4UART4readEvE3__c>:
      f1:	63 6f 6d 6d 3a 20 62 75 66 66 65 72 20 6f 76 65     comm: buffer ove
     101:	72 66 6c 6f 77 0a 00                                rflow..

00000108 <_ZZ4loopE3__c>:
     108:	63 68 65 63 6b 0a 00                                check..

0000010f <_ZZ5setupE3__c_0>:
     10f:	49 6e 69 74 69 61 6c 69 7a 69 6e 67 20 49 4e 41     Initializing INA
     11f:	32 31 39 2e 2e 2e 0a 00                             219.....

00000127 <_ZZ5setupE3__c>:
     127:	54 65 73 74 20 42 6f 61 72 64 20 25 64 0a 00        Test Board %d..

00000136 <digital_pin_to_timer_PGM>:
     136:	00 00 00 08 00 02 01 00 00 03 04 07 00 00 00 00     ................
     146:	00 00 00 00                                         ....

0000014a <digital_pin_to_bit_mask_PGM>:
     14a:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     15a:	04 08 10 20                                         ... 

0000015e <digital_pin_to_port_PGM>:
     15e:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     16e:	03 03 03 03                                         ....

00000172 <port_to_output_PGM>:
     172:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

0000017c <port_to_mode_PGM>:
     17c:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

00000186 <__ctors_start>:
     186:	66 0b       	sbc	r22, r22
     188:	e1 0d       	add	r30, r1
     18a:	94 0f       	add	r25, r20

0000018c <__ctors_end>:
     18c:	77 0b       	sbc	r23, r23

0000018e <__dtors_end>:
     18e:	11 24       	eor	r1, r1
     190:	1f be       	out	0x3f, r1	; 63
     192:	cf ef       	ldi	r28, 0xFF	; 255
     194:	d8 e0       	ldi	r29, 0x08	; 8
     196:	de bf       	out	0x3e, r29	; 62
     198:	cd bf       	out	0x3d, r28	; 61

0000019a <__do_copy_data>:
     19a:	11 e0       	ldi	r17, 0x01	; 1
     19c:	a0 e0       	ldi	r26, 0x00	; 0
     19e:	b1 e0       	ldi	r27, 0x01	; 1
     1a0:	e4 e2       	ldi	r30, 0x24	; 36
     1a2:	fc e2       	ldi	r31, 0x2C	; 44
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x10>
     1a6:	05 90       	lpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 33       	cpi	r26, 0x38	; 56
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0xc>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	a8 e3       	ldi	r26, 0x38	; 56
     1b4:	b1 e0       	ldi	r27, 0x01	; 1
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a2 31       	cpi	r26, 0x12	; 18
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>

000001c0 <__do_global_ctors>:
     1c0:	10 e0       	ldi	r17, 0x00	; 0
     1c2:	c6 ec       	ldi	r28, 0xC6	; 198
     1c4:	d0 e0       	ldi	r29, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <__do_global_ctors+0x10>
     1c8:	21 97       	sbiw	r28, 0x01	; 1
     1ca:	fe 01       	movw	r30, r28
     1cc:	0e 94 a9 11 	call	0x2352	; 0x2352 <__tablejump2__>
     1d0:	c3 3c       	cpi	r28, 0xC3	; 195
     1d2:	d1 07       	cpc	r29, r17
     1d4:	c9 f7       	brne	.-14     	; 0x1c8 <__do_global_ctors+0x8>
     1d6:	0e 94 c2 0f 	call	0x1f84	; 0x1f84 <main>
     1da:	0c 94 05 16 	jmp	0x2c0a	; 0x2c0a <__do_global_dtors>

000001de <__bad_interrupt>:
     1de:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001e2 <_ZN23Adafruit_BusIO_RegisterC1EP18Adafruit_I2CDevicejhhh>:
  _genericdevice = genericdevice;
  _addrwidth = address_width;
  _address = reg_addr;
  _byteorder = byteorder;
  _width = width;
}
     1e2:	ef 92       	push	r14
     1e4:	0f 93       	push	r16
     1e6:	fc 01       	movw	r30, r24
     1e8:	10 8a       	std	Z+16, r1	; 0x10
     1ea:	11 8a       	std	Z+17, r1	; 0x11
     1ec:	12 8a       	std	Z+18, r1	; 0x12
     1ee:	13 8a       	std	Z+19, r1	; 0x13
     1f0:	71 83       	std	Z+1, r23	; 0x01
     1f2:	60 83       	st	Z, r22
     1f4:	13 82       	std	Z+3, r1	; 0x03
     1f6:	12 82       	std	Z+2, r1	; 0x02
     1f8:	e2 86       	std	Z+10, r14	; 0x0a
     1fa:	50 87       	std	Z+8, r21	; 0x08
     1fc:	47 83       	std	Z+7, r20	; 0x07
     1fe:	03 87       	std	Z+11, r16	; 0x0b
     200:	21 87       	std	Z+9, r18	; 0x09
     202:	0f 91       	pop	r16
     204:	ef 90       	pop	r14
     206:	08 95       	ret

00000208 <_ZN23Adafruit_BusIO_Register5writeEPhh>:
 *    @param  buffer Pointer to data to write
 *    @param  len Number of bytes to write
 *    @return True on successful write (only really useful for I2C as SPI is
 * uncheckable)
 */
bool Adafruit_BusIO_Register::write(uint8_t *buffer, uint8_t len) {
     208:	ef 92       	push	r14
     20a:	ff 92       	push	r15
     20c:	0f 93       	push	r16
     20e:	1f 93       	push	r17
     210:	cf 93       	push	r28
     212:	df 93       	push	r29
     214:	00 d0       	rcall	.+0      	; 0x216 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xe>
     216:	cd b7       	in	r28, 0x3d	; 61
     218:	de b7       	in	r29, 0x3e	; 62
     21a:	dc 01       	movw	r26, r24
  uint8_t addrbuffer[2] = {(uint8_t)(_address & 0xFF),
     21c:	17 96       	adiw	r26, 0x07	; 7
     21e:	9c 91       	ld	r25, X
     220:	17 97       	sbiw	r26, 0x07	; 7
     222:	18 96       	adiw	r26, 0x08	; 8
     224:	2c 91       	ld	r18, X
     226:	18 97       	sbiw	r26, 0x08	; 8
                           (uint8_t)(_address >> 8)};
     228:	99 83       	std	Y+1, r25	; 0x01
     22a:	2a 83       	std	Y+2, r18	; 0x02
  if (_i2cdevice) {
     22c:	ed 91       	ld	r30, X+
     22e:	fc 91       	ld	r31, X
     230:	11 97       	sbiw	r26, 0x01	; 1
     232:	30 97       	sbiw	r30, 0x00	; 0
     234:	61 f0       	breq	.+24     	; 0x24e <_ZN23Adafruit_BusIO_Register5writeEPhh+0x46>
    return _i2cdevice->write(buffer, len, true, addrbuffer, _addrwidth);
     236:	1a 96       	adiw	r26, 0x0a	; 10
     238:	ec 90       	ld	r14, X
     23a:	f1 2c       	mov	r15, r1
     23c:	50 e0       	ldi	r21, 0x00	; 0
     23e:	8e 01       	movw	r16, r28
     240:	0f 5f       	subi	r16, 0xFF	; 255
     242:	1f 4f       	sbci	r17, 0xFF	; 255
     244:	21 e0       	ldi	r18, 0x01	; 1
     246:	cf 01       	movw	r24, r30
     248:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j>
     24c:	3c c0       	rjmp	.+120    	; 0x2c6 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xbe>
  }
  if (_spidevice) {
     24e:	12 96       	adiw	r26, 0x02	; 2
     250:	ed 91       	ld	r30, X+
     252:	fc 91       	ld	r31, X
     254:	13 97       	sbiw	r26, 0x03	; 3
     256:	30 97       	sbiw	r30, 0x00	; 0
     258:	21 f1       	breq	.+72     	; 0x2a2 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x9a>
    if (_spiregtype == ADDRESSED_OPCODE_BIT0_LOW_TO_WRITE) {
     25a:	16 96       	adiw	r26, 0x06	; 6
     25c:	8c 91       	ld	r24, X
     25e:	16 97       	sbiw	r26, 0x06	; 6
     260:	1a 96       	adiw	r26, 0x0a	; 10
     262:	0c 91       	ld	r16, X
     264:	50 e0       	ldi	r21, 0x00	; 0
     266:	83 30       	cpi	r24, 0x03	; 3
     268:	39 f4       	brne	.+14     	; 0x278 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x70>
      // very special case!
      // pass the special opcode address which we set as the high byte of the
      // regaddr
      addrbuffer[0] =
          (uint8_t)(_address >> 8) & ~0x01; // set bottom bit low to write
     26a:	2e 7f       	andi	r18, 0xFE	; 254
     26c:	29 83       	std	Y+1, r18	; 0x01
      // the 'actual' reg addr is the second byte then
      addrbuffer[1] = (uint8_t)(_address & 0xFF);
     26e:	9a 83       	std	Y+2, r25	; 0x02
      // the address appears to be a byte longer
      return _spidevice->write(buffer, len, addrbuffer, _addrwidth + 1);
     270:	10 e0       	ldi	r17, 0x00	; 0
     272:	0f 5f       	subi	r16, 0xFF	; 255
     274:	1f 4f       	sbci	r17, 0xFF	; 255
     276:	0e c0       	rjmp	.+28     	; 0x294 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x8c>
    }
    if (_spiregtype == ADDRBIT8_HIGH_TOREAD) {
     278:	81 11       	cpse	r24, r1
     27a:	02 c0       	rjmp	.+4      	; 0x280 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x78>
      addrbuffer[0] &= ~0x80;
     27c:	9f 77       	andi	r25, 0x7F	; 127
     27e:	08 c0       	rjmp	.+16     	; 0x290 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x88>
    }
    if (_spiregtype == ADDRBIT8_HIGH_TOWRITE) {
     280:	82 30       	cpi	r24, 0x02	; 2
     282:	11 f4       	brne	.+4      	; 0x288 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x80>
      addrbuffer[0] |= 0x80;
     284:	90 68       	ori	r25, 0x80	; 128
     286:	04 c0       	rjmp	.+8      	; 0x290 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x88>
    }
    if (_spiregtype == AD8_HIGH_TOREAD_AD7_HIGH_TOINC) {
     288:	81 30       	cpi	r24, 0x01	; 1
     28a:	19 f4       	brne	.+6      	; 0x292 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x8a>
      addrbuffer[0] &= ~0x80;
      addrbuffer[0] |= 0x40;
     28c:	9f 77       	andi	r25, 0x7F	; 127
     28e:	90 64       	ori	r25, 0x40	; 64
     290:	99 83       	std	Y+1, r25	; 0x01
    }
    return _spidevice->write(buffer, len, addrbuffer, _addrwidth);
     292:	10 e0       	ldi	r17, 0x00	; 0
     294:	9e 01       	movw	r18, r28
     296:	2f 5f       	subi	r18, 0xFF	; 255
     298:	3f 4f       	sbci	r19, 0xFF	; 255
     29a:	cf 01       	movw	r24, r30
     29c:	0e 94 34 04 	call	0x868	; 0x868 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j>
     2a0:	12 c0       	rjmp	.+36     	; 0x2c6 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xbe>
  }
  if (_genericdevice) {
     2a2:	14 96       	adiw	r26, 0x04	; 4
     2a4:	8d 91       	ld	r24, X+
     2a6:	9c 91       	ld	r25, X
     2a8:	15 97       	sbiw	r26, 0x05	; 5
     2aa:	00 97       	sbiw	r24, 0x00	; 0
     2ac:	59 f0       	breq	.+22     	; 0x2c4 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xbc>
    return _genericdevice->writeRegister(addrbuffer, _addrwidth, buffer, len);
     2ae:	04 2f       	mov	r16, r20
     2b0:	10 e0       	ldi	r17, 0x00	; 0
     2b2:	9b 01       	movw	r18, r22
     2b4:	1a 96       	adiw	r26, 0x0a	; 10
     2b6:	4c 91       	ld	r20, X
     2b8:	be 01       	movw	r22, r28
     2ba:	6f 5f       	subi	r22, 0xFF	; 255
     2bc:	7f 4f       	sbci	r23, 0xFF	; 255
     2be:	0e 94 9b 01 	call	0x336	; 0x336 <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj>
     2c2:	01 c0       	rjmp	.+2      	; 0x2c6 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xbe>
  }
  return false;
     2c4:	80 e0       	ldi	r24, 0x00	; 0
}
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
     2ca:	df 91       	pop	r29
     2cc:	cf 91       	pop	r28
     2ce:	1f 91       	pop	r17
     2d0:	0f 91       	pop	r16
     2d2:	ff 90       	pop	r15
     2d4:	ef 90       	pop	r14
     2d6:	08 95       	ret

000002d8 <_ZN23Adafruit_BusIO_Register5writeEmh>:
 *    @param  value Data to write
 *    @param  numbytes How many bytes from 'value' to write
 *    @return True on successful write (only really useful for I2C as SPI is
 * uncheckable)
 */
bool Adafruit_BusIO_Register::write(uint32_t value, uint8_t numbytes) {
     2d8:	cf 93       	push	r28
     2da:	df 93       	push	r29
  if (numbytes == 0) {
     2dc:	21 11       	cpse	r18, r1
     2de:	02 c0       	rjmp	.+4      	; 0x2e4 <_ZN23Adafruit_BusIO_Register5writeEmh+0xc>
    numbytes = _width;
     2e0:	ec 01       	movw	r28, r24
     2e2:	29 85       	ldd	r18, Y+9	; 0x09
  }
  if (numbytes > 4) {
     2e4:	25 30       	cpi	r18, 0x05	; 5
     2e6:	18 f5       	brcc	.+70     	; 0x32e <_ZN23Adafruit_BusIO_Register5writeEmh+0x56>
    return false;
  }

  // store a copy
  _cached = value;
     2e8:	fc 01       	movw	r30, r24
     2ea:	40 8b       	std	Z+16, r20	; 0x10
     2ec:	51 8b       	std	Z+17, r21	; 0x11
     2ee:	62 8b       	std	Z+18, r22	; 0x12
     2f0:	73 8b       	std	Z+19, r23	; 0x13
     2f2:	e2 0f       	add	r30, r18
     2f4:	f1 1d       	adc	r31, r1
     2f6:	dc 01       	movw	r26, r24

  for (int i = 0; i < numbytes; i++) {
     2f8:	8e 17       	cp	r24, r30
     2fa:	9f 07       	cpc	r25, r31
     2fc:	81 f0       	breq	.+32     	; 0x31e <_ZN23Adafruit_BusIO_Register5writeEmh+0x46>
    if (_byteorder == LSBFIRST) {
     2fe:	ec 01       	movw	r28, r24
     300:	3b 85       	ldd	r19, Y+11	; 0x0b
     302:	31 11       	cpse	r19, r1
     304:	04 c0       	rjmp	.+8      	; 0x30e <_ZN23Adafruit_BusIO_Register5writeEmh+0x36>
      _buffer[i] = value & 0xFF;
     306:	1c 96       	adiw	r26, 0x0c	; 12
     308:	4c 93       	st	X, r20
     30a:	1c 97       	sbiw	r26, 0x0c	; 12
     30c:	01 c0       	rjmp	.+2      	; 0x310 <_ZN23Adafruit_BusIO_Register5writeEmh+0x38>
    } else {
      _buffer[numbytes - i - 1] = value & 0xFF;
     30e:	43 87       	std	Z+11, r20	; 0x0b
    }
    value >>= 8;
     310:	45 2f       	mov	r20, r21
     312:	56 2f       	mov	r21, r22
     314:	67 2f       	mov	r22, r23
     316:	77 27       	eor	r23, r23
     318:	11 96       	adiw	r26, 0x01	; 1
     31a:	31 97       	sbiw	r30, 0x01	; 1
  }

  // store a copy
  _cached = value;

  for (int i = 0; i < numbytes; i++) {
     31c:	ed cf       	rjmp	.-38     	; 0x2f8 <_ZN23Adafruit_BusIO_Register5writeEmh+0x20>
    } else {
      _buffer[numbytes - i - 1] = value & 0xFF;
    }
    value >>= 8;
  }
  return write(_buffer, numbytes);
     31e:	bc 01       	movw	r22, r24
     320:	64 5f       	subi	r22, 0xF4	; 244
     322:	7f 4f       	sbci	r23, 0xFF	; 255
     324:	42 2f       	mov	r20, r18
}
     326:	df 91       	pop	r29
     328:	cf 91       	pop	r28
    } else {
      _buffer[numbytes - i - 1] = value & 0xFF;
    }
    value >>= 8;
  }
  return write(_buffer, numbytes);
     32a:	0c 94 04 01 	jmp	0x208	; 0x208 <_ZN23Adafruit_BusIO_Register5writeEPhh>
}
     32e:	80 e0       	ldi	r24, 0x00	; 0
     330:	df 91       	pop	r29
     332:	cf 91       	pop	r28
     334:	08 95       	ret

00000336 <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj>:
   @param buf Buffer containing data to write
   @param bufsiz Size of data to write in bytes
   @return true if write was successful, otherwise false */
bool Adafruit_GenericDevice::writeRegister(uint8_t *addr_buf, uint8_t addrsiz,
                                           const uint8_t *buf,
                                           uint16_t bufsiz) {
     336:	0f 93       	push	r16
     338:	1f 93       	push	r17
     33a:	dc 01       	movw	r26, r24
  if (!_begun || !_writereg_func)
     33c:	18 96       	adiw	r26, 0x08	; 8
     33e:	8c 91       	ld	r24, X
     340:	18 97       	sbiw	r26, 0x08	; 8
     342:	88 23       	and	r24, r24
     344:	69 f0       	breq	.+26     	; 0x360 <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj+0x2a>
     346:	16 96       	adiw	r26, 0x06	; 6
     348:	ed 91       	ld	r30, X+
     34a:	fc 91       	ld	r31, X
     34c:	17 97       	sbiw	r26, 0x07	; 7
     34e:	30 97       	sbiw	r30, 0x00	; 0
     350:	31 f0       	breq	.+12     	; 0x35e <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj+0x28>
    return false;
  return _writereg_func(_obj, addr_buf, addrsiz, buf, bufsiz);
     352:	19 96       	adiw	r26, 0x09	; 9
     354:	8d 91       	ld	r24, X+
     356:	9c 91       	ld	r25, X
     358:	1a 97       	sbiw	r26, 0x0a	; 10
     35a:	09 95       	icall
     35c:	01 c0       	rjmp	.+2      	; 0x360 <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj+0x2a>
   @return true if write was successful, otherwise false */
bool Adafruit_GenericDevice::writeRegister(uint8_t *addr_buf, uint8_t addrsiz,
                                           const uint8_t *buf,
                                           uint16_t bufsiz) {
  if (!_begun || !_writereg_func)
    return false;
     35e:	80 e0       	ldi	r24, 0x00	; 0
  return _writereg_func(_obj, addr_buf, addrsiz, buf, bufsiz);
}
     360:	1f 91       	pop	r17
     362:	0f 91       	pop	r16
     364:	08 95       	ret

00000366 <_ZN18Adafruit_I2CDeviceC1EhP7TwoWire>:
      (defined(ARDUINO_ARCH_AVR) && !defined(WIRE_HAS_END)) ||                 \
      defined(ARDUINO_ARCH_ESP32))
  _wire->end();
  _begun = false;
#endif
}
     366:	fc 01       	movw	r30, r24
     368:	60 83       	st	Z, r22
     36a:	52 83       	std	Z+2, r21	; 0x02
     36c:	41 83       	std	Z+1, r20	; 0x01
     36e:	13 82       	std	Z+3, r1	; 0x03
     370:	80 e2       	ldi	r24, 0x20	; 32
     372:	90 e0       	ldi	r25, 0x00	; 0
     374:	95 83       	std	Z+5, r25	; 0x05
     376:	84 83       	std	Z+4, r24	; 0x04
     378:	08 95       	ret

0000037a <_ZN18Adafruit_I2CDevice8detectedEv>:
/*!
 *    @brief  Scans I2C for the address - note will give a false-positive
 *    if there's no pullups on I2C
 *    @return True if I2C initialized and a device with the addr found
 */
bool Adafruit_I2CDevice::detected(void) {
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	ec 01       	movw	r28, r24
  // Init I2C if not done yet
  if (!_begun && !begin()) {
     380:	8b 81       	ldd	r24, Y+3	; 0x03
     382:	81 11       	cpse	r24, r1
     384:	07 c0       	rjmp	.+14     	; 0x394 <_ZN18Adafruit_I2CDevice8detectedEv+0x1a>
     386:	61 e0       	ldi	r22, 0x01	; 1
     388:	ce 01       	movw	r24, r28
     38a:	0e 94 da 01 	call	0x3b4	; 0x3b4 <_ZN18Adafruit_I2CDevice5beginEb>
     38e:	98 2f       	mov	r25, r24
     390:	88 23       	and	r24, r24
     392:	61 f0       	breq	.+24     	; 0x3ac <_ZN18Adafruit_I2CDevice8detectedEv+0x32>
    return false;
  }

  // A basic scanner, see if it ACK's
  _wire->beginTransmission(_addr);
     394:	68 81       	ld	r22, Y
     396:	89 81       	ldd	r24, Y+1	; 0x01
     398:	9a 81       	ldd	r25, Y+2	; 0x02
     39a:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <_ZN7TwoWire17beginTransmissionEh>
  DEBUG_SERIAL.print(_addr, HEX);
#endif
#ifdef ARDUINO_ARCH_MBED
  _wire->write(0); // forces a write request instead of a read
#endif
  if (_wire->endTransmission() == 0) {
     39e:	89 81       	ldd	r24, Y+1	; 0x01
     3a0:	9a 81       	ldd	r25, Y+2	; 0x02
     3a2:	0e 94 de 0d 	call	0x1bbc	; 0x1bbc <_ZN7TwoWire15endTransmissionEv>
     3a6:	91 e0       	ldi	r25, 0x01	; 1
     3a8:	81 11       	cpse	r24, r1
     3aa:	90 e0       	ldi	r25, 0x00	; 0
  }
#ifdef DEBUG_SERIAL
  DEBUG_SERIAL.println(F(" Not detected"));
#endif
  return false;
}
     3ac:	89 2f       	mov	r24, r25
     3ae:	df 91       	pop	r29
     3b0:	cf 91       	pop	r28
     3b2:	08 95       	ret

000003b4 <_ZN18Adafruit_I2CDevice5beginEb>:
 *    @param  addr_detect Whether we should attempt to detect the I2C address
 * with a scan. 99% of sensors/devices don't mind, but once in a while they
 * don't respond well to a scan!
 *    @return True if I2C initialized and a device with the addr found
 */
bool Adafruit_I2CDevice::begin(bool addr_detect) {
     3b4:	1f 93       	push	r17
     3b6:	cf 93       	push	r28
     3b8:	df 93       	push	r29
     3ba:	ec 01       	movw	r28, r24
     3bc:	16 2f       	mov	r17, r22
  _wire->begin();
     3be:	89 81       	ldd	r24, Y+1	; 0x01
     3c0:	9a 81       	ldd	r25, Y+2	; 0x02
     3c2:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <_ZN7TwoWire5beginEv>
  _begun = true;
     3c6:	81 e0       	ldi	r24, 0x01	; 1
     3c8:	8b 83       	std	Y+3, r24	; 0x03

  if (addr_detect) {
     3ca:	11 23       	and	r17, r17
     3cc:	31 f0       	breq	.+12     	; 0x3da <_ZN18Adafruit_I2CDevice5beginEb+0x26>
    return detected();
     3ce:	ce 01       	movw	r24, r28
  }
  return true;
}
     3d0:	df 91       	pop	r29
     3d2:	cf 91       	pop	r28
     3d4:	1f 91       	pop	r17
bool Adafruit_I2CDevice::begin(bool addr_detect) {
  _wire->begin();
  _begun = true;

  if (addr_detect) {
    return detected();
     3d6:	0c 94 bd 01 	jmp	0x37a	; 0x37a <_ZN18Adafruit_I2CDevice8detectedEv>
  }
  return true;
}
     3da:	81 e0       	ldi	r24, 0x01	; 1
     3dc:	df 91       	pop	r29
     3de:	cf 91       	pop	r28
     3e0:	1f 91       	pop	r17
     3e2:	08 95       	ret

000003e4 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j>:
 *    @param  stop Whether to send an I2C STOP signal on write
 *    @return True if write was successful, otherwise false.
 */
bool Adafruit_I2CDevice::write(const uint8_t *buffer, size_t len, bool stop,
                               const uint8_t *prefix_buffer,
                               size_t prefix_len) {
     3e4:	8f 92       	push	r8
     3e6:	9f 92       	push	r9
     3e8:	bf 92       	push	r11
     3ea:	cf 92       	push	r12
     3ec:	df 92       	push	r13
     3ee:	ef 92       	push	r14
     3f0:	ff 92       	push	r15
     3f2:	0f 93       	push	r16
     3f4:	1f 93       	push	r17
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
  if ((len + prefix_len) > maxBufferSize()) {
     3fa:	da 01       	movw	r26, r20
     3fc:	ae 0d       	add	r26, r14
     3fe:	bf 1d       	adc	r27, r15
     400:	ec 01       	movw	r28, r24
     402:	ec 81       	ldd	r30, Y+4	; 0x04
     404:	fd 81       	ldd	r31, Y+5	; 0x05
     406:	ea 17       	cp	r30, r26
     408:	fb 07       	cpc	r31, r27
     40a:	a0 f1       	brcs	.+104    	; 0x474 <__EEPROM_REGION_LENGTH__+0x74>
     40c:	b2 2e       	mov	r11, r18
     40e:	6a 01       	movw	r12, r20
     410:	4b 01       	movw	r8, r22
     412:	ec 01       	movw	r28, r24
    DEBUG_SERIAL.println(F("\tI2CDevice could not write such a large buffer"));
#endif
    return false;
  }

  _wire->beginTransmission(_addr);
     414:	68 81       	ld	r22, Y
     416:	89 81       	ldd	r24, Y+1	; 0x01
     418:	9a 81       	ldd	r25, Y+2	; 0x02
     41a:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <_ZN7TwoWire17beginTransmissionEh>

  // Write the prefix data (usually an address)
  if ((prefix_len != 0) && (prefix_buffer != nullptr)) {
     41e:	e1 14       	cp	r14, r1
     420:	f1 04       	cpc	r15, r1
     422:	79 f4       	brne	.+30     	; 0x442 <__EEPROM_REGION_LENGTH__+0x42>
      return false;
    }
  }

  // Write the data itself
  if (_wire->write(buffer, len) != len) {
     424:	89 81       	ldd	r24, Y+1	; 0x01
     426:	9a 81       	ldd	r25, Y+2	; 0x02
     428:	dc 01       	movw	r26, r24
     42a:	ed 91       	ld	r30, X+
     42c:	fc 91       	ld	r31, X
     42e:	02 80       	ldd	r0, Z+2	; 0x02
     430:	f3 81       	ldd	r31, Z+3	; 0x03
     432:	e0 2d       	mov	r30, r0
     434:	a6 01       	movw	r20, r12
     436:	b4 01       	movw	r22, r8
     438:	09 95       	icall
     43a:	c8 16       	cp	r12, r24
     43c:	d9 06       	cpc	r13, r25
     43e:	d1 f4       	brne	.+52     	; 0x474 <__EEPROM_REGION_LENGTH__+0x74>
     440:	12 c0       	rjmp	.+36     	; 0x466 <__EEPROM_REGION_LENGTH__+0x66>
  }

  _wire->beginTransmission(_addr);

  // Write the prefix data (usually an address)
  if ((prefix_len != 0) && (prefix_buffer != nullptr)) {
     442:	01 15       	cp	r16, r1
     444:	11 05       	cpc	r17, r1
     446:	71 f3       	breq	.-36     	; 0x424 <__EEPROM_REGION_LENGTH__+0x24>
    if (_wire->write(prefix_buffer, prefix_len) != prefix_len) {
     448:	89 81       	ldd	r24, Y+1	; 0x01
     44a:	9a 81       	ldd	r25, Y+2	; 0x02
     44c:	dc 01       	movw	r26, r24
     44e:	ed 91       	ld	r30, X+
     450:	fc 91       	ld	r31, X
     452:	02 80       	ldd	r0, Z+2	; 0x02
     454:	f3 81       	ldd	r31, Z+3	; 0x03
     456:	e0 2d       	mov	r30, r0
     458:	a7 01       	movw	r20, r14
     45a:	b8 01       	movw	r22, r16
     45c:	09 95       	icall
     45e:	e8 16       	cp	r14, r24
     460:	f9 06       	cpc	r15, r25
     462:	41 f4       	brne	.+16     	; 0x474 <__EEPROM_REGION_LENGTH__+0x74>
     464:	df cf       	rjmp	.-66     	; 0x424 <__EEPROM_REGION_LENGTH__+0x24>
  if (stop) {
    DEBUG_SERIAL.print("\tSTOP");
  }
#endif

  if (_wire->endTransmission(stop) == 0) {
     466:	6b 2d       	mov	r22, r11
     468:	89 81       	ldd	r24, Y+1	; 0x01
     46a:	9a 81       	ldd	r25, Y+2	; 0x02
     46c:	0e 94 cb 0d 	call	0x1b96	; 0x1b96 <_ZN7TwoWire15endTransmissionEh>
     470:	91 e0       	ldi	r25, 0x01	; 1
     472:	81 11       	cpse	r24, r1
     474:	90 e0       	ldi	r25, 0x00	; 0
#ifdef DEBUG_SERIAL
    DEBUG_SERIAL.println("\tFailed to send!");
#endif
    return false;
  }
}
     476:	89 2f       	mov	r24, r25
     478:	df 91       	pop	r29
     47a:	cf 91       	pop	r28
     47c:	1f 91       	pop	r17
     47e:	0f 91       	pop	r16
     480:	ff 90       	pop	r15
     482:	ef 90       	pop	r14
     484:	df 90       	pop	r13
     486:	cf 90       	pop	r12
     488:	bf 90       	pop	r11
     48a:	9f 90       	pop	r9
     48c:	8f 90       	pop	r8
     48e:	08 95       	ret

00000490 <_ZN15Adafruit_INA219C1Eh>:
/*!
 *  @brief  begin I2C and set up the hardware
 */
void Adafruit_INA219::init() {
  // Set chip to large range config values to start
  setCalibration_32V_2A();
     490:	fc 01       	movw	r30, r24
     492:	11 82       	std	Z+1, r1	; 0x01
     494:	10 82       	st	Z, r1
     496:	63 83       	std	Z+3, r22	; 0x03
     498:	10 86       	std	Z+8, r1	; 0x08
     49a:	11 86       	std	Z+9, r1	; 0x09
     49c:	12 86       	std	Z+10, r1	; 0x0a
     49e:	13 86       	std	Z+11, r1	; 0x0b
     4a0:	14 86       	std	Z+12, r1	; 0x0c
     4a2:	15 86       	std	Z+13, r1	; 0x0d
     4a4:	16 86       	std	Z+14, r1	; 0x0e
     4a6:	17 86       	std	Z+15, r1	; 0x0f
     4a8:	08 95       	ret

000004aa <_ZN15Adafruit_INA219D1Ev>:
     4aa:	fc 01       	movw	r30, r24
     4ac:	80 81       	ld	r24, Z
     4ae:	91 81       	ldd	r25, Z+1	; 0x01
     4b0:	0c 94 d3 0f 	jmp	0x1fa6	; 0x1fa6 <_ZdlPv>

000004b4 <_ZN15Adafruit_INA21921setCalibration_32V_2AEv>:
     4b4:	cf 92       	push	r12
     4b6:	df 92       	push	r13
     4b8:	ef 92       	push	r14
     4ba:	0f 93       	push	r16
     4bc:	cf 93       	push	r28
     4be:	df 93       	push	r29
     4c0:	cd b7       	in	r28, 0x3d	; 61
     4c2:	de b7       	in	r29, 0x3e	; 62
     4c4:	a8 97       	sbiw	r28, 0x28	; 40
     4c6:	0f b6       	in	r0, 0x3f	; 63
     4c8:	f8 94       	cli
     4ca:	de bf       	out	0x3e, r29	; 62
     4cc:	0f be       	out	0x3f, r0	; 63
     4ce:	cd bf       	out	0x3d, r28	; 61
     4d0:	6c 01       	movw	r12, r24
     4d2:	80 e0       	ldi	r24, 0x00	; 0
     4d4:	90 e1       	ldi	r25, 0x10	; 16
     4d6:	a0 e0       	ldi	r26, 0x00	; 0
     4d8:	b0 e0       	ldi	r27, 0x00	; 0
     4da:	f6 01       	movw	r30, r12
     4dc:	84 83       	std	Z+4, r24	; 0x04
     4de:	95 83       	std	Z+5, r25	; 0x05
     4e0:	a6 83       	std	Z+6, r26	; 0x06
     4e2:	b7 83       	std	Z+7, r27	; 0x07
     4e4:	8a e0       	ldi	r24, 0x0A	; 10
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	a0 e0       	ldi	r26, 0x00	; 0
     4ea:	b0 e0       	ldi	r27, 0x00	; 0
     4ec:	80 87       	std	Z+8, r24	; 0x08
     4ee:	91 87       	std	Z+9, r25	; 0x09
     4f0:	a2 87       	std	Z+10, r26	; 0x0a
     4f2:	b3 87       	std	Z+11, r27	; 0x0b
     4f4:	80 e0       	ldi	r24, 0x00	; 0
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	a0 e0       	ldi	r26, 0x00	; 0
     4fa:	b0 e4       	ldi	r27, 0x40	; 64
     4fc:	84 87       	std	Z+12, r24	; 0x0c
     4fe:	95 87       	std	Z+13, r25	; 0x0d
     500:	a6 87       	std	Z+14, r26	; 0x0e
     502:	b7 87       	std	Z+15, r27	; 0x0f
     504:	60 81       	ld	r22, Z
     506:	71 81       	ldd	r23, Z+1	; 0x01
     508:	ee 24       	eor	r14, r14
     50a:	e3 94       	inc	r14
     50c:	01 e0       	ldi	r16, 0x01	; 1
     50e:	22 e0       	ldi	r18, 0x02	; 2
     510:	45 e0       	ldi	r20, 0x05	; 5
     512:	50 e0       	ldi	r21, 0x00	; 0
     514:	ce 01       	movw	r24, r28
     516:	45 96       	adiw	r24, 0x15	; 21
     518:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <_ZN23Adafruit_BusIO_RegisterC1EP18Adafruit_I2CDevicejhhh>
     51c:	f6 01       	movw	r30, r12
     51e:	44 81       	ldd	r20, Z+4	; 0x04
     520:	55 81       	ldd	r21, Z+5	; 0x05
     522:	66 81       	ldd	r22, Z+6	; 0x06
     524:	77 81       	ldd	r23, Z+7	; 0x07
     526:	22 e0       	ldi	r18, 0x02	; 2
     528:	ce 01       	movw	r24, r28
     52a:	45 96       	adiw	r24, 0x15	; 21
     52c:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <_ZN23Adafruit_BusIO_Register5writeEmh>
     530:	f6 01       	movw	r30, r12
     532:	60 81       	ld	r22, Z
     534:	71 81       	ldd	r23, Z+1	; 0x01
     536:	22 e0       	ldi	r18, 0x02	; 2
     538:	40 e0       	ldi	r20, 0x00	; 0
     53a:	50 e0       	ldi	r21, 0x00	; 0
     53c:	ce 01       	movw	r24, r28
     53e:	01 96       	adiw	r24, 0x01	; 1
     540:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <_ZN23Adafruit_BusIO_RegisterC1EP18Adafruit_I2CDevicejhhh>
     544:	22 e0       	ldi	r18, 0x02	; 2
     546:	4f e9       	ldi	r20, 0x9F	; 159
     548:	59 e3       	ldi	r21, 0x39	; 57
     54a:	60 e0       	ldi	r22, 0x00	; 0
     54c:	70 e0       	ldi	r23, 0x00	; 0
     54e:	ce 01       	movw	r24, r28
     550:	01 96       	adiw	r24, 0x01	; 1
     552:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <_ZN23Adafruit_BusIO_Register5writeEmh>
     556:	f6 01       	movw	r30, r12
     558:	82 83       	std	Z+2, r24	; 0x02
     55a:	a8 96       	adiw	r28, 0x28	; 40
     55c:	0f b6       	in	r0, 0x3f	; 63
     55e:	f8 94       	cli
     560:	de bf       	out	0x3e, r29	; 62
     562:	0f be       	out	0x3f, r0	; 63
     564:	cd bf       	out	0x3d, r28	; 61
     566:	df 91       	pop	r29
     568:	cf 91       	pop	r28
     56a:	0f 91       	pop	r16
     56c:	ef 90       	pop	r14
     56e:	df 90       	pop	r13
     570:	cf 90       	pop	r12
     572:	08 95       	ret

00000574 <_ZN15Adafruit_INA2195beginEP7TwoWire>:
/*!
 *  @brief  Sets up the HW (defaults to 32V and 2A for calibration values)
 *  @param theWire the TwoWire object to use
 *  @return true: success false: Failed to start I2C
 */
bool Adafruit_INA219::begin(TwoWire *theWire) {
     574:	ef 92       	push	r14
     576:	ff 92       	push	r15
     578:	0f 93       	push	r16
     57a:	1f 93       	push	r17
     57c:	cf 93       	push	r28
     57e:	df 93       	push	r29
     580:	ec 01       	movw	r28, r24
     582:	7b 01       	movw	r14, r22
  if (!i2c_dev) {
     584:	88 81       	ld	r24, Y
     586:	99 81       	ldd	r25, Y+1	; 0x01
     588:	89 2b       	or	r24, r25
     58a:	59 f4       	brne	.+22     	; 0x5a2 <_ZN15Adafruit_INA2195beginEP7TwoWire+0x2e>
    i2c_dev = new Adafruit_I2CDevice(ina219_i2caddr, theWire);
     58c:	86 e0       	ldi	r24, 0x06	; 6
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	0e 94 d1 0f 	call	0x1fa2	; 0x1fa2 <_Znwj>
     594:	8c 01       	movw	r16, r24
     596:	a7 01       	movw	r20, r14
     598:	6b 81       	ldd	r22, Y+3	; 0x03
     59a:	0e 94 b3 01 	call	0x366	; 0x366 <_ZN18Adafruit_I2CDeviceC1EhP7TwoWire>
     59e:	19 83       	std	Y+1, r17	; 0x01
     5a0:	08 83       	st	Y, r16
  }

  if (!i2c_dev->begin()) {
     5a2:	61 e0       	ldi	r22, 0x01	; 1
     5a4:	88 81       	ld	r24, Y
     5a6:	99 81       	ldd	r25, Y+1	; 0x01
     5a8:	0e 94 da 01 	call	0x3b4	; 0x3b4 <_ZN18Adafruit_I2CDevice5beginEb>
     5ac:	18 2f       	mov	r17, r24
     5ae:	88 23       	and	r24, r24
     5b0:	19 f0       	breq	.+6      	; 0x5b8 <_ZN15Adafruit_INA2195beginEP7TwoWire+0x44>
/*!
 *  @brief  begin I2C and set up the hardware
 */
void Adafruit_INA219::init() {
  // Set chip to large range config values to start
  setCalibration_32V_2A();
     5b2:	ce 01       	movw	r24, r28
     5b4:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <_ZN15Adafruit_INA21921setCalibration_32V_2AEv>
  if (!i2c_dev->begin()) {
    return false;
  }
  init();
  return true;
}
     5b8:	81 2f       	mov	r24, r17
     5ba:	df 91       	pop	r29
     5bc:	cf 91       	pop	r28
     5be:	1f 91       	pop	r17
     5c0:	0f 91       	pop	r16
     5c2:	ff 90       	pop	r15
     5c4:	ef 90       	pop	r14
     5c6:	08 95       	ret

000005c8 <_ZN18Adafruit_SPIDevice8transferEPhj>:
 *    @brief  Transfer (send/receive) a buffer over hard/soft SPI, without
 * transaction management
 *    @param  buffer The buffer to send and receive at the same time
 *    @param  len    The number of bytes to transfer
 */
void Adafruit_SPIDevice::transfer(uint8_t *buffer, size_t len) {
     5c8:	6f 92       	push	r6
     5ca:	7f 92       	push	r7
     5cc:	8f 92       	push	r8
     5ce:	9f 92       	push	r9
     5d0:	af 92       	push	r10
     5d2:	bf 92       	push	r11
     5d4:	cf 92       	push	r12
     5d6:	df 92       	push	r13
     5d8:	ef 92       	push	r14
     5da:	ff 92       	push	r15
     5dc:	0f 93       	push	r16
     5de:	1f 93       	push	r17
     5e0:	cf 93       	push	r28
     5e2:	df 93       	push	r29
     5e4:	ec 01       	movw	r28, r24
     5e6:	fb 01       	movw	r30, r22
  //
  // HARDWARE SPI
  //
  if (_spi) {
     5e8:	88 81       	ld	r24, Y
     5ea:	99 81       	ldd	r25, Y+1	; 0x01
     5ec:	89 2b       	or	r24, r25
     5ee:	f1 f0       	breq	.+60     	; 0x62c <_ZN18Adafruit_SPIDevice8transferEPhj+0x64>
      out.msb = SPDR;
    }
    return out.val;
  }
  inline static void transfer(void *buf, size_t count) {
    if (count == 0) return;
     5f0:	41 15       	cp	r20, r1
     5f2:	51 05       	cpc	r21, r1
     5f4:	09 f4       	brne	.+2      	; 0x5f8 <_ZN18Adafruit_SPIDevice8transferEPhj+0x30>
     5f6:	bc c0       	rjmp	.+376    	; 0x770 <_ZN18Adafruit_SPIDevice8transferEPhj+0x1a8>
    uint8_t *p = (uint8_t *)buf;
    SPDR = *p;
     5f8:	80 81       	ld	r24, Z
     5fa:	8e bd       	out	0x2e, r24	; 46
     5fc:	db 01       	movw	r26, r22
     5fe:	ca 01       	movw	r24, r20
    while (--count > 0) {
     600:	01 97       	sbiw	r24, 0x01	; 1
     602:	51 f0       	breq	.+20     	; 0x618 <_ZN18Adafruit_SPIDevice8transferEPhj+0x50>
      uint8_t out = *(p + 1);
     604:	11 96       	adiw	r26, 0x01	; 1
     606:	3c 91       	ld	r19, X
     608:	11 97       	sbiw	r26, 0x01	; 1
      while (!(SPSR & _BV(SPIF))) ;
     60a:	0d b4       	in	r0, 0x2d	; 45
     60c:	07 fe       	sbrs	r0, 7
     60e:	fd cf       	rjmp	.-6      	; 0x60a <_ZN18Adafruit_SPIDevice8transferEPhj+0x42>
      uint8_t in = SPDR;
     610:	2e b5       	in	r18, 0x2e	; 46
      SPDR = out;
     612:	3e bd       	out	0x2e, r19	; 46
      *p++ = in;
     614:	2d 93       	st	X+, r18
     616:	f4 cf       	rjmp	.-24     	; 0x600 <_ZN18Adafruit_SPIDevice8transferEPhj+0x38>
     618:	41 50       	subi	r20, 0x01	; 1
     61a:	51 09       	sbc	r21, r1
     61c:	e4 0f       	add	r30, r20
     61e:	f5 1f       	adc	r31, r21
    }
    while (!(SPSR & _BV(SPIF))) ;
     620:	0d b4       	in	r0, 0x2d	; 45
     622:	07 fe       	sbrs	r0, 7
     624:	fd cf       	rjmp	.-6      	; 0x620 <_ZN18Adafruit_SPIDevice8transferEPhj+0x58>
    *p = SPDR;
     626:	8e b5       	in	r24, 0x2e	; 46
     628:	80 83       	st	Z, r24
     62a:	a2 c0       	rjmp	.+324    	; 0x770 <_ZN18Adafruit_SPIDevice8transferEPhj+0x1a8>

  //
  // SOFTWARE SPI
  //
  uint8_t startbit;
  if (_dataOrder == SPI_BITORDER_LSBFIRST) {
     62c:	88 85       	ldd	r24, Y+8	; 0x08
     62e:	88 23       	and	r24, r24
     630:	19 f0       	breq	.+6      	; 0x638 <_ZN18Adafruit_SPIDevice8transferEPhj+0x70>
    startbit = 0x1;
  } else {
    startbit = 0x80;
     632:	80 e8       	ldi	r24, 0x80	; 128
     634:	88 2e       	mov	r8, r24
     636:	02 c0       	rjmp	.+4      	; 0x63c <_ZN18Adafruit_SPIDevice8transferEPhj+0x74>
  //
  // SOFTWARE SPI
  //
  uint8_t startbit;
  if (_dataOrder == SPI_BITORDER_LSBFIRST) {
    startbit = 0x1;
     638:	88 24       	eor	r8, r8
     63a:	83 94       	inc	r8
  } else {
    startbit = 0x80;
  }

  bool towrite, lastmosi = !(buffer[0] & startbit);
     63c:	80 81       	ld	r24, Z
     63e:	88 21       	and	r24, r8
     640:	99 24       	eor	r9, r9
     642:	93 94       	inc	r9
     644:	81 11       	cpse	r24, r1
     646:	91 2c       	mov	r9, r1
     648:	7a 01       	movw	r14, r20
     64a:	8f 01       	movw	r16, r30
  uint8_t bitdelay_us = (1000000 / _freq) / 2;
     64c:	2c 81       	ldd	r18, Y+4	; 0x04
     64e:	3d 81       	ldd	r19, Y+5	; 0x05
     650:	4e 81       	ldd	r20, Y+6	; 0x06
     652:	5f 81       	ldd	r21, Y+7	; 0x07
     654:	60 e2       	ldi	r22, 0x20	; 32
     656:	71 ea       	ldi	r23, 0xA1	; 161
     658:	87 e0       	ldi	r24, 0x07	; 7
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	0e 94 87 11 	call	0x230e	; 0x230e <__udivmodsi4>
     660:	c2 2e       	mov	r12, r18
     662:	e0 0e       	add	r14, r16
     664:	f1 1e       	adc	r15, r17
    // Serial.print(send, HEX);
    for (uint8_t b = startbit; b != 0;
         b = (_dataOrder == SPI_BITORDER_LSBFIRST) ? b << 1 : b >> 1) {

      if (bitdelay_us) {
        delayMicroseconds(bitdelay_us);
     666:	a2 2e       	mov	r10, r18
     668:	b1 2c       	mov	r11, r1
  }

  bool towrite, lastmosi = !(buffer[0] & startbit);
  uint8_t bitdelay_us = (1000000 / _freq) / 2;

  for (size_t i = 0; i < len; i++) {
     66a:	0e 15       	cp	r16, r14
     66c:	1f 05       	cpc	r17, r15
     66e:	09 f4       	brne	.+2      	; 0x672 <_ZN18Adafruit_SPIDevice8transferEPhj+0xaa>
     670:	7f c0       	rjmp	.+254    	; 0x770 <_ZN18Adafruit_SPIDevice8transferEPhj+0x1a8>
    uint8_t reply = 0;
    uint8_t send = buffer[i];
     672:	f8 01       	movw	r30, r16
     674:	60 80       	ld	r6, Z
    Serial.print(send, HEX);
    Serial.print(" -> 0x");
    */

    // Serial.print(send, HEX);
    for (uint8_t b = startbit; b != 0;
     676:	d8 2c       	mov	r13, r8

  bool towrite, lastmosi = !(buffer[0] & startbit);
  uint8_t bitdelay_us = (1000000 / _freq) / 2;

  for (size_t i = 0; i < len; i++) {
    uint8_t reply = 0;
     678:	71 2c       	mov	r7, r1

    // Serial.print(send, HEX);
    for (uint8_t b = startbit; b != 0;
         b = (_dataOrder == SPI_BITORDER_LSBFIRST) ? b << 1 : b >> 1) {

      if (bitdelay_us) {
     67a:	cc 20       	and	r12, r12
     67c:	19 f0       	breq	.+6      	; 0x684 <_ZN18Adafruit_SPIDevice8transferEPhj+0xbc>
        delayMicroseconds(bitdelay_us);
     67e:	c5 01       	movw	r24, r10
     680:	0e 94 85 10 	call	0x210a	; 0x210a <delayMicroseconds>
      }

      if (_dataMode == SPI_MODE0 || _dataMode == SPI_MODE2) {
     684:	89 85       	ldd	r24, Y+9	; 0x09
     686:	87 7f       	andi	r24, 0xF7	; 247
     688:	b9 f5       	brne	.+110    	; 0x6f8 <_ZN18Adafruit_SPIDevice8transferEPhj+0x130>
        towrite = send & b;
        if ((_mosi != -1) && (lastmosi != towrite)) {
     68a:	8c 85       	ldd	r24, Y+12	; 0x0c
     68c:	8f 3f       	cpi	r24, 0xFF	; 255
     68e:	b9 f0       	breq	.+46     	; 0x6be <_ZN18Adafruit_SPIDevice8transferEPhj+0xf6>
      if (bitdelay_us) {
        delayMicroseconds(bitdelay_us);
      }

      if (_dataMode == SPI_MODE0 || _dataMode == SPI_MODE2) {
        towrite = send & b;
     690:	96 2d       	mov	r25, r6
     692:	9d 21       	and	r25, r13
        if ((_mosi != -1) && (lastmosi != towrite)) {
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	09 f4       	brne	.+2      	; 0x69a <_ZN18Adafruit_SPIDevice8transferEPhj+0xd2>
     698:	80 e0       	ldi	r24, 0x00	; 0
     69a:	89 15       	cp	r24, r9
     69c:	81 f0       	breq	.+32     	; 0x6be <_ZN18Adafruit_SPIDevice8transferEPhj+0xf6>
     69e:	ee 85       	ldd	r30, Y+14	; 0x0e
     6a0:	ff 85       	ldd	r31, Y+15	; 0x0f
     6a2:	8e 89       	ldd	r24, Y+22	; 0x16
#ifdef BUSIO_USE_FAST_PINIO
          if (towrite)
     6a4:	99 23       	and	r25, r25
     6a6:	31 f0       	breq	.+12     	; 0x6b4 <_ZN18Adafruit_SPIDevice8transferEPhj+0xec>
            *mosiPort = *mosiPort | mosiPinMask;
     6a8:	90 81       	ld	r25, Z
     6aa:	89 2b       	or	r24, r25
     6ac:	80 83       	st	Z, r24
     6ae:	99 24       	eor	r9, r9
     6b0:	93 94       	inc	r9
     6b2:	05 c0       	rjmp	.+10     	; 0x6be <_ZN18Adafruit_SPIDevice8transferEPhj+0xf6>
          else
            *mosiPort = *mosiPort & ~mosiPinMask;
     6b4:	90 81       	ld	r25, Z
     6b6:	80 95       	com	r24
     6b8:	89 23       	and	r24, r25
     6ba:	80 83       	st	Z, r24
     6bc:	91 2c       	mov	r9, r1
#endif
          lastmosi = towrite;
        }

#ifdef BUSIO_USE_FAST_PINIO
        *clkPort = *clkPort | clkPinMask; // Clock high
     6be:	e8 89       	ldd	r30, Y+16	; 0x10
     6c0:	f9 89       	ldd	r31, Y+17	; 0x11
     6c2:	90 81       	ld	r25, Z
     6c4:	88 8d       	ldd	r24, Y+24	; 0x18
     6c6:	89 2b       	or	r24, r25
     6c8:	80 83       	st	Z, r24
#else
        digitalWrite(_sck, HIGH);
#endif

        if (bitdelay_us) {
     6ca:	cc 20       	and	r12, r12
     6cc:	19 f0       	breq	.+6      	; 0x6d4 <_ZN18Adafruit_SPIDevice8transferEPhj+0x10c>
          delayMicroseconds(bitdelay_us);
     6ce:	c5 01       	movw	r24, r10
     6d0:	0e 94 85 10 	call	0x210a	; 0x210a <delayMicroseconds>
        }

        if (_miso != -1) {
     6d4:	8d 85       	ldd	r24, Y+13	; 0x0d
     6d6:	8f 3f       	cpi	r24, 0xFF	; 255
     6d8:	39 f0       	breq	.+14     	; 0x6e8 <_ZN18Adafruit_SPIDevice8transferEPhj+0x120>
#ifdef BUSIO_USE_FAST_PINIO
          if (*misoPort & misoPinMask) {
     6da:	ea 89       	ldd	r30, Y+18	; 0x12
     6dc:	fb 89       	ldd	r31, Y+19	; 0x13
     6de:	90 81       	ld	r25, Z
     6e0:	8f 89       	ldd	r24, Y+23	; 0x17
     6e2:	89 23       	and	r24, r25
     6e4:	09 f0       	breq	.+2      	; 0x6e8 <_ZN18Adafruit_SPIDevice8transferEPhj+0x120>
#else
          if (digitalRead(_miso)) {
#endif
            reply |= b;
     6e6:	7d 28       	or	r7, r13
          }
        }

#ifdef BUSIO_USE_FAST_PINIO
        *clkPort = *clkPort & ~clkPinMask; // Clock low
     6e8:	e8 89       	ldd	r30, Y+16	; 0x10
     6ea:	f9 89       	ldd	r31, Y+17	; 0x11
     6ec:	90 81       	ld	r25, Z
     6ee:	88 8d       	ldd	r24, Y+24	; 0x18
     6f0:	80 95       	com	r24
     6f2:	89 23       	and	r24, r25
     6f4:	80 83       	st	Z, r24
     6f6:	2c c0       	rjmp	.+88     	; 0x750 <_ZN18Adafruit_SPIDevice8transferEPhj+0x188>
        digitalWrite(_sck, LOW);
#endif
      } else { // if (_dataMode == SPI_MODE1 || _dataMode == SPI_MODE3)

#ifdef BUSIO_USE_FAST_PINIO
        *clkPort = *clkPort | clkPinMask; // Clock high
     6f8:	e8 89       	ldd	r30, Y+16	; 0x10
     6fa:	f9 89       	ldd	r31, Y+17	; 0x11
     6fc:	90 81       	ld	r25, Z
     6fe:	88 8d       	ldd	r24, Y+24	; 0x18
     700:	89 2b       	or	r24, r25
     702:	80 83       	st	Z, r24
#else
        digitalWrite(_sck, HIGH);
#endif

        if (bitdelay_us) {
     704:	cc 20       	and	r12, r12
     706:	19 f0       	breq	.+6      	; 0x70e <_ZN18Adafruit_SPIDevice8transferEPhj+0x146>
          delayMicroseconds(bitdelay_us);
     708:	c5 01       	movw	r24, r10
     70a:	0e 94 85 10 	call	0x210a	; 0x210a <delayMicroseconds>
        }

        if (_mosi != -1) {
     70e:	8c 85       	ldd	r24, Y+12	; 0x0c
     710:	8f 3f       	cpi	r24, 0xFF	; 255
     712:	69 f0       	breq	.+26     	; 0x72e <_ZN18Adafruit_SPIDevice8transferEPhj+0x166>
     714:	ee 85       	ldd	r30, Y+14	; 0x0e
     716:	ff 85       	ldd	r31, Y+15	; 0x0f
     718:	8e 89       	ldd	r24, Y+22	; 0x16
#ifdef BUSIO_USE_FAST_PINIO
          if (send & b)
     71a:	96 2d       	mov	r25, r6
     71c:	9d 21       	and	r25, r13
     71e:	19 f0       	breq	.+6      	; 0x726 <_ZN18Adafruit_SPIDevice8transferEPhj+0x15e>
            *mosiPort = *mosiPort | mosiPinMask;
     720:	90 81       	ld	r25, Z
     722:	89 2b       	or	r24, r25
     724:	03 c0       	rjmp	.+6      	; 0x72c <_ZN18Adafruit_SPIDevice8transferEPhj+0x164>
          else
            *mosiPort = *mosiPort & ~mosiPinMask;
     726:	90 81       	ld	r25, Z
     728:	80 95       	com	r24
     72a:	89 23       	and	r24, r25
     72c:	80 83       	st	Z, r24
          digitalWrite(_mosi, send & b);
#endif
        }

#ifdef BUSIO_USE_FAST_PINIO
        *clkPort = *clkPort & ~clkPinMask; // Clock low
     72e:	e8 89       	ldd	r30, Y+16	; 0x10
     730:	f9 89       	ldd	r31, Y+17	; 0x11
     732:	90 81       	ld	r25, Z
     734:	88 8d       	ldd	r24, Y+24	; 0x18
     736:	80 95       	com	r24
     738:	89 23       	and	r24, r25
     73a:	80 83       	st	Z, r24
#else
        digitalWrite(_sck, LOW);
#endif

        if (_miso != -1) {
     73c:	8d 85       	ldd	r24, Y+13	; 0x0d
     73e:	8f 3f       	cpi	r24, 0xFF	; 255
     740:	39 f0       	breq	.+14     	; 0x750 <_ZN18Adafruit_SPIDevice8transferEPhj+0x188>
#ifdef BUSIO_USE_FAST_PINIO
          if (*misoPort & misoPinMask) {
     742:	ea 89       	ldd	r30, Y+18	; 0x12
     744:	fb 89       	ldd	r31, Y+19	; 0x13
     746:	90 81       	ld	r25, Z
     748:	8f 89       	ldd	r24, Y+23	; 0x17
     74a:	89 23       	and	r24, r25
     74c:	09 f0       	breq	.+2      	; 0x750 <_ZN18Adafruit_SPIDevice8transferEPhj+0x188>
#else
          if (digitalRead(_miso)) {
#endif
            reply |= b;
     74e:	7d 28       	or	r7, r13
          }
        }
      }
      if (_miso != -1) {
     750:	8d 85       	ldd	r24, Y+13	; 0x0d
     752:	8f 3f       	cpi	r24, 0xFF	; 255
     754:	11 f0       	breq	.+4      	; 0x75a <_ZN18Adafruit_SPIDevice8transferEPhj+0x192>
        buffer[i] = reply;
     756:	f8 01       	movw	r30, r16
     758:	70 82       	st	Z, r7
    Serial.print(send, HEX);
    Serial.print(" -> 0x");
    */

    // Serial.print(send, HEX);
    for (uint8_t b = startbit; b != 0;
     75a:	88 85       	ldd	r24, Y+8	; 0x08
     75c:	81 11       	cpse	r24, r1
     75e:	06 c0       	rjmp	.+12     	; 0x76c <_ZN18Adafruit_SPIDevice8transferEPhj+0x1a4>
     760:	dd 0c       	add	r13, r13
     762:	d1 10       	cpse	r13, r1
     764:	8a cf       	rjmp	.-236    	; 0x67a <_ZN18Adafruit_SPIDevice8transferEPhj+0xb2>
     766:	0f 5f       	subi	r16, 0xFF	; 255
     768:	1f 4f       	sbci	r17, 0xFF	; 255
     76a:	7f cf       	rjmp	.-258    	; 0x66a <_ZN18Adafruit_SPIDevice8transferEPhj+0xa2>
     76c:	d6 94       	lsr	r13
     76e:	f9 cf       	rjmp	.-14     	; 0x762 <_ZN18Adafruit_SPIDevice8transferEPhj+0x19a>
        buffer[i] = reply;
      }
    }
  }
  return;
}
     770:	df 91       	pop	r29
     772:	cf 91       	pop	r28
     774:	1f 91       	pop	r17
     776:	0f 91       	pop	r16
     778:	ff 90       	pop	r15
     77a:	ef 90       	pop	r14
     77c:	df 90       	pop	r13
     77e:	cf 90       	pop	r12
     780:	bf 90       	pop	r11
     782:	af 90       	pop	r10
     784:	9f 90       	pop	r9
     786:	8f 90       	pop	r8
     788:	7f 90       	pop	r7
     78a:	6f 90       	pop	r6
     78c:	08 95       	ret

0000078e <_ZN18Adafruit_SPIDevice8transferEh>:
 *    @brief  Transfer (send/receive) one byte over hard/soft SPI, without
 * transaction management
 *    @param  send The byte to send
 *    @return The byte received while transmitting
 */
uint8_t Adafruit_SPIDevice::transfer(uint8_t send) {
     78e:	cf 93       	push	r28
     790:	df 93       	push	r29
     792:	1f 92       	push	r1
     794:	cd b7       	in	r28, 0x3d	; 61
     796:	de b7       	in	r29, 0x3e	; 62
  uint8_t data = send;
     798:	69 83       	std	Y+1, r22	; 0x01
  transfer(&data, 1);
     79a:	41 e0       	ldi	r20, 0x01	; 1
     79c:	50 e0       	ldi	r21, 0x00	; 0
     79e:	be 01       	movw	r22, r28
     7a0:	6f 5f       	subi	r22, 0xFF	; 255
     7a2:	7f 4f       	sbci	r23, 0xFF	; 255
     7a4:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <_ZN18Adafruit_SPIDevice8transferEPhj>
  return data;
}
     7a8:	89 81       	ldd	r24, Y+1	; 0x01
     7aa:	0f 90       	pop	r0
     7ac:	df 91       	pop	r29
     7ae:	cf 91       	pop	r28
     7b0:	08 95       	ret

000007b2 <_ZN18Adafruit_SPIDevice16beginTransactionEv>:
/*!
 *    @brief  Manually begin a transaction (calls beginTransaction if hardware
 * SPI)
 */
void Adafruit_SPIDevice::beginTransaction(void) {
  if (_spi) {
     7b2:	dc 01       	movw	r26, r24
     7b4:	2d 91       	ld	r18, X+
     7b6:	3c 91       	ld	r19, X
     7b8:	11 97       	sbiw	r26, 0x01	; 1
     7ba:	23 2b       	or	r18, r19
     7bc:	f9 f0       	breq	.+62     	; 0x7fc <_ZN18Adafruit_SPIDevice16beginTransactionEv+0x4a>
#ifdef BUSIO_HAS_HW_SPI
    _spi->beginTransaction(*_spiSetting);
     7be:	12 96       	adiw	r26, 0x02	; 2
     7c0:	ed 91       	ld	r30, X+
     7c2:	fc 91       	ld	r31, X
     7c4:	13 97       	sbiw	r26, 0x03	; 3
     7c6:	40 81       	ld	r20, Z
     7c8:	31 81       	ldd	r19, Z+1	; 0x01

  // Before using SPI.transfer() or asserting chip select pins,
  // this function is used to gain exclusive access to the SPI bus
  // and configure the correct settings.
  inline static void beginTransaction(SPISettings settings) {
    if (interruptMode > 0) {
     7ca:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <_ZN8SPIClass13interruptModeE>
     7ce:	88 23       	and	r24, r24
     7d0:	99 f0       	breq	.+38     	; 0x7f8 <_ZN18Adafruit_SPIDevice16beginTransactionEv+0x46>
      uint8_t sreg = SREG;
     7d2:	2f b7       	in	r18, 0x3f	; 63
      noInterrupts();
     7d4:	f8 94       	cli

      #ifdef SPI_AVR_EIMSK
      if (interruptMode == 1) {
     7d6:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <_ZN8SPIClass13interruptModeE>
     7da:	81 30       	cpi	r24, 0x01	; 1
     7dc:	59 f4       	brne	.+22     	; 0x7f4 <_ZN18Adafruit_SPIDevice16beginTransactionEv+0x42>
        interruptSave = SPI_AVR_EIMSK;
     7de:	8d b3       	in	r24, 0x1d	; 29
     7e0:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <__data_end>
        SPI_AVR_EIMSK &= ~interruptMask;
     7e4:	9d b3       	in	r25, 0x1d	; 29
     7e6:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <_ZN8SPIClass13interruptMaskE>
     7ea:	80 95       	com	r24
     7ec:	89 23       	and	r24, r25
     7ee:	8d bb       	out	0x1d, r24	; 29
        SREG = sreg;
     7f0:	2f bf       	out	0x3f, r18	; 63
     7f2:	02 c0       	rjmp	.+4      	; 0x7f8 <_ZN18Adafruit_SPIDevice16beginTransactionEv+0x46>
      } else
      #endif
      {
        interruptSave = sreg;
     7f4:	20 93 38 01 	sts	0x0138, r18	; 0x800138 <__data_end>
      digitalWrite(SPI_TRANSACTION_MISMATCH_LED, HIGH);
    }
    inTransactionFlag = 1;
    #endif

    SPCR = settings.spcr;
     7f8:	4c bd       	out	0x2c, r20	; 44
    SPSR = settings.spsr;
     7fa:	3d bd       	out	0x2d, r19	; 45
     7fc:	08 95       	ret

000007fe <_ZN18Adafruit_SPIDevice14endTransactionEv>:

/*!
 *    @brief  Manually end a transaction (calls endTransaction if hardware SPI)
 */
void Adafruit_SPIDevice::endTransaction(void) {
  if (_spi) {
     7fe:	fc 01       	movw	r30, r24
     800:	80 81       	ld	r24, Z
     802:	91 81       	ldd	r25, Z+1	; 0x01
     804:	89 2b       	or	r24, r25
     806:	81 f0       	breq	.+32     	; 0x828 <__DATA_REGION_LENGTH__+0x28>
      digitalWrite(SPI_TRANSACTION_MISMATCH_LED, HIGH);
    }
    inTransactionFlag = 0;
    #endif

    if (interruptMode > 0) {
     808:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <_ZN8SPIClass13interruptModeE>
     80c:	88 23       	and	r24, r24
     80e:	61 f0       	breq	.+24     	; 0x828 <__DATA_REGION_LENGTH__+0x28>
      #ifdef SPI_AVR_EIMSK
      uint8_t sreg = SREG;
     810:	9f b7       	in	r25, 0x3f	; 63
      #endif
      noInterrupts();
     812:	f8 94       	cli
      #ifdef SPI_AVR_EIMSK
      if (interruptMode == 1) {
     814:	20 91 3a 01 	lds	r18, 0x013A	; 0x80013a <_ZN8SPIClass13interruptModeE>
     818:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <__data_end>
     81c:	21 30       	cpi	r18, 0x01	; 1
     81e:	19 f4       	brne	.+6      	; 0x826 <__DATA_REGION_LENGTH__+0x26>
        SPI_AVR_EIMSK = interruptSave;
     820:	8d bb       	out	0x1d, r24	; 29
        SREG = sreg;
     822:	9f bf       	out	0x3f, r25	; 63
     824:	08 95       	ret
      } else
      #endif
      {
        SREG = interruptSave;
     826:	8f bf       	out	0x3f, r24	; 63
     828:	08 95       	ret

0000082a <_ZN18Adafruit_SPIDevice13setChipSelectEi>:
/*!
 *    @brief  Assert/Deassert the CS pin if it is defined
 *    @param  value The state the CS is set to
 */
void Adafruit_SPIDevice::setChipSelect(int value) {
  if (_cs != -1) {
     82a:	fc 01       	movw	r30, r24
     82c:	82 85       	ldd	r24, Z+10	; 0x0a
     82e:	8f 3f       	cpi	r24, 0xFF	; 255
     830:	11 f0       	breq	.+4      	; 0x836 <_ZN18Adafruit_SPIDevice13setChipSelectEi+0xc>
    digitalWrite(_cs, value);
     832:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <digitalWrite>
     836:	08 95       	ret

00000838 <_ZN18Adafruit_SPIDevice31beginTransactionWithAssertingCSEv>:
 *    @brief  Write a buffer or two to the SPI device, with transaction
 * management.
 *    @brief  Manually begin a transaction (calls beginTransaction if hardware
 *            SPI) with asserting the CS pin
 */
void Adafruit_SPIDevice::beginTransactionWithAssertingCS() {
     838:	cf 93       	push	r28
     83a:	df 93       	push	r29
     83c:	ec 01       	movw	r28, r24
  beginTransaction();
     83e:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <_ZN18Adafruit_SPIDevice16beginTransactionEv>
  setChipSelect(LOW);
     842:	60 e0       	ldi	r22, 0x00	; 0
     844:	70 e0       	ldi	r23, 0x00	; 0
     846:	ce 01       	movw	r24, r28
}
     848:	df 91       	pop	r29
     84a:	cf 91       	pop	r28
 *    @brief  Manually begin a transaction (calls beginTransaction if hardware
 *            SPI) with asserting the CS pin
 */
void Adafruit_SPIDevice::beginTransactionWithAssertingCS() {
  beginTransaction();
  setChipSelect(LOW);
     84c:	0c 94 15 04 	jmp	0x82a	; 0x82a <_ZN18Adafruit_SPIDevice13setChipSelectEi>

00000850 <_ZN18Adafruit_SPIDevice31endTransactionWithDeassertingCSEv>:

/*!
 *    @brief  Manually end a transaction (calls endTransaction if hardware SPI)
 *            with deasserting the CS pin
 */
void Adafruit_SPIDevice::endTransactionWithDeassertingCS() {
     850:	cf 93       	push	r28
     852:	df 93       	push	r29
     854:	ec 01       	movw	r28, r24
  setChipSelect(HIGH);
     856:	61 e0       	ldi	r22, 0x01	; 1
     858:	70 e0       	ldi	r23, 0x00	; 0
     85a:	0e 94 15 04 	call	0x82a	; 0x82a <_ZN18Adafruit_SPIDevice13setChipSelectEi>
  endTransaction();
     85e:	ce 01       	movw	r24, r28
}
     860:	df 91       	pop	r29
     862:	cf 91       	pop	r28
 *    @brief  Manually end a transaction (calls endTransaction if hardware SPI)
 *            with deasserting the CS pin
 */
void Adafruit_SPIDevice::endTransactionWithDeassertingCS() {
  setChipSelect(HIGH);
  endTransaction();
     864:	0c 94 ff 03 	jmp	0x7fe	; 0x7fe <_ZN18Adafruit_SPIDevice14endTransactionEv>

00000868 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j>:
 *    @return Always returns true because there's no way to test success of SPI
 * writes
 */
bool Adafruit_SPIDevice::write(const uint8_t *buffer, size_t len,
                               const uint8_t *prefix_buffer,
                               size_t prefix_len) {
     868:	8f 92       	push	r8
     86a:	9f 92       	push	r9
     86c:	af 92       	push	r10
     86e:	bf 92       	push	r11
     870:	cf 92       	push	r12
     872:	df 92       	push	r13
     874:	ef 92       	push	r14
     876:	ff 92       	push	r15
     878:	0f 93       	push	r16
     87a:	1f 93       	push	r17
     87c:	cf 93       	push	r28
     87e:	df 93       	push	r29
     880:	7c 01       	movw	r14, r24
     882:	5b 01       	movw	r10, r22
     884:	6a 01       	movw	r12, r20
     886:	49 01       	movw	r8, r18
  beginTransactionWithAssertingCS();
     888:	0e 94 1c 04 	call	0x838	; 0x838 <_ZN18Adafruit_SPIDevice31beginTransactionWithAssertingCSEv>
     88c:	e4 01       	movw	r28, r8
     88e:	08 0d       	add	r16, r8
     890:	19 1d       	adc	r17, r9
      _spi->transferBytes((uint8_t *)buffer, nullptr, len);
    }
  } else
#endif
  {
    for (size_t i = 0; i < prefix_len; i++) {
     892:	c0 17       	cp	r28, r16
     894:	d1 07       	cpc	r29, r17
     896:	29 f0       	breq	.+10     	; 0x8a2 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j+0x3a>
      transfer(prefix_buffer[i]);
     898:	69 91       	ld	r22, Y+
     89a:	c7 01       	movw	r24, r14
     89c:	0e 94 c7 03 	call	0x78e	; 0x78e <_ZN18Adafruit_SPIDevice8transferEh>
      _spi->transferBytes((uint8_t *)buffer, nullptr, len);
    }
  } else
#endif
  {
    for (size_t i = 0; i < prefix_len; i++) {
     8a0:	f8 cf       	rjmp	.-16     	; 0x892 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j+0x2a>
     8a2:	e5 01       	movw	r28, r10
     8a4:	ca 0c       	add	r12, r10
     8a6:	db 1c       	adc	r13, r11
      transfer(prefix_buffer[i]);
    }
    for (size_t i = 0; i < len; i++) {
     8a8:	cc 15       	cp	r28, r12
     8aa:	dd 05       	cpc	r29, r13
     8ac:	29 f0       	breq	.+10     	; 0x8b8 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j+0x50>
      transfer(buffer[i]);
     8ae:	69 91       	ld	r22, Y+
     8b0:	c7 01       	movw	r24, r14
     8b2:	0e 94 c7 03 	call	0x78e	; 0x78e <_ZN18Adafruit_SPIDevice8transferEh>
#endif
  {
    for (size_t i = 0; i < prefix_len; i++) {
      transfer(prefix_buffer[i]);
    }
    for (size_t i = 0; i < len; i++) {
     8b6:	f8 cf       	rjmp	.-16     	; 0x8a8 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j+0x40>
      transfer(buffer[i]);
    }
  }
  endTransactionWithDeassertingCS();
     8b8:	c7 01       	movw	r24, r14
     8ba:	0e 94 28 04 	call	0x850	; 0x850 <_ZN18Adafruit_SPIDevice31endTransactionWithDeassertingCSEv>
  }
  DEBUG_SERIAL.println();
#endif

  return true;
}
     8be:	81 e0       	ldi	r24, 0x01	; 1
     8c0:	df 91       	pop	r29
     8c2:	cf 91       	pop	r28
     8c4:	1f 91       	pop	r17
     8c6:	0f 91       	pop	r16
     8c8:	ff 90       	pop	r15
     8ca:	ef 90       	pop	r14
     8cc:	df 90       	pop	r13
     8ce:	cf 90       	pop	r12
     8d0:	bf 90       	pop	r11
     8d2:	af 90       	pop	r10
     8d4:	9f 90       	pop	r9
     8d6:	8f 90       	pop	r8
     8d8:	08 95       	ret

000008da <_ZN10LocoPacketC1Ev>:

#if ENA_MODE_W_EEPROM == 0

extern UART uart;

LocoPacket::LocoPacket()
     8da:	fc 01       	movw	r30, r24
     8dc:	8c ed       	ldi	r24, 0xDC	; 220
     8de:	95 e0       	ldi	r25, 0x05	; 5
     8e0:	93 8b       	std	Z+19, r25	; 0x13
     8e2:	82 8b       	std	Z+18, r24	; 0x12
     8e4:	88 ec       	ldi	r24, 0xC8	; 200
     8e6:	90 e0       	ldi	r25, 0x00	; 0
     8e8:	95 8b       	std	Z+21, r25	; 0x15
     8ea:	84 8b       	std	Z+20, r24	; 0x14
     8ec:	80 ed       	ldi	r24, 0xD0	; 208
     8ee:	97 e0       	ldi	r25, 0x07	; 7
     8f0:	97 8b       	std	Z+23, r25	; 0x17
     8f2:	86 8b       	std	Z+22, r24	; 0x16
     8f4:	08 95       	ret

000008f6 <_ZN10LocoPacket7send_B2Ejb>:
	}
}

//  LocoNet2  B2
void LocoPacket::send_B2(uint16_t addr_B2, bool state)
{
     8f6:	cf 93       	push	r28
     8f8:	df 93       	push	r29
     8fa:	cd b7       	in	r28, 0x3d	; 61
     8fc:	de b7       	in	r29, 0x3e	; 62
     8fe:	60 97       	sbiw	r28, 0x10	; 16
     900:	0f b6       	in	r0, 0x3f	; 63
     902:	f8 94       	cli
     904:	de bf       	out	0x3e, r29	; 62
     906:	0f be       	out	0x3f, r0	; 63
     908:	cd bf       	out	0x3d, r28	; 61
	#if SHOW_LOCONET
	uart.print(PSTR("[Tx][%dB2_%d]\n"), state, addr_B2);
	#endif
	
	uint8_t board = (addr_B2) / 16;
     90a:	cb 01       	movw	r24, r22
     90c:	e4 e0       	ldi	r30, 0x04	; 4
     90e:	96 95       	lsr	r25
     910:	87 95       	ror	r24
     912:	ea 95       	dec	r30
     914:	e1 f7       	brne	.-8      	; 0x90e <__stack+0xf>
	uint8_t input = (addr_B2) % 16;
     916:	26 2f       	mov	r18, r22
     918:	2f 70       	andi	r18, 0x0F	; 15
	uint16_t result, input_2;
	lnMsg	Ln2TxPacket;

	if (input == 0 || input == 1) input_2 = 0;
     91a:	22 30       	cpi	r18, 0x02	; 2
     91c:	d0 f0       	brcs	.+52     	; 0x952 <__stack+0x53>
	else if (input == 2 || input == 3) input_2 = 1;
     91e:	3e ef       	ldi	r19, 0xFE	; 254
     920:	32 0f       	add	r19, r18
     922:	32 30       	cpi	r19, 0x02	; 2
     924:	c8 f0       	brcs	.+50     	; 0x958 <__stack+0x59>
	else if (input == 4 || input == 5) input_2 = 2;
     926:	3c ef       	ldi	r19, 0xFC	; 252
     928:	32 0f       	add	r19, r18
     92a:	32 30       	cpi	r19, 0x02	; 2
     92c:	c0 f0       	brcs	.+48     	; 0x95e <__stack+0x5f>
	else if (input == 6 || input == 7) input_2 = 3;
     92e:	3a ef       	ldi	r19, 0xFA	; 250
     930:	32 0f       	add	r19, r18
     932:	32 30       	cpi	r19, 0x02	; 2
     934:	b8 f0       	brcs	.+46     	; 0x964 <__stack+0x65>
	else if (input == 8 || input == 9) input_2 = 4;
     936:	38 ef       	ldi	r19, 0xF8	; 248
     938:	32 0f       	add	r19, r18
     93a:	32 30       	cpi	r19, 0x02	; 2
     93c:	b0 f0       	brcs	.+44     	; 0x96a <__stack+0x6b>
	else if (input == 10 || input == 11) input_2 = 5;
     93e:	36 ef       	ldi	r19, 0xF6	; 246
     940:	32 0f       	add	r19, r18
     942:	32 30       	cpi	r19, 0x02	; 2
     944:	a8 f0       	brcs	.+42     	; 0x970 <__stack+0x71>
	else if (input == 12 || input == 13) input_2 = 6;
     946:	2c 50       	subi	r18, 0x0C	; 12
     948:	22 30       	cpi	r18, 0x02	; 2
     94a:	a8 f4       	brcc	.+42     	; 0x976 <__stack+0x77>
     94c:	26 e0       	ldi	r18, 0x06	; 6
     94e:	30 e0       	ldi	r19, 0x00	; 0
     950:	14 c0       	rjmp	.+40     	; 0x97a <__stack+0x7b>
	uint8_t board = (addr_B2) / 16;
	uint8_t input = (addr_B2) % 16;
	uint16_t result, input_2;
	lnMsg	Ln2TxPacket;

	if (input == 0 || input == 1) input_2 = 0;
     952:	20 e0       	ldi	r18, 0x00	; 0
     954:	30 e0       	ldi	r19, 0x00	; 0
     956:	11 c0       	rjmp	.+34     	; 0x97a <__stack+0x7b>
	else if (input == 2 || input == 3) input_2 = 1;
     958:	21 e0       	ldi	r18, 0x01	; 1
     95a:	30 e0       	ldi	r19, 0x00	; 0
     95c:	0e c0       	rjmp	.+28     	; 0x97a <__stack+0x7b>
	else if (input == 4 || input == 5) input_2 = 2;
     95e:	22 e0       	ldi	r18, 0x02	; 2
     960:	30 e0       	ldi	r19, 0x00	; 0
     962:	0b c0       	rjmp	.+22     	; 0x97a <__stack+0x7b>
	else if (input == 6 || input == 7) input_2 = 3;
     964:	23 e0       	ldi	r18, 0x03	; 3
     966:	30 e0       	ldi	r19, 0x00	; 0
     968:	08 c0       	rjmp	.+16     	; 0x97a <__stack+0x7b>
	else if (input == 8 || input == 9) input_2 = 4;
     96a:	24 e0       	ldi	r18, 0x04	; 4
     96c:	30 e0       	ldi	r19, 0x00	; 0
     96e:	05 c0       	rjmp	.+10     	; 0x97a <__stack+0x7b>
	else if (input == 10 || input == 11) input_2 = 5;
     970:	25 e0       	ldi	r18, 0x05	; 5
     972:	30 e0       	ldi	r19, 0x00	; 0
     974:	02 c0       	rjmp	.+4      	; 0x97a <__stack+0x7b>
	else if (input == 12 || input == 13) input_2 = 6;
	else if (input == 14 || input == 15) input_2 = 7;
     976:	27 e0       	ldi	r18, 0x07	; 7
     978:	30 e0       	ldi	r19, 0x00	; 0
	else input_2 = 0;

	result = board;                       //    [0,0,0,0,0,0,0,0][B7,B6,B5,B4,B3,B2,B1,B0]
	result <<= 3;                         //    [0,0,0,0,0,B7,B6,B5][B4,B3,B2,B1,B0,0,0,0]
     97a:	99 27       	eor	r25, r25
     97c:	53 e0       	ldi	r21, 0x03	; 3
     97e:	88 0f       	add	r24, r24
     980:	99 1f       	adc	r25, r25
     982:	5a 95       	dec	r21
     984:	e1 f7       	brne	.-8      	; 0x97e <__stack+0x7f>
	result += input_2;                    //	[0,0,0,0,0,B7,B6,B5][B4,B3,B2,B1,B0,I2,I1,I0] == [0,0,0,0,0,A10,A9,A8][A7,A6,A5,A4,A3,A2,A1,A0]
     986:	82 0f       	add	r24, r18
     988:	93 1f       	adc	r25, r19

	Ln2TxPacket.data[0] = 0xB2;
     98a:	22 eb       	ldi	r18, 0xB2	; 178
     98c:	29 83       	std	Y+1, r18	; 0x01
	Ln2TxPacket.data[1] = (uint8_t)(result & 0x7F);  //	0b01111111			- select A6....A0
     98e:	28 2f       	mov	r18, r24
     990:	2f 77       	andi	r18, 0x7F	; 127
     992:	2a 83       	std	Y+2, r18	; 0x02
	Ln2TxPacket.data[2] = (uint8_t)(result >> 7);    //	0b11110000000 >> 7	- select A10...A7
     994:	88 0f       	add	r24, r24
     996:	89 2f       	mov	r24, r25
     998:	88 1f       	adc	r24, r24
     99a:	99 0b       	sbc	r25, r25
     99c:	91 95       	neg	r25

	if (state)
     99e:	41 11       	cpse	r20, r1
	Ln2TxPacket.data[2] |= 0x10; // Set L
     9a0:	80 61       	ori	r24, 0x10	; 16
     9a2:	8b 83       	std	Y+3, r24	; 0x03

	if (input == 1 || input == 3 || input == 5 || input == 7 || input == 9 || input == 11 || input == 13 || input == 15)
     9a4:	69 70       	andi	r22, 0x09	; 9
     9a6:	61 30       	cpi	r22, 0x01	; 1
     9a8:	11 f0       	breq	.+4      	; 0x9ae <__stack+0xaf>
     9aa:	69 30       	cpi	r22, 0x09	; 9
     9ac:	19 f4       	brne	.+6      	; 0x9b4 <__stack+0xb5>
	Ln2TxPacket.data[2] |= 0x20; // Set I
     9ae:	8b 81       	ldd	r24, Y+3	; 0x03
     9b0:	80 62       	ori	r24, 0x20	; 32
     9b2:	8b 83       	std	Y+3, r24	; 0x03

	Ln2TxPacket.data[2] |= 0x40; //  Set X = 1
     9b4:	8b 81       	ldd	r24, Y+3	; 0x03
     9b6:	80 64       	ori	r24, 0x40	; 64
     9b8:	8b 83       	std	Y+3, r24	; 0x03

	LocoNet.send(&Ln2TxPacket);
     9ba:	be 01       	movw	r22, r28
     9bc:	6f 5f       	subi	r22, 0xFF	; 255
     9be:	7f 4f       	sbci	r23, 0xFF	; 255
     9c0:	8b e3       	ldi	r24, 0x3B	; 59
     9c2:	91 e0       	ldi	r25, 0x01	; 1
     9c4:	0e 94 8f 07 	call	0xf1e	; 0xf1e <_ZN12LocoNetClass4sendEP5lnMsg>
}
     9c8:	60 96       	adiw	r28, 0x10	; 16
     9ca:	0f b6       	in	r0, 0x3f	; 63
     9cc:	f8 94       	cli
     9ce:	de bf       	out	0x3e, r29	; 62
     9d0:	0f be       	out	0x3f, r0	; 63
     9d2:	cd bf       	out	0x3d, r28	; 61
     9d4:	df 91       	pop	r29
     9d6:	cf 91       	pop	r28
     9d8:	08 95       	ret

000009da <_ZN10LocoPacket13send_B2_helloEv>:

void LocoPacket::send_B2_hello()
{
	send_B2(LOCO_START_B2_HELLO_BOARDS + ADDR_BOARD, true);
     9da:	41 e0       	ldi	r20, 0x01	; 1
     9dc:	60 e0       	ldi	r22, 0x00	; 0
     9de:	70 e0       	ldi	r23, 0x00	; 0
     9e0:	0c 94 7b 04 	jmp	0x8f6	; 0x8f6 <_ZN10LocoPacket7send_B2Ejb>

000009e4 <_ZN10LocoPacket7read_B2Ejb>:
}

#pragma region B2
void LocoPacket::read_B2(uint16_t addr_B2, bool state)
{
	addr_B2--;
     9e4:	61 50       	subi	r22, 0x01	; 1
     9e6:	71 09       	sbc	r23, r1
	if ( (addr_B2 == LOCO_START_B2_HELLO_BOARDS + ADDR_BOARD) || (addr_B2 == LOCO_FINISH_B2_HELLO) ) {
     9e8:	19 f0       	breq	.+6      	; 0x9f0 <_ZN10LocoPacket7read_B2Ejb+0xc>
     9ea:	67 3c       	cpi	r22, 0xC7	; 199
     9ec:	71 05       	cpc	r23, r1
     9ee:	21 f4       	brne	.+8      	; 0x9f8 <_ZN10LocoPacket7read_B2Ejb+0x14>
		if (state == false) {
     9f0:	41 11       	cpse	r20, r1
     9f2:	02 c0       	rjmp	.+4      	; 0x9f8 <_ZN10LocoPacket7read_B2Ejb+0x14>
			send_B2_hello();
     9f4:	0c 94 ed 04 	jmp	0x9da	; 0x9da <_ZN10LocoPacket13send_B2_helloEv>
     9f8:	08 95       	ret

000009fa <_ZN10LocoPacket4readEv>:
LocoPacket::LocoPacket()
{
}

lnMsg* LocoPacket::read()
{
     9fa:	df 92       	push	r13
     9fc:	ef 92       	push	r14
     9fe:	ff 92       	push	r15
     a00:	0f 93       	push	r16
     a02:	1f 93       	push	r17
     a04:	cf 93       	push	r28
     a06:	df 93       	push	r29
     a08:	cd b7       	in	r28, 0x3d	; 61
     a0a:	de b7       	in	r29, 0x3e	; 62
     a0c:	60 97       	sbiw	r28, 0x10	; 16
     a0e:	0f b6       	in	r0, 0x3f	; 63
     a10:	f8 94       	cli
     a12:	de bf       	out	0x3e, r29	; 62
     a14:	0f be       	out	0x3f, r0	; 63
     a16:	cd bf       	out	0x3d, r28	; 61
     a18:	8c 01       	movw	r16, r24
					break;
				}
				case 0xBB: {
					if (this->lnrx->data[1] == 0x03) {
						lnMsg Ln2TxPacket;
						Ln2TxPacket.data[0] = 0xE7;
     a1a:	97 ee       	ldi	r25, 0xE7	; 231
     a1c:	f9 2e       	mov	r15, r25
						Ln2TxPacket.data[1] = 0x0E;
     a1e:	2e e0       	ldi	r18, 0x0E	; 14
     a20:	e2 2e       	mov	r14, r18
						Ln2TxPacket.data[2] = 0x03;
						Ln2TxPacket.data[3] = 0x00;
						Ln2TxPacket.data[4] = 0x00;
						Ln2TxPacket.data[5] = 0x00;
						Ln2TxPacket.data[6] = 0x00;
						Ln2TxPacket.data[7] = 0x47;
     a22:	37 e4       	ldi	r19, 0x47	; 71
     a24:	d3 2e       	mov	r13, r19
{
}

lnMsg* LocoPacket::read()
{
	while(LocoNet.available() > 0) {
     a26:	8b e3       	ldi	r24, 0x3B	; 59
     a28:	91 e0       	ldi	r25, 0x01	; 1
     a2a:	0e 94 4b 07 	call	0xe96	; 0xe96 <_ZN12LocoNetClass9availableEv>
     a2e:	88 23       	and	r24, r24
     a30:	09 f4       	brne	.+2      	; 0xa34 <_ZN10LocoPacket4readEv+0x3a>
     a32:	4e c0       	rjmp	.+156    	; 0xad0 <_ZN10LocoPacket4readEv+0xd6>
		this->lnrx = LocoNet.receive();
     a34:	8b e3       	ldi	r24, 0x3B	; 59
     a36:	91 e0       	ldi	r25, 0x01	; 1
     a38:	0e 94 58 07 	call	0xeb0	; 0xeb0 <_ZN12LocoNetClass7receiveEv>
     a3c:	fc 01       	movw	r30, r24
     a3e:	d8 01       	movw	r26, r16
     a40:	8d 93       	st	X+, r24
     a42:	9c 93       	st	X, r25
		if (this->lnrx != NULL) {
     a44:	89 2b       	or	r24, r25
     a46:	b9 f1       	breq	.+110    	; 0xab6 <_ZN10LocoPacket4readEv+0xbc>
	
			uint16_t Address = (this->lnrx->srq.sw1 | ( ( this->lnrx->srq.sw2 & 0x0F ) << 7 ));
     a48:	81 81       	ldd	r24, Z+1	; 0x01
     a4a:	42 81       	ldd	r20, Z+2	; 0x02
     a4c:	64 2f       	mov	r22, r20
     a4e:	6f 70       	andi	r22, 0x0F	; 15
     a50:	b0 e8       	ldi	r27, 0x80	; 128
     a52:	6b 9f       	mul	r22, r27
     a54:	b0 01       	movw	r22, r0
     a56:	11 24       	eor	r1, r1
     a58:	68 2b       	or	r22, r24
			if( this->lnrx->sr.command != OPC_INPUT_REP ) {
     a5a:	90 81       	ld	r25, Z
     a5c:	92 3b       	cpi	r25, 0xB2	; 178
     a5e:	19 f0       	breq	.+6      	; 0xa66 <_ZN10LocoPacket4readEv+0x6c>
			//uart.print(PSTR("read LocoPack: addr %d\n"), Address);
			//for (uint8_t i = 0; i < 16; i++) {
				//uart.print(PSTR("%d "), this->lnrx->data[i]);
			//}
			//uart.print(PSTR("\n"));
			switch (this->lnrx->data[0]) {
     a60:	9b 3b       	cpi	r25, 0xBB	; 187
     a62:	91 f0       	breq	.+36     	; 0xa88 <_ZN10LocoPacket4readEv+0x8e>
     a64:	e0 cf       	rjmp	.-64     	; 0xa26 <_ZN10LocoPacket4readEv+0x2c>
				case 0xB2: {
					Address <<= 1 ;
     a66:	66 0f       	add	r22, r22
     a68:	77 1f       	adc	r23, r23
					Address += ( this->lnrx->ir.in2 & OPC_INPUT_REP_SW ) ? 2 : 1 ;
     a6a:	45 fd       	sbrc	r20, 5
     a6c:	03 c0       	rjmp	.+6      	; 0xa74 <_ZN10LocoPacket4readEv+0x7a>
     a6e:	81 e0       	ldi	r24, 0x01	; 1
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	02 c0       	rjmp	.+4      	; 0xa78 <_ZN10LocoPacket4readEv+0x7e>
     a74:	82 e0       	ldi	r24, 0x02	; 2
     a76:	90 e0       	ldi	r25, 0x00	; 0
					this->read_B2(Address, (bool)(this->lnrx->ir.in2 & OPC_INPUT_REP_HI));
     a78:	42 95       	swap	r20
     a7a:	41 70       	andi	r20, 0x01	; 1
     a7c:	68 0f       	add	r22, r24
     a7e:	79 1f       	adc	r23, r25
     a80:	c8 01       	movw	r24, r16
     a82:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <_ZN10LocoPacket7read_B2Ejb>
					break;
     a86:	cf cf       	rjmp	.-98     	; 0xa26 <_ZN10LocoPacket4readEv+0x2c>
				case 0xB0: {
					this->read_B0(Address, (bool)(this->lnrx->srq.sw2 & OPC_SW_REQ_OUT), (bool)(this->lnrx->srq.sw2 & OPC_SW_REQ_DIR));
					break;
				}
				case 0xBB: {
					if (this->lnrx->data[1] == 0x03) {
     a88:	83 30       	cpi	r24, 0x03	; 3
     a8a:	69 f6       	brne	.-102    	; 0xa26 <_ZN10LocoPacket4readEv+0x2c>
						lnMsg Ln2TxPacket;
						Ln2TxPacket.data[0] = 0xE7;
     a8c:	f9 82       	std	Y+1, r15	; 0x01
						Ln2TxPacket.data[1] = 0x0E;
     a8e:	ea 82       	std	Y+2, r14	; 0x02
						Ln2TxPacket.data[2] = 0x03;
     a90:	8b 83       	std	Y+3, r24	; 0x03
						Ln2TxPacket.data[3] = 0x00;
     a92:	1c 82       	std	Y+4, r1	; 0x04
						Ln2TxPacket.data[4] = 0x00;
     a94:	1d 82       	std	Y+5, r1	; 0x05
						Ln2TxPacket.data[5] = 0x00;
     a96:	1e 82       	std	Y+6, r1	; 0x06
						Ln2TxPacket.data[6] = 0x00;
     a98:	1f 82       	std	Y+7, r1	; 0x07
						Ln2TxPacket.data[7] = 0x47;
     a9a:	d8 86       	std	Y+8, r13	; 0x08
						Ln2TxPacket.data[8] = 0x00;
     a9c:	19 86       	std	Y+9, r1	; 0x09
						Ln2TxPacket.data[9] = 0x00;
     a9e:	1a 86       	std	Y+10, r1	; 0x0a
						Ln2TxPacket.data[10] = 0x00;
     aa0:	1b 86       	std	Y+11, r1	; 0x0b
						Ln2TxPacket.data[11] = 0x00;
     aa2:	1c 86       	std	Y+12, r1	; 0x0c
						Ln2TxPacket.data[12] = 0x00;
     aa4:	1d 86       	std	Y+13, r1	; 0x0d
						LocoNet.send(&Ln2TxPacket);
     aa6:	be 01       	movw	r22, r28
     aa8:	6f 5f       	subi	r22, 0xFF	; 255
     aaa:	7f 4f       	sbci	r23, 0xFF	; 255
     aac:	8b e3       	ldi	r24, 0x3B	; 59
     aae:	91 e0       	ldi	r25, 0x01	; 1
     ab0:	0e 94 8f 07 	call	0xf1e	; 0xf1e <_ZN12LocoNetClass4sendEP5lnMsg>
     ab4:	b8 cf       	rjmp	.-144    	; 0xa26 <_ZN10LocoPacket4readEv+0x2c>
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	90 e0       	ldi	r25, 0x00	; 0
					}
				}
			}
		} else {
			for (uint8_t i = 0; i < 16; i++) {
				this->lnrx->data[i] = 0x00;
     aba:	d8 01       	movw	r26, r16
     abc:	ed 91       	ld	r30, X+
     abe:	fc 91       	ld	r31, X
     ac0:	e8 0f       	add	r30, r24
     ac2:	f9 1f       	adc	r31, r25
     ac4:	10 82       	st	Z, r1
     ac6:	01 96       	adiw	r24, 0x01	; 1
						LocoNet.send(&Ln2TxPacket);
					}
				}
			}
		} else {
			for (uint8_t i = 0; i < 16; i++) {
     ac8:	80 31       	cpi	r24, 0x10	; 16
     aca:	91 05       	cpc	r25, r1
     acc:	b1 f7       	brne	.-20     	; 0xaba <_ZN10LocoPacket4readEv+0xc0>
     ace:	ab cf       	rjmp	.-170    	; 0xa26 <_ZN10LocoPacket4readEv+0x2c>
				this->lnrx->data[i] = 0x00;
			}
		}
	}

}
     ad0:	60 96       	adiw	r28, 0x10	; 16
     ad2:	0f b6       	in	r0, 0x3f	; 63
     ad4:	f8 94       	cli
     ad6:	de bf       	out	0x3e, r29	; 62
     ad8:	0f be       	out	0x3f, r0	; 63
     ada:	cd bf       	out	0x3d, r28	; 61
     adc:	df 91       	pop	r29
     ade:	cf 91       	pop	r28
     ae0:	1f 91       	pop	r17
     ae2:	0f 91       	pop	r16
     ae4:	ff 90       	pop	r15
     ae6:	ef 90       	pop	r14
     ae8:	df 90       	pop	r13
     aea:	08 95       	ret

00000aec <_Z15logic_timer_1Hzv>:



// 
void logic_timer_1Hz()
{
     aec:	08 95       	ret

00000aee <_ZN5TimerC1Ev>:
#include "Timer.h"
#if ENA_MODE_W_EEPROM == 0

Timer::Timer()
{
	this->cnt_1Hz = 0;
     aee:	fc 01       	movw	r30, r24
     af0:	11 82       	std	Z+1, r1	; 0x01
     af2:	10 82       	st	Z, r1
	this->ena_timer_1Hz = false;
     af4:	12 82       	std	Z+2, r1	; 0x02
	
	TCCR2B |= (0 << CS22) | (1 << CS21) | (0 << CS20);
     af6:	e1 eb       	ldi	r30, 0xB1	; 177
     af8:	f0 e0       	ldi	r31, 0x00	; 0
     afa:	80 81       	ld	r24, Z
     afc:	82 60       	ori	r24, 0x02	; 2
     afe:	80 83       	st	Z, r24
	TIMSK2 |= (1 << TOIE2);		//enable interrupt
     b00:	e0 e7       	ldi	r30, 0x70	; 112
     b02:	f0 e0       	ldi	r31, 0x00	; 0
     b04:	80 81       	ld	r24, Z
     b06:	81 60       	ori	r24, 0x01	; 1
     b08:	80 83       	st	Z, r24
	sei();
     b0a:	78 94       	sei
     b0c:	08 95       	ret

00000b0e <__vector_9>:
}

ISR(TIMER2_OVF_vect)	// F = 16MHz / (8 * 200) = 10 000 Hz
{
     b0e:	1f 92       	push	r1
     b10:	0f 92       	push	r0
     b12:	0f b6       	in	r0, 0x3f	; 63
     b14:	0f 92       	push	r0
     b16:	11 24       	eor	r1, r1
     b18:	8f 93       	push	r24
     b1a:	9f 93       	push	r25
	TIMSK2 &= ~(1 << TOIE2);			//disable interrupt
     b1c:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
     b20:	8e 7f       	andi	r24, 0xFE	; 254
     b22:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
	TCNT2 = 0xFF - 220;
     b26:	83 e2       	ldi	r24, 0x23	; 35
     b28:	80 93 b2 00 	sts	0x00B2, r24	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7f80b2>
	if (timer.cnt_1Hz >= 163) {
     b2c:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <timer>
     b30:	90 91 7c 02 	lds	r25, 0x027C	; 0x80027c <timer+0x1>
     b34:	83 3a       	cpi	r24, 0xA3	; 163
     b36:	91 05       	cpc	r25, r1
     b38:	40 f0       	brcs	.+16     	; 0xb4a <__vector_9+0x3c>
		timer.ena_timer_1Hz = true;
     b3a:	81 e0       	ldi	r24, 0x01	; 1
     b3c:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <timer+0x2>
		timer.cnt_1Hz = 0;
     b40:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <timer+0x1>
     b44:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <timer>
     b48:	05 c0       	rjmp	.+10     	; 0xb54 <__vector_9+0x46>
	} else {
		timer.cnt_1Hz++;
     b4a:	01 96       	adiw	r24, 0x01	; 1
     b4c:	90 93 7c 02 	sts	0x027C, r25	; 0x80027c <timer+0x1>
     b50:	80 93 7b 02 	sts	0x027B, r24	; 0x80027b <timer>
	}

	TIMSK2 |= (1 << TOIE2);				//enable interrupt
     b54:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
     b58:	81 60       	ori	r24, 0x01	; 1
     b5a:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
}
     b5e:	9f 91       	pop	r25
     b60:	8f 91       	pop	r24
     b62:	0f 90       	pop	r0
     b64:	0f be       	out	0x3f, r0	; 63
     b66:	0f 90       	pop	r0
     b68:	1f 90       	pop	r1
     b6a:	18 95       	reti

00000b6c <_ZN4UARTC1Ev>:

extern LocoPacket loco;

UART::UART()
{
	this->cnt_rx_read = 0;
     b6c:	fc 01       	movw	r30, r24
     b6e:	ef 5b       	subi	r30, 0xBF	; 191
     b70:	ff 4f       	sbci	r31, 0xFF	; 255
     b72:	10 82       	st	Z, r1
	this->cnt_rx_save = 0;
     b74:	31 97       	sbiw	r30, 0x01	; 1
     b76:	10 82       	st	Z, r1
     b78:	08 95       	ret

00000b7a <_ZN4UART5printEPKcz>:
}

void UART::print(const char* typeFormat, ...) {
     b7a:	ef 92       	push	r14
     b7c:	ff 92       	push	r15
     b7e:	0f 93       	push	r16
     b80:	1f 93       	push	r17
     b82:	cf 93       	push	r28
     b84:	df 93       	push	r29
     b86:	cd b7       	in	r28, 0x3d	; 61
     b88:	de b7       	in	r29, 0x3e	; 62
	va_list args;
	va_start(args, typeFormat);
	size_t bufferSize = vsnprintf_P(NULL, 0, typeFormat, args) + 1;
     b8a:	9e 01       	movw	r18, r28
     b8c:	23 5f       	subi	r18, 0xF3	; 243
     b8e:	3f 4f       	sbci	r19, 0xFF	; 255
     b90:	4b 85       	ldd	r20, Y+11	; 0x0b
     b92:	5c 85       	ldd	r21, Y+12	; 0x0c
     b94:	60 e0       	ldi	r22, 0x00	; 0
     b96:	70 e0       	ldi	r23, 0x00	; 0
     b98:	80 e0       	ldi	r24, 0x00	; 0
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	0e 94 08 13 	call	0x2610	; 0x2610 <vsnprintf_P>
     ba0:	01 96       	adiw	r24, 0x01	; 1
     ba2:	7c 01       	movw	r14, r24
	char* buffer = (char*)malloc(bufferSize);
     ba4:	0e 94 af 11 	call	0x235e	; 0x235e <malloc>
     ba8:	8c 01       	movw	r16, r24
	if (buffer) {
     baa:	00 97       	sbiw	r24, 0x00	; 0
     bac:	81 f0       	breq	.+32     	; 0xbce <_ZN4UART5printEPKcz+0x54>
		vsnprintf_P(buffer, bufferSize, typeFormat, args);
     bae:	9e 01       	movw	r18, r28
     bb0:	23 5f       	subi	r18, 0xF3	; 243
     bb2:	3f 4f       	sbci	r19, 0xFF	; 255
     bb4:	4b 85       	ldd	r20, Y+11	; 0x0b
     bb6:	5c 85       	ldd	r21, Y+12	; 0x0c
     bb8:	b7 01       	movw	r22, r14
     bba:	0e 94 08 13 	call	0x2610	; 0x2610 <vsnprintf_P>
		Serial.print(buffer);
     bbe:	b8 01       	movw	r22, r16
     bc0:	88 e6       	ldi	r24, 0x68	; 104
     bc2:	93 e0       	ldi	r25, 0x03	; 3
     bc4:	0e 94 14 10 	call	0x2028	; 0x2028 <_ZN5Print5printEPKc>
		free(buffer);
     bc8:	c8 01       	movw	r24, r16
     bca:	0e 94 47 12 	call	0x248e	; 0x248e <free>
	}
	va_end(args);
}
     bce:	df 91       	pop	r29
     bd0:	cf 91       	pop	r28
     bd2:	1f 91       	pop	r17
     bd4:	0f 91       	pop	r16
     bd6:	ff 90       	pop	r15
     bd8:	ef 90       	pop	r14
     bda:	08 95       	ret

00000bdc <_ZN4UART13clear_buff_rxEv>:


void UART::clear_buff_rx()
{
     bdc:	fc 01       	movw	r30, r24
     bde:	9c 01       	movw	r18, r24
     be0:	20 5c       	subi	r18, 0xC0	; 192
     be2:	3f 4f       	sbci	r19, 0xFF	; 255
	for (uint8_t i = 0; i < UART_BUF_RX_SIZE; i++) {
		this->buff_rx[i] = 0;
     be4:	11 92       	st	Z+, r1
}


void UART::clear_buff_rx()
{
	for (uint8_t i = 0; i < UART_BUF_RX_SIZE; i++) {
     be6:	e2 17       	cp	r30, r18
     be8:	f3 07       	cpc	r31, r19
     bea:	e1 f7       	brne	.-8      	; 0xbe4 <_ZN4UART13clear_buff_rxEv+0x8>
		this->buff_rx[i] = 0;
	}
	this->cnt_rx_save = 0;
     bec:	10 82       	st	Z, r1
	this->cnt_rx_read = 0;
     bee:	fc 01       	movw	r30, r24
     bf0:	ef 5b       	subi	r30, 0xBF	; 191
     bf2:	ff 4f       	sbci	r31, 0xFF	; 255
     bf4:	10 82       	st	Z, r1
     bf6:	08 95       	ret

00000bf8 <_ZN4UART9read_nameEPKc>:
}

bool UART::read_name(const char* str)
{
     bf8:	cf 93       	push	r28
     bfa:	df 93       	push	r29
	uint8_t cnt_rx_read = this->cnt_rx_read;
	if (this->cnt_rx_save >= strlen(str)) {
     bfc:	fb 01       	movw	r30, r22
     bfe:	01 90       	ld	r0, Z+
     c00:	00 20       	and	r0, r0
     c02:	e9 f7       	brne	.-6      	; 0xbfe <_ZN4UART9read_nameEPKc+0x6>
     c04:	31 97       	sbiw	r30, 0x01	; 1
     c06:	e6 1b       	sub	r30, r22
     c08:	f7 0b       	sbc	r31, r23
     c0a:	dc 01       	movw	r26, r24
     c0c:	a0 5c       	subi	r26, 0xC0	; 192
     c0e:	bf 4f       	sbci	r27, 0xFF	; 255
     c10:	2c 91       	ld	r18, X
     c12:	30 e0       	ldi	r19, 0x00	; 0
     c14:	2e 17       	cp	r18, r30
     c16:	3f 07       	cpc	r19, r31
     c18:	58 f1       	brcs	.+86     	; 0xc70 <_ZN4UART9read_nameEPKc+0x78>
	this->cnt_rx_read = 0;
}

bool UART::read_name(const char* str)
{
	uint8_t cnt_rx_read = this->cnt_rx_read;
     c1a:	fc 01       	movw	r30, r24
     c1c:	ef 5b       	subi	r30, 0xBF	; 191
     c1e:	ff 4f       	sbci	r31, 0xFF	; 255
     c20:	c0 81       	ld	r28, Z
     c22:	30 e0       	ldi	r19, 0x00	; 0
	if (this->cnt_rx_save >= strlen(str)) {
		for (uint8_t i = 0; i < strlen(str); i++, this->cnt_rx_read++) {
     c24:	43 2f       	mov	r20, r19
     c26:	50 e0       	ldi	r21, 0x00	; 0
     c28:	db 01       	movw	r26, r22
     c2a:	0d 90       	ld	r0, X+
     c2c:	00 20       	and	r0, r0
     c2e:	e9 f7       	brne	.-6      	; 0xc2a <_ZN4UART9read_nameEPKc+0x32>
     c30:	11 97       	sbiw	r26, 0x01	; 1
     c32:	a6 1b       	sub	r26, r22
     c34:	b7 0b       	sbc	r27, r23
			if (this->buff_rx[this->cnt_rx_read] != str[i]) {
				this->cnt_rx_read = cnt_rx_read;
				return 0;
			}
		}
		if (this->buff_rx[this->cnt_rx_read] == 32) {
     c36:	20 81       	ld	r18, Z

bool UART::read_name(const char* str)
{
	uint8_t cnt_rx_read = this->cnt_rx_read;
	if (this->cnt_rx_save >= strlen(str)) {
		for (uint8_t i = 0; i < strlen(str); i++, this->cnt_rx_read++) {
     c38:	4a 17       	cp	r20, r26
     c3a:	5b 07       	cpc	r21, r27
     c3c:	80 f4       	brcc	.+32     	; 0xc5e <_ZN4UART9read_nameEPKc+0x66>
			if (this->buff_rx[this->cnt_rx_read] != str[i]) {
     c3e:	dc 01       	movw	r26, r24
     c40:	a2 0f       	add	r26, r18
     c42:	b1 1d       	adc	r27, r1
     c44:	46 0f       	add	r20, r22
     c46:	57 1f       	adc	r21, r23
     c48:	dc 91       	ld	r29, X
     c4a:	da 01       	movw	r26, r20
     c4c:	4c 91       	ld	r20, X
     c4e:	d4 17       	cp	r29, r20
     c50:	11 f0       	breq	.+4      	; 0xc56 <_ZN4UART9read_nameEPKc+0x5e>
				this->cnt_rx_read = cnt_rx_read;
     c52:	c0 83       	st	Z, r28
     c54:	0d c0       	rjmp	.+26     	; 0xc70 <_ZN4UART9read_nameEPKc+0x78>

bool UART::read_name(const char* str)
{
	uint8_t cnt_rx_read = this->cnt_rx_read;
	if (this->cnt_rx_save >= strlen(str)) {
		for (uint8_t i = 0; i < strlen(str); i++, this->cnt_rx_read++) {
     c56:	3f 5f       	subi	r19, 0xFF	; 255
     c58:	2f 5f       	subi	r18, 0xFF	; 255
     c5a:	20 83       	st	Z, r18
     c5c:	e3 cf       	rjmp	.-58     	; 0xc24 <_ZN4UART9read_nameEPKc+0x2c>
			if (this->buff_rx[this->cnt_rx_read] != str[i]) {
				this->cnt_rx_read = cnt_rx_read;
				return 0;
			}
		}
		if (this->buff_rx[this->cnt_rx_read] == 32) {
     c5e:	dc 01       	movw	r26, r24
     c60:	a2 0f       	add	r26, r18
     c62:	b1 1d       	adc	r27, r1
     c64:	8c 91       	ld	r24, X
     c66:	80 32       	cpi	r24, 0x20	; 32
     c68:	29 f4       	brne	.+10     	; 0xc74 <_ZN4UART9read_nameEPKc+0x7c>
			this->cnt_rx_read++;
     c6a:	2f 5f       	subi	r18, 0xFF	; 255
     c6c:	20 83       	st	Z, r18
     c6e:	02 c0       	rjmp	.+4      	; 0xc74 <_ZN4UART9read_nameEPKc+0x7c>
		}
		return 1;
	}
	this->cnt_rx_read = cnt_rx_read;
	return 0;
     c70:	80 e0       	ldi	r24, 0x00	; 0
     c72:	01 c0       	rjmp	.+2      	; 0xc76 <_ZN4UART9read_nameEPKc+0x7e>
			if (this->buff_rx[this->cnt_rx_read] != str[i]) {
				this->cnt_rx_read = cnt_rx_read;
				return 0;
			}
		}
		if (this->buff_rx[this->cnt_rx_read] == 32) {
     c74:	81 e0       	ldi	r24, 0x01	; 1
		}
		return 1;
	}
	this->cnt_rx_read = cnt_rx_read;
	return 0;
}
     c76:	df 91       	pop	r29
     c78:	cf 91       	pop	r28
     c7a:	08 95       	ret

00000c7c <_ZN4UART8read_numEv>:

uint16_t UART::read_num()
{
     c7c:	cf 92       	push	r12
     c7e:	df 92       	push	r13
     c80:	ef 92       	push	r14
     c82:	ff 92       	push	r15
     c84:	0f 93       	push	r16
     c86:	1f 93       	push	r17
     c88:	cf 93       	push	r28
     c8a:	df 93       	push	r29
     c8c:	cd b7       	in	r28, 0x3d	; 61
     c8e:	de b7       	in	r29, 0x3e	; 62
     c90:	60 97       	sbiw	r28, 0x10	; 16
     c92:	0f b6       	in	r0, 0x3f	; 63
     c94:	f8 94       	cli
     c96:	de bf       	out	0x3e, r29	; 62
     c98:	0f be       	out	0x3f, r0	; 63
     c9a:	cd bf       	out	0x3d, r28	; 61
     c9c:	dc 01       	movw	r26, r24
	char num[16] = {0};
     c9e:	be 01       	movw	r22, r28
     ca0:	6f 5f       	subi	r22, 0xFF	; 255
     ca2:	7f 4f       	sbci	r23, 0xFF	; 255
     ca4:	80 e1       	ldi	r24, 0x10	; 16
     ca6:	fb 01       	movw	r30, r22
     ca8:	11 92       	st	Z+, r1
     caa:	8a 95       	dec	r24
     cac:	e9 f7       	brne	.-6      	; 0xca8 <_ZN4UART8read_numEv+0x2c>
	uint16_t n = 0xFFFF;

	for (uint8_t i = 0; i < strlen(this->buff_rx); i++, this->cnt_rx_read++) {
     cae:	20 e0       	ldi	r18, 0x00	; 0
		if ((this->buff_rx[this->cnt_rx_read] == 0)
     cb0:	8d 01       	movw	r16, r26
     cb2:	0f 5b       	subi	r16, 0xBF	; 191
     cb4:	1f 4f       	sbci	r17, 0xFF	; 255
uint16_t UART::read_num()
{
	char num[16] = {0};
	uint16_t n = 0xFFFF;

	for (uint8_t i = 0; i < strlen(this->buff_rx); i++, this->cnt_rx_read++) {
     cb6:	fd 01       	movw	r30, r26
     cb8:	01 90       	ld	r0, Z+
     cba:	00 20       	and	r0, r0
     cbc:	e9 f7       	brne	.-6      	; 0xcb8 <_ZN4UART8read_numEv+0x3c>
     cbe:	31 97       	sbiw	r30, 0x01	; 1
     cc0:	6f 01       	movw	r12, r30
     cc2:	ca 1a       	sub	r12, r26
     cc4:	db 0a       	sbc	r13, r27
     cc6:	42 2f       	mov	r20, r18
     cc8:	50 e0       	ldi	r21, 0x00	; 0
     cca:	4c 15       	cp	r20, r12
     ccc:	5d 05       	cpc	r21, r13
     cce:	a8 f4       	brcc	.+42     	; 0xcfa <_ZN4UART8read_numEv+0x7e>
		if ((this->buff_rx[this->cnt_rx_read] == 0)
     cd0:	f8 01       	movw	r30, r16
     cd2:	90 81       	ld	r25, Z
     cd4:	7d 01       	movw	r14, r26
     cd6:	e9 0e       	add	r14, r25
     cd8:	f1 1c       	adc	r15, r1
     cda:	f7 01       	movw	r30, r14
     cdc:	80 81       	ld	r24, Z
     cde:	38 2f       	mov	r19, r24
     ce0:	3f 7d       	andi	r19, 0xDF	; 223
     ce2:	11 f4       	brne	.+4      	; 0xce8 <_ZN4UART8read_numEv+0x6c>
		|| (this->buff_rx[this->cnt_rx_read] == 32)) {
			i = strlen(this->buff_rx);
     ce4:	2c 2d       	mov	r18, r12
     ce6:	04 c0       	rjmp	.+8      	; 0xcf0 <_ZN4UART8read_numEv+0x74>
			} else {
			num[i] = this->buff_rx[this->cnt_rx_read];
     ce8:	fb 01       	movw	r30, r22
     cea:	e4 0f       	add	r30, r20
     cec:	f5 1f       	adc	r31, r21
     cee:	80 83       	st	Z, r24
uint16_t UART::read_num()
{
	char num[16] = {0};
	uint16_t n = 0xFFFF;

	for (uint8_t i = 0; i < strlen(this->buff_rx); i++, this->cnt_rx_read++) {
     cf0:	2f 5f       	subi	r18, 0xFF	; 255
     cf2:	9f 5f       	subi	r25, 0xFF	; 255
     cf4:	f8 01       	movw	r30, r16
     cf6:	90 83       	st	Z, r25
     cf8:	de cf       	rjmp	.-68     	; 0xcb6 <_ZN4UART8read_numEv+0x3a>
			i = strlen(this->buff_rx);
			} else {
			num[i] = this->buff_rx[this->cnt_rx_read];
		}
	}
	if (strlen(num) != 0) {
     cfa:	89 81       	ldd	r24, Y+1	; 0x01
     cfc:	88 23       	and	r24, r24
     cfe:	21 f0       	breq	.+8      	; 0xd08 <_ZN4UART8read_numEv+0x8c>
		return atoi(num);
     d00:	cb 01       	movw	r24, r22
     d02:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <atoi>
     d06:	02 c0       	rjmp	.+4      	; 0xd0c <_ZN4UART8read_numEv+0x90>
		} else {
		return 0xFFFF;
     d08:	8f ef       	ldi	r24, 0xFF	; 255
     d0a:	9f ef       	ldi	r25, 0xFF	; 255
	}
}
     d0c:	60 96       	adiw	r28, 0x10	; 16
     d0e:	0f b6       	in	r0, 0x3f	; 63
     d10:	f8 94       	cli
     d12:	de bf       	out	0x3e, r29	; 62
     d14:	0f be       	out	0x3f, r0	; 63
     d16:	cd bf       	out	0x3d, r28	; 61
     d18:	df 91       	pop	r29
     d1a:	cf 91       	pop	r28
     d1c:	1f 91       	pop	r17
     d1e:	0f 91       	pop	r16
     d20:	ff 90       	pop	r15
     d22:	ef 90       	pop	r14
     d24:	df 90       	pop	r13
     d26:	cf 90       	pop	r12
     d28:	08 95       	ret

00000d2a <_ZN4UART9read_commEv>:
		}
	}
}

void UART::read_comm()
{
     d2a:	cf 93       	push	r28
     d2c:	df 93       	push	r29
     d2e:	d8 2f       	mov	r29, r24
     d30:	c9 2f       	mov	r28, r25
	if (read_name("b2 on")) {		//command: [b2 on ][addr_B2]
     d32:	66 e0       	ldi	r22, 0x06	; 6
     d34:	71 e0       	ldi	r23, 0x01	; 1
     d36:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <_ZN4UART9read_nameEPKc>
     d3a:	88 23       	and	r24, r24
     d3c:	29 f0       	breq	.+10     	; 0xd48 <_ZN4UART9read_commEv+0x1e>
		uint16_t addr_B2 = read_num();
     d3e:	8d 2f       	mov	r24, r29
     d40:	9c 2f       	mov	r25, r28
     d42:	0e 94 3e 06 	call	0xc7c	; 0xc7c <_ZN4UART8read_numEv>
     d46:	14 c0       	rjmp	.+40     	; 0xd70 <_ZN4UART9read_commEv+0x46>

	} else if (read_name("b2 off")) {		//command: [b2 off ][addr_B2]
     d48:	6c e0       	ldi	r22, 0x0C	; 12
     d4a:	71 e0       	ldi	r23, 0x01	; 1
     d4c:	8d 2f       	mov	r24, r29
     d4e:	9c 2f       	mov	r25, r28
     d50:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <_ZN4UART9read_nameEPKc>
     d54:	81 11       	cpse	r24, r1
     d56:	f3 cf       	rjmp	.-26     	; 0xd3e <_ZN4UART9read_commEv+0x14>
		uint16_t addr_B2 = read_num();

	} else {
		print(PSTR("comm: undefined command\n"));
     d58:	8e ec       	ldi	r24, 0xCE	; 206
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	9f 93       	push	r25
     d5e:	8f 93       	push	r24
     d60:	cf 93       	push	r28
     d62:	df 93       	push	r29
     d64:	0e 94 bd 05 	call	0xb7a	; 0xb7a <_ZN4UART5printEPKcz>
     d68:	0f 90       	pop	r0
     d6a:	0f 90       	pop	r0
     d6c:	0f 90       	pop	r0
     d6e:	0f 90       	pop	r0
	}
	this->clear_buff_rx();
     d70:	8d 2f       	mov	r24, r29
     d72:	9c 2f       	mov	r25, r28
}
     d74:	df 91       	pop	r29
     d76:	cf 91       	pop	r28
		uint16_t addr_B2 = read_num();

	} else {
		print(PSTR("comm: undefined command\n"));
	}
	this->clear_buff_rx();
     d78:	0c 94 ee 05 	jmp	0xbdc	; 0xbdc <_ZN4UART13clear_buff_rxEv>

00000d7c <_ZN4UART4readEv>:
		return 0xFFFF;
	}
}

void UART::read(void)
{
     d7c:	0f 93       	push	r16
     d7e:	1f 93       	push	r17
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	ec 01       	movw	r28, r24
	if (Serial.available() > 0) {
     d86:	88 e6       	ldi	r24, 0x68	; 104
     d88:	93 e0       	ldi	r25, 0x03	; 3
     d8a:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <_ZN14HardwareSerial9availableEv>
     d8e:	18 16       	cp	r1, r24
     d90:	19 06       	cpc	r1, r25
     d92:	0c f0       	brlt	.+2      	; 0xd96 <_ZN4UART4readEv+0x1a>
     d94:	42 c0       	rjmp	.+132    	; 0xe1a <_ZN4UART4readEv+0x9e>
		uint8_t data = Serial.read();
     d96:	88 e6       	ldi	r24, 0x68	; 104
     d98:	93 e0       	ldi	r25, 0x03	; 3
     d9a:	0e 94 ff 0d 	call	0x1bfe	; 0x1bfe <_ZN14HardwareSerial4readEv>
		if ((data != 13) && (data != 10)) {
     d9e:	8d 30       	cpi	r24, 0x0D	; 13
     da0:	e1 f1       	breq	.+120    	; 0xe1a <_ZN4UART4readEv+0x9e>
     da2:	8a 30       	cpi	r24, 0x0A	; 10
     da4:	19 f1       	breq	.+70     	; 0xdec <_ZN4UART4readEv+0x70>
			this->buff_rx[this->cnt_rx_save] = data;
     da6:	8e 01       	movw	r16, r28
     da8:	00 5c       	subi	r16, 0xC0	; 192
     daa:	1f 4f       	sbci	r17, 0xFF	; 255
     dac:	f8 01       	movw	r30, r16
     dae:	90 81       	ld	r25, Z
     db0:	fe 01       	movw	r30, r28
     db2:	e9 0f       	add	r30, r25
     db4:	f1 1d       	adc	r31, r1
     db6:	80 83       	st	Z, r24
			this->cnt_rx_save++;
     db8:	81 e0       	ldi	r24, 0x01	; 1
     dba:	89 0f       	add	r24, r25
     dbc:	f8 01       	movw	r30, r16
     dbe:	80 83       	st	Z, r24
			if (this->cnt_rx_save == UART_BUF_RX_MASK) {
     dc0:	8f 33       	cpi	r24, 0x3F	; 63
     dc2:	79 f4       	brne	.+30     	; 0xde2 <_ZN4UART4readEv+0x66>
				print(PSTR("comm: buffer overflow\n"));
     dc4:	81 ef       	ldi	r24, 0xF1	; 241
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	9f 93       	push	r25
     dca:	8f 93       	push	r24
     dcc:	df 93       	push	r29
     dce:	cf 93       	push	r28
     dd0:	0e 94 bd 05 	call	0xb7a	; 0xb7a <_ZN4UART5printEPKcz>
				this->clear_buff_rx();
     dd4:	ce 01       	movw	r24, r28
     dd6:	0e 94 ee 05 	call	0xbdc	; 0xbdc <_ZN4UART13clear_buff_rxEv>
     dda:	0f 90       	pop	r0
     ddc:	0f 90       	pop	r0
     dde:	0f 90       	pop	r0
     de0:	0f 90       	pop	r0
			}
			this->cnt_rx_save &= UART_BUF_RX_MASK;
     de2:	f8 01       	movw	r30, r16
     de4:	80 81       	ld	r24, Z
     de6:	8f 73       	andi	r24, 0x3F	; 63
     de8:	80 83       	st	Z, r24
     dea:	17 c0       	rjmp	.+46     	; 0xe1a <_ZN4UART4readEv+0x9e>
			} else if (data == 10) {
			print(PSTR("comm: %s\n"), this->buff_rx);
     dec:	df 93       	push	r29
     dee:	cf 93       	push	r28
     df0:	87 ee       	ldi	r24, 0xE7	; 231
     df2:	90 e0       	ldi	r25, 0x00	; 0
     df4:	9f 93       	push	r25
     df6:	8f 93       	push	r24
     df8:	df 93       	push	r29
     dfa:	cf 93       	push	r28
     dfc:	0e 94 bd 05 	call	0xb7a	; 0xb7a <_ZN4UART5printEPKcz>
			read_comm();
     e00:	0f 90       	pop	r0
     e02:	0f 90       	pop	r0
     e04:	0f 90       	pop	r0
     e06:	0f 90       	pop	r0
     e08:	0f 90       	pop	r0
     e0a:	0f 90       	pop	r0
     e0c:	ce 01       	movw	r24, r28
		}
	}
}
     e0e:	df 91       	pop	r29
     e10:	cf 91       	pop	r28
     e12:	1f 91       	pop	r17
     e14:	0f 91       	pop	r16
				this->clear_buff_rx();
			}
			this->cnt_rx_save &= UART_BUF_RX_MASK;
			} else if (data == 10) {
			print(PSTR("comm: %s\n"), this->buff_rx);
			read_comm();
     e16:	0c 94 95 06 	jmp	0xd2a	; 0xd2a <_ZN4UART9read_commEv>
		}
	}
}
     e1a:	df 91       	pop	r29
     e1c:	cf 91       	pop	r28
     e1e:	1f 91       	pop	r17
     e20:	0f 91       	pop	r16
     e22:	08 95       	ret

00000e24 <_ZN12LocoNetClass8setTxPinEh>:
		lnMsg* m = (lnMsg *)&(LnBuffer.Buf[ LnBuffer.ReadIndex ]);
		return getLnMsgSize(m);
  } 
  else
		return 0;
}
     e24:	cf 93       	push	r28
     e26:	c6 2f       	mov	r28, r22
     e28:	61 e0       	ldi	r22, 0x01	; 1
     e2a:	8c 2f       	mov	r24, r28
     e2c:	0e 94 1c 11 	call	0x2238	; 0x2238 <pinMode>
     e30:	6c 2f       	mov	r22, r28
     e32:	70 e0       	ldi	r23, 0x00	; 0
     e34:	fb 01       	movw	r30, r22
     e36:	e6 5b       	subi	r30, 0xB6	; 182
     e38:	fe 4f       	sbci	r31, 0xFE	; 254
     e3a:	24 91       	lpm	r18, Z
     e3c:	fb 01       	movw	r30, r22
     e3e:	e2 5a       	subi	r30, 0xA2	; 162
     e40:	fe 4f       	sbci	r31, 0xFE	; 254
     e42:	e4 91       	lpm	r30, Z
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	ee 0f       	add	r30, r30
     e48:	ff 1f       	adc	r31, r31
     e4a:	ee 58       	subi	r30, 0x8E	; 142
     e4c:	fe 4f       	sbci	r31, 0xFE	; 254
     e4e:	45 91       	lpm	r20, Z+
     e50:	54 91       	lpm	r21, Z
     e52:	60 e0       	ldi	r22, 0x00	; 0
     e54:	91 e0       	ldi	r25, 0x01	; 1
     e56:	81 e0       	ldi	r24, 0x01	; 1
     e58:	92 17       	cp	r25, r18
     e5a:	41 f0       	breq	.+16     	; 0xe6c <_ZN12LocoNetClass8setTxPinEh+0x48>
     e5c:	6f 5f       	subi	r22, 0xFF	; 255
     e5e:	98 2f       	mov	r25, r24
     e60:	06 2e       	mov	r0, r22
     e62:	01 c0       	rjmp	.+2      	; 0xe66 <_ZN12LocoNetClass8setTxPinEh+0x42>
     e64:	99 0f       	add	r25, r25
     e66:	0a 94       	dec	r0
     e68:	ea f7       	brpl	.-6      	; 0xe64 <_ZN12LocoNetClass8setTxPinEh+0x40>
     e6a:	f6 cf       	rjmp	.-20     	; 0xe58 <_ZN12LocoNetClass8setTxPinEh+0x34>
     e6c:	ca 01       	movw	r24, r20
     e6e:	cf 91       	pop	r28
     e70:	0c 94 ac 08 	jmp	0x1158	; 0x1158 <_Z15setTxPortAndPinPVhh>

00000e74 <_ZN12LocoNetClass4initEh>:
     e74:	1f 93       	push	r17
     e76:	cf 93       	push	r28
     e78:	df 93       	push	r29
     e7a:	ec 01       	movw	r28, r24
     e7c:	16 2f       	mov	r17, r22
     e7e:	0e 94 92 07 	call	0xf24	; 0xf24 <initLnBuf>
     e82:	61 2f       	mov	r22, r17
     e84:	ce 01       	movw	r24, r28
     e86:	0e 94 12 07 	call	0xe24	; 0xe24 <_ZN12LocoNetClass8setTxPinEh>
     e8a:	ce 01       	movw	r24, r28
     e8c:	df 91       	pop	r29
     e8e:	cf 91       	pop	r28
     e90:	1f 91       	pop	r17
     e92:	0c 94 34 0a 	jmp	0x1468	; 0x1468 <_Z19initLocoNetHardwareP5LnBuf>

00000e96 <_ZN12LocoNetClass9availableEv>:
     e96:	dc 01       	movw	r26, r24
     e98:	a6 50       	subi	r26, 0x06	; 6
     e9a:	bf 4f       	sbci	r27, 0xFF	; 255
     e9c:	fc 01       	movw	r30, r24
     e9e:	e5 50       	subi	r30, 0x05	; 5
     ea0:	ff 4f       	sbci	r31, 0xFF	; 255
     ea2:	81 e0       	ldi	r24, 0x01	; 1
     ea4:	2c 91       	ld	r18, X
     ea6:	90 81       	ld	r25, Z
     ea8:	29 13       	cpse	r18, r25
     eaa:	01 c0       	rjmp	.+2      	; 0xeae <_ZN12LocoNetClass9availableEv+0x18>
     eac:	80 e0       	ldi	r24, 0x00	; 0
     eae:	08 95       	ret

00000eb0 <_ZN12LocoNetClass7receiveEv>:

lnMsg* LocoNetClass::receive(void)
{
  return recvLnMsg(&LnBuffer);
     eb0:	0c 94 9b 07 	jmp	0xf36	; 0xf36 <recvLnMsg>

00000eb4 <_ZN12LocoNetClass4sendEP5lnMsgh>:
    LN_UNKNOWN -      Indicates an abnormal exit condition for the send attempt.
                        In this case, it is recommended to make another send 
                        attempt.
*/
LN_STATUS LocoNetClass::send(lnMsg *pPacket, uint8_t ucPrioDelay)
{
     eb4:	cf 92       	push	r12
     eb6:	df 92       	push	r13
     eb8:	ff 92       	push	r15
     eba:	0f 93       	push	r16
     ebc:	1f 93       	push	r17
     ebe:	cf 93       	push	r28
     ec0:	df 93       	push	r29
     ec2:	ec 01       	movw	r28, r24
     ec4:	6b 01       	movw	r12, r22
     ec6:	14 2f       	mov	r17, r20
     ec8:	09 e1       	ldi	r16, 0x19	; 25
     eca:	ff 24       	eor	r15, r15
     ecc:	f3 94       	inc	r15

    // wait previous traffic and than prio delay and than try tx
    ucWaitForEnterBackoff = 1;  // don't want to abort do/while loop before
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(pPacket, ucPrioDelay);
     ece:	61 2f       	mov	r22, r17
     ed0:	c6 01       	movw	r24, r12
     ed2:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <_Z20sendLocoNetPacketTryP5lnMsgh>

      if (enReturn == LN_DONE)  // success?
     ed6:	83 30       	cpi	r24, 0x03	; 3
     ed8:	c9 f0       	breq	.+50     	; 0xf0c <_ZN12LocoNetClass4sendEP5lnMsgh+0x58>
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
     eda:	81 30       	cpi	r24, 0x01	; 1
     edc:	11 f4       	brne	.+4      	; 0xee2 <_ZN12LocoNetClass4sendEP5lnMsgh+0x2e>
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
     ede:	f1 2c       	mov	r15, r1
     ee0:	f6 cf       	rjmp	.-20     	; 0xece <_ZN12LocoNetClass4sendEP5lnMsgh+0x1a>
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
    (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
     ee2:	82 30       	cpi	r24, 0x02	; 2
     ee4:	a0 f3       	brcs	.-24     	; 0xece <_ZN12LocoNetClass4sendEP5lnMsgh+0x1a>
     ee6:	82 30       	cpi	r24, 0x02	; 2
     ee8:	11 f4       	brne	.+4      	; 0xeee <_ZN12LocoNetClass4sendEP5lnMsgh+0x3a>
    ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
     eea:	f1 10       	cpse	r15, r1
     eec:	ee cf       	rjmp	.-36     	; 0xeca <_ZN12LocoNetClass4sendEP5lnMsgh+0x16>
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
     eee:	1b 31       	cpi	r17, 0x1B	; 27
     ef0:	08 f0       	brcs	.+2      	; 0xef4 <_ZN12LocoNetClass4sendEP5lnMsgh+0x40>
      ucPrioDelay--;
     ef2:	11 50       	subi	r17, 0x01	; 1
     ef4:	01 50       	subi	r16, 0x01	; 1
{
  unsigned char ucTry;
  LN_STATUS enReturn;
  unsigned char ucWaitForEnterBackoff;

  for (ucTry = 0; ucTry < LN_TX_RETRIES_MAX; ucTry++)
     ef6:	49 f7       	brne	.-46     	; 0xeca <_ZN12LocoNetClass4sendEP5lnMsgh+0x16>
    ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  LnBuffer.Stats.TxErrors++ ;
     ef8:	fe 01       	movw	r30, r28
     efa:	eb 5f       	subi	r30, 0xFB	; 251
     efc:	fe 4f       	sbci	r31, 0xFE	; 254
     efe:	80 81       	ld	r24, Z
     f00:	91 81       	ldd	r25, Z+1	; 0x01
     f02:	01 96       	adiw	r24, 0x01	; 1
     f04:	91 83       	std	Z+1, r25	; 0x01
     f06:	80 83       	st	Z, r24
  return LN_RETRY_ERROR;
     f08:	86 e0       	ldi	r24, 0x06	; 6
     f0a:	01 c0       	rjmp	.+2      	; 0xf0e <_ZN12LocoNetClass4sendEP5lnMsgh+0x5a>
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(pPacket, ucPrioDelay);

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;
     f0c:	83 e0       	ldi	r24, 0x03	; 3
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  LnBuffer.Stats.TxErrors++ ;
  return LN_RETRY_ERROR;
}
     f0e:	df 91       	pop	r29
     f10:	cf 91       	pop	r28
     f12:	1f 91       	pop	r17
     f14:	0f 91       	pop	r16
     f16:	ff 90       	pop	r15
     f18:	df 90       	pop	r13
     f1a:	cf 90       	pop	r12
     f1c:	08 95       	ret

00000f1e <_ZN12LocoNetClass4sendEP5lnMsg>:
                        In this case, it is recommended to make another send 
                        attempt.
*/
LN_STATUS LocoNetClass::send(lnMsg *pPacket)
{
  return send(pPacket, LN_BACKOFF_INITIAL);
     f1e:	4e e2       	ldi	r20, 0x2E	; 46
     f20:	0c 94 5a 07 	jmp	0xeb4	; 0xeb4 <_ZN12LocoNetClass4sendEP5lnMsgh>

00000f24 <initLnBuf>:
}

LnBufStats *getLnBufStats( LnBuf *Buffer )
{
  return &(Buffer->Stats) ;
}
     f24:	29 e0       	ldi	r18, 0x09	; 9
     f26:	31 e0       	ldi	r19, 0x01	; 1
     f28:	fc 01       	movw	r30, r24
     f2a:	a9 01       	movw	r20, r18
     f2c:	11 92       	st	Z+, r1
     f2e:	41 50       	subi	r20, 0x01	; 1
     f30:	50 40       	sbci	r21, 0x00	; 0
     f32:	e1 f7       	brne	.-8      	; 0xf2c <initLnBuf+0x8>
     f34:	08 95       	ret

00000f36 <recvLnMsg>:
     f36:	2f 92       	push	r2
     f38:	3f 92       	push	r3
     f3a:	4f 92       	push	r4
     f3c:	5f 92       	push	r5
     f3e:	6f 92       	push	r6
     f40:	7f 92       	push	r7
     f42:	8f 92       	push	r8
     f44:	9f 92       	push	r9
     f46:	af 92       	push	r10
     f48:	bf 92       	push	r11
     f4a:	cf 92       	push	r12
     f4c:	df 92       	push	r13
     f4e:	ef 92       	push	r14
     f50:	ff 92       	push	r15
     f52:	0f 93       	push	r16
     f54:	1f 93       	push	r17
     f56:	cf 93       	push	r28
     f58:	df 93       	push	r29
     f5a:	00 d0       	rcall	.+0      	; 0xf5c <recvLnMsg+0x26>
     f5c:	00 d0       	rcall	.+0      	; 0xf5e <recvLnMsg+0x28>
     f5e:	cd b7       	in	r28, 0x3d	; 61
     f60:	de b7       	in	r29, 0x3e	; 62
     f62:	9c 83       	std	Y+4, r25	; 0x04
     f64:	8b 83       	std	Y+3, r24	; 0x03
     f66:	7c 01       	movw	r14, r24
     f68:	8b ef       	ldi	r24, 0xFB	; 251
     f6a:	e8 0e       	add	r14, r24
     f6c:	f1 1c       	adc	r15, r1
     f6e:	6b 80       	ldd	r6, Y+3	; 0x03
     f70:	7c 80       	ldd	r7, Y+4	; 0x04
     f72:	9a ef       	ldi	r25, 0xFA	; 250
     f74:	69 0e       	add	r6, r25
     f76:	71 1c       	adc	r7, r1
     f78:	0b 81       	ldd	r16, Y+3	; 0x03
     f7a:	1c 81       	ldd	r17, Y+4	; 0x04
     f7c:	04 50       	subi	r16, 0x04	; 4
     f7e:	1f 4f       	sbci	r17, 0xFF	; 255
     f80:	eb 81       	ldd	r30, Y+3	; 0x03
     f82:	fc 81       	ldd	r31, Y+4	; 0x04
     f84:	e3 50       	subi	r30, 0x03	; 3
     f86:	ff 4f       	sbci	r31, 0xFF	; 255
     f88:	6f 01       	movw	r12, r30
     f8a:	8b 81       	ldd	r24, Y+3	; 0x03
     f8c:	9c 81       	ldd	r25, Y+4	; 0x04
     f8e:	82 50       	subi	r24, 0x02	; 2
     f90:	9f 4f       	sbci	r25, 0xFF	; 255
     f92:	4c 01       	movw	r8, r24
     f94:	8a ef       	ldi	r24, 0xFA	; 250
     f96:	28 2e       	mov	r2, r24
     f98:	ab 80       	ldd	r10, Y+3	; 0x03
     f9a:	bc 80       	ldd	r11, Y+4	; 0x04
     f9c:	91 e0       	ldi	r25, 0x01	; 1
     f9e:	a9 0e       	add	r10, r25
     fa0:	b9 1e       	adc	r11, r25
     fa2:	eb 81       	ldd	r30, Y+3	; 0x03
     fa4:	fc 81       	ldd	r31, Y+4	; 0x04
     fa6:	e1 50       	subi	r30, 0x01	; 1
     fa8:	ff 4f       	sbci	r31, 0xFF	; 255
     faa:	fa 83       	std	Y+2, r31	; 0x02
     fac:	e9 83       	std	Y+1, r30	; 0x01
     fae:	f7 01       	movw	r30, r14
     fb0:	80 81       	ld	r24, Z
     fb2:	f3 01       	movw	r30, r6
     fb4:	90 81       	ld	r25, Z
     fb6:	89 17       	cp	r24, r25
     fb8:	09 f4       	brne	.+2      	; 0xfbc <recvLnMsg+0x86>
     fba:	9d c0       	rjmp	.+314    	; 0x10f6 <recvLnMsg+0x1c0>
     fbc:	eb 81       	ldd	r30, Y+3	; 0x03
     fbe:	fc 81       	ldd	r31, Y+4	; 0x04
     fc0:	e8 0f       	add	r30, r24
     fc2:	f1 1d       	adc	r31, r1
     fc4:	30 80       	ld	r3, Z
     fc6:	37 fe       	sbrs	r3, 7
     fc8:	1e c0       	rjmp	.+60     	; 0x1006 <recvLnMsg+0xd0>
     fca:	f8 01       	movw	r30, r16
     fcc:	90 81       	ld	r25, Z
     fce:	89 17       	cp	r24, r25
     fd0:	39 f0       	breq	.+14     	; 0xfe0 <recvLnMsg+0xaa>
     fd2:	f5 01       	movw	r30, r10
     fd4:	20 81       	ld	r18, Z
     fd6:	31 81       	ldd	r19, Z+1	; 0x01
     fd8:	2f 5f       	subi	r18, 0xFF	; 255
     fda:	3f 4f       	sbci	r19, 0xFF	; 255
     fdc:	31 83       	std	Z+1, r19	; 0x01
     fde:	20 83       	st	Z, r18
     fe0:	f8 01       	movw	r30, r16
     fe2:	80 83       	st	Z, r24
     fe4:	8f ef       	ldi	r24, 0xFF	; 255
     fe6:	f6 01       	movw	r30, r12
     fe8:	80 83       	st	Z, r24
     fea:	83 2d       	mov	r24, r3
     fec:	80 76       	andi	r24, 0x60	; 96
     fee:	80 36       	cpi	r24, 0x60	; 96
     ff0:	21 f0       	breq	.+8      	; 0xffa <recvLnMsg+0xc4>
     ff2:	82 95       	swap	r24
     ff4:	8f 70       	andi	r24, 0x0F	; 15
     ff6:	8e 5f       	subi	r24, 0xFE	; 254
     ff8:	01 c0       	rjmp	.+2      	; 0xffc <recvLnMsg+0xc6>
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	f4 01       	movw	r30, r8
     ffe:	80 83       	st	Z, r24
    1000:	81 11       	cpse	r24, r1
    1002:	06 c0       	rjmp	.+12     	; 0x1010 <recvLnMsg+0xda>
    1004:	42 c0       	rjmp	.+132    	; 0x108a <recvLnMsg+0x154>
    1006:	f4 01       	movw	r30, r8
    1008:	80 81       	ld	r24, Z
    100a:	81 11       	cpse	r24, r1
    100c:	3e c0       	rjmp	.+124    	; 0x108a <recvLnMsg+0x154>
    100e:	30 82       	st	Z, r3
    1010:	f8 01       	movw	r30, r16
    1012:	20 81       	ld	r18, Z
    1014:	f4 01       	movw	r30, r8
    1016:	30 81       	ld	r19, Z
    1018:	82 2f       	mov	r24, r18
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	83 0f       	add	r24, r19
    101e:	91 1d       	adc	r25, r1
    1020:	8b 3f       	cpi	r24, 0xFB	; 251
    1022:	91 05       	cpc	r25, r1
    1024:	94 f1       	brlt	.+100    	; 0x108a <recvLnMsg+0x154>
    1026:	42 2c       	mov	r4, r2
    1028:	42 1a       	sub	r4, r18
    102a:	f8 94       	cli
    102c:	f3 01       	movw	r30, r6
    102e:	40 81       	ld	r20, Z
    1030:	f8 01       	movw	r30, r16
    1032:	80 81       	ld	r24, Z
    1034:	84 17       	cp	r24, r20
    1036:	08 f0       	brcs	.+2      	; 0x103a <recvLnMsg+0x104>
    1038:	61 c0       	rjmp	.+194    	; 0x10fc <recvLnMsg+0x1c6>
    103a:	f4 2f       	mov	r31, r20
    103c:	f8 1b       	sub	r31, r24
    103e:	8f 2f       	mov	r24, r31
    1040:	f3 01       	movw	r30, r6
    1042:	80 83       	st	Z, r24
    1044:	78 94       	sei
    1046:	f8 01       	movw	r30, r16
    1048:	80 81       	ld	r24, Z
    104a:	48 17       	cp	r20, r24
    104c:	08 f0       	brcs	.+2      	; 0x1050 <recvLnMsg+0x11a>
    104e:	59 c0       	rjmp	.+178    	; 0x1102 <recvLnMsg+0x1cc>
    1050:	51 2c       	mov	r5, r1
    1052:	50 e0       	ldi	r21, 0x00	; 0
    1054:	6b 81       	ldd	r22, Y+3	; 0x03
    1056:	7c 81       	ldd	r23, Y+4	; 0x04
    1058:	cb 01       	movw	r24, r22
    105a:	84 0d       	add	r24, r4
    105c:	95 1d       	adc	r25, r5
    105e:	0e 94 ee 12 	call	0x25dc	; 0x25dc <memmove>
    1062:	f8 01       	movw	r30, r16
    1064:	80 81       	ld	r24, Z
    1066:	6b 81       	ldd	r22, Y+3	; 0x03
    1068:	7c 81       	ldd	r23, Y+4	; 0x04
    106a:	68 0f       	add	r22, r24
    106c:	71 1d       	adc	r23, r1
    106e:	a2 01       	movw	r20, r4
    1070:	8b 81       	ldd	r24, Y+3	; 0x03
    1072:	9c 81       	ldd	r25, Y+4	; 0x04
    1074:	0e 94 ee 12 	call	0x25dc	; 0x25dc <memmove>
    1078:	f7 01       	movw	r30, r14
    107a:	80 81       	ld	r24, Z
    107c:	f8 01       	movw	r30, r16
    107e:	90 81       	ld	r25, Z
    1080:	89 1b       	sub	r24, r25
    1082:	f7 01       	movw	r30, r14
    1084:	80 83       	st	Z, r24
    1086:	f8 01       	movw	r30, r16
    1088:	10 82       	st	Z, r1
    108a:	f7 01       	movw	r30, r14
    108c:	80 81       	ld	r24, Z
    108e:	8f 5f       	subi	r24, 0xFF	; 255
    1090:	80 83       	st	Z, r24
    1092:	f8 01       	movw	r30, r16
    1094:	90 81       	ld	r25, Z
    1096:	28 2f       	mov	r18, r24
    1098:	29 1b       	sub	r18, r25
    109a:	8a 3f       	cpi	r24, 0xFA	; 250
    109c:	10 f0       	brcs	.+4      	; 0x10a2 <recvLnMsg+0x16c>
    109e:	f7 01       	movw	r30, r14
    10a0:	10 82       	st	Z, r1
    10a2:	f4 01       	movw	r30, r8
    10a4:	80 81       	ld	r24, Z
    10a6:	28 17       	cp	r18, r24
    10a8:	29 f0       	breq	.+10     	; 0x10b4 <recvLnMsg+0x17e>
    10aa:	f6 01       	movw	r30, r12
    10ac:	80 81       	ld	r24, Z
    10ae:	83 25       	eor	r24, r3
    10b0:	80 83       	st	Z, r24
    10b2:	7d cf       	rjmp	.-262    	; 0xfae <recvLnMsg+0x78>
    10b4:	f6 01       	movw	r30, r12
    10b6:	80 81       	ld	r24, Z
    10b8:	38 12       	cpse	r3, r24
    10ba:	0c c0       	rjmp	.+24     	; 0x10d4 <recvLnMsg+0x19e>
    10bc:	2b 81       	ldd	r18, Y+3	; 0x03
    10be:	3c 81       	ldd	r19, Y+4	; 0x04
    10c0:	29 0f       	add	r18, r25
    10c2:	31 1d       	adc	r19, r1
    10c4:	e9 81       	ldd	r30, Y+1	; 0x01
    10c6:	fa 81       	ldd	r31, Y+2	; 0x02
    10c8:	80 81       	ld	r24, Z
    10ca:	91 81       	ldd	r25, Z+1	; 0x01
    10cc:	01 96       	adiw	r24, 0x01	; 1
    10ce:	91 83       	std	Z+1, r25	; 0x01
    10d0:	80 83       	st	Z, r24
    10d2:	08 c0       	rjmp	.+16     	; 0x10e4 <recvLnMsg+0x1ae>
    10d4:	f5 01       	movw	r30, r10
    10d6:	80 81       	ld	r24, Z
    10d8:	91 81       	ldd	r25, Z+1	; 0x01
    10da:	01 96       	adiw	r24, 0x01	; 1
    10dc:	91 83       	std	Z+1, r25	; 0x01
    10de:	80 83       	st	Z, r24
    10e0:	20 e0       	ldi	r18, 0x00	; 0
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	f7 01       	movw	r30, r14
    10e6:	80 81       	ld	r24, Z
    10e8:	f8 01       	movw	r30, r16
    10ea:	80 83       	st	Z, r24
    10ec:	21 15       	cp	r18, r1
    10ee:	31 05       	cpc	r19, r1
    10f0:	e1 f2       	breq	.-72     	; 0x10aa <recvLnMsg+0x174>
    10f2:	c9 01       	movw	r24, r18
    10f4:	0d c0       	rjmp	.+26     	; 0x1110 <recvLnMsg+0x1da>
    10f6:	80 e0       	ldi	r24, 0x00	; 0
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	0a c0       	rjmp	.+20     	; 0x1110 <recvLnMsg+0x1da>
    10fc:	84 2d       	mov	r24, r4
    10fe:	84 0f       	add	r24, r20
    1100:	9f cf       	rjmp	.-194    	; 0x1040 <recvLnMsg+0x10a>
    1102:	48 1b       	sub	r20, r24
    1104:	50 e0       	ldi	r21, 0x00	; 0
    1106:	6b 81       	ldd	r22, Y+3	; 0x03
    1108:	7c 81       	ldd	r23, Y+4	; 0x04
    110a:	68 0f       	add	r22, r24
    110c:	71 1d       	adc	r23, r1
    110e:	b0 cf       	rjmp	.-160    	; 0x1070 <recvLnMsg+0x13a>
    1110:	0f 90       	pop	r0
    1112:	0f 90       	pop	r0
    1114:	0f 90       	pop	r0
    1116:	0f 90       	pop	r0
    1118:	df 91       	pop	r29
    111a:	cf 91       	pop	r28
    111c:	1f 91       	pop	r17
    111e:	0f 91       	pop	r16
    1120:	ff 90       	pop	r15
    1122:	ef 90       	pop	r14
    1124:	df 90       	pop	r13
    1126:	cf 90       	pop	r12
    1128:	bf 90       	pop	r11
    112a:	af 90       	pop	r10
    112c:	9f 90       	pop	r9
    112e:	8f 90       	pop	r8
    1130:	7f 90       	pop	r7
    1132:	6f 90       	pop	r6
    1134:	5f 90       	pop	r5
    1136:	4f 90       	pop	r4
    1138:	3f 90       	pop	r3
    113a:	2f 90       	pop	r2
    113c:	08 95       	ret

0000113e <getLnMsgSize>:

uint8_t getLnMsgSize( volatile lnMsg * Msg )
{
    113e:	fc 01       	movw	r30, r24
  return ( ( Msg->sz.command & (uint8_t)0x60 ) == (uint8_t)0x60 ) ? Msg->sz.mesg_size : ( ( Msg->sz.command & (uint8_t)0x60 ) >> (uint8_t)4 ) + 2 ;
    1140:	80 81       	ld	r24, Z
    1142:	80 76       	andi	r24, 0x60	; 96
    1144:	80 36       	cpi	r24, 0x60	; 96
    1146:	11 f4       	brne	.+4      	; 0x114c <getLnMsgSize+0xe>
    1148:	81 81       	ldd	r24, Z+1	; 0x01
    114a:	08 95       	ret
    114c:	80 81       	ld	r24, Z
    114e:	80 76       	andi	r24, 0x60	; 96
    1150:	82 95       	swap	r24
    1152:	8f 70       	andi	r24, 0x0F	; 15
    1154:	8e 5f       	subi	r24, 0xFE	; 254
}
    1156:	08 95       	ret

00001158 <_Z15setTxPortAndPinPVhh>:
#define LN_TX_PORT *txPort
#define LN_TX_BIT txPin

void setTxPortAndPin(volatile uint8_t *newTxPort, uint8_t newTxPin)
{
  txPort = newTxPort;
    1158:	90 93 46 02 	sts	0x0246, r25	; 0x800246 <txPort+0x1>
    115c:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <txPort>
  txPin = newTxPin;
    1160:	60 93 44 02 	sts	0x0244, r22	; 0x800244 <txPin>
    1164:	08 95       	ret

00001166 <__vector_10>:
 * incoming data.
 *
 **************************************************************************/

ISR(LN_SB_SIGNAL)
{
    1166:	1f 92       	push	r1
    1168:	0f 92       	push	r0
    116a:	0f b6       	in	r0, 0x3f	; 63
    116c:	0f 92       	push	r0
    116e:	11 24       	eor	r1, r1
    1170:	8f 93       	push	r24
    1172:	9f 93       	push	r25
    1174:	ef 93       	push	r30
    1176:	ff 93       	push	r31
  // Disable the Input Comparator Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );     
    1178:	ef e6       	ldi	r30, 0x6F	; 111
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	8f 7d       	andi	r24, 0xDF	; 223
    1180:	80 83       	st	Z, r24

  // Get the Current Timer1 Count and Add the offset for the Compare target
  lnCompareTarget = LN_TMR_INP_CAPT_REG + LN_TIMER_RX_START_PERIOD ;
    1182:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
    1186:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
    118a:	80 53       	subi	r24, 0x30	; 48
    118c:	9d 4f       	sbci	r25, 0xFD	; 253
    118e:	90 93 4f 02 	sts	0x024F, r25	; 0x80024f <lnCompareTarget+0x1>
    1192:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
    1196:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    119a:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    119e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    11a2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>

  // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
    11a6:	b1 9a       	sbi	0x16, 1	; 22
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
    11a8:	80 81       	ld	r24, Z
    11aa:	82 60       	ori	r24, 0x02	; 2
    11ac:	80 83       	st	Z, r24

  // Set the State to indicate that we have begun to Receive
  lnState = LN_ST_RX ;
    11ae:	84 e0       	ldi	r24, 0x04	; 4
    11b0:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>

  // Reset the bit counter so that on first increment it is on 0
  lnBitCount = 0;
    11b4:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
}
    11b8:	ff 91       	pop	r31
    11ba:	ef 91       	pop	r30
    11bc:	9f 91       	pop	r25
    11be:	8f 91       	pop	r24
    11c0:	0f 90       	pop	r0
    11c2:	0f be       	out	0x3f, r0	; 63
    11c4:	0f 90       	pop	r0
    11c6:	1f 90       	pop	r1
    11c8:	18 95       	reti

000011ca <__vector_11>:
 * transmitting, this routine shifts the bits and sends it. When receiving,
 * it samples the bit and shifts it into the buffer.
 *
 **************************************************************************/
ISR(LN_TMR_SIGNAL)     /* signal handler for timer0 overflow */
{
    11ca:	1f 92       	push	r1
    11cc:	0f 92       	push	r0
    11ce:	0f b6       	in	r0, 0x3f	; 63
    11d0:	0f 92       	push	r0
    11d2:	11 24       	eor	r1, r1
    11d4:	2f 93       	push	r18
    11d6:	3f 93       	push	r19
    11d8:	4f 93       	push	r20
    11da:	8f 93       	push	r24
    11dc:	9f 93       	push	r25
    11de:	af 93       	push	r26
    11e0:	bf 93       	push	r27
    11e2:	ef 93       	push	r30
    11e4:	ff 93       	push	r31
  // Advance the Compare Target by a bit period
  lnCompareTarget += LN_TIMER_RX_RELOAD_PERIOD;
    11e6:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    11ea:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    11ee:	80 52       	subi	r24, 0x20	; 32
    11f0:	9e 4f       	sbci	r25, 0xFE	; 254
    11f2:	90 93 4f 02 	sts	0x024F, r25	; 0x80024f <lnCompareTarget+0x1>
    11f6:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget;
    11fa:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    11fe:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    1202:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    1206:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>

  lnBitCount++;                // Increment bit_counter
    120a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    120e:	8f 5f       	subi	r24, 0xFF	; 255
    1210:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <lnBitCount>

  if( lnState == LN_ST_RX ) {  // Are we in RX mode
    1214:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1218:	84 30       	cpi	r24, 0x04	; 4
    121a:	e9 f5       	brne	.+122    	; 0x1296 <__vector_11+0xcc>
    if( lnBitCount < 9)  {   // Are we in the Stop Bits phase
    121c:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    1220:	89 30       	cpi	r24, 0x09	; 9
    1222:	78 f4       	brcc	.+30     	; 0x1242 <__vector_11+0x78>
      lnCurrentByte >>= 1;
    1224:	80 91 50 02 	lds	r24, 0x0250	; 0x800250 <lnCurrentByte>
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	95 95       	asr	r25
    122c:	87 95       	ror	r24
    122e:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>
#ifdef LN_SW_UART_RX_INVERTED  
      if( bit_is_clear(LN_RX_PORT, LN_RX_BIT)) {
#else		
      if( bit_is_set(LN_RX_PORT, LN_RX_BIT)) {
    1232:	18 9b       	sbis	0x03, 0	; 3
    1234:	0b c1       	rjmp	.+534    	; 0x144c <__vector_11+0x282>
#endif
        lnCurrentByte |= 0x80;
    1236:	80 91 50 02 	lds	r24, 0x0250	; 0x800250 <lnCurrentByte>
    123a:	80 68       	ori	r24, 0x80	; 128
    123c:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>
    1240:	05 c1       	rjmp	.+522    	; 0x144c <__vector_11+0x282>
      return ;
    }

    // Clear the Start Bit Interrupt Status Flag and Enable ready to 
    // detect the next Start Bit
    sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
    1242:	b5 9a       	sbi	0x16, 5	; 22
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
    1244:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1248:	80 62       	ori	r24, 0x20	; 32
    124a:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    124e:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <lnRxBuffer>
    1252:	90 91 4d 02 	lds	r25, 0x024D	; 0x80024d <lnRxBuffer+0x1>

    // If the Stop bit is not Set then we have a Framing Error
#ifdef LN_SW_UART_RX_INVERTED  
    if( bit_is_set(LN_RX_PORT,LN_RX_BIT) ) {
#else
    if( bit_is_clear(LN_RX_PORT,LN_RX_BIT) ) {
    1256:	18 99       	sbic	0x03, 0	; 3
    1258:	09 c0       	rjmp	.+18     	; 0x126c <__vector_11+0xa2>
#endif		
      // ERROR_LED_ON();
      lnRxBuffer->Stats.RxErrors++ ;
    125a:	fc 01       	movw	r30, r24
    125c:	ef 5f       	subi	r30, 0xFF	; 255
    125e:	fe 4f       	sbci	r31, 0xFE	; 254
    1260:	80 81       	ld	r24, Z
    1262:	91 81       	ldd	r25, Z+1	; 0x01
    1264:	01 96       	adiw	r24, 0x01	; 1
    1266:	91 83       	std	Z+1, r25	; 0x01
    1268:	80 83       	st	Z, r24
    126a:	10 c0       	rjmp	.+32     	; 0x128c <__vector_11+0xc2>
    } 
    else { // Put the received byte in the buffer
      addByteLnBuf( lnRxBuffer, lnCurrentByte ) ;
    126c:	40 91 50 02 	lds	r20, 0x0250	; 0x800250 <lnCurrentByte>
LnBufStats *getLnBufStats( LnBuf *Buffer ) ;
uint8_t getLnMsgSize( volatile lnMsg * newMsg ) ;

static inline void addByteLnBuf( LnBuf *Buffer, uint8_t newByte )
{
  Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
    1270:	fc 01       	movw	r30, r24
    1272:	e6 50       	subi	r30, 0x06	; 6
    1274:	ff 4f       	sbci	r31, 0xFF	; 255
    1276:	30 81       	ld	r19, Z
    1278:	21 e0       	ldi	r18, 0x01	; 1
    127a:	23 0f       	add	r18, r19
    127c:	20 83       	st	Z, r18
    127e:	dc 01       	movw	r26, r24
    1280:	a3 0f       	add	r26, r19
    1282:	b1 1d       	adc	r27, r1
    1284:	4c 93       	st	X, r20
  if( Buffer->WriteIndex >= LN_BUF_SIZE )
    1286:	2a 3f       	cpi	r18, 0xFA	; 250
    1288:	08 f0       	brcs	.+2      	; 0x128c <__vector_11+0xc2>
    Buffer->WriteIndex = 0 ;
    128a:	10 82       	st	Z, r1
    }
    lnBitCount = 0 ;
    128c:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
    lnState = LN_ST_CD_BACKOFF ;
    1290:	81 e0       	ldi	r24, 0x01	; 1
    1292:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>
  }

  if( lnState == LN_ST_TX ) {   // Are we in the TX State
    1296:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    129a:	83 30       	cpi	r24, 0x03	; 3
    129c:	09 f0       	breq	.+2      	; 0x12a0 <__vector_11+0xd6>
    129e:	80 c0       	rjmp	.+256    	; 0x13a0 <__vector_11+0x1d6>
    // To get to this point we have already begun the TX cycle so we need to 
    // first check for a Collision. 
    if ( IS_LN_COLLISION() ) {			 // Collision?
    12a0:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    12a4:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    12a8:	80 81       	ld	r24, Z
    12aa:	20 91 44 02 	lds	r18, 0x0244	; 0x800244 <txPin>
    12ae:	33 b1       	in	r19, 0x03	; 3
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	02 2e       	mov	r0, r18
    12b4:	02 c0       	rjmp	.+4      	; 0x12ba <__vector_11+0xf0>
    12b6:	95 95       	asr	r25
    12b8:	87 95       	ror	r24
    12ba:	0a 94       	dec	r0
    12bc:	e2 f7       	brpl	.-8      	; 0x12b6 <__vector_11+0xec>
    12be:	83 27       	eor	r24, r19
    12c0:	80 fd       	sbrc	r24, 0
    12c2:	04 c0       	rjmp	.+8      	; 0x12cc <__vector_11+0x102>
      lnBitCount = 0 ;
    12c4:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
      lnState = LN_ST_TX_COLLISION ;
    12c8:	82 e0       	ldi	r24, 0x02	; 2
    12ca:	68 c0       	rjmp	.+208    	; 0x139c <__vector_11+0x1d2>
      // ERROR_LED_ON();
    } 
    else if( lnBitCount < 9) {   			 // Send each Bit
    12cc:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    12d0:	89 30       	cpi	r24, 0x09	; 9
    12d2:	f0 f4       	brcc	.+60     	; 0x1310 <__vector_11+0x146>
      if( lnCurrentByte & 0x01 ) {
    12d4:	80 91 50 02 	lds	r24, 0x0250	; 0x800250 <lnCurrentByte>
        LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    12d8:	30 81       	ld	r19, Z
      lnBitCount = 0 ;
      lnState = LN_ST_TX_COLLISION ;
      // ERROR_LED_ON();
    } 
    else if( lnBitCount < 9) {   			 // Send each Bit
      if( lnCurrentByte & 0x01 ) {
    12da:	80 ff       	sbrs	r24, 0
    12dc:	09 c0       	rjmp	.+18     	; 0x12f0 <__vector_11+0x126>
        LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    12de:	81 e0       	ldi	r24, 0x01	; 1
    12e0:	90 e0       	ldi	r25, 0x00	; 0
    12e2:	01 c0       	rjmp	.+2      	; 0x12e6 <__vector_11+0x11c>
    12e4:	88 0f       	add	r24, r24
    12e6:	2a 95       	dec	r18
    12e8:	ea f7       	brpl	.-6      	; 0x12e4 <__vector_11+0x11a>
    12ea:	80 95       	com	r24
    12ec:	83 23       	and	r24, r19
    12ee:	07 c0       	rjmp	.+14     	; 0x12fe <__vector_11+0x134>
      } 
      else {
        LN_SW_UART_SET_TX_LOW(LN_TX_PORT, LN_TX_BIT);
    12f0:	81 e0       	ldi	r24, 0x01	; 1
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	01 c0       	rjmp	.+2      	; 0x12f8 <__vector_11+0x12e>
    12f6:	88 0f       	add	r24, r24
    12f8:	2a 95       	dec	r18
    12fa:	ea f7       	brpl	.-6      	; 0x12f6 <__vector_11+0x12c>
    12fc:	83 2b       	or	r24, r19
    12fe:	80 83       	st	Z, r24
      }
      lnCurrentByte >>= 1;
    1300:	80 91 50 02 	lds	r24, 0x0250	; 0x800250 <lnCurrentByte>
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	95 95       	asr	r25
    1308:	87 95       	ror	r24
    130a:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>
    130e:	48 c0       	rjmp	.+144    	; 0x13a0 <__vector_11+0x1d6>
    } 
    else if( lnBitCount ==  9) {   		 // Generate stop-bit
    1310:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    1314:	89 30       	cpi	r24, 0x09	; 9
    1316:	59 f4       	brne	.+22     	; 0x132e <__vector_11+0x164>
      LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    1318:	30 81       	ld	r19, Z
    131a:	81 e0       	ldi	r24, 0x01	; 1
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	01 c0       	rjmp	.+2      	; 0x1322 <__vector_11+0x158>
    1320:	88 0f       	add	r24, r24
    1322:	2a 95       	dec	r18
    1324:	ea f7       	brpl	.-6      	; 0x1320 <__vector_11+0x156>
    1326:	80 95       	com	r24
    1328:	83 23       	and	r24, r19
    132a:	80 83       	st	Z, r24
    132c:	39 c0       	rjmp	.+114    	; 0x13a0 <__vector_11+0x1d6>
    } 
    else if( ++lnTxIndex < lnTxLength ) {  // Any more bytes in buffer
    132e:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <lnTxIndex>
    1332:	8f 5f       	subi	r24, 0xFF	; 255
    1334:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <lnTxIndex>
    1338:	90 91 48 02 	lds	r25, 0x0248	; 0x800248 <lnTxLength>
    133c:	89 17       	cp	r24, r25
    133e:	48 f5       	brcc	.+82     	; 0x1392 <__vector_11+0x1c8>
      // Setup for the next byte
      lnBitCount = 0 ;
    1340:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
      lnCurrentByte = lnTxData->data[ lnTxIndex ] ;
    1344:	a0 91 4a 02 	lds	r26, 0x024A	; 0x80024a <lnTxData>
    1348:	b0 91 4b 02 	lds	r27, 0x024B	; 0x80024b <lnTxData+0x1>
    134c:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <lnTxIndex>
    1350:	a8 0f       	add	r26, r24
    1352:	b1 1d       	adc	r27, r1
    1354:	8c 91       	ld	r24, X
    1356:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>

      // Begin the Start Bit
      LN_SW_UART_SET_TX_LOW(LN_TX_PORT, LN_TX_BIT);
    135a:	30 81       	ld	r19, Z
    135c:	81 e0       	ldi	r24, 0x01	; 1
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	01 c0       	rjmp	.+2      	; 0x1364 <__vector_11+0x19a>
    1362:	88 0f       	add	r24, r24
    1364:	2a 95       	dec	r18
    1366:	ea f7       	brpl	.-6      	; 0x1362 <__vector_11+0x198>
    1368:	83 2b       	or	r24, r19
    136a:	80 83       	st	Z, r24

      // Get the Current Timer1 Count and Add the offset for the Compare target
      // added adjustment value for bugfix (Olaf Funke)
      lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST; 
    136c:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
    1370:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
    1374:	8a 58       	subi	r24, 0x8A	; 138
    1376:	9e 4f       	sbci	r25, 0xFE	; 254
    1378:	90 93 4f 02 	sts	0x024F, r25	; 0x80024f <lnCompareTarget+0x1>
    137c:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <lnCompareTarget>
      LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
    1380:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    1384:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    1388:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    138c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
    1390:	07 c0       	rjmp	.+14     	; 0x13a0 <__vector_11+0x1d6>
    } 
    else {
      // Successfully Sent all bytes in the buffer
      // so set the Packet Status to Done
      lnTxSuccess = 1 ;
    1392:	81 e0       	ldi	r24, 0x01	; 1
    1394:	80 93 47 02 	sts	0x0247, r24	; 0x800247 <lnTxSuccess>

      // Now copy the TX Packet into the RX Buffer
      //addMsgLnBuf( lnRxBuffer, lnTxData );

      // Begin CD Backoff state
      lnBitCount = 0 ;
    1398:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;     
    139c:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>
    }
  }

  // Note we may have got here from a failed TX cycle, if so BitCount will be 0
  if( lnState == LN_ST_TX_COLLISION ) {
    13a0:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    13a4:	82 30       	cpi	r24, 0x02	; 2
    13a6:	d1 f5       	brne	.+116    	; 0x141c <__vector_11+0x252>
    if( lnBitCount == 0 ) {
    13a8:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    13ac:	81 11       	cpse	r24, r1
    13ae:	11 c0       	rjmp	.+34     	; 0x13d2 <__vector_11+0x208>
      // Pull the TX Line low to indicate Collision
      LN_SW_UART_SET_TX_LOW(LN_TX_PORT, LN_TX_BIT);
    13b0:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    13b4:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    13b8:	20 81       	ld	r18, Z
    13ba:	81 e0       	ldi	r24, 0x01	; 1
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	00 90 44 02 	lds	r0, 0x0244	; 0x800244 <txPin>
    13c2:	02 c0       	rjmp	.+4      	; 0x13c8 <__vector_11+0x1fe>
    13c4:	88 0f       	add	r24, r24
    13c6:	99 1f       	adc	r25, r25
    13c8:	0a 94       	dec	r0
    13ca:	e2 f7       	brpl	.-8      	; 0x13c4 <__vector_11+0x1fa>
    13cc:	82 2b       	or	r24, r18
    13ce:	80 83       	st	Z, r24
    13d0:	25 c0       	rjmp	.+74     	; 0x141c <__vector_11+0x252>
      // ERROR_LED_ON();
    } 
    else if( lnBitCount >= LN_COLLISION_TICKS ) {
    13d2:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    13d6:	8f 30       	cpi	r24, 0x0F	; 15
    13d8:	08 f1       	brcs	.+66     	; 0x141c <__vector_11+0x252>
      // Release the TX Line
      LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    13da:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    13de:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    13e2:	20 81       	ld	r18, Z
    13e4:	81 e0       	ldi	r24, 0x01	; 1
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	00 90 44 02 	lds	r0, 0x0244	; 0x800244 <txPin>
    13ec:	02 c0       	rjmp	.+4      	; 0x13f2 <__vector_11+0x228>
    13ee:	88 0f       	add	r24, r24
    13f0:	99 1f       	adc	r25, r25
    13f2:	0a 94       	dec	r0
    13f4:	e2 f7       	brpl	.-8      	; 0x13ee <__vector_11+0x224>
    13f6:	80 95       	com	r24
    13f8:	82 23       	and	r24, r18
    13fa:	80 83       	st	Z, r24
      // ERROR_LED_OFF();

      lnBitCount = 0 ;
    13fc:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;
    1400:	81 e0       	ldi	r24, 0x01	; 1
    1402:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>

      lnRxBuffer->Stats.Collisions++ ;
    1406:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <lnRxBuffer>
    140a:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <lnRxBuffer+0x1>
    140e:	e9 5f       	subi	r30, 0xF9	; 249
    1410:	fe 4f       	sbci	r31, 0xFE	; 254
    1412:	80 81       	ld	r24, Z
    1414:	91 81       	ldd	r25, Z+1	; 0x01
    1416:	01 96       	adiw	r24, 0x01	; 1
    1418:	91 83       	std	Z+1, r25	; 0x01
    141a:	80 83       	st	Z, r24
    }
  }

  if( lnState == LN_ST_CD_BACKOFF ) {
    141c:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1420:	81 30       	cpi	r24, 0x01	; 1
    1422:	a1 f4       	brne	.+40     	; 0x144c <__vector_11+0x282>
    if( lnBitCount == 0 ) {
    1424:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    1428:	81 11       	cpse	r24, r1
    142a:	05 c0       	rjmp	.+10     	; 0x1436 <__vector_11+0x26c>
      // Even though we are waiting, other nodes may try and transmit early
      // so Clear the Start Bit Interrupt Status Flag and Enable ready to 
      // detect the next Start Bit
      sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
    142c:	b5 9a       	sbi	0x16, 5	; 22
      sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
    142e:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1432:	80 62       	ori	r24, 0x20	; 32
    1434:	09 c0       	rjmp	.+18     	; 0x1448 <__vector_11+0x27e>
    } 
    else if( lnBitCount >= LN_BACKOFF_MAX ) { 
    1436:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    143a:	88 33       	cpi	r24, 0x38	; 56
    143c:	38 f0       	brcs	.+14     	; 0x144c <__vector_11+0x282>
      // declare network to free after maximum backoff delay
      lnState = LN_ST_IDLE ;
    143e:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
    1442:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1446:	8d 7f       	andi	r24, 0xFD	; 253
    1448:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    }
  }
}
    144c:	ff 91       	pop	r31
    144e:	ef 91       	pop	r30
    1450:	bf 91       	pop	r27
    1452:	af 91       	pop	r26
    1454:	9f 91       	pop	r25
    1456:	8f 91       	pop	r24
    1458:	4f 91       	pop	r20
    145a:	3f 91       	pop	r19
    145c:	2f 91       	pop	r18
    145e:	0f 90       	pop	r0
    1460:	0f be       	out	0x3f, r0	; 63
    1462:	0f 90       	pop	r0
    1464:	1f 90       	pop	r1
    1466:	18 95       	reti

00001468 <_Z19initLocoNetHardwareP5LnBuf>:


void initLocoNetHardware( LnBuf *RxBuffer )
{
  lnRxBuffer = RxBuffer ;
    1468:	90 93 4d 02 	sts	0x024D, r25	; 0x80024d <lnRxBuffer+0x1>
    146c:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <lnRxBuffer>

  // Set the RX line to Input
  cbi( LN_RX_DDR, LN_RX_BIT ) ;
    1470:	20 98       	cbi	0x04, 0	; 4

  // Set the TX line to Inactive
  LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    1472:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    1476:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    147a:	20 81       	ld	r18, Z
    147c:	81 e0       	ldi	r24, 0x01	; 1
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	00 90 44 02 	lds	r0, 0x0244	; 0x800244 <txPin>
    1484:	02 c0       	rjmp	.+4      	; 0x148a <_Z19initLocoNetHardwareP5LnBuf+0x22>
    1486:	88 0f       	add	r24, r24
    1488:	99 1f       	adc	r25, r25
    148a:	0a 94       	dec	r0
    148c:	e2 f7       	brpl	.-8      	; 0x1486 <_Z19initLocoNetHardwareP5LnBuf+0x1e>
    148e:	80 95       	com	r24
    1490:	82 23       	and	r24, r18
    1492:	80 83       	st	Z, r24

#ifdef LN_INIT_COMPARATOR
  LN_INIT_COMPARATOR();	
    1494:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    1498:	e1 e8       	ldi	r30, 0x81	; 129
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	81 e0       	ldi	r24, 0x01	; 1
    149e:	80 83       	st	Z, r24
  // tional four system clock cycles of delay from a change applied to the input, to the update of the 
  // ICRn Register. The noise canceler uses the system clock and is therefore not affected by the 
  // prescaler.
  TCCR1B |= (1<<ICNC1) ;    		// Enable Noise Canceler 
#endif
  lnState = LN_ST_IDLE ;
    14a0:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <lnState>
  //Clear StartBit Interrupt flag
  sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT );
    14a4:	b5 9a       	sbi	0x16, 5	; 22
  //Enable StartBit Interrupt
  sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );
    14a6:	af e6       	ldi	r26, 0x6F	; 111
    14a8:	b0 e0       	ldi	r27, 0x00	; 0
    14aa:	8c 91       	ld	r24, X
    14ac:	80 62       	ori	r24, 0x20	; 32
    14ae:	8c 93       	st	X, r24
  //Set rising edge for StartBit if signal is inverted
#ifdef LN_SW_UART_RX_INVERTED  
  sbi(LN_SB_EDGE_CFG_REG, LN_SB_EDGE_BIT);
#endif
  // Set Timer Clock Source 
  LN_TMR_CONTROL_REG = (LN_TMR_CONTROL_REG & 0xF8) | LN_TMR_PRESCALER;
    14b0:	80 81       	ld	r24, Z
    14b2:	88 7f       	andi	r24, 0xF8	; 248
    14b4:	81 60       	ori	r24, 0x01	; 1
    14b6:	80 83       	st	Z, r24
    14b8:	08 95       	ret

000014ba <_Z20sendLocoNetPacketTryP5lnMsgh>:
}


LN_STATUS sendLocoNetPacketTry(lnMsg *TxData, unsigned char ucPrioDelay)
{
    14ba:	1f 93       	push	r17
    14bc:	cf 93       	push	r28
    14be:	df 93       	push	r29
    14c0:	ec 01       	movw	r28, r24
    14c2:	16 2f       	mov	r17, r22
  uint8_t  CheckSum ;
  uint8_t  CheckLength ;

  lnTxLength = getLnMsgSize( TxData ) ;
    14c4:	0e 94 9f 08 	call	0x113e	; 0x113e <getLnMsgSize>
    14c8:	80 93 48 02 	sts	0x0248, r24	; 0x800248 <lnTxLength>

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
    14cc:	80 91 48 02 	lds	r24, 0x0248	; 0x800248 <lnTxLength>
    14d0:	81 50       	subi	r24, 0x01	; 1
  CheckSum = 0xFF ;

  for ( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ ) {
    14d2:	10 92 49 02 	sts	0x0249, r1	; 0x800249 <lnTxIndex>

  lnTxLength = getLnMsgSize( TxData ) ;

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;
    14d6:	9f ef       	ldi	r25, 0xFF	; 255

  for ( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ ) {
    14d8:	20 91 49 02 	lds	r18, 0x0249	; 0x800249 <lnTxIndex>
    14dc:	28 17       	cp	r18, r24
    14de:	68 f4       	brcc	.+26     	; 0x14fa <_Z20sendLocoNetPacketTryP5lnMsgh+0x40>
    CheckSum ^= TxData->data[ lnTxIndex ] ;
    14e0:	20 91 49 02 	lds	r18, 0x0249	; 0x800249 <lnTxIndex>
    14e4:	fe 01       	movw	r30, r28
    14e6:	e2 0f       	add	r30, r18
    14e8:	f1 1d       	adc	r31, r1
    14ea:	20 81       	ld	r18, Z
    14ec:	92 27       	eor	r25, r18

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;

  for ( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ ) {
    14ee:	20 91 49 02 	lds	r18, 0x0249	; 0x800249 <lnTxIndex>
    14f2:	2f 5f       	subi	r18, 0xFF	; 255
    14f4:	20 93 49 02 	sts	0x0249, r18	; 0x800249 <lnTxIndex>
    14f8:	ef cf       	rjmp	.-34     	; 0x14d8 <_Z20sendLocoNetPacketTryP5lnMsgh+0x1e>
    CheckSum ^= TxData->data[ lnTxIndex ] ;
  }

  TxData->data[ CheckLength ] = CheckSum ;
    14fa:	fe 01       	movw	r30, r28
    14fc:	e8 0f       	add	r30, r24
    14fe:	f1 1d       	adc	r31, r1
    1500:	90 83       	st	Z, r25
  // clip maximum prio delay
  if (ucPrioDelay > LN_BACKOFF_MAX) {
    ucPrioDelay = LN_BACKOFF_MAX;
  }
  // if priority delay was waited now, declare net as free for this try
  cli();  // disabling interrupt to avoid confusion by ISR changing lnState while we want to do it
    1502:	f8 94       	cli
  if (lnState == LN_ST_CD_BACKOFF) {
    1504:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1508:	81 30       	cpi	r24, 0x01	; 1
    150a:	79 f4       	brne	.+30     	; 0x152a <_Z20sendLocoNetPacketTryP5lnMsgh+0x70>
    if (lnBitCount >= ucPrioDelay) {	// Likely we don't want to wait as long as
    150c:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    1510:	61 2f       	mov	r22, r17
    1512:	19 33       	cpi	r17, 0x39	; 57
    1514:	08 f0       	brcs	.+2      	; 0x1518 <_Z20sendLocoNetPacketTryP5lnMsgh+0x5e>
    1516:	68 e3       	ldi	r22, 0x38	; 56
    1518:	86 17       	cp	r24, r22
    151a:	38 f0       	brcs	.+14     	; 0x152a <_Z20sendLocoNetPacketTryP5lnMsgh+0x70>
      lnState = LN_ST_IDLE;			// the timer ISR waits its maximum delay.
    151c:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
    1520:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1524:	8d 7f       	andi	r24, 0xFD	; 253
    1526:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    }
  }
  sei();  // a delayed start bit interrupt will happen now,
    152a:	78 94       	sei
  // a delayed timer interrupt was stalled

  // If the Network is not Idle, don't start the packet
  if (lnState == LN_ST_CD_BACKOFF) {
    152c:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1530:	81 30       	cpi	r24, 0x01	; 1
    1532:	39 f4       	brne	.+14     	; 0x1542 <_Z20sendLocoNetPacketTryP5lnMsgh+0x88>
    if (lnBitCount < LN_CARRIER_TICKS) {  // in carrier detect timer?
    1534:	90 91 51 02 	lds	r25, 0x0251	; 0x800251 <lnBitCount>
      return LN_CD_BACKOFF;
    1538:	94 31       	cpi	r25, 0x14	; 20
    153a:	08 f0       	brcs	.+2      	; 0x153e <_Z20sendLocoNetPacketTryP5lnMsgh+0x84>
    153c:	6c c0       	rjmp	.+216    	; 0x1616 <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
    153e:	80 e0       	ldi	r24, 0x00	; 0
    1540:	6a c0       	rjmp	.+212    	; 0x1616 <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
    else {
      return LN_PRIO_BACKOFF;
    }
  }

  if( lnState != LN_ST_IDLE ) {
    1542:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1546:	81 11       	cpse	r24, r1
    1548:	63 c0       	rjmp	.+198    	; 0x1610 <_Z20sendLocoNetPacketTryP5lnMsgh+0x156>
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
  }
  // We need to do this with interrupts off.
  // The last time we check for free net until sending our start bit
  // must be as short as possible, not interrupted.
  cli() ;
    154a:	f8 94       	cli
  // Before we do anything else - Disable StartBit Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
    154c:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1550:	8f 7d       	andi	r24, 0xDF	; 223
    1552:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
  if (bit_is_set(LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT)) {
    1556:	b5 9b       	sbis	0x16, 5	; 22
    1558:	07 c0       	rjmp	.+14     	; 0x1568 <_Z20sendLocoNetPacketTryP5lnMsgh+0xae>
    // first we disabled it, than before sending the start bit, we found out
    // that somebody was faster by examining the start bit interrupt request flag
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
    155a:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    155e:	80 62       	ori	r24, 0x20	; 32
    1560:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    sei() ;  // receive now what our rival is sending
    1564:	78 94       	sei
    1566:	54 c0       	rjmp	.+168    	; 0x1610 <_Z20sendLocoNetPacketTryP5lnMsgh+0x156>
    return LN_NETWORK_BUSY;
  }

  LN_SW_UART_SET_TX_LOW(LN_TX_PORT, LN_TX_BIT);        // Begin the Start Bit
    1568:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    156c:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    1570:	20 81       	ld	r18, Z
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	00 90 44 02 	lds	r0, 0x0244	; 0x800244 <txPin>
    157a:	02 c0       	rjmp	.+4      	; 0x1580 <_Z20sendLocoNetPacketTryP5lnMsgh+0xc6>
    157c:	88 0f       	add	r24, r24
    157e:	99 1f       	adc	r25, r25
    1580:	0a 94       	dec	r0
    1582:	e2 f7       	brpl	.-8      	; 0x157c <_Z20sendLocoNetPacketTryP5lnMsgh+0xc2>
    1584:	82 2b       	or	r24, r18
    1586:	80 83       	st	Z, r24

  // Get the Current Timer1 Count and Add the offset for the Compare target
  // added adjustment value for bugfix (Olaf Funke)
  lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST;
    1588:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
    158c:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
    1590:	8a 58       	subi	r24, 0x8A	; 138
    1592:	9e 4f       	sbci	r25, 0xFE	; 254
    1594:	90 93 4f 02 	sts	0x024F, r25	; 0x80024f <lnCompareTarget+0x1>
    1598:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
    159c:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    15a0:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    15a4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    15a8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>

  sei() ;  // Interrupts back on ...
    15ac:	78 94       	sei

  lnTxData = TxData ;
    15ae:	d0 93 4b 02 	sts	0x024B, r29	; 0x80024b <lnTxData+0x1>
    15b2:	c0 93 4a 02 	sts	0x024A, r28	; 0x80024a <lnTxData>
  lnTxIndex = 0 ;
    15b6:	10 92 49 02 	sts	0x0249, r1	; 0x800249 <lnTxIndex>
  lnTxSuccess = 0 ;
    15ba:	10 92 47 02 	sts	0x0247, r1	; 0x800247 <lnTxSuccess>

  // Load the first Byte
  lnCurrentByte = TxData->data[ 0 ] ;
    15be:	88 81       	ld	r24, Y
    15c0:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>

  // Set the State to Transmit
  lnState = LN_ST_TX ;                      
    15c4:	83 e0       	ldi	r24, 0x03	; 3
    15c6:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>

  // Reset the bit counter
  lnBitCount = 0 ;                          
    15ca:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>

  // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
    15ce:	b1 9a       	sbi	0x16, 1	; 22
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
    15d0:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    15d4:	82 60       	ori	r24, 0x02	; 2
    15d6:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>

  while (lnState == LN_ST_TX) {
    15da:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    15de:	83 30       	cpi	r24, 0x03	; 3
    15e0:	e1 f3       	breq	.-8      	; 0x15da <_Z20sendLocoNetPacketTryP5lnMsgh+0x120>
    // now busy wait until the interrupts do the rest
  }
  if (lnTxSuccess) {
    15e2:	80 91 47 02 	lds	r24, 0x0247	; 0x800247 <lnTxSuccess>
    15e6:	88 23       	and	r24, r24
    15e8:	69 f0       	breq	.+26     	; 0x1604 <_Z20sendLocoNetPacketTryP5lnMsgh+0x14a>
    lnRxBuffer->Stats.TxPackets++ ;
    15ea:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <lnRxBuffer>
    15ee:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <lnRxBuffer+0x1>
    15f2:	ed 5f       	subi	r30, 0xFD	; 253
    15f4:	fe 4f       	sbci	r31, 0xFE	; 254
    15f6:	80 81       	ld	r24, Z
    15f8:	91 81       	ldd	r25, Z+1	; 0x01
    15fa:	01 96       	adiw	r24, 0x01	; 1
    15fc:	91 83       	std	Z+1, r25	; 0x01
    15fe:	80 83       	st	Z, r24
    return LN_DONE;
    1600:	83 e0       	ldi	r24, 0x03	; 3
    1602:	09 c0       	rjmp	.+18     	; 0x1616 <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
  }
  if (lnState == LN_ST_TX_COLLISION) {
    1604:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1608:	82 30       	cpi	r24, 0x02	; 2
    160a:	21 f0       	breq	.+8      	; 0x1614 <_Z20sendLocoNetPacketTryP5lnMsgh+0x15a>
    return LN_COLLISION;
  }
  return LN_UNKNOWN_ERROR; // everything else is an error
    160c:	85 e0       	ldi	r24, 0x05	; 5
    160e:	03 c0       	rjmp	.+6      	; 0x1616 <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
      return LN_PRIO_BACKOFF;
    }
  }

  if( lnState != LN_ST_IDLE ) {
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
    1610:	82 e0       	ldi	r24, 0x02	; 2
    1612:	01 c0       	rjmp	.+2      	; 0x1616 <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
  if (lnTxSuccess) {
    lnRxBuffer->Stats.TxPackets++ ;
    return LN_DONE;
  }
  if (lnState == LN_ST_TX_COLLISION) {
    return LN_COLLISION;
    1614:	84 e0       	ldi	r24, 0x04	; 4
  }
  return LN_UNKNOWN_ERROR; // everything else is an error
}
    1616:	df 91       	pop	r29
    1618:	cf 91       	pop	r28
    161a:	1f 91       	pop	r17
    161c:	08 95       	ret

0000161e <setup>:
Timer timer;
LocoPacket loco;

Adafruit_INA219 ina219;  //     0x40

void setup() {
    161e:	cf 93       	push	r28
    1620:	df 93       	push	r29
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
    1622:	26 e0       	ldi	r18, 0x06	; 6
    1624:	40 e8       	ldi	r20, 0x80	; 128
    1626:	55 e2       	ldi	r21, 0x25	; 37
    1628:	60 e0       	ldi	r22, 0x00	; 0
    162a:	70 e0       	ldi	r23, 0x00	; 0
    162c:	88 e6       	ldi	r24, 0x68	; 104
    162e:	93 e0       	ldi	r25, 0x03	; 3
    1630:	0e 94 d2 0e 	call	0x1da4	; 0x1da4 <_ZN14HardwareSerial5beginEmh>
    Serial.begin(9600);
    LocoNet.init(9);
    1634:	69 e0       	ldi	r22, 0x09	; 9
    1636:	8b e3       	ldi	r24, 0x3B	; 59
    1638:	91 e0       	ldi	r25, 0x01	; 1
    163a:	0e 94 3a 07 	call	0xe74	; 0xe74 <_ZN12LocoNetClass4initEh>
    uart.print(PSTR("Test Board %d\n"), ADDR_BOARD);
    163e:	1f 92       	push	r1
    1640:	1f 92       	push	r1
    1642:	87 e2       	ldi	r24, 0x27	; 39
    1644:	91 e0       	ldi	r25, 0x01	; 1
    1646:	9f 93       	push	r25
    1648:	8f 93       	push	r24
    164a:	ce e7       	ldi	r28, 0x7E	; 126
    164c:	d2 e0       	ldi	r29, 0x02	; 2
    164e:	df 93       	push	r29
    1650:	cf 93       	push	r28
    1652:	0e 94 bd 05 	call	0xb7a	; 0xb7a <_ZN4UART5printEPKcz>
    loco.send_B2_hello();
    1656:	83 e6       	ldi	r24, 0x63	; 99
    1658:	92 e0       	ldi	r25, 0x02	; 2
    165a:	0e 94 ed 04 	call	0x9da	; 0x9da <_ZN10LocoPacket13send_B2_helloEv>

    uart.print(PSTR("Initializing INA219...\n"));
    165e:	8f e0       	ldi	r24, 0x0F	; 15
    1660:	91 e0       	ldi	r25, 0x01	; 1
    1662:	9f 93       	push	r25
    1664:	8f 93       	push	r24
    1666:	df 93       	push	r29
    1668:	cf 93       	push	r28
    166a:	0e 94 bd 05 	call	0xb7a	; 0xb7a <_ZN4UART5printEPKcz>
    if (!ina219.begin()) {
    166e:	8d b7       	in	r24, 0x3d	; 61
    1670:	9e b7       	in	r25, 0x3e	; 62
    1672:	0a 96       	adiw	r24, 0x0a	; 10
    1674:	0f b6       	in	r0, 0x3f	; 63
    1676:	f8 94       	cli
    1678:	9e bf       	out	0x3e, r25	; 62
    167a:	0f be       	out	0x3f, r0	; 63
    167c:	8d bf       	out	0x3d, r24	; 61
    167e:	62 e1       	ldi	r22, 0x12	; 18
    1680:	73 e0       	ldi	r23, 0x03	; 3
    1682:	83 e5       	ldi	r24, 0x53	; 83
    1684:	92 e0       	ldi	r25, 0x02	; 2
	} else {
        //uart.print(PSTR("INA219 chip found\n"));
	}
	
	//ina219.setCalibration_32V_2A();  //    (32 ,  2 )
}
    1686:	df 91       	pop	r29
    1688:	cf 91       	pop	r28
    LocoNet.init(9);
    uart.print(PSTR("Test Board %d\n"), ADDR_BOARD);
    loco.send_B2_hello();

    uart.print(PSTR("Initializing INA219...\n"));
    if (!ina219.begin()) {
    168a:	0c 94 ba 02 	jmp	0x574	; 0x574 <_ZN15Adafruit_INA2195beginEP7TwoWire>

0000168e <loop>:
	
	//ina219.setCalibration_32V_2A();  //    (32 ,  2 )
}

void loop() {
    uart.read();
    168e:	8e e7       	ldi	r24, 0x7E	; 126
    1690:	92 e0       	ldi	r25, 0x02	; 2
    1692:	0e 94 be 06 	call	0xd7c	; 0xd7c <_ZN4UART4readEv>
    loco.read();
    1696:	83 e6       	ldi	r24, 0x63	; 99
    1698:	92 e0       	ldi	r25, 0x02	; 2
    169a:	0e 94 fd 04 	call	0x9fa	; 0x9fa <_ZN10LocoPacket4readEv>

    if (timer.ena_timer_1Hz) {
    169e:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <timer+0x2>
    16a2:	88 23       	and	r24, r24
    16a4:	91 f0       	breq	.+36     	; 0x16ca <loop+0x3c>
		uart.print(PSTR("check\n"));
    16a6:	88 e0       	ldi	r24, 0x08	; 8
    16a8:	91 e0       	ldi	r25, 0x01	; 1
    16aa:	9f 93       	push	r25
    16ac:	8f 93       	push	r24
    16ae:	8e e7       	ldi	r24, 0x7E	; 126
    16b0:	92 e0       	ldi	r25, 0x02	; 2
    16b2:	9f 93       	push	r25
    16b4:	8f 93       	push	r24
    16b6:	0e 94 bd 05 	call	0xb7a	; 0xb7a <_ZN4UART5printEPKcz>
        logic_timer_1Hz();
    16ba:	0e 94 76 05 	call	0xaec	; 0xaec <_Z15logic_timer_1Hzv>
    //uart.print(PSTR("Load Voltage:  %d V\n"), loadvoltage_V);
    //uart.print(PSTR("Current:       %d mA\n"), current_mA);
    //uart.print(PSTR("Power:         %d mW\n"), power_mW);
    //uart.print(PSTR("\n"));
//
        timer.ena_timer_1Hz = false;
    16be:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <timer+0x2>
    16c2:	0f 90       	pop	r0
    16c4:	0f 90       	pop	r0
    16c6:	0f 90       	pop	r0
    16c8:	0f 90       	pop	r0
    16ca:	08 95       	ret

000016cc <_GLOBAL__sub_I_uart>:
#include "TrafficControl\Timer.h"
#include "TrafficControl\Logic.h"
#include "TrafficControl\LocoPacket.h"
#include "TrafficControl/Adafruit_INA219.h"

UART uart;
    16cc:	8e e7       	ldi	r24, 0x7E	; 126
    16ce:	92 e0       	ldi	r25, 0x02	; 2
    16d0:	0e 94 b6 05 	call	0xb6c	; 0xb6c <_ZN4UARTC1Ev>
Timer timer;
    16d4:	8b e7       	ldi	r24, 0x7B	; 123
    16d6:	92 e0       	ldi	r25, 0x02	; 2
    16d8:	0e 94 77 05 	call	0xaee	; 0xaee <_ZN5TimerC1Ev>
LocoPacket loco;
    16dc:	83 e6       	ldi	r24, 0x63	; 99
    16de:	92 e0       	ldi	r25, 0x02	; 2
    16e0:	0e 94 6d 04 	call	0x8da	; 0x8da <_ZN10LocoPacketC1Ev>

Adafruit_INA219 ina219;  //     0x40
    16e4:	60 e4       	ldi	r22, 0x40	; 64
    16e6:	83 e5       	ldi	r24, 0x53	; 83
    16e8:	92 e0       	ldi	r25, 0x02	; 2
    16ea:	0c 94 48 02 	jmp	0x490	; 0x490 <_ZN15Adafruit_INA219C1Eh>

000016ee <_GLOBAL__sub_D_uart>:
    16ee:	83 e5       	ldi	r24, 0x53	; 83
    16f0:	92 e0       	ldi	r25, 0x02	; 2
    16f2:	0c 94 55 02 	jmp	0x4aa	; 0x4aa <_ZN15Adafruit_INA219D1Ev>

000016f6 <twi_init>:
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
  }

  return length;
}
    16f6:	10 92 11 03 	sts	0x0311, r1	; 0x800311 <twi_state>
    16fa:	81 e0       	ldi	r24, 0x01	; 1
    16fc:	80 93 0f 03 	sts	0x030F, r24	; 0x80030f <twi_sendStop>
    1700:	10 92 0e 03 	sts	0x030E, r1	; 0x80030e <twi_inRepStart>
    1704:	61 e0       	ldi	r22, 0x01	; 1
    1706:	82 e1       	ldi	r24, 0x12	; 18
    1708:	0e 94 58 11 	call	0x22b0	; 0x22b0 <digitalWrite>
    170c:	61 e0       	ldi	r22, 0x01	; 1
    170e:	83 e1       	ldi	r24, 0x13	; 19
    1710:	0e 94 58 11 	call	0x22b0	; 0x22b0 <digitalWrite>
    1714:	e9 eb       	ldi	r30, 0xB9	; 185
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	8e 7f       	andi	r24, 0xFE	; 254
    171c:	80 83       	st	Z, r24
    171e:	80 81       	ld	r24, Z
    1720:	8d 7f       	andi	r24, 0xFD	; 253
    1722:	80 83       	st	Z, r24
    1724:	80 e2       	ldi	r24, 0x20	; 32
    1726:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
    172a:	85 e4       	ldi	r24, 0x45	; 69
    172c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    1730:	08 95       	ret

00001732 <twi_disable>:
    1732:	ec eb       	ldi	r30, 0xBC	; 188
    1734:	f0 e0       	ldi	r31, 0x00	; 0
    1736:	80 81       	ld	r24, Z
    1738:	8a 7b       	andi	r24, 0xBA	; 186
    173a:	80 83       	st	Z, r24
    173c:	60 e0       	ldi	r22, 0x00	; 0
    173e:	82 e1       	ldi	r24, 0x12	; 18
    1740:	0e 94 58 11 	call	0x22b0	; 0x22b0 <digitalWrite>
    1744:	60 e0       	ldi	r22, 0x00	; 0
    1746:	83 e1       	ldi	r24, 0x13	; 19
    1748:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <digitalWrite>

0000174c <twi_transmit>:
    174c:	40 91 c1 02 	lds	r20, 0x02C1	; 0x8002c1 <twi_txBufferLength>
    1750:	26 2f       	mov	r18, r22
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	24 0f       	add	r18, r20
    1756:	31 1d       	adc	r19, r1
    1758:	21 32       	cpi	r18, 0x21	; 33
    175a:	31 05       	cpc	r19, r1
    175c:	dc f4       	brge	.+54     	; 0x1794 <twi_transmit+0x48>
    175e:	20 91 11 03 	lds	r18, 0x0311	; 0x800311 <twi_state>
    1762:	24 30       	cpi	r18, 0x04	; 4
    1764:	c9 f4       	brne	.+50     	; 0x1798 <twi_transmit+0x4c>
    1766:	fc 01       	movw	r30, r24
    1768:	80 e0       	ldi	r24, 0x00	; 0
    176a:	90 e0       	ldi	r25, 0x00	; 0
    176c:	86 17       	cp	r24, r22
    176e:	58 f4       	brcc	.+22     	; 0x1786 <twi_transmit+0x3a>
    1770:	30 91 c1 02 	lds	r19, 0x02C1	; 0x8002c1 <twi_txBufferLength>
    1774:	21 91       	ld	r18, Z+
    1776:	dc 01       	movw	r26, r24
    1778:	ae 53       	subi	r26, 0x3E	; 62
    177a:	bd 4f       	sbci	r27, 0xFD	; 253
    177c:	a3 0f       	add	r26, r19
    177e:	b1 1d       	adc	r27, r1
    1780:	2c 93       	st	X, r18
    1782:	01 96       	adiw	r24, 0x01	; 1
    1784:	f3 cf       	rjmp	.-26     	; 0x176c <twi_transmit+0x20>
    1786:	80 91 c1 02 	lds	r24, 0x02C1	; 0x8002c1 <twi_txBufferLength>
    178a:	68 0f       	add	r22, r24
    178c:	60 93 c1 02 	sts	0x02C1, r22	; 0x8002c1 <twi_txBufferLength>
    1790:	80 e0       	ldi	r24, 0x00	; 0
    1792:	08 95       	ret
    1794:	81 e0       	ldi	r24, 0x01	; 1
    1796:	08 95       	ret
    1798:	82 e0       	ldi	r24, 0x02	; 2
    179a:	08 95       	ret

0000179c <twi_attachSlaveRxEvent>:
    179c:	90 93 05 03 	sts	0x0305, r25	; 0x800305 <twi_onSlaveReceive+0x1>
    17a0:	80 93 04 03 	sts	0x0304, r24	; 0x800304 <twi_onSlaveReceive>
    17a4:	08 95       	ret

000017a6 <twi_attachSlaveTxEvent>:
    17a6:	90 93 07 03 	sts	0x0307, r25	; 0x800307 <twi_onSlaveTransmit+0x1>
    17aa:	80 93 06 03 	sts	0x0306, r24	; 0x800306 <twi_onSlaveTransmit>
    17ae:	08 95       	ret

000017b0 <twi_handleTimeout>:
    17b0:	cf 93       	push	r28
    17b2:	df 93       	push	r29
    17b4:	91 e0       	ldi	r25, 0x01	; 1
    17b6:	90 93 09 03 	sts	0x0309, r25	; 0x800309 <twi_timed_out_flag>
    17ba:	88 23       	and	r24, r24
    17bc:	61 f0       	breq	.+24     	; 0x17d6 <twi_handleTimeout+0x26>
    17be:	c0 91 b8 00 	lds	r28, 0x00B8	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
    17c2:	d0 91 ba 00 	lds	r29, 0x00BA	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7f80ba>
    17c6:	0e 94 99 0b 	call	0x1732	; 0x1732 <twi_disable>
    17ca:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <twi_init>
    17ce:	d0 93 ba 00 	sts	0x00BA, r29	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7f80ba>
    17d2:	c0 93 b8 00 	sts	0x00B8, r28	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
    17d6:	df 91       	pop	r29
    17d8:	cf 91       	pop	r28
    17da:	08 95       	ret

000017dc <twi_writeTo>:
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 *          5 .. timeout
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
    17dc:	4f 92       	push	r4
    17de:	5f 92       	push	r5
    17e0:	6f 92       	push	r6
    17e2:	7f 92       	push	r7
    17e4:	8f 92       	push	r8
    17e6:	9f 92       	push	r9
    17e8:	af 92       	push	r10
    17ea:	bf 92       	push	r11
    17ec:	cf 92       	push	r12
    17ee:	df 92       	push	r13
    17f0:	ef 92       	push	r14
    17f2:	ff 92       	push	r15
    17f4:	0f 93       	push	r16
    17f6:	1f 93       	push	r17
    17f8:	cf 93       	push	r28
    17fa:	df 93       	push	r29
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    17fc:	41 32       	cpi	r20, 0x21	; 33
    17fe:	08 f0       	brcs	.+2      	; 0x1802 <twi_writeTo+0x26>
    1800:	c6 c0       	rjmp	.+396    	; 0x198e <twi_writeTo+0x1b2>
    1802:	12 2f       	mov	r17, r18
    1804:	f4 2e       	mov	r15, r20
    1806:	d7 2e       	mov	r13, r23
    1808:	e6 2e       	mov	r14, r22
    180a:	d8 2f       	mov	r29, r24
    return 1;
  }

  // wait until twi is ready, become master transmitter
  uint32_t startMicros = micros();
    180c:	0e 94 60 10 	call	0x20c0	; 0x20c0 <micros>
    1810:	4b 01       	movw	r8, r22
    1812:	5c 01       	movw	r10, r24
  while(TWI_READY != twi_state){
    1814:	c0 91 11 03 	lds	r28, 0x0311	; 0x800311 <twi_state>
    1818:	cc 23       	and	r28, r28
    181a:	11 f1       	breq	.+68     	; 0x1860 <twi_writeTo+0x84>
    if((twi_timeout_us > 0ul) && ((micros() - startMicros) > twi_timeout_us)) {
    181c:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <twi_timeout_us>
    1820:	90 91 0b 03 	lds	r25, 0x030B	; 0x80030b <twi_timeout_us+0x1>
    1824:	a0 91 0c 03 	lds	r26, 0x030C	; 0x80030c <twi_timeout_us+0x2>
    1828:	b0 91 0d 03 	lds	r27, 0x030D	; 0x80030d <twi_timeout_us+0x3>
    182c:	89 2b       	or	r24, r25
    182e:	8a 2b       	or	r24, r26
    1830:	8b 2b       	or	r24, r27
    1832:	81 f3       	breq	.-32     	; 0x1814 <twi_writeTo+0x38>
    1834:	0e 94 60 10 	call	0x20c0	; 0x20c0 <micros>
    1838:	40 90 0a 03 	lds	r4, 0x030A	; 0x80030a <twi_timeout_us>
    183c:	50 90 0b 03 	lds	r5, 0x030B	; 0x80030b <twi_timeout_us+0x1>
    1840:	60 90 0c 03 	lds	r6, 0x030C	; 0x80030c <twi_timeout_us+0x2>
    1844:	70 90 0d 03 	lds	r7, 0x030D	; 0x80030d <twi_timeout_us+0x3>
    1848:	dc 01       	movw	r26, r24
    184a:	cb 01       	movw	r24, r22
    184c:	88 19       	sub	r24, r8
    184e:	99 09       	sbc	r25, r9
    1850:	aa 09       	sbc	r26, r10
    1852:	bb 09       	sbc	r27, r11
    1854:	48 16       	cp	r4, r24
    1856:	59 06       	cpc	r5, r25
    1858:	6a 06       	cpc	r6, r26
    185a:	7b 06       	cpc	r7, r27
    185c:	d8 f6       	brcc	.-74     	; 0x1814 <twi_writeTo+0x38>
    185e:	83 c0       	rjmp	.+262    	; 0x1966 <twi_writeTo+0x18a>
      twi_handleTimeout(twi_do_reset_on_timeout);
      return (5);
    }
  }
  twi_state = TWI_MTX;
    1860:	82 e0       	ldi	r24, 0x02	; 2
    1862:	80 93 11 03 	sts	0x0311, r24	; 0x800311 <twi_state>
  twi_sendStop = sendStop;
    1866:	00 93 0f 03 	sts	0x030F, r16	; 0x80030f <twi_sendStop>
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    186a:	8f ef       	ldi	r24, 0xFF	; 255
    186c:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi_error>

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    1870:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <twi_masterBufferIndex>
  twi_masterBufferLength = length;
    1874:	f0 92 e2 02 	sts	0x02E2, r15	; 0x8002e2 <twi_masterBufferLength>
    1878:	9e 2d       	mov	r25, r14
    187a:	a4 ee       	ldi	r26, 0xE4	; 228
    187c:	b2 e0       	ldi	r27, 0x02	; 2
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    187e:	ee 2d       	mov	r30, r14
    1880:	fd 2d       	mov	r31, r13
    1882:	8e 2f       	mov	r24, r30
    1884:	89 1b       	sub	r24, r25
    1886:	8f 15       	cp	r24, r15
    1888:	18 f4       	brcc	.+6      	; 0x1890 <twi_writeTo+0xb4>
    twi_masterBuffer[i] = data[i];
    188a:	81 91       	ld	r24, Z+
    188c:	8d 93       	st	X+, r24
    188e:	f9 cf       	rjmp	.-14     	; 0x1882 <twi_writeTo+0xa6>
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
    1890:	10 92 10 03 	sts	0x0310, r1	; 0x800310 <twi_slarw>
  twi_slarw |= address << 1;
    1894:	90 91 10 03 	lds	r25, 0x0310	; 0x800310 <twi_slarw>
    1898:	dd 0f       	add	r29, r29
    189a:	d9 2b       	or	r29, r25
    189c:	d0 93 10 03 	sts	0x0310, r29	; 0x800310 <twi_slarw>
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
    18a0:	80 91 0e 03 	lds	r24, 0x030E	; 0x80030e <twi_inRepStart>
    18a4:	81 30       	cpi	r24, 0x01	; 1
    18a6:	89 f5       	brne	.+98     	; 0x190a <twi_writeTo+0x12e>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    18a8:	10 92 0e 03 	sts	0x030E, r1	; 0x80030e <twi_inRepStart>
    startMicros = micros();
    18ac:	0e 94 60 10 	call	0x20c0	; 0x20c0 <micros>
    18b0:	6b 01       	movw	r12, r22
    18b2:	7c 01       	movw	r14, r24
    do {
      TWDR = twi_slarw;
    18b4:	80 91 10 03 	lds	r24, 0x0310	; 0x800310 <twi_slarw>
    18b8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
      if((twi_timeout_us > 0ul) && ((micros() - startMicros) > twi_timeout_us)) {
    18bc:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <twi_timeout_us>
    18c0:	90 91 0b 03 	lds	r25, 0x030B	; 0x80030b <twi_timeout_us+0x1>
    18c4:	a0 91 0c 03 	lds	r26, 0x030C	; 0x80030c <twi_timeout_us+0x2>
    18c8:	b0 91 0d 03 	lds	r27, 0x030D	; 0x80030d <twi_timeout_us+0x3>
    18cc:	89 2b       	or	r24, r25
    18ce:	8a 2b       	or	r24, r26
    18d0:	8b 2b       	or	r24, r27
    18d2:	a9 f0       	breq	.+42     	; 0x18fe <twi_writeTo+0x122>
    18d4:	0e 94 60 10 	call	0x20c0	; 0x20c0 <micros>
    18d8:	80 90 0a 03 	lds	r8, 0x030A	; 0x80030a <twi_timeout_us>
    18dc:	90 90 0b 03 	lds	r9, 0x030B	; 0x80030b <twi_timeout_us+0x1>
    18e0:	a0 90 0c 03 	lds	r10, 0x030C	; 0x80030c <twi_timeout_us+0x2>
    18e4:	b0 90 0d 03 	lds	r11, 0x030D	; 0x80030d <twi_timeout_us+0x3>
    18e8:	dc 01       	movw	r26, r24
    18ea:	cb 01       	movw	r24, r22
    18ec:	8c 19       	sub	r24, r12
    18ee:	9d 09       	sbc	r25, r13
    18f0:	ae 09       	sbc	r26, r14
    18f2:	bf 09       	sbc	r27, r15
    18f4:	88 16       	cp	r8, r24
    18f6:	99 06       	cpc	r9, r25
    18f8:	aa 06       	cpc	r10, r26
    18fa:	bb 06       	cpc	r11, r27
    18fc:	a0 f1       	brcs	.+104    	; 0x1966 <twi_writeTo+0x18a>
        twi_handleTimeout(twi_do_reset_on_timeout);
        return (5);
      }
    } while(TWCR & _BV(TWWC));
    18fe:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    1902:	83 fd       	sbrc	r24, 3
    1904:	d7 cf       	rjmp	.-82     	; 0x18b4 <twi_writeTo+0xd8>
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    1906:	85 ec       	ldi	r24, 0xC5	; 197
    1908:	01 c0       	rjmp	.+2      	; 0x190c <twi_writeTo+0x130>
  } else {
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
    190a:	85 ee       	ldi	r24, 0xE5	; 229
    190c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  }

  // wait for write operation to complete
  startMicros = micros();
    1910:	0e 94 60 10 	call	0x20c0	; 0x20c0 <micros>
    1914:	6b 01       	movw	r12, r22
    1916:	7c 01       	movw	r14, r24
  while(wait && (TWI_MTX == twi_state)){
    1918:	11 23       	and	r17, r17
    191a:	59 f1       	breq	.+86     	; 0x1972 <twi_writeTo+0x196>
    191c:	80 91 11 03 	lds	r24, 0x0311	; 0x800311 <twi_state>
    1920:	82 30       	cpi	r24, 0x02	; 2
    1922:	39 f5       	brne	.+78     	; 0x1972 <twi_writeTo+0x196>
    if((twi_timeout_us > 0ul) && ((micros() - startMicros) > twi_timeout_us)) {
    1924:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <twi_timeout_us>
    1928:	90 91 0b 03 	lds	r25, 0x030B	; 0x80030b <twi_timeout_us+0x1>
    192c:	a0 91 0c 03 	lds	r26, 0x030C	; 0x80030c <twi_timeout_us+0x2>
    1930:	b0 91 0d 03 	lds	r27, 0x030D	; 0x80030d <twi_timeout_us+0x3>
    1934:	89 2b       	or	r24, r25
    1936:	8a 2b       	or	r24, r26
    1938:	8b 2b       	or	r24, r27
    193a:	71 f3       	breq	.-36     	; 0x1918 <twi_writeTo+0x13c>
    193c:	0e 94 60 10 	call	0x20c0	; 0x20c0 <micros>
    1940:	80 90 0a 03 	lds	r8, 0x030A	; 0x80030a <twi_timeout_us>
    1944:	90 90 0b 03 	lds	r9, 0x030B	; 0x80030b <twi_timeout_us+0x1>
    1948:	a0 90 0c 03 	lds	r10, 0x030C	; 0x80030c <twi_timeout_us+0x2>
    194c:	b0 90 0d 03 	lds	r11, 0x030D	; 0x80030d <twi_timeout_us+0x3>
    1950:	dc 01       	movw	r26, r24
    1952:	cb 01       	movw	r24, r22
    1954:	8c 19       	sub	r24, r12
    1956:	9d 09       	sbc	r25, r13
    1958:	ae 09       	sbc	r26, r14
    195a:	bf 09       	sbc	r27, r15
    195c:	88 16       	cp	r8, r24
    195e:	99 06       	cpc	r9, r25
    1960:	aa 06       	cpc	r10, r26
    1962:	bb 06       	cpc	r11, r27
    1964:	c8 f6       	brcc	.-78     	; 0x1918 <twi_writeTo+0x13c>
      twi_handleTimeout(twi_do_reset_on_timeout);
    1966:	80 91 08 03 	lds	r24, 0x0308	; 0x800308 <twi_do_reset_on_timeout>
    196a:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <twi_handleTimeout>
      return (5);
    196e:	c5 e0       	ldi	r28, 0x05	; 5
    1970:	13 c0       	rjmp	.+38     	; 0x1998 <twi_writeTo+0x1bc>
    }
  }
  
  if (twi_error == 0xFF)
    1972:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <twi_error>
    1976:	8f 3f       	cpi	r24, 0xFF	; 255
    1978:	79 f0       	breq	.+30     	; 0x1998 <twi_writeTo+0x1bc>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    197a:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <twi_error>
    197e:	80 32       	cpi	r24, 0x20	; 32
    1980:	41 f0       	breq	.+16     	; 0x1992 <twi_writeTo+0x1b6>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
    1982:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <twi_error>
    1986:	80 33       	cpi	r24, 0x30	; 48
    1988:	31 f0       	breq	.+12     	; 0x1996 <twi_writeTo+0x1ba>
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
    198a:	c4 e0       	ldi	r28, 0x04	; 4
    198c:	05 c0       	rjmp	.+10     	; 0x1998 <twi_writeTo+0x1bc>
{
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    return 1;
    198e:	c1 e0       	ldi	r28, 0x01	; 1
    1990:	03 c0       	rjmp	.+6      	; 0x1998 <twi_writeTo+0x1bc>
  }
  
  if (twi_error == 0xFF)
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    return 2;	// error: address send, nack received
    1992:	c2 e0       	ldi	r28, 0x02	; 2
    1994:	01 c0       	rjmp	.+2      	; 0x1998 <twi_writeTo+0x1bc>
  else if (twi_error == TW_MT_DATA_NACK)
    return 3;	// error: data send, nack received
    1996:	c3 e0       	ldi	r28, 0x03	; 3
  else
    return 4;	// other twi error
}
    1998:	8c 2f       	mov	r24, r28
    199a:	df 91       	pop	r29
    199c:	cf 91       	pop	r28
    199e:	1f 91       	pop	r17
    19a0:	0f 91       	pop	r16
    19a2:	ff 90       	pop	r15
    19a4:	ef 90       	pop	r14
    19a6:	df 90       	pop	r13
    19a8:	cf 90       	pop	r12
    19aa:	bf 90       	pop	r11
    19ac:	af 90       	pop	r10
    19ae:	9f 90       	pop	r9
    19b0:	8f 90       	pop	r8
    19b2:	7f 90       	pop	r7
    19b4:	6f 90       	pop	r6
    19b6:	5f 90       	pop	r5
    19b8:	4f 90       	pop	r4
    19ba:	08 95       	ret

000019bc <_ZN5Print17availableForWriteEv>:
}

// sets function called on slave read
void TwoWire::onRequest( void (*function)(void) )
{
  user_onRequest = function;
    19bc:	80 e0       	ldi	r24, 0x00	; 0
    19be:	90 e0       	ldi	r25, 0x00	; 0
    19c0:	08 95       	ret

000019c2 <_ZN7TwoWire9availableEv>:
    19c2:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <_ZN7TwoWire14rxBufferLengthE>
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	20 91 47 03 	lds	r18, 0x0347	; 0x800347 <_ZN7TwoWire13rxBufferIndexE>
    19cc:	82 1b       	sub	r24, r18
    19ce:	91 09       	sbc	r25, r1
    19d0:	08 95       	ret

000019d2 <_ZN7TwoWire4readEv>:
    19d2:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <_ZN7TwoWire13rxBufferIndexE>
    19d6:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <_ZN7TwoWire14rxBufferLengthE>
    19da:	98 17       	cp	r25, r24
    19dc:	50 f4       	brcc	.+20     	; 0x19f2 <_ZN7TwoWire4readEv+0x20>
    19de:	e9 2f       	mov	r30, r25
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	e8 5b       	subi	r30, 0xB8	; 184
    19e4:	fc 4f       	sbci	r31, 0xFC	; 252
    19e6:	20 81       	ld	r18, Z
    19e8:	30 e0       	ldi	r19, 0x00	; 0
    19ea:	9f 5f       	subi	r25, 0xFF	; 255
    19ec:	90 93 47 03 	sts	0x0347, r25	; 0x800347 <_ZN7TwoWire13rxBufferIndexE>
    19f0:	02 c0       	rjmp	.+4      	; 0x19f6 <_ZN7TwoWire4readEv+0x24>
    19f2:	2f ef       	ldi	r18, 0xFF	; 255
    19f4:	3f ef       	ldi	r19, 0xFF	; 255
    19f6:	c9 01       	movw	r24, r18
    19f8:	08 95       	ret

000019fa <_ZN7TwoWire4peekEv>:
    19fa:	e0 91 47 03 	lds	r30, 0x0347	; 0x800347 <_ZN7TwoWire13rxBufferIndexE>
    19fe:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <_ZN7TwoWire14rxBufferLengthE>
    1a02:	e8 17       	cp	r30, r24
    1a04:	30 f4       	brcc	.+12     	; 0x1a12 <_ZN7TwoWire4peekEv+0x18>
    1a06:	f0 e0       	ldi	r31, 0x00	; 0
    1a08:	e8 5b       	subi	r30, 0xB8	; 184
    1a0a:	fc 4f       	sbci	r31, 0xFC	; 252
    1a0c:	80 81       	ld	r24, Z
    1a0e:	90 e0       	ldi	r25, 0x00	; 0
    1a10:	08 95       	ret
    1a12:	8f ef       	ldi	r24, 0xFF	; 255
    1a14:	9f ef       	ldi	r25, 0xFF	; 255
    1a16:	08 95       	ret

00001a18 <_ZN7TwoWire5flushEv>:
    1a18:	08 95       	ret

00001a1a <_ZN7TwoWire16onReceiveServiceEPhi>:
    1a1a:	cf 93       	push	r28
    1a1c:	df 93       	push	r29
    1a1e:	ec 01       	movw	r28, r24
    1a20:	e0 91 1e 03 	lds	r30, 0x031E	; 0x80031e <_ZN7TwoWire14user_onReceiveE>
    1a24:	f0 91 1f 03 	lds	r31, 0x031F	; 0x80031f <_ZN7TwoWire14user_onReceiveE+0x1>
    1a28:	30 97       	sbiw	r30, 0x00	; 0
    1a2a:	f1 f0       	breq	.+60     	; 0x1a68 <_ZN7TwoWire16onReceiveServiceEPhi+0x4e>
    1a2c:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <_ZN7TwoWire13rxBufferIndexE>
    1a30:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <_ZN7TwoWire14rxBufferLengthE>
    1a34:	98 17       	cp	r25, r24
    1a36:	c0 f0       	brcs	.+48     	; 0x1a68 <_ZN7TwoWire16onReceiveServiceEPhi+0x4e>
    1a38:	90 e0       	ldi	r25, 0x00	; 0
    1a3a:	29 2f       	mov	r18, r25
    1a3c:	30 e0       	ldi	r19, 0x00	; 0
    1a3e:	26 17       	cp	r18, r22
    1a40:	37 07       	cpc	r19, r23
    1a42:	54 f4       	brge	.+20     	; 0x1a58 <_ZN7TwoWire16onReceiveServiceEPhi+0x3e>
    1a44:	de 01       	movw	r26, r28
    1a46:	a2 0f       	add	r26, r18
    1a48:	b3 1f       	adc	r27, r19
    1a4a:	4c 91       	ld	r20, X
    1a4c:	d9 01       	movw	r26, r18
    1a4e:	a8 5b       	subi	r26, 0xB8	; 184
    1a50:	bc 4f       	sbci	r27, 0xFC	; 252
    1a52:	4c 93       	st	X, r20
    1a54:	9f 5f       	subi	r25, 0xFF	; 255
    1a56:	f1 cf       	rjmp	.-30     	; 0x1a3a <_ZN7TwoWire16onReceiveServiceEPhi+0x20>
    1a58:	10 92 47 03 	sts	0x0347, r1	; 0x800347 <_ZN7TwoWire13rxBufferIndexE>
    1a5c:	60 93 46 03 	sts	0x0346, r22	; 0x800346 <_ZN7TwoWire14rxBufferLengthE>
    1a60:	cb 01       	movw	r24, r22
    1a62:	df 91       	pop	r29
    1a64:	cf 91       	pop	r28
    1a66:	09 94       	ijmp
    1a68:	df 91       	pop	r29
    1a6a:	cf 91       	pop	r28
    1a6c:	08 95       	ret

00001a6e <_ZN7TwoWire16onRequestServiceEv>:
    1a6e:	e0 91 20 03 	lds	r30, 0x0320	; 0x800320 <_ZN7TwoWire14user_onRequestE>
    1a72:	f0 91 21 03 	lds	r31, 0x0321	; 0x800321 <_ZN7TwoWire14user_onRequestE+0x1>
    1a76:	30 97       	sbiw	r30, 0x00	; 0
    1a78:	29 f0       	breq	.+10     	; 0x1a84 <_ZN7TwoWire16onRequestServiceEv+0x16>
    1a7a:	10 92 24 03 	sts	0x0324, r1	; 0x800324 <_ZN7TwoWire13txBufferIndexE>
    1a7e:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <_ZN7TwoWire14txBufferLengthE>
    1a82:	09 94       	ijmp
    1a84:	08 95       	ret

00001a86 <_ZN7TwoWire5writeEPKhj>:
    1a86:	cf 92       	push	r12
    1a88:	df 92       	push	r13
    1a8a:	ef 92       	push	r14
    1a8c:	ff 92       	push	r15
    1a8e:	0f 93       	push	r16
    1a90:	1f 93       	push	r17
    1a92:	cf 93       	push	r28
    1a94:	df 93       	push	r29
    1a96:	7c 01       	movw	r14, r24
    1a98:	cb 01       	movw	r24, r22
    1a9a:	8a 01       	movw	r16, r20
    1a9c:	20 91 22 03 	lds	r18, 0x0322	; 0x800322 <_ZN7TwoWire12transmittingE>
    1aa0:	22 23       	and	r18, r18
    1aa2:	89 f0       	breq	.+34     	; 0x1ac6 <_ZN7TwoWire5writeEPKhj+0x40>
    1aa4:	eb 01       	movw	r28, r22
    1aa6:	6b 01       	movw	r12, r22
    1aa8:	c4 0e       	add	r12, r20
    1aaa:	d5 1e       	adc	r13, r21
    1aac:	cc 15       	cp	r28, r12
    1aae:	dd 05       	cpc	r29, r13
    1ab0:	69 f0       	breq	.+26     	; 0x1acc <_ZN7TwoWire5writeEPKhj+0x46>
    1ab2:	69 91       	ld	r22, Y+
    1ab4:	d7 01       	movw	r26, r14
    1ab6:	ed 91       	ld	r30, X+
    1ab8:	fc 91       	ld	r31, X
    1aba:	01 90       	ld	r0, Z+
    1abc:	f0 81       	ld	r31, Z
    1abe:	e0 2d       	mov	r30, r0
    1ac0:	c7 01       	movw	r24, r14
    1ac2:	09 95       	icall
    1ac4:	f3 cf       	rjmp	.-26     	; 0x1aac <_ZN7TwoWire5writeEPKhj+0x26>
    1ac6:	64 2f       	mov	r22, r20
    1ac8:	0e 94 a6 0b 	call	0x174c	; 0x174c <twi_transmit>
    1acc:	c8 01       	movw	r24, r16
    1ace:	df 91       	pop	r29
    1ad0:	cf 91       	pop	r28
    1ad2:	1f 91       	pop	r17
    1ad4:	0f 91       	pop	r16
    1ad6:	ff 90       	pop	r15
    1ad8:	ef 90       	pop	r14
    1ada:	df 90       	pop	r13
    1adc:	cf 90       	pop	r12
    1ade:	08 95       	ret

00001ae0 <_ZN7TwoWire5writeEh>:
    1ae0:	cf 93       	push	r28
    1ae2:	df 93       	push	r29
    1ae4:	1f 92       	push	r1
    1ae6:	cd b7       	in	r28, 0x3d	; 61
    1ae8:	de b7       	in	r29, 0x3e	; 62
    1aea:	69 83       	std	Y+1, r22	; 0x01
    1aec:	20 91 22 03 	lds	r18, 0x0322	; 0x800322 <_ZN7TwoWire12transmittingE>
    1af0:	22 23       	and	r18, r18
    1af2:	d1 f0       	breq	.+52     	; 0x1b28 <_ZN7TwoWire5writeEh+0x48>
    1af4:	20 91 23 03 	lds	r18, 0x0323	; 0x800323 <_ZN7TwoWire14txBufferLengthE>
    1af8:	20 32       	cpi	r18, 0x20	; 32
    1afa:	40 f0       	brcs	.+16     	; 0x1b0c <_ZN7TwoWire5writeEh+0x2c>
    1afc:	21 e0       	ldi	r18, 0x01	; 1
    1afe:	30 e0       	ldi	r19, 0x00	; 0
    1b00:	fc 01       	movw	r30, r24
    1b02:	33 83       	std	Z+3, r19	; 0x03
    1b04:	22 83       	std	Z+2, r18	; 0x02
    1b06:	80 e0       	ldi	r24, 0x00	; 0
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	15 c0       	rjmp	.+42     	; 0x1b36 <_ZN7TwoWire5writeEh+0x56>
    1b0c:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <_ZN7TwoWire13txBufferIndexE>
    1b10:	e8 2f       	mov	r30, r24
    1b12:	f0 e0       	ldi	r31, 0x00	; 0
    1b14:	eb 5d       	subi	r30, 0xDB	; 219
    1b16:	fc 4f       	sbci	r31, 0xFC	; 252
    1b18:	99 81       	ldd	r25, Y+1	; 0x01
    1b1a:	90 83       	st	Z, r25
    1b1c:	8f 5f       	subi	r24, 0xFF	; 255
    1b1e:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <_ZN7TwoWire13txBufferIndexE>
    1b22:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <_ZN7TwoWire14txBufferLengthE>
    1b26:	05 c0       	rjmp	.+10     	; 0x1b32 <_ZN7TwoWire5writeEh+0x52>
    1b28:	61 e0       	ldi	r22, 0x01	; 1
    1b2a:	ce 01       	movw	r24, r28
    1b2c:	01 96       	adiw	r24, 0x01	; 1
    1b2e:	0e 94 a6 0b 	call	0x174c	; 0x174c <twi_transmit>
    1b32:	81 e0       	ldi	r24, 0x01	; 1
    1b34:	90 e0       	ldi	r25, 0x00	; 0
    1b36:	0f 90       	pop	r0
    1b38:	df 91       	pop	r29
    1b3a:	cf 91       	pop	r28
    1b3c:	08 95       	ret

00001b3e <_ZN7TwoWireC1Ev>:
    1b3e:	fc 01       	movw	r30, r24
    1b40:	13 82       	std	Z+3, r1	; 0x03
    1b42:	12 82       	std	Z+2, r1	; 0x02
    1b44:	88 ee       	ldi	r24, 0xE8	; 232
    1b46:	93 e0       	ldi	r25, 0x03	; 3
    1b48:	a0 e0       	ldi	r26, 0x00	; 0
    1b4a:	b0 e0       	ldi	r27, 0x00	; 0
    1b4c:	84 83       	std	Z+4, r24	; 0x04
    1b4e:	95 83       	std	Z+5, r25	; 0x05
    1b50:	a6 83       	std	Z+6, r26	; 0x06
    1b52:	b7 83       	std	Z+7, r27	; 0x07
    1b54:	87 e1       	ldi	r24, 0x17	; 23
    1b56:	91 e0       	ldi	r25, 0x01	; 1
    1b58:	91 83       	std	Z+1, r25	; 0x01
    1b5a:	80 83       	st	Z, r24
    1b5c:	08 95       	ret

00001b5e <_ZN7TwoWire5beginEv>:
    1b5e:	10 92 47 03 	sts	0x0347, r1	; 0x800347 <_ZN7TwoWire13rxBufferIndexE>
    1b62:	10 92 46 03 	sts	0x0346, r1	; 0x800346 <_ZN7TwoWire14rxBufferLengthE>
    1b66:	10 92 24 03 	sts	0x0324, r1	; 0x800324 <_ZN7TwoWire13txBufferIndexE>
    1b6a:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <_ZN7TwoWire14txBufferLengthE>
    1b6e:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <twi_init>
    1b72:	87 e3       	ldi	r24, 0x37	; 55
    1b74:	9d e0       	ldi	r25, 0x0D	; 13
    1b76:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <twi_attachSlaveTxEvent>
    1b7a:	8d e0       	ldi	r24, 0x0D	; 13
    1b7c:	9d e0       	ldi	r25, 0x0D	; 13
    1b7e:	0c 94 ce 0b 	jmp	0x179c	; 0x179c <twi_attachSlaveRxEvent>

00001b82 <_ZN7TwoWire17beginTransmissionEh>:
    1b82:	81 e0       	ldi	r24, 0x01	; 1
    1b84:	80 93 22 03 	sts	0x0322, r24	; 0x800322 <_ZN7TwoWire12transmittingE>
    1b88:	60 93 45 03 	sts	0x0345, r22	; 0x800345 <_ZN7TwoWire9txAddressE>
    1b8c:	10 92 24 03 	sts	0x0324, r1	; 0x800324 <_ZN7TwoWire13txBufferIndexE>
    1b90:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <_ZN7TwoWire14txBufferLengthE>
    1b94:	08 95       	ret

00001b96 <_ZN7TwoWire15endTransmissionEh>:
    1b96:	0f 93       	push	r16
    1b98:	06 2f       	mov	r16, r22
    1b9a:	21 e0       	ldi	r18, 0x01	; 1
    1b9c:	40 91 23 03 	lds	r20, 0x0323	; 0x800323 <_ZN7TwoWire14txBufferLengthE>
    1ba0:	65 e2       	ldi	r22, 0x25	; 37
    1ba2:	73 e0       	ldi	r23, 0x03	; 3
    1ba4:	80 91 45 03 	lds	r24, 0x0345	; 0x800345 <_ZN7TwoWire9txAddressE>
    1ba8:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <twi_writeTo>
    1bac:	10 92 24 03 	sts	0x0324, r1	; 0x800324 <_ZN7TwoWire13txBufferIndexE>
    1bb0:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <_ZN7TwoWire14txBufferLengthE>
    1bb4:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <_ZN7TwoWire12transmittingE>
    1bb8:	0f 91       	pop	r16
    1bba:	08 95       	ret

00001bbc <_ZN7TwoWire15endTransmissionEv>:
    1bbc:	61 e0       	ldi	r22, 0x01	; 1
    1bbe:	0c 94 cb 0d 	jmp	0x1b96	; 0x1b96 <_ZN7TwoWire15endTransmissionEh>

00001bc2 <_GLOBAL__sub_I__ZN7TwoWire8rxBufferE>:
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    1bc2:	82 e1       	ldi	r24, 0x12	; 18
    1bc4:	93 e0       	ldi	r25, 0x03	; 3
    1bc6:	0c 94 9f 0d 	jmp	0x1b3e	; 0x1b3e <_ZN7TwoWireC1Ev>

00001bca <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
    1bca:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
    1bcc:	91 8d       	ldd	r25, Z+25	; 0x19
    1bce:	22 8d       	ldd	r18, Z+26	; 0x1a
    1bd0:	89 2f       	mov	r24, r25
    1bd2:	90 e0       	ldi	r25, 0x00	; 0
    1bd4:	80 5c       	subi	r24, 0xC0	; 192
    1bd6:	9f 4f       	sbci	r25, 0xFF	; 255
    1bd8:	82 1b       	sub	r24, r18
    1bda:	91 09       	sbc	r25, r1
}
    1bdc:	8f 73       	andi	r24, 0x3F	; 63
    1bde:	99 27       	eor	r25, r25
    1be0:	08 95       	ret

00001be2 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
    1be2:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
    1be4:	91 8d       	ldd	r25, Z+25	; 0x19
    1be6:	82 8d       	ldd	r24, Z+26	; 0x1a
    1be8:	98 17       	cp	r25, r24
    1bea:	31 f0       	breq	.+12     	; 0x1bf8 <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
    1bec:	82 8d       	ldd	r24, Z+26	; 0x1a
    1bee:	e8 0f       	add	r30, r24
    1bf0:	f1 1d       	adc	r31, r1
    1bf2:	85 8d       	ldd	r24, Z+29	; 0x1d
    1bf4:	90 e0       	ldi	r25, 0x00	; 0
    1bf6:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
    1bf8:	8f ef       	ldi	r24, 0xFF	; 255
    1bfa:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
    1bfc:	08 95       	ret

00001bfe <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
    1bfe:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    1c00:	91 8d       	ldd	r25, Z+25	; 0x19
    1c02:	82 8d       	ldd	r24, Z+26	; 0x1a
    1c04:	98 17       	cp	r25, r24
    1c06:	61 f0       	breq	.+24     	; 0x1c20 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    1c08:	82 8d       	ldd	r24, Z+26	; 0x1a
    1c0a:	df 01       	movw	r26, r30
    1c0c:	a8 0f       	add	r26, r24
    1c0e:	b1 1d       	adc	r27, r1
    1c10:	5d 96       	adiw	r26, 0x1d	; 29
    1c12:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    1c14:	92 8d       	ldd	r25, Z+26	; 0x1a
    1c16:	9f 5f       	subi	r25, 0xFF	; 255
    1c18:	9f 73       	andi	r25, 0x3F	; 63
    1c1a:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
    1c1c:	90 e0       	ldi	r25, 0x00	; 0
    1c1e:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
    1c20:	8f ef       	ldi	r24, 0xFF	; 255
    1c22:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
    1c24:	08 95       	ret

00001c26 <_ZN14HardwareSerial17availableForWriteEv>:
{
  tx_buffer_index_t head;
  tx_buffer_index_t tail;

  TX_BUFFER_ATOMIC {
    head = _tx_buffer_head;
    1c26:	fc 01       	movw	r30, r24
    1c28:	53 8d       	ldd	r21, Z+27	; 0x1b
    tail = _tx_buffer_tail;
    1c2a:	44 8d       	ldd	r20, Z+28	; 0x1c
    1c2c:	25 2f       	mov	r18, r21
    1c2e:	30 e0       	ldi	r19, 0x00	; 0
    1c30:	84 2f       	mov	r24, r20
    1c32:	90 e0       	ldi	r25, 0x00	; 0
  }
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
    1c34:	82 1b       	sub	r24, r18
    1c36:	93 0b       	sbc	r25, r19
    1c38:	54 17       	cp	r21, r20
    1c3a:	10 f0       	brcs	.+4      	; 0x1c40 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
    1c3c:	cf 96       	adiw	r24, 0x3f	; 63
    1c3e:	08 95       	ret
  return tail - head - 1;
    1c40:	01 97       	sbiw	r24, 0x01	; 1
}
    1c42:	08 95       	ret

00001c44 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
    1c44:	8a e8       	ldi	r24, 0x8A	; 138
    1c46:	9f e0       	ldi	r25, 0x0F	; 15
    1c48:	89 2b       	or	r24, r25
    1c4a:	41 f0       	breq	.+16     	; 0x1c5c <_Z14serialEventRunv+0x18>
    1c4c:	80 e0       	ldi	r24, 0x00	; 0
    1c4e:	90 e0       	ldi	r25, 0x00	; 0
    1c50:	89 2b       	or	r24, r25
    1c52:	21 f0       	breq	.+8      	; 0x1c5c <_Z14serialEventRunv+0x18>
    1c54:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <_Z17Serial0_availablev>
    1c58:	81 11       	cpse	r24, r1
    1c5a:	0d c0       	rjmp	.+26     	; 0x1c76 <_Z14serialEventRunv+0x32>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
    1c5c:	80 e0       	ldi	r24, 0x00	; 0
    1c5e:	90 e0       	ldi	r25, 0x00	; 0
    1c60:	89 2b       	or	r24, r25
    1c62:	71 f0       	breq	.+28     	; 0x1c80 <_Z14serialEventRunv+0x3c>
    1c64:	80 e0       	ldi	r24, 0x00	; 0
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	89 2b       	or	r24, r25
    1c6a:	51 f0       	breq	.+20     	; 0x1c80 <_Z14serialEventRunv+0x3c>
    1c6c:	0e 94 00 00 	call	0	; 0x0 <__vectors>
    1c70:	81 11       	cpse	r24, r1
    1c72:	04 c0       	rjmp	.+8      	; 0x1c7c <_Z14serialEventRunv+0x38>
    1c74:	08 95       	ret
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
    1c76:	0e 94 00 00 	call	0	; 0x0 <__vectors>
    1c7a:	f0 cf       	rjmp	.-32     	; 0x1c5c <_Z14serialEventRunv+0x18>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
    1c7c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
    1c80:	08 95       	ret

00001c82 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
#endif

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
    1c82:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
    1c84:	84 8d       	ldd	r24, Z+28	; 0x1c
    1c86:	df 01       	movw	r26, r30
    1c88:	a8 0f       	add	r26, r24
    1c8a:	b1 1d       	adc	r27, r1
    1c8c:	a3 5a       	subi	r26, 0xA3	; 163
    1c8e:	bf 4f       	sbci	r27, 0xFF	; 255
    1c90:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
    1c92:	84 8d       	ldd	r24, Z+28	; 0x1c
    1c94:	90 e0       	ldi	r25, 0x00	; 0
    1c96:	01 96       	adiw	r24, 0x01	; 1
    1c98:	8f 73       	andi	r24, 0x3F	; 63
    1c9a:	99 27       	eor	r25, r25
    1c9c:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
    1c9e:	a6 89       	ldd	r26, Z+22	; 0x16
    1ca0:	b7 89       	ldd	r27, Z+23	; 0x17
    1ca2:	2c 93       	st	X, r18
  // location". This makes sure flush() won't return until the bytes
  // actually got written. Other r/w bits are preserved, and zeroes
  // written to the rest.

#ifdef MPCM0
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
    1ca4:	a0 89       	ldd	r26, Z+16	; 0x10
    1ca6:	b1 89       	ldd	r27, Z+17	; 0x11
    1ca8:	8c 91       	ld	r24, X
    1caa:	83 70       	andi	r24, 0x03	; 3
    1cac:	80 64       	ori	r24, 0x40	; 64
    1cae:	8c 93       	st	X, r24
#else
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif

  if (_tx_buffer_head == _tx_buffer_tail) {
    1cb0:	93 8d       	ldd	r25, Z+27	; 0x1b
    1cb2:	84 8d       	ldd	r24, Z+28	; 0x1c
    1cb4:	98 13       	cpse	r25, r24
    1cb6:	06 c0       	rjmp	.+12     	; 0x1cc4 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x42>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
    1cb8:	02 88       	ldd	r0, Z+18	; 0x12
    1cba:	f3 89       	ldd	r31, Z+19	; 0x13
    1cbc:	e0 2d       	mov	r30, r0
    1cbe:	80 81       	ld	r24, Z
    1cc0:	8f 7d       	andi	r24, 0xDF	; 223
    1cc2:	80 83       	st	Z, r24
    1cc4:	08 95       	ret

00001cc6 <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
    1cc6:	ef 92       	push	r14
    1cc8:	ff 92       	push	r15
    1cca:	0f 93       	push	r16
    1ccc:	1f 93       	push	r17
    1cce:	cf 93       	push	r28
    1cd0:	df 93       	push	r29
    1cd2:	ec 01       	movw	r28, r24
  _written = true;
    1cd4:	81 e0       	ldi	r24, 0x01	; 1
    1cd6:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    1cd8:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1cda:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1cdc:	98 13       	cpse	r25, r24
    1cde:	05 c0       	rjmp	.+10     	; 0x1cea <_ZN14HardwareSerial5writeEh+0x24>
    1ce0:	e8 89       	ldd	r30, Y+16	; 0x10
    1ce2:	f9 89       	ldd	r31, Y+17	; 0x11
    1ce4:	80 81       	ld	r24, Z
    1ce6:	85 fd       	sbrc	r24, 5
    1ce8:	26 c0       	rjmp	.+76     	; 0x1d36 <_ZN14HardwareSerial5writeEh+0x70>
    1cea:	f6 2e       	mov	r15, r22
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif
    }
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
    1cec:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1cee:	10 e0       	ldi	r17, 0x00	; 0
    1cf0:	0f 5f       	subi	r16, 0xFF	; 255
    1cf2:	1f 4f       	sbci	r17, 0xFF	; 255
    1cf4:	0f 73       	andi	r16, 0x3F	; 63
    1cf6:	11 27       	eor	r17, r17
    1cf8:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
    1cfa:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1cfc:	e8 12       	cpse	r14, r24
    1cfe:	0c c0       	rjmp	.+24     	; 0x1d18 <_ZN14HardwareSerial5writeEh+0x52>
    if (bit_is_clear(SREG, SREG_I)) {
    1d00:	0f b6       	in	r0, 0x3f	; 63
    1d02:	07 fc       	sbrc	r0, 7
    1d04:	fa cf       	rjmp	.-12     	; 0x1cfa <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
    1d06:	e8 89       	ldd	r30, Y+16	; 0x10
    1d08:	f9 89       	ldd	r31, Y+17	; 0x11
    1d0a:	80 81       	ld	r24, Z
    1d0c:	85 ff       	sbrs	r24, 5
    1d0e:	f5 cf       	rjmp	.-22     	; 0x1cfa <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
    1d10:	ce 01       	movw	r24, r28
    1d12:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
    1d16:	f1 cf       	rjmp	.-30     	; 0x1cfa <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
    1d18:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d1a:	fe 01       	movw	r30, r28
    1d1c:	e8 0f       	add	r30, r24
    1d1e:	f1 1d       	adc	r31, r1
    1d20:	e3 5a       	subi	r30, 0xA3	; 163
    1d22:	ff 4f       	sbci	r31, 0xFF	; 255
    1d24:	f0 82       	st	Z, r15

  // make atomic to prevent execution of ISR between setting the
  // head pointer and setting the interrupt flag resulting in buffer
  // retransmission
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1d26:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1d28:	f8 94       	cli
    _tx_buffer_head = i;
    1d2a:	0b 8f       	std	Y+27, r16	; 0x1b
    sbi(*_ucsrb, UDRIE0);
    1d2c:	ea 89       	ldd	r30, Y+18	; 0x12
    1d2e:	fb 89       	ldd	r31, Y+19	; 0x13
    1d30:	80 81       	ld	r24, Z
    1d32:	80 62       	ori	r24, 0x20	; 32
    1d34:	0a c0       	rjmp	.+20     	; 0x1d4a <_ZN14HardwareSerial5writeEh+0x84>
    // So writing UDR must happen first.
    // Writing UDR and clearing TC must be done atomically, otherwise
    // interrupts might delay the TXC clear so the byte written to UDR
    // is transmitted (setting TXC) before clearing TXC. Then TXC will
    // be cleared when no bytes are left, causing flush() to hang
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1d36:	9f b7       	in	r25, 0x3f	; 63
    1d38:	f8 94       	cli
      *_udr = c;
    1d3a:	ee 89       	ldd	r30, Y+22	; 0x16
    1d3c:	ff 89       	ldd	r31, Y+23	; 0x17
    1d3e:	60 83       	st	Z, r22
#ifdef MPCM0
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
    1d40:	e8 89       	ldd	r30, Y+16	; 0x10
    1d42:	f9 89       	ldd	r31, Y+17	; 0x11
    1d44:	80 81       	ld	r24, Z
    1d46:	83 70       	andi	r24, 0x03	; 3
    1d48:	80 64       	ori	r24, 0x40	; 64
    1d4a:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1d4c:	9f bf       	out	0x3f, r25	; 63
    _tx_buffer_head = i;
    sbi(*_ucsrb, UDRIE0);
  }
  
  return 1;
}
    1d4e:	81 e0       	ldi	r24, 0x01	; 1
    1d50:	90 e0       	ldi	r25, 0x00	; 0
    1d52:	df 91       	pop	r29
    1d54:	cf 91       	pop	r28
    1d56:	1f 91       	pop	r17
    1d58:	0f 91       	pop	r16
    1d5a:	ff 90       	pop	r15
    1d5c:	ef 90       	pop	r14
    1d5e:	08 95       	ret

00001d60 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
    1d60:	cf 93       	push	r28
    1d62:	df 93       	push	r29
    1d64:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
    1d66:	88 8d       	ldd	r24, Y+24	; 0x18
    1d68:	88 23       	and	r24, r24
    1d6a:	c9 f0       	breq	.+50     	; 0x1d9e <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
    1d6c:	ea 89       	ldd	r30, Y+18	; 0x12
    1d6e:	fb 89       	ldd	r31, Y+19	; 0x13
    1d70:	80 81       	ld	r24, Z
    1d72:	85 fd       	sbrc	r24, 5
    1d74:	05 c0       	rjmp	.+10     	; 0x1d80 <_ZN14HardwareSerial5flushEv+0x20>
    1d76:	a8 89       	ldd	r26, Y+16	; 0x10
    1d78:	b9 89       	ldd	r27, Y+17	; 0x11
    1d7a:	8c 91       	ld	r24, X
    1d7c:	86 fd       	sbrc	r24, 6
    1d7e:	0f c0       	rjmp	.+30     	; 0x1d9e <_ZN14HardwareSerial5flushEv+0x3e>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
    1d80:	0f b6       	in	r0, 0x3f	; 63
    1d82:	07 fc       	sbrc	r0, 7
    1d84:	f5 cf       	rjmp	.-22     	; 0x1d70 <_ZN14HardwareSerial5flushEv+0x10>
    1d86:	80 81       	ld	r24, Z
    1d88:	85 ff       	sbrs	r24, 5
    1d8a:	f2 cf       	rjmp	.-28     	; 0x1d70 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
    1d8c:	a8 89       	ldd	r26, Y+16	; 0x10
    1d8e:	b9 89       	ldd	r27, Y+17	; 0x11
    1d90:	8c 91       	ld	r24, X
    1d92:	85 ff       	sbrs	r24, 5
    1d94:	ed cf       	rjmp	.-38     	; 0x1d70 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
    1d96:	ce 01       	movw	r24, r28
    1d98:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
    1d9c:	e7 cf       	rjmp	.-50     	; 0x1d6c <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
    1d9e:	df 91       	pop	r29
    1da0:	cf 91       	pop	r28
    1da2:	08 95       	ret

00001da4 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
    1da4:	cf 92       	push	r12
    1da6:	df 92       	push	r13
    1da8:	ef 92       	push	r14
    1daa:	ff 92       	push	r15
    1dac:	1f 93       	push	r17
    1dae:	cf 93       	push	r28
    1db0:	df 93       	push	r29
    1db2:	ec 01       	movw	r28, r24
    1db4:	6a 01       	movw	r12, r20
    1db6:	7b 01       	movw	r14, r22
    1db8:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
    1dba:	60 e8       	ldi	r22, 0x80	; 128
    1dbc:	74 e8       	ldi	r23, 0x84	; 132
    1dbe:	8e e1       	ldi	r24, 0x1E	; 30
    1dc0:	90 e0       	ldi	r25, 0x00	; 0
    1dc2:	a7 01       	movw	r20, r14
    1dc4:	96 01       	movw	r18, r12
    1dc6:	0e 94 87 11 	call	0x230e	; 0x230e <__udivmodsi4>
    1dca:	da 01       	movw	r26, r20
    1dcc:	c9 01       	movw	r24, r18
    1dce:	01 97       	sbiw	r24, 0x01	; 1
    1dd0:	a1 09       	sbc	r26, r1
    1dd2:	b1 09       	sbc	r27, r1
    1dd4:	b6 95       	lsr	r27
    1dd6:	a7 95       	ror	r26
    1dd8:	97 95       	ror	r25
    1dda:	87 95       	ror	r24
    1ddc:	9c 01       	movw	r18, r24
  *_ucsra = 1 << U2X0;
    1dde:	e8 89       	ldd	r30, Y+16	; 0x10
    1de0:	f9 89       	ldd	r31, Y+17	; 0x11
    1de2:	82 e0       	ldi	r24, 0x02	; 2
    1de4:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
    1de6:	21 15       	cp	r18, r1
    1de8:	80 e1       	ldi	r24, 0x10	; 16
    1dea:	38 07       	cpc	r19, r24
    1dec:	a8 f0       	brcs	.+42     	; 0x1e18 <_ZN14HardwareSerial5beginEmh+0x74>
  {
    *_ucsra = 0;
    1dee:	e8 89       	ldd	r30, Y+16	; 0x10
    1df0:	f9 89       	ldd	r31, Y+17	; 0x11
    1df2:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    1df4:	60 e4       	ldi	r22, 0x40	; 64
    1df6:	72 e4       	ldi	r23, 0x42	; 66
    1df8:	8f e0       	ldi	r24, 0x0F	; 15
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	a7 01       	movw	r20, r14
    1dfe:	96 01       	movw	r18, r12
    1e00:	0e 94 87 11 	call	0x230e	; 0x230e <__udivmodsi4>
    1e04:	da 01       	movw	r26, r20
    1e06:	c9 01       	movw	r24, r18
    1e08:	01 97       	sbiw	r24, 0x01	; 1
    1e0a:	a1 09       	sbc	r26, r1
    1e0c:	b1 09       	sbc	r27, r1
    1e0e:	b6 95       	lsr	r27
    1e10:	a7 95       	ror	r26
    1e12:	97 95       	ror	r25
    1e14:	87 95       	ror	r24
    1e16:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    1e18:	ec 85       	ldd	r30, Y+12	; 0x0c
    1e1a:	fd 85       	ldd	r31, Y+13	; 0x0d
    1e1c:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    1e1e:	ee 85       	ldd	r30, Y+14	; 0x0e
    1e20:	ff 85       	ldd	r31, Y+15	; 0x0f
    1e22:	20 83       	st	Z, r18

  _written = false;
    1e24:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
    1e26:	ec 89       	ldd	r30, Y+20	; 0x14
    1e28:	fd 89       	ldd	r31, Y+21	; 0x15
    1e2a:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
    1e2c:	ea 89       	ldd	r30, Y+18	; 0x12
    1e2e:	fb 89       	ldd	r31, Y+19	; 0x13
    1e30:	80 81       	ld	r24, Z
    1e32:	80 61       	ori	r24, 0x10	; 16
    1e34:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
    1e36:	ea 89       	ldd	r30, Y+18	; 0x12
    1e38:	fb 89       	ldd	r31, Y+19	; 0x13
    1e3a:	80 81       	ld	r24, Z
    1e3c:	88 60       	ori	r24, 0x08	; 8
    1e3e:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
    1e40:	ea 89       	ldd	r30, Y+18	; 0x12
    1e42:	fb 89       	ldd	r31, Y+19	; 0x13
    1e44:	80 81       	ld	r24, Z
    1e46:	80 68       	ori	r24, 0x80	; 128
    1e48:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
    1e4a:	ea 89       	ldd	r30, Y+18	; 0x12
    1e4c:	fb 89       	ldd	r31, Y+19	; 0x13
    1e4e:	80 81       	ld	r24, Z
    1e50:	8f 7d       	andi	r24, 0xDF	; 223
    1e52:	80 83       	st	Z, r24
}
    1e54:	df 91       	pop	r29
    1e56:	cf 91       	pop	r28
    1e58:	1f 91       	pop	r17
    1e5a:	ff 90       	pop	r15
    1e5c:	ef 90       	pop	r14
    1e5e:	df 90       	pop	r13
    1e60:	cf 90       	pop	r12
    1e62:	08 95       	ret

00001e64 <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
    1e64:	1f 92       	push	r1
    1e66:	0f 92       	push	r0
    1e68:	0f b6       	in	r0, 0x3f	; 63
    1e6a:	0f 92       	push	r0
    1e6c:	11 24       	eor	r1, r1
    1e6e:	2f 93       	push	r18
    1e70:	8f 93       	push	r24
    1e72:	9f 93       	push	r25
    1e74:	ef 93       	push	r30
    1e76:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
    1e78:	e0 91 78 03 	lds	r30, 0x0378	; 0x800378 <Serial+0x10>
    1e7c:	f0 91 79 03 	lds	r31, 0x0379	; 0x800379 <Serial+0x11>
    1e80:	80 81       	ld	r24, Z
    1e82:	e0 91 7e 03 	lds	r30, 0x037E	; 0x80037e <Serial+0x16>
    1e86:	f0 91 7f 03 	lds	r31, 0x037F	; 0x80037f <Serial+0x17>
    1e8a:	82 fd       	sbrc	r24, 2
    1e8c:	12 c0       	rjmp	.+36     	; 0x1eb2 <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
    1e8e:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
    1e90:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <Serial+0x19>
    1e94:	8f 5f       	subi	r24, 0xFF	; 255
    1e96:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
    1e98:	20 91 82 03 	lds	r18, 0x0382	; 0x800382 <Serial+0x1a>
    1e9c:	82 17       	cp	r24, r18
    1e9e:	51 f0       	breq	.+20     	; 0x1eb4 <__vector_18+0x50>
      _rx_buffer[_rx_buffer_head] = c;
    1ea0:	e0 91 81 03 	lds	r30, 0x0381	; 0x800381 <Serial+0x19>
    1ea4:	f0 e0       	ldi	r31, 0x00	; 0
    1ea6:	e8 59       	subi	r30, 0x98	; 152
    1ea8:	fc 4f       	sbci	r31, 0xFC	; 252
    1eaa:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
    1eac:	80 93 81 03 	sts	0x0381, r24	; 0x800381 <Serial+0x19>
    1eb0:	01 c0       	rjmp	.+2      	; 0x1eb4 <__vector_18+0x50>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
    1eb2:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
    1eb4:	ff 91       	pop	r31
    1eb6:	ef 91       	pop	r30
    1eb8:	9f 91       	pop	r25
    1eba:	8f 91       	pop	r24
    1ebc:	2f 91       	pop	r18
    1ebe:	0f 90       	pop	r0
    1ec0:	0f be       	out	0x3f, r0	; 63
    1ec2:	0f 90       	pop	r0
    1ec4:	1f 90       	pop	r1
    1ec6:	18 95       	reti

00001ec8 <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
    1ec8:	1f 92       	push	r1
    1eca:	0f 92       	push	r0
    1ecc:	0f b6       	in	r0, 0x3f	; 63
    1ece:	0f 92       	push	r0
    1ed0:	11 24       	eor	r1, r1
    1ed2:	2f 93       	push	r18
    1ed4:	3f 93       	push	r19
    1ed6:	4f 93       	push	r20
    1ed8:	5f 93       	push	r21
    1eda:	6f 93       	push	r22
    1edc:	7f 93       	push	r23
    1ede:	8f 93       	push	r24
    1ee0:	9f 93       	push	r25
    1ee2:	af 93       	push	r26
    1ee4:	bf 93       	push	r27
    1ee6:	ef 93       	push	r30
    1ee8:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
    1eea:	88 e6       	ldi	r24, 0x68	; 104
    1eec:	93 e0       	ldi	r25, 0x03	; 3
    1eee:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
    1ef2:	ff 91       	pop	r31
    1ef4:	ef 91       	pop	r30
    1ef6:	bf 91       	pop	r27
    1ef8:	af 91       	pop	r26
    1efa:	9f 91       	pop	r25
    1efc:	8f 91       	pop	r24
    1efe:	7f 91       	pop	r23
    1f00:	6f 91       	pop	r22
    1f02:	5f 91       	pop	r21
    1f04:	4f 91       	pop	r20
    1f06:	3f 91       	pop	r19
    1f08:	2f 91       	pop	r18
    1f0a:	0f 90       	pop	r0
    1f0c:	0f be       	out	0x3f, r0	; 63
    1f0e:	0f 90       	pop	r0
    1f10:	1f 90       	pop	r1
    1f12:	18 95       	reti

00001f14 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
    1f14:	88 e6       	ldi	r24, 0x68	; 104
    1f16:	93 e0       	ldi	r25, 0x03	; 3
    1f18:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <_ZN14HardwareSerial9availableEv>
    1f1c:	21 e0       	ldi	r18, 0x01	; 1
    1f1e:	89 2b       	or	r24, r25
    1f20:	09 f4       	brne	.+2      	; 0x1f24 <_Z17Serial0_availablev+0x10>
    1f22:	20 e0       	ldi	r18, 0x00	; 0
}
    1f24:	82 2f       	mov	r24, r18
    1f26:	08 95       	ret

00001f28 <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    1f28:	e8 e6       	ldi	r30, 0x68	; 104
    1f2a:	f3 e0       	ldi	r31, 0x03	; 3
    1f2c:	13 82       	std	Z+3, r1	; 0x03
    1f2e:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
    1f30:	88 ee       	ldi	r24, 0xE8	; 232
    1f32:	93 e0       	ldi	r25, 0x03	; 3
    1f34:	a0 e0       	ldi	r26, 0x00	; 0
    1f36:	b0 e0       	ldi	r27, 0x00	; 0
    1f38:	84 83       	std	Z+4, r24	; 0x04
    1f3a:	95 83       	std	Z+5, r25	; 0x05
    1f3c:	a6 83       	std	Z+6, r26	; 0x06
    1f3e:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
    1f40:	89 e2       	ldi	r24, 0x29	; 41
    1f42:	91 e0       	ldi	r25, 0x01	; 1
    1f44:	91 83       	std	Z+1, r25	; 0x01
    1f46:	80 83       	st	Z, r24
    1f48:	85 ec       	ldi	r24, 0xC5	; 197
    1f4a:	90 e0       	ldi	r25, 0x00	; 0
    1f4c:	95 87       	std	Z+13, r25	; 0x0d
    1f4e:	84 87       	std	Z+12, r24	; 0x0c
    1f50:	84 ec       	ldi	r24, 0xC4	; 196
    1f52:	90 e0       	ldi	r25, 0x00	; 0
    1f54:	97 87       	std	Z+15, r25	; 0x0f
    1f56:	86 87       	std	Z+14, r24	; 0x0e
    1f58:	80 ec       	ldi	r24, 0xC0	; 192
    1f5a:	90 e0       	ldi	r25, 0x00	; 0
    1f5c:	91 8b       	std	Z+17, r25	; 0x11
    1f5e:	80 8b       	std	Z+16, r24	; 0x10
    1f60:	81 ec       	ldi	r24, 0xC1	; 193
    1f62:	90 e0       	ldi	r25, 0x00	; 0
    1f64:	93 8b       	std	Z+19, r25	; 0x13
    1f66:	82 8b       	std	Z+18, r24	; 0x12
    1f68:	82 ec       	ldi	r24, 0xC2	; 194
    1f6a:	90 e0       	ldi	r25, 0x00	; 0
    1f6c:	95 8b       	std	Z+21, r25	; 0x15
    1f6e:	84 8b       	std	Z+20, r24	; 0x14
    1f70:	86 ec       	ldi	r24, 0xC6	; 198
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	97 8b       	std	Z+23, r25	; 0x17
    1f76:	86 8b       	std	Z+22, r24	; 0x16
    1f78:	11 8e       	std	Z+25, r1	; 0x19
    1f7a:	12 8e       	std	Z+26, r1	; 0x1a
    1f7c:	13 8e       	std	Z+27, r1	; 0x1b
    1f7e:	14 8e       	std	Z+28, r1	; 0x1c
    1f80:	08 95       	ret

00001f82 <initVariant>:
    1f82:	08 95       	ret

00001f84 <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
    1f84:	0e 94 8e 10 	call	0x211c	; 0x211c <init>

	initVariant();
    1f88:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    1f8c:	0e 94 0f 0b 	call	0x161e	; 0x161e <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    1f90:	c2 e2       	ldi	r28, 0x22	; 34
    1f92:	de e0       	ldi	r29, 0x0E	; 14
#endif
	
	setup();
    
	for (;;) {
		loop();
    1f94:	0e 94 47 0b 	call	0x168e	; 0x168e <loop>
		if (serialEventRun) serialEventRun();
    1f98:	20 97       	sbiw	r28, 0x00	; 0
    1f9a:	e1 f3       	breq	.-8      	; 0x1f94 <main+0x10>
    1f9c:	0e 94 22 0e 	call	0x1c44	; 0x1c44 <_Z14serialEventRunv>
    1fa0:	f9 cf       	rjmp	.-14     	; 0x1f94 <main+0x10>

00001fa2 <_Znwj>:
    1fa2:	0c 94 af 11 	jmp	0x235e	; 0x235e <malloc>

00001fa6 <_ZdlPv>:
    1fa6:	0c 94 47 12 	jmp	0x248e	; 0x248e <free>

00001faa <_ZN5Print5writeEPKhj>:
      if (str == NULL) return 0;
      return write((const uint8_t *)str, strlen(str));
    }
    virtual size_t write(const uint8_t *buffer, size_t size);
    size_t write(const char *buffer, size_t size) {
      return write((const uint8_t *)buffer, size);
    1faa:	cf 92       	push	r12
    1fac:	df 92       	push	r13
    1fae:	ef 92       	push	r14
    1fb0:	ff 92       	push	r15
    1fb2:	0f 93       	push	r16
    1fb4:	1f 93       	push	r17
    1fb6:	cf 93       	push	r28
    1fb8:	df 93       	push	r29
    1fba:	6c 01       	movw	r12, r24
    1fbc:	7a 01       	movw	r14, r20
    1fbe:	8b 01       	movw	r16, r22
    1fc0:	c0 e0       	ldi	r28, 0x00	; 0
    1fc2:	d0 e0       	ldi	r29, 0x00	; 0
    1fc4:	ce 15       	cp	r28, r14
    1fc6:	df 05       	cpc	r29, r15
    1fc8:	81 f0       	breq	.+32     	; 0x1fea <_ZN5Print5writeEPKhj+0x40>
    1fca:	d8 01       	movw	r26, r16
    1fcc:	6d 91       	ld	r22, X+
    1fce:	8d 01       	movw	r16, r26
    1fd0:	d6 01       	movw	r26, r12
    1fd2:	ed 91       	ld	r30, X+
    1fd4:	fc 91       	ld	r31, X
    1fd6:	01 90       	ld	r0, Z+
    1fd8:	f0 81       	ld	r31, Z
    1fda:	e0 2d       	mov	r30, r0
    1fdc:	c6 01       	movw	r24, r12
    1fde:	09 95       	icall
    1fe0:	89 2b       	or	r24, r25
    1fe2:	11 f0       	breq	.+4      	; 0x1fe8 <_ZN5Print5writeEPKhj+0x3e>
    1fe4:	21 96       	adiw	r28, 0x01	; 1
    1fe6:	ee cf       	rjmp	.-36     	; 0x1fc4 <_ZN5Print5writeEPKhj+0x1a>
    1fe8:	7e 01       	movw	r14, r28
    1fea:	c7 01       	movw	r24, r14
    1fec:	df 91       	pop	r29
    1fee:	cf 91       	pop	r28
    1ff0:	1f 91       	pop	r17
    1ff2:	0f 91       	pop	r16
    1ff4:	ff 90       	pop	r15
    1ff6:	ef 90       	pop	r14
    1ff8:	df 90       	pop	r13
    1ffa:	cf 90       	pop	r12
    1ffc:	08 95       	ret

00001ffe <_ZN5Print5writeEPKc>:
    1ffe:	61 15       	cp	r22, r1
    2000:	71 05       	cpc	r23, r1
    2002:	79 f0       	breq	.+30     	; 0x2022 <_ZN5Print5writeEPKc+0x24>
    2004:	fb 01       	movw	r30, r22
    2006:	01 90       	ld	r0, Z+
    2008:	00 20       	and	r0, r0
    200a:	e9 f7       	brne	.-6      	; 0x2006 <_ZN5Print5writeEPKc+0x8>
    200c:	31 97       	sbiw	r30, 0x01	; 1
    200e:	af 01       	movw	r20, r30
    2010:	46 1b       	sub	r20, r22
    2012:	57 0b       	sbc	r21, r23
    2014:	dc 01       	movw	r26, r24
    2016:	ed 91       	ld	r30, X+
    2018:	fc 91       	ld	r31, X
    201a:	02 80       	ldd	r0, Z+2	; 0x02
    201c:	f3 81       	ldd	r31, Z+3	; 0x03
    201e:	e0 2d       	mov	r30, r0
    2020:	09 94       	ijmp
    2022:	80 e0       	ldi	r24, 0x00	; 0
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	08 95       	ret

00002028 <_ZN5Print5printEPKc>:
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
  return write(str);
    2028:	0c 94 ff 0f 	jmp	0x1ffe	; 0x1ffe <_ZN5Print5writeEPKc>

0000202c <__vector_16>:
		while ( ms > 0 && (micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    202c:	1f 92       	push	r1
    202e:	0f 92       	push	r0
    2030:	0f b6       	in	r0, 0x3f	; 63
    2032:	0f 92       	push	r0
    2034:	11 24       	eor	r1, r1
    2036:	2f 93       	push	r18
    2038:	3f 93       	push	r19
    203a:	8f 93       	push	r24
    203c:	9f 93       	push	r25
    203e:	af 93       	push	r26
    2040:	bf 93       	push	r27
    2042:	80 91 06 04 	lds	r24, 0x0406	; 0x800406 <timer0_millis>
    2046:	90 91 07 04 	lds	r25, 0x0407	; 0x800407 <timer0_millis+0x1>
    204a:	a0 91 08 04 	lds	r26, 0x0408	; 0x800408 <timer0_millis+0x2>
    204e:	b0 91 09 04 	lds	r27, 0x0409	; 0x800409 <timer0_millis+0x3>
    2052:	30 91 05 04 	lds	r19, 0x0405	; 0x800405 <timer0_fract>
    2056:	26 e0       	ldi	r18, 0x06	; 6
    2058:	23 0f       	add	r18, r19
    205a:	2d 37       	cpi	r18, 0x7D	; 125
    205c:	20 f4       	brcc	.+8      	; 0x2066 <__vector_16+0x3a>
    205e:	02 96       	adiw	r24, 0x02	; 2
    2060:	a1 1d       	adc	r26, r1
    2062:	b1 1d       	adc	r27, r1
    2064:	05 c0       	rjmp	.+10     	; 0x2070 <__vector_16+0x44>
    2066:	29 e8       	ldi	r18, 0x89	; 137
    2068:	23 0f       	add	r18, r19
    206a:	03 96       	adiw	r24, 0x03	; 3
    206c:	a1 1d       	adc	r26, r1
    206e:	b1 1d       	adc	r27, r1
    2070:	20 93 05 04 	sts	0x0405, r18	; 0x800405 <timer0_fract>
    2074:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <timer0_millis>
    2078:	90 93 07 04 	sts	0x0407, r25	; 0x800407 <timer0_millis+0x1>
    207c:	a0 93 08 04 	sts	0x0408, r26	; 0x800408 <timer0_millis+0x2>
    2080:	b0 93 09 04 	sts	0x0409, r27	; 0x800409 <timer0_millis+0x3>
    2084:	80 91 0a 04 	lds	r24, 0x040A	; 0x80040a <timer0_overflow_count>
    2088:	90 91 0b 04 	lds	r25, 0x040B	; 0x80040b <timer0_overflow_count+0x1>
    208c:	a0 91 0c 04 	lds	r26, 0x040C	; 0x80040c <timer0_overflow_count+0x2>
    2090:	b0 91 0d 04 	lds	r27, 0x040D	; 0x80040d <timer0_overflow_count+0x3>
    2094:	01 96       	adiw	r24, 0x01	; 1
    2096:	a1 1d       	adc	r26, r1
    2098:	b1 1d       	adc	r27, r1
    209a:	80 93 0a 04 	sts	0x040A, r24	; 0x80040a <timer0_overflow_count>
    209e:	90 93 0b 04 	sts	0x040B, r25	; 0x80040b <timer0_overflow_count+0x1>
    20a2:	a0 93 0c 04 	sts	0x040C, r26	; 0x80040c <timer0_overflow_count+0x2>
    20a6:	b0 93 0d 04 	sts	0x040D, r27	; 0x80040d <timer0_overflow_count+0x3>
    20aa:	bf 91       	pop	r27
    20ac:	af 91       	pop	r26
    20ae:	9f 91       	pop	r25
    20b0:	8f 91       	pop	r24
    20b2:	3f 91       	pop	r19
    20b4:	2f 91       	pop	r18
    20b6:	0f 90       	pop	r0
    20b8:	0f be       	out	0x3f, r0	; 63
    20ba:	0f 90       	pop	r0
    20bc:	1f 90       	pop	r1
    20be:	18 95       	reti

000020c0 <micros>:
    20c0:	3f b7       	in	r19, 0x3f	; 63
    20c2:	f8 94       	cli
    20c4:	80 91 0a 04 	lds	r24, 0x040A	; 0x80040a <timer0_overflow_count>
    20c8:	90 91 0b 04 	lds	r25, 0x040B	; 0x80040b <timer0_overflow_count+0x1>
    20cc:	a0 91 0c 04 	lds	r26, 0x040C	; 0x80040c <timer0_overflow_count+0x2>
    20d0:	b0 91 0d 04 	lds	r27, 0x040D	; 0x80040d <timer0_overflow_count+0x3>
    20d4:	26 b5       	in	r18, 0x26	; 38
    20d6:	a8 9b       	sbis	0x15, 0	; 21
    20d8:	05 c0       	rjmp	.+10     	; 0x20e4 <micros+0x24>
    20da:	2f 3f       	cpi	r18, 0xFF	; 255
    20dc:	19 f0       	breq	.+6      	; 0x20e4 <micros+0x24>
    20de:	01 96       	adiw	r24, 0x01	; 1
    20e0:	a1 1d       	adc	r26, r1
    20e2:	b1 1d       	adc	r27, r1
    20e4:	3f bf       	out	0x3f, r19	; 63
    20e6:	ba 2f       	mov	r27, r26
    20e8:	a9 2f       	mov	r26, r25
    20ea:	98 2f       	mov	r25, r24
    20ec:	88 27       	eor	r24, r24
    20ee:	82 0f       	add	r24, r18
    20f0:	91 1d       	adc	r25, r1
    20f2:	a1 1d       	adc	r26, r1
    20f4:	b1 1d       	adc	r27, r1
    20f6:	bc 01       	movw	r22, r24
    20f8:	cd 01       	movw	r24, r26
    20fa:	43 e0       	ldi	r20, 0x03	; 3
    20fc:	66 0f       	add	r22, r22
    20fe:	77 1f       	adc	r23, r23
    2100:	88 1f       	adc	r24, r24
    2102:	99 1f       	adc	r25, r25
    2104:	4a 95       	dec	r20
    2106:	d1 f7       	brne	.-12     	; 0x20fc <micros+0x3c>
    2108:	08 95       	ret

0000210a <delayMicroseconds>:
#elif F_CPU >= 8000000L
	// for the 8 MHz internal clock

	// for a 1 and 2 microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 2us
	if (us <= 2) return; //  = 3 cycles, (4 when true)
    210a:	83 30       	cpi	r24, 0x03	; 3
    210c:	91 05       	cpc	r25, r1
    210e:	28 f0       	brcs	.+10     	; 0x211a <delayMicroseconds+0x10>

	// the following loop takes 1/2 of a microsecond (4 cycles)
	// per iteration, so execute it twice for each microsecond of
	// delay requested.
	us <<= 1; //x2 us, = 2 cycles
    2110:	88 0f       	add	r24, r24
    2112:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 17 (19) cycles above, remove 4, (4*4=16)
	// us is at least 6 so we can substract 4
	us -= 4; // = 2 cycles
    2114:	04 97       	sbiw	r24, 0x04	; 4
	

#endif

	// busy wait
	__asm__ __volatile__ (
    2116:	01 97       	sbiw	r24, 0x01	; 1
    2118:	f1 f7       	brne	.-4      	; 0x2116 <delayMicroseconds+0xc>
    211a:	08 95       	ret

0000211c <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    211c:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    211e:	84 b5       	in	r24, 0x24	; 36
    2120:	82 60       	ori	r24, 0x02	; 2
    2122:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    2124:	84 b5       	in	r24, 0x24	; 36
    2126:	81 60       	ori	r24, 0x01	; 1
    2128:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    212a:	85 b5       	in	r24, 0x25	; 37
    212c:	82 60       	ori	r24, 0x02	; 2
    212e:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    2130:	85 b5       	in	r24, 0x25	; 37
    2132:	81 60       	ori	r24, 0x01	; 1
    2134:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    2136:	ee e6       	ldi	r30, 0x6E	; 110
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	80 81       	ld	r24, Z
    213c:	81 60       	ori	r24, 0x01	; 1
    213e:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    2140:	e1 e8       	ldi	r30, 0x81	; 129
    2142:	f0 e0       	ldi	r31, 0x00	; 0
    2144:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    2146:	80 81       	ld	r24, Z
    2148:	82 60       	ori	r24, 0x02	; 2
    214a:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    214c:	80 81       	ld	r24, Z
    214e:	81 60       	ori	r24, 0x01	; 1
    2150:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    2152:	e0 e8       	ldi	r30, 0x80	; 128
    2154:	f0 e0       	ldi	r31, 0x00	; 0
    2156:	80 81       	ld	r24, Z
    2158:	81 60       	ori	r24, 0x01	; 1
    215a:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    215c:	e1 eb       	ldi	r30, 0xB1	; 177
    215e:	f0 e0       	ldi	r31, 0x00	; 0
    2160:	80 81       	ld	r24, Z
    2162:	84 60       	ori	r24, 0x04	; 4
    2164:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    2166:	e0 eb       	ldi	r30, 0xB0	; 176
    2168:	f0 e0       	ldi	r31, 0x00	; 0
    216a:	80 81       	ld	r24, Z
    216c:	81 60       	ori	r24, 0x01	; 1
    216e:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
    2170:	e1 e9       	ldi	r30, 0x91	; 145
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 81       	ld	r24, Z
    2176:	82 60       	ori	r24, 0x02	; 2
    2178:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
    217a:	80 81       	ld	r24, Z
    217c:	81 60       	ori	r24, 0x01	; 1
    217e:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    2180:	e0 e9       	ldi	r30, 0x90	; 144
    2182:	f0 e0       	ldi	r31, 0x00	; 0
    2184:	80 81       	ld	r24, Z
    2186:	81 60       	ori	r24, 0x01	; 1
    2188:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
    218a:	e1 ea       	ldi	r30, 0xA1	; 161
    218c:	f0 e0       	ldi	r31, 0x00	; 0
    218e:	80 81       	ld	r24, Z
    2190:	82 60       	ori	r24, 0x02	; 2
    2192:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
    2194:	80 81       	ld	r24, Z
    2196:	81 60       	ori	r24, 0x01	; 1
    2198:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    219a:	e0 ea       	ldi	r30, 0xA0	; 160
    219c:	f0 e0       	ldi	r31, 0x00	; 0
    219e:	80 81       	ld	r24, Z
    21a0:	81 60       	ori	r24, 0x01	; 1
    21a2:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
		sbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		sbi(ADCSRA, ADPS2);
    21a4:	ea e7       	ldi	r30, 0x7A	; 122
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	80 81       	ld	r24, Z
    21aa:	84 60       	ori	r24, 0x04	; 4
    21ac:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    21ae:	80 81       	ld	r24, Z
    21b0:	82 60       	ori	r24, 0x02	; 2
    21b2:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS0);
    21b4:	80 81       	ld	r24, Z
    21b6:	8e 7f       	andi	r24, 0xFE	; 254
    21b8:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    21ba:	80 81       	ld	r24, Z
    21bc:	80 68       	ori	r24, 0x80	; 128
    21be:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    21c0:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
    21c4:	08 95       	ret

000021c6 <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    21c6:	90 e0       	ldi	r25, 0x00	; 0
    21c8:	fc 01       	movw	r30, r24
    21ca:	31 97       	sbiw	r30, 0x01	; 1
    21cc:	ed 30       	cpi	r30, 0x0D	; 13
    21ce:	f1 05       	cpc	r31, r1
    21d0:	90 f5       	brcc	.+100    	; 0x2236 <turnOffPWM+0x70>
    21d2:	e6 5a       	subi	r30, 0xA6	; 166
    21d4:	ff 4f       	sbci	r31, 0xFF	; 255
    21d6:	0c 94 a9 11 	jmp	0x2352	; 0x2352 <__tablejump2__>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    21da:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    21de:	8f 77       	andi	r24, 0x7F	; 127
    21e0:	03 c0       	rjmp	.+6      	; 0x21e8 <turnOffPWM+0x22>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    21e2:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    21e6:	8f 7d       	andi	r24, 0xDF	; 223
    21e8:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    21ec:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    21ee:	84 b5       	in	r24, 0x24	; 36
    21f0:	8f 77       	andi	r24, 0x7F	; 127
    21f2:	02 c0       	rjmp	.+4      	; 0x21f8 <turnOffPWM+0x32>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    21f4:	84 b5       	in	r24, 0x24	; 36
    21f6:	8f 7d       	andi	r24, 0xDF	; 223
    21f8:	84 bd       	out	0x24, r24	; 36
    21fa:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    21fc:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    2200:	8f 77       	andi	r24, 0x7F	; 127
    2202:	03 c0       	rjmp	.+6      	; 0x220a <turnOffPWM+0x44>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    2204:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    2208:	8f 7d       	andi	r24, 0xDF	; 223
    220a:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    220e:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
    2210:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7f8090>
    2214:	8f 77       	andi	r24, 0x7F	; 127
    2216:	03 c0       	rjmp	.+6      	; 0x221e <turnOffPWM+0x58>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
    2218:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7f8090>
    221c:	8f 7d       	andi	r24, 0xDF	; 223
    221e:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7f8090>
    2222:	08 95       	ret
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
    2224:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
    2228:	8f 77       	andi	r24, 0x7F	; 127
    222a:	03 c0       	rjmp	.+6      	; 0x2232 <turnOffPWM+0x6c>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
    222c:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
    2230:	8f 7d       	andi	r24, 0xDF	; 223
    2232:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
    2236:	08 95       	ret

00002238 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    2238:	cf 93       	push	r28
    223a:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    223c:	90 e0       	ldi	r25, 0x00	; 0
    223e:	fc 01       	movw	r30, r24
    2240:	e6 5b       	subi	r30, 0xB6	; 182
    2242:	fe 4f       	sbci	r31, 0xFE	; 254
    2244:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    2246:	fc 01       	movw	r30, r24
    2248:	e2 5a       	subi	r30, 0xA2	; 162
    224a:	fe 4f       	sbci	r31, 0xFE	; 254
    224c:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    224e:	88 23       	and	r24, r24
    2250:	61 f1       	breq	.+88     	; 0x22aa <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	88 0f       	add	r24, r24
    2256:	99 1f       	adc	r25, r25
    2258:	fc 01       	movw	r30, r24
    225a:	e4 58       	subi	r30, 0x84	; 132
    225c:	fe 4f       	sbci	r31, 0xFE	; 254
    225e:	c5 91       	lpm	r28, Z+
    2260:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
    2262:	fc 01       	movw	r30, r24
    2264:	ee 58       	subi	r30, 0x8E	; 142
    2266:	fe 4f       	sbci	r31, 0xFE	; 254
    2268:	a5 91       	lpm	r26, Z+
    226a:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
    226c:	61 11       	cpse	r22, r1
    226e:	09 c0       	rjmp	.+18     	; 0x2282 <pinMode+0x4a>
		uint8_t oldSREG = SREG;
    2270:	9f b7       	in	r25, 0x3f	; 63
                cli();
    2272:	f8 94       	cli
		*reg &= ~bit;
    2274:	88 81       	ld	r24, Y
    2276:	20 95       	com	r18
    2278:	82 23       	and	r24, r18
    227a:	88 83       	st	Y, r24
		*out &= ~bit;
    227c:	ec 91       	ld	r30, X
    227e:	2e 23       	and	r18, r30
    2280:	0b c0       	rjmp	.+22     	; 0x2298 <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    2282:	62 30       	cpi	r22, 0x02	; 2
    2284:	61 f4       	brne	.+24     	; 0x229e <pinMode+0x66>
		uint8_t oldSREG = SREG;
    2286:	9f b7       	in	r25, 0x3f	; 63
                cli();
    2288:	f8 94       	cli
		*reg &= ~bit;
    228a:	88 81       	ld	r24, Y
    228c:	32 2f       	mov	r19, r18
    228e:	30 95       	com	r19
    2290:	83 23       	and	r24, r19
    2292:	88 83       	st	Y, r24
		*out |= bit;
    2294:	ec 91       	ld	r30, X
    2296:	2e 2b       	or	r18, r30
    2298:	2c 93       	st	X, r18
		SREG = oldSREG;
    229a:	9f bf       	out	0x3f, r25	; 63
    229c:	06 c0       	rjmp	.+12     	; 0x22aa <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
    229e:	8f b7       	in	r24, 0x3f	; 63
                cli();
    22a0:	f8 94       	cli
		*reg |= bit;
    22a2:	e8 81       	ld	r30, Y
    22a4:	2e 2b       	or	r18, r30
    22a6:	28 83       	st	Y, r18
		SREG = oldSREG;
    22a8:	8f bf       	out	0x3f, r24	; 63
	}
}
    22aa:	df 91       	pop	r29
    22ac:	cf 91       	pop	r28
    22ae:	08 95       	ret

000022b0 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    22b0:	1f 93       	push	r17
    22b2:	cf 93       	push	r28
    22b4:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    22b6:	28 2f       	mov	r18, r24
    22b8:	30 e0       	ldi	r19, 0x00	; 0
    22ba:	f9 01       	movw	r30, r18
    22bc:	ea 5c       	subi	r30, 0xCA	; 202
    22be:	fe 4f       	sbci	r31, 0xFE	; 254
    22c0:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    22c2:	f9 01       	movw	r30, r18
    22c4:	e6 5b       	subi	r30, 0xB6	; 182
    22c6:	fe 4f       	sbci	r31, 0xFE	; 254
    22c8:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    22ca:	f9 01       	movw	r30, r18
    22cc:	e2 5a       	subi	r30, 0xA2	; 162
    22ce:	fe 4f       	sbci	r31, 0xFE	; 254
    22d0:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    22d2:	cc 23       	and	r28, r28
    22d4:	c1 f0       	breq	.+48     	; 0x2306 <digitalWrite+0x56>
    22d6:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    22d8:	81 11       	cpse	r24, r1
    22da:	0e 94 e3 10 	call	0x21c6	; 0x21c6 <turnOffPWM>

	out = portOutputRegister(port);
    22de:	ec 2f       	mov	r30, r28
    22e0:	f0 e0       	ldi	r31, 0x00	; 0
    22e2:	ee 0f       	add	r30, r30
    22e4:	ff 1f       	adc	r31, r31
    22e6:	ee 58       	subi	r30, 0x8E	; 142
    22e8:	fe 4f       	sbci	r31, 0xFE	; 254
    22ea:	a5 91       	lpm	r26, Z+
    22ec:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    22ee:	9f b7       	in	r25, 0x3f	; 63
	cli();
    22f0:	f8 94       	cli

	if (val == LOW) {
    22f2:	11 11       	cpse	r17, r1
    22f4:	04 c0       	rjmp	.+8      	; 0x22fe <digitalWrite+0x4e>
		*out &= ~bit;
    22f6:	8c 91       	ld	r24, X
    22f8:	d0 95       	com	r29
    22fa:	d8 23       	and	r29, r24
    22fc:	02 c0       	rjmp	.+4      	; 0x2302 <digitalWrite+0x52>
	} else {
		*out |= bit;
    22fe:	ec 91       	ld	r30, X
    2300:	de 2b       	or	r29, r30
    2302:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
    2304:	9f bf       	out	0x3f, r25	; 63
}
    2306:	df 91       	pop	r29
    2308:	cf 91       	pop	r28
    230a:	1f 91       	pop	r17
    230c:	08 95       	ret

0000230e <__udivmodsi4>:
    230e:	a1 e2       	ldi	r26, 0x21	; 33
    2310:	1a 2e       	mov	r1, r26
    2312:	aa 1b       	sub	r26, r26
    2314:	bb 1b       	sub	r27, r27
    2316:	fd 01       	movw	r30, r26
    2318:	0d c0       	rjmp	.+26     	; 0x2334 <__udivmodsi4_ep>

0000231a <__udivmodsi4_loop>:
    231a:	aa 1f       	adc	r26, r26
    231c:	bb 1f       	adc	r27, r27
    231e:	ee 1f       	adc	r30, r30
    2320:	ff 1f       	adc	r31, r31
    2322:	a2 17       	cp	r26, r18
    2324:	b3 07       	cpc	r27, r19
    2326:	e4 07       	cpc	r30, r20
    2328:	f5 07       	cpc	r31, r21
    232a:	20 f0       	brcs	.+8      	; 0x2334 <__udivmodsi4_ep>
    232c:	a2 1b       	sub	r26, r18
    232e:	b3 0b       	sbc	r27, r19
    2330:	e4 0b       	sbc	r30, r20
    2332:	f5 0b       	sbc	r31, r21

00002334 <__udivmodsi4_ep>:
    2334:	66 1f       	adc	r22, r22
    2336:	77 1f       	adc	r23, r23
    2338:	88 1f       	adc	r24, r24
    233a:	99 1f       	adc	r25, r25
    233c:	1a 94       	dec	r1
    233e:	69 f7       	brne	.-38     	; 0x231a <__udivmodsi4_loop>
    2340:	60 95       	com	r22
    2342:	70 95       	com	r23
    2344:	80 95       	com	r24
    2346:	90 95       	com	r25
    2348:	9b 01       	movw	r18, r22
    234a:	ac 01       	movw	r20, r24
    234c:	bd 01       	movw	r22, r26
    234e:	cf 01       	movw	r24, r30
    2350:	08 95       	ret

00002352 <__tablejump2__>:
    2352:	ee 0f       	add	r30, r30
    2354:	ff 1f       	adc	r31, r31
    2356:	05 90       	lpm	r0, Z+
    2358:	f4 91       	lpm	r31, Z
    235a:	e0 2d       	mov	r30, r0
    235c:	09 94       	ijmp

0000235e <malloc>:
    235e:	0f 93       	push	r16
    2360:	1f 93       	push	r17
    2362:	cf 93       	push	r28
    2364:	df 93       	push	r29
    2366:	82 30       	cpi	r24, 0x02	; 2
    2368:	91 05       	cpc	r25, r1
    236a:	10 f4       	brcc	.+4      	; 0x2370 <malloc+0x12>
    236c:	82 e0       	ldi	r24, 0x02	; 2
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	e0 91 10 04 	lds	r30, 0x0410	; 0x800410 <__flp>
    2374:	f0 91 11 04 	lds	r31, 0x0411	; 0x800411 <__flp+0x1>
    2378:	20 e0       	ldi	r18, 0x00	; 0
    237a:	30 e0       	ldi	r19, 0x00	; 0
    237c:	a0 e0       	ldi	r26, 0x00	; 0
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	30 97       	sbiw	r30, 0x00	; 0
    2382:	19 f1       	breq	.+70     	; 0x23ca <malloc+0x6c>
    2384:	40 81       	ld	r20, Z
    2386:	51 81       	ldd	r21, Z+1	; 0x01
    2388:	02 81       	ldd	r16, Z+2	; 0x02
    238a:	13 81       	ldd	r17, Z+3	; 0x03
    238c:	48 17       	cp	r20, r24
    238e:	59 07       	cpc	r21, r25
    2390:	c8 f0       	brcs	.+50     	; 0x23c4 <malloc+0x66>
    2392:	84 17       	cp	r24, r20
    2394:	95 07       	cpc	r25, r21
    2396:	69 f4       	brne	.+26     	; 0x23b2 <malloc+0x54>
    2398:	10 97       	sbiw	r26, 0x00	; 0
    239a:	31 f0       	breq	.+12     	; 0x23a8 <malloc+0x4a>
    239c:	12 96       	adiw	r26, 0x02	; 2
    239e:	0c 93       	st	X, r16
    23a0:	12 97       	sbiw	r26, 0x02	; 2
    23a2:	13 96       	adiw	r26, 0x03	; 3
    23a4:	1c 93       	st	X, r17
    23a6:	27 c0       	rjmp	.+78     	; 0x23f6 <malloc+0x98>
    23a8:	00 93 10 04 	sts	0x0410, r16	; 0x800410 <__flp>
    23ac:	10 93 11 04 	sts	0x0411, r17	; 0x800411 <__flp+0x1>
    23b0:	22 c0       	rjmp	.+68     	; 0x23f6 <malloc+0x98>
    23b2:	21 15       	cp	r18, r1
    23b4:	31 05       	cpc	r19, r1
    23b6:	19 f0       	breq	.+6      	; 0x23be <malloc+0x60>
    23b8:	42 17       	cp	r20, r18
    23ba:	53 07       	cpc	r21, r19
    23bc:	18 f4       	brcc	.+6      	; 0x23c4 <malloc+0x66>
    23be:	9a 01       	movw	r18, r20
    23c0:	bd 01       	movw	r22, r26
    23c2:	ef 01       	movw	r28, r30
    23c4:	df 01       	movw	r26, r30
    23c6:	f8 01       	movw	r30, r16
    23c8:	db cf       	rjmp	.-74     	; 0x2380 <malloc+0x22>
    23ca:	21 15       	cp	r18, r1
    23cc:	31 05       	cpc	r19, r1
    23ce:	f9 f0       	breq	.+62     	; 0x240e <malloc+0xb0>
    23d0:	28 1b       	sub	r18, r24
    23d2:	39 0b       	sbc	r19, r25
    23d4:	24 30       	cpi	r18, 0x04	; 4
    23d6:	31 05       	cpc	r19, r1
    23d8:	80 f4       	brcc	.+32     	; 0x23fa <malloc+0x9c>
    23da:	8a 81       	ldd	r24, Y+2	; 0x02
    23dc:	9b 81       	ldd	r25, Y+3	; 0x03
    23de:	61 15       	cp	r22, r1
    23e0:	71 05       	cpc	r23, r1
    23e2:	21 f0       	breq	.+8      	; 0x23ec <malloc+0x8e>
    23e4:	fb 01       	movw	r30, r22
    23e6:	93 83       	std	Z+3, r25	; 0x03
    23e8:	82 83       	std	Z+2, r24	; 0x02
    23ea:	04 c0       	rjmp	.+8      	; 0x23f4 <malloc+0x96>
    23ec:	90 93 11 04 	sts	0x0411, r25	; 0x800411 <__flp+0x1>
    23f0:	80 93 10 04 	sts	0x0410, r24	; 0x800410 <__flp>
    23f4:	fe 01       	movw	r30, r28
    23f6:	32 96       	adiw	r30, 0x02	; 2
    23f8:	44 c0       	rjmp	.+136    	; 0x2482 <malloc+0x124>
    23fa:	fe 01       	movw	r30, r28
    23fc:	e2 0f       	add	r30, r18
    23fe:	f3 1f       	adc	r31, r19
    2400:	81 93       	st	Z+, r24
    2402:	91 93       	st	Z+, r25
    2404:	22 50       	subi	r18, 0x02	; 2
    2406:	31 09       	sbc	r19, r1
    2408:	39 83       	std	Y+1, r19	; 0x01
    240a:	28 83       	st	Y, r18
    240c:	3a c0       	rjmp	.+116    	; 0x2482 <malloc+0x124>
    240e:	20 91 0e 04 	lds	r18, 0x040E	; 0x80040e <__brkval>
    2412:	30 91 0f 04 	lds	r19, 0x040F	; 0x80040f <__brkval+0x1>
    2416:	23 2b       	or	r18, r19
    2418:	41 f4       	brne	.+16     	; 0x242a <malloc+0xcc>
    241a:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    241e:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    2422:	30 93 0f 04 	sts	0x040F, r19	; 0x80040f <__brkval+0x1>
    2426:	20 93 0e 04 	sts	0x040E, r18	; 0x80040e <__brkval>
    242a:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    242e:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    2432:	21 15       	cp	r18, r1
    2434:	31 05       	cpc	r19, r1
    2436:	41 f4       	brne	.+16     	; 0x2448 <malloc+0xea>
    2438:	2d b7       	in	r18, 0x3d	; 61
    243a:	3e b7       	in	r19, 0x3e	; 62
    243c:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2440:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    2444:	24 1b       	sub	r18, r20
    2446:	35 0b       	sbc	r19, r21
    2448:	e0 91 0e 04 	lds	r30, 0x040E	; 0x80040e <__brkval>
    244c:	f0 91 0f 04 	lds	r31, 0x040F	; 0x80040f <__brkval+0x1>
    2450:	e2 17       	cp	r30, r18
    2452:	f3 07       	cpc	r31, r19
    2454:	a0 f4       	brcc	.+40     	; 0x247e <malloc+0x120>
    2456:	2e 1b       	sub	r18, r30
    2458:	3f 0b       	sbc	r19, r31
    245a:	28 17       	cp	r18, r24
    245c:	39 07       	cpc	r19, r25
    245e:	78 f0       	brcs	.+30     	; 0x247e <malloc+0x120>
    2460:	ac 01       	movw	r20, r24
    2462:	4e 5f       	subi	r20, 0xFE	; 254
    2464:	5f 4f       	sbci	r21, 0xFF	; 255
    2466:	24 17       	cp	r18, r20
    2468:	35 07       	cpc	r19, r21
    246a:	48 f0       	brcs	.+18     	; 0x247e <malloc+0x120>
    246c:	4e 0f       	add	r20, r30
    246e:	5f 1f       	adc	r21, r31
    2470:	50 93 0f 04 	sts	0x040F, r21	; 0x80040f <__brkval+0x1>
    2474:	40 93 0e 04 	sts	0x040E, r20	; 0x80040e <__brkval>
    2478:	81 93       	st	Z+, r24
    247a:	91 93       	st	Z+, r25
    247c:	02 c0       	rjmp	.+4      	; 0x2482 <malloc+0x124>
    247e:	e0 e0       	ldi	r30, 0x00	; 0
    2480:	f0 e0       	ldi	r31, 0x00	; 0
    2482:	cf 01       	movw	r24, r30
    2484:	df 91       	pop	r29
    2486:	cf 91       	pop	r28
    2488:	1f 91       	pop	r17
    248a:	0f 91       	pop	r16
    248c:	08 95       	ret

0000248e <free>:
    248e:	cf 93       	push	r28
    2490:	df 93       	push	r29
    2492:	00 97       	sbiw	r24, 0x00	; 0
    2494:	09 f4       	brne	.+2      	; 0x2498 <free+0xa>
    2496:	81 c0       	rjmp	.+258    	; 0x259a <free+0x10c>
    2498:	fc 01       	movw	r30, r24
    249a:	32 97       	sbiw	r30, 0x02	; 2
    249c:	13 82       	std	Z+3, r1	; 0x03
    249e:	12 82       	std	Z+2, r1	; 0x02
    24a0:	a0 91 10 04 	lds	r26, 0x0410	; 0x800410 <__flp>
    24a4:	b0 91 11 04 	lds	r27, 0x0411	; 0x800411 <__flp+0x1>
    24a8:	10 97       	sbiw	r26, 0x00	; 0
    24aa:	81 f4       	brne	.+32     	; 0x24cc <free+0x3e>
    24ac:	20 81       	ld	r18, Z
    24ae:	31 81       	ldd	r19, Z+1	; 0x01
    24b0:	82 0f       	add	r24, r18
    24b2:	93 1f       	adc	r25, r19
    24b4:	20 91 0e 04 	lds	r18, 0x040E	; 0x80040e <__brkval>
    24b8:	30 91 0f 04 	lds	r19, 0x040F	; 0x80040f <__brkval+0x1>
    24bc:	28 17       	cp	r18, r24
    24be:	39 07       	cpc	r19, r25
    24c0:	51 f5       	brne	.+84     	; 0x2516 <free+0x88>
    24c2:	f0 93 0f 04 	sts	0x040F, r31	; 0x80040f <__brkval+0x1>
    24c6:	e0 93 0e 04 	sts	0x040E, r30	; 0x80040e <__brkval>
    24ca:	67 c0       	rjmp	.+206    	; 0x259a <free+0x10c>
    24cc:	ed 01       	movw	r28, r26
    24ce:	20 e0       	ldi	r18, 0x00	; 0
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	ce 17       	cp	r28, r30
    24d4:	df 07       	cpc	r29, r31
    24d6:	40 f4       	brcc	.+16     	; 0x24e8 <free+0x5a>
    24d8:	4a 81       	ldd	r20, Y+2	; 0x02
    24da:	5b 81       	ldd	r21, Y+3	; 0x03
    24dc:	9e 01       	movw	r18, r28
    24de:	41 15       	cp	r20, r1
    24e0:	51 05       	cpc	r21, r1
    24e2:	f1 f0       	breq	.+60     	; 0x2520 <free+0x92>
    24e4:	ea 01       	movw	r28, r20
    24e6:	f5 cf       	rjmp	.-22     	; 0x24d2 <free+0x44>
    24e8:	d3 83       	std	Z+3, r29	; 0x03
    24ea:	c2 83       	std	Z+2, r28	; 0x02
    24ec:	40 81       	ld	r20, Z
    24ee:	51 81       	ldd	r21, Z+1	; 0x01
    24f0:	84 0f       	add	r24, r20
    24f2:	95 1f       	adc	r25, r21
    24f4:	c8 17       	cp	r28, r24
    24f6:	d9 07       	cpc	r29, r25
    24f8:	59 f4       	brne	.+22     	; 0x2510 <free+0x82>
    24fa:	88 81       	ld	r24, Y
    24fc:	99 81       	ldd	r25, Y+1	; 0x01
    24fe:	84 0f       	add	r24, r20
    2500:	95 1f       	adc	r25, r21
    2502:	02 96       	adiw	r24, 0x02	; 2
    2504:	91 83       	std	Z+1, r25	; 0x01
    2506:	80 83       	st	Z, r24
    2508:	8a 81       	ldd	r24, Y+2	; 0x02
    250a:	9b 81       	ldd	r25, Y+3	; 0x03
    250c:	93 83       	std	Z+3, r25	; 0x03
    250e:	82 83       	std	Z+2, r24	; 0x02
    2510:	21 15       	cp	r18, r1
    2512:	31 05       	cpc	r19, r1
    2514:	29 f4       	brne	.+10     	; 0x2520 <free+0x92>
    2516:	f0 93 11 04 	sts	0x0411, r31	; 0x800411 <__flp+0x1>
    251a:	e0 93 10 04 	sts	0x0410, r30	; 0x800410 <__flp>
    251e:	3d c0       	rjmp	.+122    	; 0x259a <free+0x10c>
    2520:	e9 01       	movw	r28, r18
    2522:	fb 83       	std	Y+3, r31	; 0x03
    2524:	ea 83       	std	Y+2, r30	; 0x02
    2526:	49 91       	ld	r20, Y+
    2528:	59 91       	ld	r21, Y+
    252a:	c4 0f       	add	r28, r20
    252c:	d5 1f       	adc	r29, r21
    252e:	ec 17       	cp	r30, r28
    2530:	fd 07       	cpc	r31, r29
    2532:	61 f4       	brne	.+24     	; 0x254c <free+0xbe>
    2534:	80 81       	ld	r24, Z
    2536:	91 81       	ldd	r25, Z+1	; 0x01
    2538:	84 0f       	add	r24, r20
    253a:	95 1f       	adc	r25, r21
    253c:	02 96       	adiw	r24, 0x02	; 2
    253e:	e9 01       	movw	r28, r18
    2540:	99 83       	std	Y+1, r25	; 0x01
    2542:	88 83       	st	Y, r24
    2544:	82 81       	ldd	r24, Z+2	; 0x02
    2546:	93 81       	ldd	r25, Z+3	; 0x03
    2548:	9b 83       	std	Y+3, r25	; 0x03
    254a:	8a 83       	std	Y+2, r24	; 0x02
    254c:	e0 e0       	ldi	r30, 0x00	; 0
    254e:	f0 e0       	ldi	r31, 0x00	; 0
    2550:	12 96       	adiw	r26, 0x02	; 2
    2552:	8d 91       	ld	r24, X+
    2554:	9c 91       	ld	r25, X
    2556:	13 97       	sbiw	r26, 0x03	; 3
    2558:	00 97       	sbiw	r24, 0x00	; 0
    255a:	19 f0       	breq	.+6      	; 0x2562 <free+0xd4>
    255c:	fd 01       	movw	r30, r26
    255e:	dc 01       	movw	r26, r24
    2560:	f7 cf       	rjmp	.-18     	; 0x2550 <free+0xc2>
    2562:	8d 91       	ld	r24, X+
    2564:	9c 91       	ld	r25, X
    2566:	11 97       	sbiw	r26, 0x01	; 1
    2568:	9d 01       	movw	r18, r26
    256a:	2e 5f       	subi	r18, 0xFE	; 254
    256c:	3f 4f       	sbci	r19, 0xFF	; 255
    256e:	82 0f       	add	r24, r18
    2570:	93 1f       	adc	r25, r19
    2572:	20 91 0e 04 	lds	r18, 0x040E	; 0x80040e <__brkval>
    2576:	30 91 0f 04 	lds	r19, 0x040F	; 0x80040f <__brkval+0x1>
    257a:	28 17       	cp	r18, r24
    257c:	39 07       	cpc	r19, r25
    257e:	69 f4       	brne	.+26     	; 0x259a <free+0x10c>
    2580:	30 97       	sbiw	r30, 0x00	; 0
    2582:	29 f4       	brne	.+10     	; 0x258e <free+0x100>
    2584:	10 92 11 04 	sts	0x0411, r1	; 0x800411 <__flp+0x1>
    2588:	10 92 10 04 	sts	0x0410, r1	; 0x800410 <__flp>
    258c:	02 c0       	rjmp	.+4      	; 0x2592 <free+0x104>
    258e:	13 82       	std	Z+3, r1	; 0x03
    2590:	12 82       	std	Z+2, r1	; 0x02
    2592:	b0 93 0f 04 	sts	0x040F, r27	; 0x80040f <__brkval+0x1>
    2596:	a0 93 0e 04 	sts	0x040E, r26	; 0x80040e <__brkval>
    259a:	df 91       	pop	r29
    259c:	cf 91       	pop	r28
    259e:	08 95       	ret

000025a0 <atoi>:
    25a0:	fc 01       	movw	r30, r24
    25a2:	88 27       	eor	r24, r24
    25a4:	99 27       	eor	r25, r25
    25a6:	e8 94       	clt
    25a8:	21 91       	ld	r18, Z+
    25aa:	20 32       	cpi	r18, 0x20	; 32
    25ac:	e9 f3       	breq	.-6      	; 0x25a8 <atoi+0x8>
    25ae:	29 30       	cpi	r18, 0x09	; 9
    25b0:	10 f0       	brcs	.+4      	; 0x25b6 <atoi+0x16>
    25b2:	2e 30       	cpi	r18, 0x0E	; 14
    25b4:	c8 f3       	brcs	.-14     	; 0x25a8 <atoi+0x8>
    25b6:	2b 32       	cpi	r18, 0x2B	; 43
    25b8:	41 f0       	breq	.+16     	; 0x25ca <atoi+0x2a>
    25ba:	2d 32       	cpi	r18, 0x2D	; 45
    25bc:	39 f4       	brne	.+14     	; 0x25cc <atoi+0x2c>
    25be:	68 94       	set
    25c0:	04 c0       	rjmp	.+8      	; 0x25ca <atoi+0x2a>
    25c2:	0e 94 00 13 	call	0x2600	; 0x2600 <__mulhi_const_10>
    25c6:	82 0f       	add	r24, r18
    25c8:	91 1d       	adc	r25, r1
    25ca:	21 91       	ld	r18, Z+
    25cc:	20 53       	subi	r18, 0x30	; 48
    25ce:	2a 30       	cpi	r18, 0x0A	; 10
    25d0:	c0 f3       	brcs	.-16     	; 0x25c2 <atoi+0x22>
    25d2:	1e f4       	brtc	.+6      	; 0x25da <atoi+0x3a>
    25d4:	90 95       	com	r25
    25d6:	81 95       	neg	r24
    25d8:	9f 4f       	sbci	r25, 0xFF	; 255
    25da:	08 95       	ret

000025dc <memmove>:
    25dc:	68 17       	cp	r22, r24
    25de:	79 07       	cpc	r23, r25
    25e0:	68 f4       	brcc	.+26     	; 0x25fc <memmove+0x20>
    25e2:	fb 01       	movw	r30, r22
    25e4:	dc 01       	movw	r26, r24
    25e6:	e4 0f       	add	r30, r20
    25e8:	f5 1f       	adc	r31, r21
    25ea:	a4 0f       	add	r26, r20
    25ec:	b5 1f       	adc	r27, r21
    25ee:	02 c0       	rjmp	.+4      	; 0x25f4 <memmove+0x18>
    25f0:	02 90       	ld	r0, -Z
    25f2:	0e 92       	st	-X, r0
    25f4:	41 50       	subi	r20, 0x01	; 1
    25f6:	50 40       	sbci	r21, 0x00	; 0
    25f8:	d8 f7       	brcc	.-10     	; 0x25f0 <memmove+0x14>
    25fa:	08 95       	ret
    25fc:	0c 94 20 15 	jmp	0x2a40	; 0x2a40 <memcpy>

00002600 <__mulhi_const_10>:
    2600:	7a e0       	ldi	r23, 0x0A	; 10
    2602:	97 9f       	mul	r25, r23
    2604:	90 2d       	mov	r25, r0
    2606:	87 9f       	mul	r24, r23
    2608:	80 2d       	mov	r24, r0
    260a:	91 0d       	add	r25, r1
    260c:	11 24       	eor	r1, r1
    260e:	08 95       	ret

00002610 <vsnprintf_P>:
    2610:	ae e0       	ldi	r26, 0x0E	; 14
    2612:	b0 e0       	ldi	r27, 0x00	; 0
    2614:	ee e0       	ldi	r30, 0x0E	; 14
    2616:	f3 e1       	ldi	r31, 0x13	; 19
    2618:	0c 94 dc 15 	jmp	0x2bb8	; 0x2bb8 <__prologue_saves__+0x1c>
    261c:	8c 01       	movw	r16, r24
    261e:	fa 01       	movw	r30, r20
    2620:	8e e0       	ldi	r24, 0x0E	; 14
    2622:	8c 83       	std	Y+4, r24	; 0x04
    2624:	1a 83       	std	Y+2, r17	; 0x02
    2626:	09 83       	std	Y+1, r16	; 0x01
    2628:	77 ff       	sbrs	r23, 7
    262a:	02 c0       	rjmp	.+4      	; 0x2630 <vsnprintf_P+0x20>
    262c:	60 e0       	ldi	r22, 0x00	; 0
    262e:	70 e8       	ldi	r23, 0x80	; 128
    2630:	cb 01       	movw	r24, r22
    2632:	01 97       	sbiw	r24, 0x01	; 1
    2634:	9e 83       	std	Y+6, r25	; 0x06
    2636:	8d 83       	std	Y+5, r24	; 0x05
    2638:	a9 01       	movw	r20, r18
    263a:	bf 01       	movw	r22, r30
    263c:	ce 01       	movw	r24, r28
    263e:	01 96       	adiw	r24, 0x01	; 1
    2640:	0e 94 34 13 	call	0x2668	; 0x2668 <vfprintf>
    2644:	4d 81       	ldd	r20, Y+5	; 0x05
    2646:	5e 81       	ldd	r21, Y+6	; 0x06
    2648:	57 fd       	sbrc	r21, 7
    264a:	0a c0       	rjmp	.+20     	; 0x2660 <vsnprintf_P+0x50>
    264c:	2f 81       	ldd	r18, Y+7	; 0x07
    264e:	38 85       	ldd	r19, Y+8	; 0x08
    2650:	42 17       	cp	r20, r18
    2652:	53 07       	cpc	r21, r19
    2654:	0c f4       	brge	.+2      	; 0x2658 <vsnprintf_P+0x48>
    2656:	9a 01       	movw	r18, r20
    2658:	f8 01       	movw	r30, r16
    265a:	e2 0f       	add	r30, r18
    265c:	f3 1f       	adc	r31, r19
    265e:	10 82       	st	Z, r1
    2660:	2e 96       	adiw	r28, 0x0e	; 14
    2662:	e4 e0       	ldi	r30, 0x04	; 4
    2664:	0c 94 f8 15 	jmp	0x2bf0	; 0x2bf0 <__epilogue_restores__+0x1c>

00002668 <vfprintf>:
    2668:	ab e0       	ldi	r26, 0x0B	; 11
    266a:	b0 e0       	ldi	r27, 0x00	; 0
    266c:	ea e3       	ldi	r30, 0x3A	; 58
    266e:	f3 e1       	ldi	r31, 0x13	; 19
    2670:	0c 94 ce 15 	jmp	0x2b9c	; 0x2b9c <__prologue_saves__>
    2674:	6c 01       	movw	r12, r24
    2676:	7b 01       	movw	r14, r22
    2678:	8a 01       	movw	r16, r20
    267a:	fc 01       	movw	r30, r24
    267c:	17 82       	std	Z+7, r1	; 0x07
    267e:	16 82       	std	Z+6, r1	; 0x06
    2680:	83 81       	ldd	r24, Z+3	; 0x03
    2682:	81 ff       	sbrs	r24, 1
    2684:	cc c1       	rjmp	.+920    	; 0x2a1e <vfprintf+0x3b6>
    2686:	ce 01       	movw	r24, r28
    2688:	01 96       	adiw	r24, 0x01	; 1
    268a:	3c 01       	movw	r6, r24
    268c:	f6 01       	movw	r30, r12
    268e:	93 81       	ldd	r25, Z+3	; 0x03
    2690:	f7 01       	movw	r30, r14
    2692:	93 fd       	sbrc	r25, 3
    2694:	85 91       	lpm	r24, Z+
    2696:	93 ff       	sbrs	r25, 3
    2698:	81 91       	ld	r24, Z+
    269a:	7f 01       	movw	r14, r30
    269c:	88 23       	and	r24, r24
    269e:	09 f4       	brne	.+2      	; 0x26a2 <vfprintf+0x3a>
    26a0:	ba c1       	rjmp	.+884    	; 0x2a16 <vfprintf+0x3ae>
    26a2:	85 32       	cpi	r24, 0x25	; 37
    26a4:	39 f4       	brne	.+14     	; 0x26b4 <vfprintf+0x4c>
    26a6:	93 fd       	sbrc	r25, 3
    26a8:	85 91       	lpm	r24, Z+
    26aa:	93 ff       	sbrs	r25, 3
    26ac:	81 91       	ld	r24, Z+
    26ae:	7f 01       	movw	r14, r30
    26b0:	85 32       	cpi	r24, 0x25	; 37
    26b2:	29 f4       	brne	.+10     	; 0x26be <vfprintf+0x56>
    26b4:	b6 01       	movw	r22, r12
    26b6:	90 e0       	ldi	r25, 0x00	; 0
    26b8:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    26bc:	e7 cf       	rjmp	.-50     	; 0x268c <vfprintf+0x24>
    26be:	91 2c       	mov	r9, r1
    26c0:	21 2c       	mov	r2, r1
    26c2:	31 2c       	mov	r3, r1
    26c4:	ff e1       	ldi	r31, 0x1F	; 31
    26c6:	f3 15       	cp	r31, r3
    26c8:	d8 f0       	brcs	.+54     	; 0x2700 <vfprintf+0x98>
    26ca:	8b 32       	cpi	r24, 0x2B	; 43
    26cc:	79 f0       	breq	.+30     	; 0x26ec <vfprintf+0x84>
    26ce:	38 f4       	brcc	.+14     	; 0x26de <vfprintf+0x76>
    26d0:	80 32       	cpi	r24, 0x20	; 32
    26d2:	79 f0       	breq	.+30     	; 0x26f2 <vfprintf+0x8a>
    26d4:	83 32       	cpi	r24, 0x23	; 35
    26d6:	a1 f4       	brne	.+40     	; 0x2700 <vfprintf+0x98>
    26d8:	23 2d       	mov	r18, r3
    26da:	20 61       	ori	r18, 0x10	; 16
    26dc:	1d c0       	rjmp	.+58     	; 0x2718 <vfprintf+0xb0>
    26de:	8d 32       	cpi	r24, 0x2D	; 45
    26e0:	61 f0       	breq	.+24     	; 0x26fa <vfprintf+0x92>
    26e2:	80 33       	cpi	r24, 0x30	; 48
    26e4:	69 f4       	brne	.+26     	; 0x2700 <vfprintf+0x98>
    26e6:	23 2d       	mov	r18, r3
    26e8:	21 60       	ori	r18, 0x01	; 1
    26ea:	16 c0       	rjmp	.+44     	; 0x2718 <vfprintf+0xb0>
    26ec:	83 2d       	mov	r24, r3
    26ee:	82 60       	ori	r24, 0x02	; 2
    26f0:	38 2e       	mov	r3, r24
    26f2:	e3 2d       	mov	r30, r3
    26f4:	e4 60       	ori	r30, 0x04	; 4
    26f6:	3e 2e       	mov	r3, r30
    26f8:	2a c0       	rjmp	.+84     	; 0x274e <vfprintf+0xe6>
    26fa:	f3 2d       	mov	r31, r3
    26fc:	f8 60       	ori	r31, 0x08	; 8
    26fe:	1d c0       	rjmp	.+58     	; 0x273a <vfprintf+0xd2>
    2700:	37 fc       	sbrc	r3, 7
    2702:	2d c0       	rjmp	.+90     	; 0x275e <vfprintf+0xf6>
    2704:	20 ed       	ldi	r18, 0xD0	; 208
    2706:	28 0f       	add	r18, r24
    2708:	2a 30       	cpi	r18, 0x0A	; 10
    270a:	40 f0       	brcs	.+16     	; 0x271c <vfprintf+0xb4>
    270c:	8e 32       	cpi	r24, 0x2E	; 46
    270e:	b9 f4       	brne	.+46     	; 0x273e <vfprintf+0xd6>
    2710:	36 fc       	sbrc	r3, 6
    2712:	81 c1       	rjmp	.+770    	; 0x2a16 <vfprintf+0x3ae>
    2714:	23 2d       	mov	r18, r3
    2716:	20 64       	ori	r18, 0x40	; 64
    2718:	32 2e       	mov	r3, r18
    271a:	19 c0       	rjmp	.+50     	; 0x274e <vfprintf+0xe6>
    271c:	36 fe       	sbrs	r3, 6
    271e:	06 c0       	rjmp	.+12     	; 0x272c <vfprintf+0xc4>
    2720:	8a e0       	ldi	r24, 0x0A	; 10
    2722:	98 9e       	mul	r9, r24
    2724:	20 0d       	add	r18, r0
    2726:	11 24       	eor	r1, r1
    2728:	92 2e       	mov	r9, r18
    272a:	11 c0       	rjmp	.+34     	; 0x274e <vfprintf+0xe6>
    272c:	ea e0       	ldi	r30, 0x0A	; 10
    272e:	2e 9e       	mul	r2, r30
    2730:	20 0d       	add	r18, r0
    2732:	11 24       	eor	r1, r1
    2734:	22 2e       	mov	r2, r18
    2736:	f3 2d       	mov	r31, r3
    2738:	f0 62       	ori	r31, 0x20	; 32
    273a:	3f 2e       	mov	r3, r31
    273c:	08 c0       	rjmp	.+16     	; 0x274e <vfprintf+0xe6>
    273e:	8c 36       	cpi	r24, 0x6C	; 108
    2740:	21 f4       	brne	.+8      	; 0x274a <vfprintf+0xe2>
    2742:	83 2d       	mov	r24, r3
    2744:	80 68       	ori	r24, 0x80	; 128
    2746:	38 2e       	mov	r3, r24
    2748:	02 c0       	rjmp	.+4      	; 0x274e <vfprintf+0xe6>
    274a:	88 36       	cpi	r24, 0x68	; 104
    274c:	41 f4       	brne	.+16     	; 0x275e <vfprintf+0xf6>
    274e:	f7 01       	movw	r30, r14
    2750:	93 fd       	sbrc	r25, 3
    2752:	85 91       	lpm	r24, Z+
    2754:	93 ff       	sbrs	r25, 3
    2756:	81 91       	ld	r24, Z+
    2758:	7f 01       	movw	r14, r30
    275a:	81 11       	cpse	r24, r1
    275c:	b3 cf       	rjmp	.-154    	; 0x26c4 <vfprintf+0x5c>
    275e:	98 2f       	mov	r25, r24
    2760:	9f 7d       	andi	r25, 0xDF	; 223
    2762:	95 54       	subi	r25, 0x45	; 69
    2764:	93 30       	cpi	r25, 0x03	; 3
    2766:	28 f4       	brcc	.+10     	; 0x2772 <vfprintf+0x10a>
    2768:	0c 5f       	subi	r16, 0xFC	; 252
    276a:	1f 4f       	sbci	r17, 0xFF	; 255
    276c:	9f e3       	ldi	r25, 0x3F	; 63
    276e:	99 83       	std	Y+1, r25	; 0x01
    2770:	0d c0       	rjmp	.+26     	; 0x278c <vfprintf+0x124>
    2772:	83 36       	cpi	r24, 0x63	; 99
    2774:	31 f0       	breq	.+12     	; 0x2782 <vfprintf+0x11a>
    2776:	83 37       	cpi	r24, 0x73	; 115
    2778:	71 f0       	breq	.+28     	; 0x2796 <vfprintf+0x12e>
    277a:	83 35       	cpi	r24, 0x53	; 83
    277c:	09 f0       	breq	.+2      	; 0x2780 <vfprintf+0x118>
    277e:	59 c0       	rjmp	.+178    	; 0x2832 <vfprintf+0x1ca>
    2780:	21 c0       	rjmp	.+66     	; 0x27c4 <vfprintf+0x15c>
    2782:	f8 01       	movw	r30, r16
    2784:	80 81       	ld	r24, Z
    2786:	89 83       	std	Y+1, r24	; 0x01
    2788:	0e 5f       	subi	r16, 0xFE	; 254
    278a:	1f 4f       	sbci	r17, 0xFF	; 255
    278c:	88 24       	eor	r8, r8
    278e:	83 94       	inc	r8
    2790:	91 2c       	mov	r9, r1
    2792:	53 01       	movw	r10, r6
    2794:	13 c0       	rjmp	.+38     	; 0x27bc <vfprintf+0x154>
    2796:	28 01       	movw	r4, r16
    2798:	f2 e0       	ldi	r31, 0x02	; 2
    279a:	4f 0e       	add	r4, r31
    279c:	51 1c       	adc	r5, r1
    279e:	f8 01       	movw	r30, r16
    27a0:	a0 80       	ld	r10, Z
    27a2:	b1 80       	ldd	r11, Z+1	; 0x01
    27a4:	36 fe       	sbrs	r3, 6
    27a6:	03 c0       	rjmp	.+6      	; 0x27ae <vfprintf+0x146>
    27a8:	69 2d       	mov	r22, r9
    27aa:	70 e0       	ldi	r23, 0x00	; 0
    27ac:	02 c0       	rjmp	.+4      	; 0x27b2 <vfprintf+0x14a>
    27ae:	6f ef       	ldi	r22, 0xFF	; 255
    27b0:	7f ef       	ldi	r23, 0xFF	; 255
    27b2:	c5 01       	movw	r24, r10
    27b4:	0e 94 29 15 	call	0x2a52	; 0x2a52 <strnlen>
    27b8:	4c 01       	movw	r8, r24
    27ba:	82 01       	movw	r16, r4
    27bc:	f3 2d       	mov	r31, r3
    27be:	ff 77       	andi	r31, 0x7F	; 127
    27c0:	3f 2e       	mov	r3, r31
    27c2:	16 c0       	rjmp	.+44     	; 0x27f0 <vfprintf+0x188>
    27c4:	28 01       	movw	r4, r16
    27c6:	22 e0       	ldi	r18, 0x02	; 2
    27c8:	42 0e       	add	r4, r18
    27ca:	51 1c       	adc	r5, r1
    27cc:	f8 01       	movw	r30, r16
    27ce:	a0 80       	ld	r10, Z
    27d0:	b1 80       	ldd	r11, Z+1	; 0x01
    27d2:	36 fe       	sbrs	r3, 6
    27d4:	03 c0       	rjmp	.+6      	; 0x27dc <vfprintf+0x174>
    27d6:	69 2d       	mov	r22, r9
    27d8:	70 e0       	ldi	r23, 0x00	; 0
    27da:	02 c0       	rjmp	.+4      	; 0x27e0 <vfprintf+0x178>
    27dc:	6f ef       	ldi	r22, 0xFF	; 255
    27de:	7f ef       	ldi	r23, 0xFF	; 255
    27e0:	c5 01       	movw	r24, r10
    27e2:	0e 94 15 15 	call	0x2a2a	; 0x2a2a <strnlen_P>
    27e6:	4c 01       	movw	r8, r24
    27e8:	f3 2d       	mov	r31, r3
    27ea:	f0 68       	ori	r31, 0x80	; 128
    27ec:	3f 2e       	mov	r3, r31
    27ee:	82 01       	movw	r16, r4
    27f0:	33 fc       	sbrc	r3, 3
    27f2:	1b c0       	rjmp	.+54     	; 0x282a <vfprintf+0x1c2>
    27f4:	82 2d       	mov	r24, r2
    27f6:	90 e0       	ldi	r25, 0x00	; 0
    27f8:	88 16       	cp	r8, r24
    27fa:	99 06       	cpc	r9, r25
    27fc:	b0 f4       	brcc	.+44     	; 0x282a <vfprintf+0x1c2>
    27fe:	b6 01       	movw	r22, r12
    2800:	80 e2       	ldi	r24, 0x20	; 32
    2802:	90 e0       	ldi	r25, 0x00	; 0
    2804:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    2808:	2a 94       	dec	r2
    280a:	f4 cf       	rjmp	.-24     	; 0x27f4 <vfprintf+0x18c>
    280c:	f5 01       	movw	r30, r10
    280e:	37 fc       	sbrc	r3, 7
    2810:	85 91       	lpm	r24, Z+
    2812:	37 fe       	sbrs	r3, 7
    2814:	81 91       	ld	r24, Z+
    2816:	5f 01       	movw	r10, r30
    2818:	b6 01       	movw	r22, r12
    281a:	90 e0       	ldi	r25, 0x00	; 0
    281c:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    2820:	21 10       	cpse	r2, r1
    2822:	2a 94       	dec	r2
    2824:	21 e0       	ldi	r18, 0x01	; 1
    2826:	82 1a       	sub	r8, r18
    2828:	91 08       	sbc	r9, r1
    282a:	81 14       	cp	r8, r1
    282c:	91 04       	cpc	r9, r1
    282e:	71 f7       	brne	.-36     	; 0x280c <vfprintf+0x1a4>
    2830:	e8 c0       	rjmp	.+464    	; 0x2a02 <vfprintf+0x39a>
    2832:	84 36       	cpi	r24, 0x64	; 100
    2834:	11 f0       	breq	.+4      	; 0x283a <vfprintf+0x1d2>
    2836:	89 36       	cpi	r24, 0x69	; 105
    2838:	41 f5       	brne	.+80     	; 0x288a <vfprintf+0x222>
    283a:	f8 01       	movw	r30, r16
    283c:	37 fe       	sbrs	r3, 7
    283e:	07 c0       	rjmp	.+14     	; 0x284e <vfprintf+0x1e6>
    2840:	60 81       	ld	r22, Z
    2842:	71 81       	ldd	r23, Z+1	; 0x01
    2844:	82 81       	ldd	r24, Z+2	; 0x02
    2846:	93 81       	ldd	r25, Z+3	; 0x03
    2848:	0c 5f       	subi	r16, 0xFC	; 252
    284a:	1f 4f       	sbci	r17, 0xFF	; 255
    284c:	08 c0       	rjmp	.+16     	; 0x285e <vfprintf+0x1f6>
    284e:	60 81       	ld	r22, Z
    2850:	71 81       	ldd	r23, Z+1	; 0x01
    2852:	07 2e       	mov	r0, r23
    2854:	00 0c       	add	r0, r0
    2856:	88 0b       	sbc	r24, r24
    2858:	99 0b       	sbc	r25, r25
    285a:	0e 5f       	subi	r16, 0xFE	; 254
    285c:	1f 4f       	sbci	r17, 0xFF	; 255
    285e:	f3 2d       	mov	r31, r3
    2860:	ff 76       	andi	r31, 0x6F	; 111
    2862:	3f 2e       	mov	r3, r31
    2864:	97 ff       	sbrs	r25, 7
    2866:	09 c0       	rjmp	.+18     	; 0x287a <vfprintf+0x212>
    2868:	90 95       	com	r25
    286a:	80 95       	com	r24
    286c:	70 95       	com	r23
    286e:	61 95       	neg	r22
    2870:	7f 4f       	sbci	r23, 0xFF	; 255
    2872:	8f 4f       	sbci	r24, 0xFF	; 255
    2874:	9f 4f       	sbci	r25, 0xFF	; 255
    2876:	f0 68       	ori	r31, 0x80	; 128
    2878:	3f 2e       	mov	r3, r31
    287a:	2a e0       	ldi	r18, 0x0A	; 10
    287c:	30 e0       	ldi	r19, 0x00	; 0
    287e:	a3 01       	movw	r20, r6
    2880:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <__ultoa_invert>
    2884:	88 2e       	mov	r8, r24
    2886:	86 18       	sub	r8, r6
    2888:	45 c0       	rjmp	.+138    	; 0x2914 <vfprintf+0x2ac>
    288a:	85 37       	cpi	r24, 0x75	; 117
    288c:	31 f4       	brne	.+12     	; 0x289a <vfprintf+0x232>
    288e:	23 2d       	mov	r18, r3
    2890:	2f 7e       	andi	r18, 0xEF	; 239
    2892:	b2 2e       	mov	r11, r18
    2894:	2a e0       	ldi	r18, 0x0A	; 10
    2896:	30 e0       	ldi	r19, 0x00	; 0
    2898:	25 c0       	rjmp	.+74     	; 0x28e4 <vfprintf+0x27c>
    289a:	93 2d       	mov	r25, r3
    289c:	99 7f       	andi	r25, 0xF9	; 249
    289e:	b9 2e       	mov	r11, r25
    28a0:	8f 36       	cpi	r24, 0x6F	; 111
    28a2:	c1 f0       	breq	.+48     	; 0x28d4 <vfprintf+0x26c>
    28a4:	18 f4       	brcc	.+6      	; 0x28ac <vfprintf+0x244>
    28a6:	88 35       	cpi	r24, 0x58	; 88
    28a8:	79 f0       	breq	.+30     	; 0x28c8 <vfprintf+0x260>
    28aa:	b5 c0       	rjmp	.+362    	; 0x2a16 <vfprintf+0x3ae>
    28ac:	80 37       	cpi	r24, 0x70	; 112
    28ae:	19 f0       	breq	.+6      	; 0x28b6 <vfprintf+0x24e>
    28b0:	88 37       	cpi	r24, 0x78	; 120
    28b2:	21 f0       	breq	.+8      	; 0x28bc <vfprintf+0x254>
    28b4:	b0 c0       	rjmp	.+352    	; 0x2a16 <vfprintf+0x3ae>
    28b6:	e9 2f       	mov	r30, r25
    28b8:	e0 61       	ori	r30, 0x10	; 16
    28ba:	be 2e       	mov	r11, r30
    28bc:	b4 fe       	sbrs	r11, 4
    28be:	0d c0       	rjmp	.+26     	; 0x28da <vfprintf+0x272>
    28c0:	fb 2d       	mov	r31, r11
    28c2:	f4 60       	ori	r31, 0x04	; 4
    28c4:	bf 2e       	mov	r11, r31
    28c6:	09 c0       	rjmp	.+18     	; 0x28da <vfprintf+0x272>
    28c8:	34 fe       	sbrs	r3, 4
    28ca:	0a c0       	rjmp	.+20     	; 0x28e0 <vfprintf+0x278>
    28cc:	29 2f       	mov	r18, r25
    28ce:	26 60       	ori	r18, 0x06	; 6
    28d0:	b2 2e       	mov	r11, r18
    28d2:	06 c0       	rjmp	.+12     	; 0x28e0 <vfprintf+0x278>
    28d4:	28 e0       	ldi	r18, 0x08	; 8
    28d6:	30 e0       	ldi	r19, 0x00	; 0
    28d8:	05 c0       	rjmp	.+10     	; 0x28e4 <vfprintf+0x27c>
    28da:	20 e1       	ldi	r18, 0x10	; 16
    28dc:	30 e0       	ldi	r19, 0x00	; 0
    28de:	02 c0       	rjmp	.+4      	; 0x28e4 <vfprintf+0x27c>
    28e0:	20 e1       	ldi	r18, 0x10	; 16
    28e2:	32 e0       	ldi	r19, 0x02	; 2
    28e4:	f8 01       	movw	r30, r16
    28e6:	b7 fe       	sbrs	r11, 7
    28e8:	07 c0       	rjmp	.+14     	; 0x28f8 <vfprintf+0x290>
    28ea:	60 81       	ld	r22, Z
    28ec:	71 81       	ldd	r23, Z+1	; 0x01
    28ee:	82 81       	ldd	r24, Z+2	; 0x02
    28f0:	93 81       	ldd	r25, Z+3	; 0x03
    28f2:	0c 5f       	subi	r16, 0xFC	; 252
    28f4:	1f 4f       	sbci	r17, 0xFF	; 255
    28f6:	06 c0       	rjmp	.+12     	; 0x2904 <vfprintf+0x29c>
    28f8:	60 81       	ld	r22, Z
    28fa:	71 81       	ldd	r23, Z+1	; 0x01
    28fc:	80 e0       	ldi	r24, 0x00	; 0
    28fe:	90 e0       	ldi	r25, 0x00	; 0
    2900:	0e 5f       	subi	r16, 0xFE	; 254
    2902:	1f 4f       	sbci	r17, 0xFF	; 255
    2904:	a3 01       	movw	r20, r6
    2906:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <__ultoa_invert>
    290a:	88 2e       	mov	r8, r24
    290c:	86 18       	sub	r8, r6
    290e:	fb 2d       	mov	r31, r11
    2910:	ff 77       	andi	r31, 0x7F	; 127
    2912:	3f 2e       	mov	r3, r31
    2914:	36 fe       	sbrs	r3, 6
    2916:	0d c0       	rjmp	.+26     	; 0x2932 <vfprintf+0x2ca>
    2918:	23 2d       	mov	r18, r3
    291a:	2e 7f       	andi	r18, 0xFE	; 254
    291c:	a2 2e       	mov	r10, r18
    291e:	89 14       	cp	r8, r9
    2920:	58 f4       	brcc	.+22     	; 0x2938 <vfprintf+0x2d0>
    2922:	34 fe       	sbrs	r3, 4
    2924:	0b c0       	rjmp	.+22     	; 0x293c <vfprintf+0x2d4>
    2926:	32 fc       	sbrc	r3, 2
    2928:	09 c0       	rjmp	.+18     	; 0x293c <vfprintf+0x2d4>
    292a:	83 2d       	mov	r24, r3
    292c:	8e 7e       	andi	r24, 0xEE	; 238
    292e:	a8 2e       	mov	r10, r24
    2930:	05 c0       	rjmp	.+10     	; 0x293c <vfprintf+0x2d4>
    2932:	b8 2c       	mov	r11, r8
    2934:	a3 2c       	mov	r10, r3
    2936:	03 c0       	rjmp	.+6      	; 0x293e <vfprintf+0x2d6>
    2938:	b8 2c       	mov	r11, r8
    293a:	01 c0       	rjmp	.+2      	; 0x293e <vfprintf+0x2d6>
    293c:	b9 2c       	mov	r11, r9
    293e:	a4 fe       	sbrs	r10, 4
    2940:	0f c0       	rjmp	.+30     	; 0x2960 <vfprintf+0x2f8>
    2942:	fe 01       	movw	r30, r28
    2944:	e8 0d       	add	r30, r8
    2946:	f1 1d       	adc	r31, r1
    2948:	80 81       	ld	r24, Z
    294a:	80 33       	cpi	r24, 0x30	; 48
    294c:	21 f4       	brne	.+8      	; 0x2956 <vfprintf+0x2ee>
    294e:	9a 2d       	mov	r25, r10
    2950:	99 7e       	andi	r25, 0xE9	; 233
    2952:	a9 2e       	mov	r10, r25
    2954:	09 c0       	rjmp	.+18     	; 0x2968 <vfprintf+0x300>
    2956:	a2 fe       	sbrs	r10, 2
    2958:	06 c0       	rjmp	.+12     	; 0x2966 <vfprintf+0x2fe>
    295a:	b3 94       	inc	r11
    295c:	b3 94       	inc	r11
    295e:	04 c0       	rjmp	.+8      	; 0x2968 <vfprintf+0x300>
    2960:	8a 2d       	mov	r24, r10
    2962:	86 78       	andi	r24, 0x86	; 134
    2964:	09 f0       	breq	.+2      	; 0x2968 <vfprintf+0x300>
    2966:	b3 94       	inc	r11
    2968:	a3 fc       	sbrc	r10, 3
    296a:	11 c0       	rjmp	.+34     	; 0x298e <vfprintf+0x326>
    296c:	a0 fe       	sbrs	r10, 0
    296e:	06 c0       	rjmp	.+12     	; 0x297c <vfprintf+0x314>
    2970:	b2 14       	cp	r11, r2
    2972:	88 f4       	brcc	.+34     	; 0x2996 <vfprintf+0x32e>
    2974:	28 0c       	add	r2, r8
    2976:	92 2c       	mov	r9, r2
    2978:	9b 18       	sub	r9, r11
    297a:	0e c0       	rjmp	.+28     	; 0x2998 <vfprintf+0x330>
    297c:	b2 14       	cp	r11, r2
    297e:	60 f4       	brcc	.+24     	; 0x2998 <vfprintf+0x330>
    2980:	b6 01       	movw	r22, r12
    2982:	80 e2       	ldi	r24, 0x20	; 32
    2984:	90 e0       	ldi	r25, 0x00	; 0
    2986:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    298a:	b3 94       	inc	r11
    298c:	f7 cf       	rjmp	.-18     	; 0x297c <vfprintf+0x314>
    298e:	b2 14       	cp	r11, r2
    2990:	18 f4       	brcc	.+6      	; 0x2998 <vfprintf+0x330>
    2992:	2b 18       	sub	r2, r11
    2994:	02 c0       	rjmp	.+4      	; 0x299a <vfprintf+0x332>
    2996:	98 2c       	mov	r9, r8
    2998:	21 2c       	mov	r2, r1
    299a:	a4 fe       	sbrs	r10, 4
    299c:	10 c0       	rjmp	.+32     	; 0x29be <vfprintf+0x356>
    299e:	b6 01       	movw	r22, r12
    29a0:	80 e3       	ldi	r24, 0x30	; 48
    29a2:	90 e0       	ldi	r25, 0x00	; 0
    29a4:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    29a8:	a2 fe       	sbrs	r10, 2
    29aa:	17 c0       	rjmp	.+46     	; 0x29da <vfprintf+0x372>
    29ac:	a1 fc       	sbrc	r10, 1
    29ae:	03 c0       	rjmp	.+6      	; 0x29b6 <vfprintf+0x34e>
    29b0:	88 e7       	ldi	r24, 0x78	; 120
    29b2:	90 e0       	ldi	r25, 0x00	; 0
    29b4:	02 c0       	rjmp	.+4      	; 0x29ba <vfprintf+0x352>
    29b6:	88 e5       	ldi	r24, 0x58	; 88
    29b8:	90 e0       	ldi	r25, 0x00	; 0
    29ba:	b6 01       	movw	r22, r12
    29bc:	0c c0       	rjmp	.+24     	; 0x29d6 <vfprintf+0x36e>
    29be:	8a 2d       	mov	r24, r10
    29c0:	86 78       	andi	r24, 0x86	; 134
    29c2:	59 f0       	breq	.+22     	; 0x29da <vfprintf+0x372>
    29c4:	a1 fe       	sbrs	r10, 1
    29c6:	02 c0       	rjmp	.+4      	; 0x29cc <vfprintf+0x364>
    29c8:	8b e2       	ldi	r24, 0x2B	; 43
    29ca:	01 c0       	rjmp	.+2      	; 0x29ce <vfprintf+0x366>
    29cc:	80 e2       	ldi	r24, 0x20	; 32
    29ce:	a7 fc       	sbrc	r10, 7
    29d0:	8d e2       	ldi	r24, 0x2D	; 45
    29d2:	b6 01       	movw	r22, r12
    29d4:	90 e0       	ldi	r25, 0x00	; 0
    29d6:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    29da:	89 14       	cp	r8, r9
    29dc:	38 f4       	brcc	.+14     	; 0x29ec <vfprintf+0x384>
    29de:	b6 01       	movw	r22, r12
    29e0:	80 e3       	ldi	r24, 0x30	; 48
    29e2:	90 e0       	ldi	r25, 0x00	; 0
    29e4:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    29e8:	9a 94       	dec	r9
    29ea:	f7 cf       	rjmp	.-18     	; 0x29da <vfprintf+0x372>
    29ec:	8a 94       	dec	r8
    29ee:	f3 01       	movw	r30, r6
    29f0:	e8 0d       	add	r30, r8
    29f2:	f1 1d       	adc	r31, r1
    29f4:	80 81       	ld	r24, Z
    29f6:	b6 01       	movw	r22, r12
    29f8:	90 e0       	ldi	r25, 0x00	; 0
    29fa:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    29fe:	81 10       	cpse	r8, r1
    2a00:	f5 cf       	rjmp	.-22     	; 0x29ec <vfprintf+0x384>
    2a02:	22 20       	and	r2, r2
    2a04:	09 f4       	brne	.+2      	; 0x2a08 <vfprintf+0x3a0>
    2a06:	42 ce       	rjmp	.-892    	; 0x268c <vfprintf+0x24>
    2a08:	b6 01       	movw	r22, r12
    2a0a:	80 e2       	ldi	r24, 0x20	; 32
    2a0c:	90 e0       	ldi	r25, 0x00	; 0
    2a0e:	0e 94 34 15 	call	0x2a68	; 0x2a68 <fputc>
    2a12:	2a 94       	dec	r2
    2a14:	f6 cf       	rjmp	.-20     	; 0x2a02 <vfprintf+0x39a>
    2a16:	f6 01       	movw	r30, r12
    2a18:	86 81       	ldd	r24, Z+6	; 0x06
    2a1a:	97 81       	ldd	r25, Z+7	; 0x07
    2a1c:	02 c0       	rjmp	.+4      	; 0x2a22 <vfprintf+0x3ba>
    2a1e:	8f ef       	ldi	r24, 0xFF	; 255
    2a20:	9f ef       	ldi	r25, 0xFF	; 255
    2a22:	2b 96       	adiw	r28, 0x0b	; 11
    2a24:	e2 e1       	ldi	r30, 0x12	; 18
    2a26:	0c 94 ea 15 	jmp	0x2bd4	; 0x2bd4 <__epilogue_restores__>

00002a2a <strnlen_P>:
    2a2a:	fc 01       	movw	r30, r24
    2a2c:	05 90       	lpm	r0, Z+
    2a2e:	61 50       	subi	r22, 0x01	; 1
    2a30:	70 40       	sbci	r23, 0x00	; 0
    2a32:	01 10       	cpse	r0, r1
    2a34:	d8 f7       	brcc	.-10     	; 0x2a2c <strnlen_P+0x2>
    2a36:	80 95       	com	r24
    2a38:	90 95       	com	r25
    2a3a:	8e 0f       	add	r24, r30
    2a3c:	9f 1f       	adc	r25, r31
    2a3e:	08 95       	ret

00002a40 <memcpy>:
    2a40:	fb 01       	movw	r30, r22
    2a42:	dc 01       	movw	r26, r24
    2a44:	02 c0       	rjmp	.+4      	; 0x2a4a <memcpy+0xa>
    2a46:	01 90       	ld	r0, Z+
    2a48:	0d 92       	st	X+, r0
    2a4a:	41 50       	subi	r20, 0x01	; 1
    2a4c:	50 40       	sbci	r21, 0x00	; 0
    2a4e:	d8 f7       	brcc	.-10     	; 0x2a46 <memcpy+0x6>
    2a50:	08 95       	ret

00002a52 <strnlen>:
    2a52:	fc 01       	movw	r30, r24
    2a54:	61 50       	subi	r22, 0x01	; 1
    2a56:	70 40       	sbci	r23, 0x00	; 0
    2a58:	01 90       	ld	r0, Z+
    2a5a:	01 10       	cpse	r0, r1
    2a5c:	d8 f7       	brcc	.-10     	; 0x2a54 <strnlen+0x2>
    2a5e:	80 95       	com	r24
    2a60:	90 95       	com	r25
    2a62:	8e 0f       	add	r24, r30
    2a64:	9f 1f       	adc	r25, r31
    2a66:	08 95       	ret

00002a68 <fputc>:
    2a68:	0f 93       	push	r16
    2a6a:	1f 93       	push	r17
    2a6c:	cf 93       	push	r28
    2a6e:	df 93       	push	r29
    2a70:	fb 01       	movw	r30, r22
    2a72:	23 81       	ldd	r18, Z+3	; 0x03
    2a74:	21 fd       	sbrc	r18, 1
    2a76:	03 c0       	rjmp	.+6      	; 0x2a7e <fputc+0x16>
    2a78:	8f ef       	ldi	r24, 0xFF	; 255
    2a7a:	9f ef       	ldi	r25, 0xFF	; 255
    2a7c:	2c c0       	rjmp	.+88     	; 0x2ad6 <fputc+0x6e>
    2a7e:	22 ff       	sbrs	r18, 2
    2a80:	16 c0       	rjmp	.+44     	; 0x2aae <fputc+0x46>
    2a82:	46 81       	ldd	r20, Z+6	; 0x06
    2a84:	57 81       	ldd	r21, Z+7	; 0x07
    2a86:	24 81       	ldd	r18, Z+4	; 0x04
    2a88:	35 81       	ldd	r19, Z+5	; 0x05
    2a8a:	42 17       	cp	r20, r18
    2a8c:	53 07       	cpc	r21, r19
    2a8e:	44 f4       	brge	.+16     	; 0x2aa0 <fputc+0x38>
    2a90:	a0 81       	ld	r26, Z
    2a92:	b1 81       	ldd	r27, Z+1	; 0x01
    2a94:	9d 01       	movw	r18, r26
    2a96:	2f 5f       	subi	r18, 0xFF	; 255
    2a98:	3f 4f       	sbci	r19, 0xFF	; 255
    2a9a:	31 83       	std	Z+1, r19	; 0x01
    2a9c:	20 83       	st	Z, r18
    2a9e:	8c 93       	st	X, r24
    2aa0:	26 81       	ldd	r18, Z+6	; 0x06
    2aa2:	37 81       	ldd	r19, Z+7	; 0x07
    2aa4:	2f 5f       	subi	r18, 0xFF	; 255
    2aa6:	3f 4f       	sbci	r19, 0xFF	; 255
    2aa8:	37 83       	std	Z+7, r19	; 0x07
    2aaa:	26 83       	std	Z+6, r18	; 0x06
    2aac:	14 c0       	rjmp	.+40     	; 0x2ad6 <fputc+0x6e>
    2aae:	8b 01       	movw	r16, r22
    2ab0:	ec 01       	movw	r28, r24
    2ab2:	fb 01       	movw	r30, r22
    2ab4:	00 84       	ldd	r0, Z+8	; 0x08
    2ab6:	f1 85       	ldd	r31, Z+9	; 0x09
    2ab8:	e0 2d       	mov	r30, r0
    2aba:	09 95       	icall
    2abc:	89 2b       	or	r24, r25
    2abe:	e1 f6       	brne	.-72     	; 0x2a78 <fputc+0x10>
    2ac0:	d8 01       	movw	r26, r16
    2ac2:	16 96       	adiw	r26, 0x06	; 6
    2ac4:	8d 91       	ld	r24, X+
    2ac6:	9c 91       	ld	r25, X
    2ac8:	17 97       	sbiw	r26, 0x07	; 7
    2aca:	01 96       	adiw	r24, 0x01	; 1
    2acc:	17 96       	adiw	r26, 0x07	; 7
    2ace:	9c 93       	st	X, r25
    2ad0:	8e 93       	st	-X, r24
    2ad2:	16 97       	sbiw	r26, 0x06	; 6
    2ad4:	ce 01       	movw	r24, r28
    2ad6:	df 91       	pop	r29
    2ad8:	cf 91       	pop	r28
    2ada:	1f 91       	pop	r17
    2adc:	0f 91       	pop	r16
    2ade:	08 95       	ret

00002ae0 <__ultoa_invert>:
    2ae0:	fa 01       	movw	r30, r20
    2ae2:	aa 27       	eor	r26, r26
    2ae4:	28 30       	cpi	r18, 0x08	; 8
    2ae6:	51 f1       	breq	.+84     	; 0x2b3c <__ultoa_invert+0x5c>
    2ae8:	20 31       	cpi	r18, 0x10	; 16
    2aea:	81 f1       	breq	.+96     	; 0x2b4c <__ultoa_invert+0x6c>
    2aec:	e8 94       	clt
    2aee:	6f 93       	push	r22
    2af0:	6e 7f       	andi	r22, 0xFE	; 254
    2af2:	6e 5f       	subi	r22, 0xFE	; 254
    2af4:	7f 4f       	sbci	r23, 0xFF	; 255
    2af6:	8f 4f       	sbci	r24, 0xFF	; 255
    2af8:	9f 4f       	sbci	r25, 0xFF	; 255
    2afa:	af 4f       	sbci	r26, 0xFF	; 255
    2afc:	b1 e0       	ldi	r27, 0x01	; 1
    2afe:	3e d0       	rcall	.+124    	; 0x2b7c <__ultoa_invert+0x9c>
    2b00:	b4 e0       	ldi	r27, 0x04	; 4
    2b02:	3c d0       	rcall	.+120    	; 0x2b7c <__ultoa_invert+0x9c>
    2b04:	67 0f       	add	r22, r23
    2b06:	78 1f       	adc	r23, r24
    2b08:	89 1f       	adc	r24, r25
    2b0a:	9a 1f       	adc	r25, r26
    2b0c:	a1 1d       	adc	r26, r1
    2b0e:	68 0f       	add	r22, r24
    2b10:	79 1f       	adc	r23, r25
    2b12:	8a 1f       	adc	r24, r26
    2b14:	91 1d       	adc	r25, r1
    2b16:	a1 1d       	adc	r26, r1
    2b18:	6a 0f       	add	r22, r26
    2b1a:	71 1d       	adc	r23, r1
    2b1c:	81 1d       	adc	r24, r1
    2b1e:	91 1d       	adc	r25, r1
    2b20:	a1 1d       	adc	r26, r1
    2b22:	20 d0       	rcall	.+64     	; 0x2b64 <__ultoa_invert+0x84>
    2b24:	09 f4       	brne	.+2      	; 0x2b28 <__ultoa_invert+0x48>
    2b26:	68 94       	set
    2b28:	3f 91       	pop	r19
    2b2a:	2a e0       	ldi	r18, 0x0A	; 10
    2b2c:	26 9f       	mul	r18, r22
    2b2e:	11 24       	eor	r1, r1
    2b30:	30 19       	sub	r19, r0
    2b32:	30 5d       	subi	r19, 0xD0	; 208
    2b34:	31 93       	st	Z+, r19
    2b36:	de f6       	brtc	.-74     	; 0x2aee <__ultoa_invert+0xe>
    2b38:	cf 01       	movw	r24, r30
    2b3a:	08 95       	ret
    2b3c:	46 2f       	mov	r20, r22
    2b3e:	47 70       	andi	r20, 0x07	; 7
    2b40:	40 5d       	subi	r20, 0xD0	; 208
    2b42:	41 93       	st	Z+, r20
    2b44:	b3 e0       	ldi	r27, 0x03	; 3
    2b46:	0f d0       	rcall	.+30     	; 0x2b66 <__ultoa_invert+0x86>
    2b48:	c9 f7       	brne	.-14     	; 0x2b3c <__ultoa_invert+0x5c>
    2b4a:	f6 cf       	rjmp	.-20     	; 0x2b38 <__ultoa_invert+0x58>
    2b4c:	46 2f       	mov	r20, r22
    2b4e:	4f 70       	andi	r20, 0x0F	; 15
    2b50:	40 5d       	subi	r20, 0xD0	; 208
    2b52:	4a 33       	cpi	r20, 0x3A	; 58
    2b54:	18 f0       	brcs	.+6      	; 0x2b5c <__ultoa_invert+0x7c>
    2b56:	49 5d       	subi	r20, 0xD9	; 217
    2b58:	31 fd       	sbrc	r19, 1
    2b5a:	40 52       	subi	r20, 0x20	; 32
    2b5c:	41 93       	st	Z+, r20
    2b5e:	02 d0       	rcall	.+4      	; 0x2b64 <__ultoa_invert+0x84>
    2b60:	a9 f7       	brne	.-22     	; 0x2b4c <__ultoa_invert+0x6c>
    2b62:	ea cf       	rjmp	.-44     	; 0x2b38 <__ultoa_invert+0x58>
    2b64:	b4 e0       	ldi	r27, 0x04	; 4
    2b66:	a6 95       	lsr	r26
    2b68:	97 95       	ror	r25
    2b6a:	87 95       	ror	r24
    2b6c:	77 95       	ror	r23
    2b6e:	67 95       	ror	r22
    2b70:	ba 95       	dec	r27
    2b72:	c9 f7       	brne	.-14     	; 0x2b66 <__ultoa_invert+0x86>
    2b74:	00 97       	sbiw	r24, 0x00	; 0
    2b76:	61 05       	cpc	r22, r1
    2b78:	71 05       	cpc	r23, r1
    2b7a:	08 95       	ret
    2b7c:	9b 01       	movw	r18, r22
    2b7e:	ac 01       	movw	r20, r24
    2b80:	0a 2e       	mov	r0, r26
    2b82:	06 94       	lsr	r0
    2b84:	57 95       	ror	r21
    2b86:	47 95       	ror	r20
    2b88:	37 95       	ror	r19
    2b8a:	27 95       	ror	r18
    2b8c:	ba 95       	dec	r27
    2b8e:	c9 f7       	brne	.-14     	; 0x2b82 <__ultoa_invert+0xa2>
    2b90:	62 0f       	add	r22, r18
    2b92:	73 1f       	adc	r23, r19
    2b94:	84 1f       	adc	r24, r20
    2b96:	95 1f       	adc	r25, r21
    2b98:	a0 1d       	adc	r26, r0
    2b9a:	08 95       	ret

00002b9c <__prologue_saves__>:
    2b9c:	2f 92       	push	r2
    2b9e:	3f 92       	push	r3
    2ba0:	4f 92       	push	r4
    2ba2:	5f 92       	push	r5
    2ba4:	6f 92       	push	r6
    2ba6:	7f 92       	push	r7
    2ba8:	8f 92       	push	r8
    2baa:	9f 92       	push	r9
    2bac:	af 92       	push	r10
    2bae:	bf 92       	push	r11
    2bb0:	cf 92       	push	r12
    2bb2:	df 92       	push	r13
    2bb4:	ef 92       	push	r14
    2bb6:	ff 92       	push	r15
    2bb8:	0f 93       	push	r16
    2bba:	1f 93       	push	r17
    2bbc:	cf 93       	push	r28
    2bbe:	df 93       	push	r29
    2bc0:	cd b7       	in	r28, 0x3d	; 61
    2bc2:	de b7       	in	r29, 0x3e	; 62
    2bc4:	ca 1b       	sub	r28, r26
    2bc6:	db 0b       	sbc	r29, r27
    2bc8:	0f b6       	in	r0, 0x3f	; 63
    2bca:	f8 94       	cli
    2bcc:	de bf       	out	0x3e, r29	; 62
    2bce:	0f be       	out	0x3f, r0	; 63
    2bd0:	cd bf       	out	0x3d, r28	; 61
    2bd2:	09 94       	ijmp

00002bd4 <__epilogue_restores__>:
    2bd4:	2a 88       	ldd	r2, Y+18	; 0x12
    2bd6:	39 88       	ldd	r3, Y+17	; 0x11
    2bd8:	48 88       	ldd	r4, Y+16	; 0x10
    2bda:	5f 84       	ldd	r5, Y+15	; 0x0f
    2bdc:	6e 84       	ldd	r6, Y+14	; 0x0e
    2bde:	7d 84       	ldd	r7, Y+13	; 0x0d
    2be0:	8c 84       	ldd	r8, Y+12	; 0x0c
    2be2:	9b 84       	ldd	r9, Y+11	; 0x0b
    2be4:	aa 84       	ldd	r10, Y+10	; 0x0a
    2be6:	b9 84       	ldd	r11, Y+9	; 0x09
    2be8:	c8 84       	ldd	r12, Y+8	; 0x08
    2bea:	df 80       	ldd	r13, Y+7	; 0x07
    2bec:	ee 80       	ldd	r14, Y+6	; 0x06
    2bee:	fd 80       	ldd	r15, Y+5	; 0x05
    2bf0:	0c 81       	ldd	r16, Y+4	; 0x04
    2bf2:	1b 81       	ldd	r17, Y+3	; 0x03
    2bf4:	aa 81       	ldd	r26, Y+2	; 0x02
    2bf6:	b9 81       	ldd	r27, Y+1	; 0x01
    2bf8:	ce 0f       	add	r28, r30
    2bfa:	d1 1d       	adc	r29, r1
    2bfc:	0f b6       	in	r0, 0x3f	; 63
    2bfe:	f8 94       	cli
    2c00:	de bf       	out	0x3e, r29	; 62
    2c02:	0f be       	out	0x3f, r0	; 63
    2c04:	cd bf       	out	0x3d, r28	; 61
    2c06:	ed 01       	movw	r28, r26
    2c08:	08 95       	ret

00002c0a <__do_global_dtors>:
    2c0a:	10 e0       	ldi	r17, 0x00	; 0
    2c0c:	c6 ec       	ldi	r28, 0xC6	; 198
    2c0e:	d0 e0       	ldi	r29, 0x00	; 0
    2c10:	04 c0       	rjmp	.+8      	; 0x2c1a <__do_global_dtors+0x10>
    2c12:	fe 01       	movw	r30, r28
    2c14:	0e 94 a9 11 	call	0x2352	; 0x2352 <__tablejump2__>
    2c18:	21 96       	adiw	r28, 0x01	; 1
    2c1a:	c7 3c       	cpi	r28, 0xC7	; 199
    2c1c:	d1 07       	cpc	r29, r17
    2c1e:	c9 f7       	brne	.-14     	; 0x2c12 <__do_global_dtors+0x8>
    2c20:	f8 94       	cli

00002c22 <__stop_program>:
    2c22:	ff cf       	rjmp	.-2      	; 0x2c22 <__stop_program>
