{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763836930217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763836930217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 13:42:10 2025 " "Processing started: Sat Nov 22 13:42:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763836930217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763836930217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution -c fpga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution -c fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763836930218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763836930443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763836930443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_engine " "Found entity 1: conv_engine" {  } { { "conv_engine.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/conv_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763836940497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763836940497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv_pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_pipelined " "Found entity 1: conv_pipelined" {  } { { "conv_pipelined.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/conv_pipelined.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763836940498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763836940498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "fpga_top.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763836940498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763836940498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file row_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 row_buffer " "Found entity 1: row_buffer" {  } { { "row_buffer.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/row_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763836940499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763836940499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763836940540 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "image_rom fpga_top.sv(17) " "Verilog HDL warning at fpga_top.sv(17): object image_rom used but never assigned" {  } { { "fpga_top.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/fpga_top.sv" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763836940542 "|fpga_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "golden_rom fpga_top.sv(20) " "Verilog HDL warning at fpga_top.sv(20): object golden_rom used but never assigned" {  } { { "fpga_top.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/fpga_top.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763836940546 "|fpga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fpga_top.sv(74) " "Verilog HDL assignment warning at fpga_top.sv(74): truncated value with size 32 to match size of target (11)" {  } { { "fpga_top.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/fpga_top.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763836940548 "|fpga_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_engine conv_engine:DUT " "Elaborating entity \"conv_engine\" for hierarchy \"conv_engine:DUT\"" {  } { { "fpga_top.sv" "DUT" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/fpga_top.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763836940576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_engine.sv(104) " "Verilog HDL assignment warning at conv_engine.sv(104): truncated value with size 32 to match size of target (10)" {  } { { "conv_engine.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/conv_engine.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763836940579 "|fpga_top|conv_engine:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_engine.sv(124) " "Verilog HDL assignment warning at conv_engine.sv(124): truncated value with size 32 to match size of target (10)" {  } { { "conv_engine.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/conv_engine.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763836940579 "|fpga_top|conv_engine:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 conv_engine.sv(129) " "Verilog HDL assignment warning at conv_engine.sv(129): truncated value with size 32 to match size of target (5)" {  } { { "conv_engine.sv" "" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/conv_engine.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763836940579 "|fpga_top|conv_engine:DUT"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940579 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "current_window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"current_window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940579 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_buffer conv_engine:DUT\|row_buffer:window_gen " "Elaborating entity \"row_buffer\" for hierarchy \"conv_engine:DUT\|row_buffer:window_gen\"" {  } { { "conv_engine.sv" "window_gen" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/conv_engine.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763836940580 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_pipelined conv_engine:DUT\|conv_pipelined:math_unit " "Elaborating entity \"conv_pipelined\" for hierarchy \"conv_engine:DUT\|conv_pipelined:math_unit\"" {  } { { "conv_engine.sv" "math_unit" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/conv_engine.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763836940587 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940590 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940590 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "products " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"products\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940590 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940590 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763836940590 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "golden_rom " "RAM logic \"golden_rom\" is uninferred due to asynchronous read logic" {  } { { "fpga_top.sv" "golden_rom" { Text "/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/fpga_top.sv" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1763836941540 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763836941540 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 /home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/golden.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"/home/bany/personal/fpga-dnn-accelerator/convolution/conv_pipeline/golden.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1763836941550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763836942704 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "250 " "250 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763836943095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763836943403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763836943403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1323 " "Implemented 1323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763836943597 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763836943597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1299 " "Implemented 1299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763836943597 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1763836943597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763836943597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763836943607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 13:42:23 2025 " "Processing ended: Sat Nov 22 13:42:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763836943607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763836943607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763836943607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763836943607 ""}
