
ktir_dma_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08004ddc  08004ddc  00014ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ec8  08004ec8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004ec8  08004ec8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ec8  08004ec8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ec8  08004ec8  00014ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ecc  08004ecc  00014ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004ed0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000158  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001c8  200001c8  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000eacd  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000201f  00000000  00000000  0002eb6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009f0  00000000  00000000  00030b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000928  00000000  00000000  00031580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021135  00000000  00000000  00031ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d2eb  00000000  00000000  00052fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2260  00000000  00000000  000602c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00122528  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003004  00000000  00000000  0012257c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004dc4 	.word	0x08004dc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004dc4 	.word	0x08004dc4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	2b0a      	cmp	r3, #10
 800027c:	d102      	bne.n	8000284 <__io_putchar+0x14>
    __io_putchar('\r');
 800027e:	200d      	movs	r0, #13
 8000280:	f7ff fff6 	bl	8000270 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000284:	1d39      	adds	r1, r7, #4
 8000286:	f04f 33ff 	mov.w	r3, #4294967295
 800028a:	2201      	movs	r2, #1
 800028c:	4803      	ldr	r0, [pc, #12]	; (800029c <__io_putchar+0x2c>)
 800028e:	f003 fa39 	bl	8003704 <HAL_UART_Transmit>

  return 1;
 8000292:	2301      	movs	r3, #1
}
 8000294:	4618      	mov	r0, r3
 8000296:	3708      	adds	r7, #8
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}
 800029c:	20000130 	.word	0x20000130

080002a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a6:	f000 fb77 	bl	8000998 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002aa:	f000 f835 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ae:	f000 f959 	bl	8000564 <MX_GPIO_Init>
  MX_DMA_Init();
 80002b2:	f000 f939 	bl	8000528 <MX_DMA_Init>
  MX_ADC1_Init();
 80002b6:	f000 f889 	bl	80003cc <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80002ba:	f000 f905 	bl	80004c8 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t tick = HAL_GetTick();
 80002be:	f000 fbc5 	bl	8000a4c <HAL_GetTick>
 80002c2:	6078      	str	r0, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GetTick() - tick > 400){
 80002c4:	f000 fbc2 	bl	8000a4c <HAL_GetTick>
 80002c8:	4602      	mov	r2, r0
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	1ad3      	subs	r3, r2, r3
 80002ce:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80002d2:	d9f7      	bls.n	80002c4 <main+0x24>
		  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ktir_results, NUMBER_OF_SENSORS);
 80002d4:	2202      	movs	r2, #2
 80002d6:	490d      	ldr	r1, [pc, #52]	; (800030c <main+0x6c>)
 80002d8:	480d      	ldr	r0, [pc, #52]	; (8000310 <main+0x70>)
 80002da:	f000 fd73 	bl	8000dc4 <HAL_ADC_Start_DMA>
		  /*ile (conversion_complete == 0){
			  printf(".");
		  }
		  conversion_complete = 0;*/
		  printf("\n");
 80002de:	200a      	movs	r0, #10
 80002e0:	f003 fdd4 	bl	8003e8c <putchar>

		  printf("Result 1: %d\tResult 2: %d\n", ktir_results[0], ktir_results[1]);
 80002e4:	4b09      	ldr	r3, [pc, #36]	; (800030c <main+0x6c>)
 80002e6:	881b      	ldrh	r3, [r3, #0]
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	4619      	mov	r1, r3
 80002ec:	4b07      	ldr	r3, [pc, #28]	; (800030c <main+0x6c>)
 80002ee:	885b      	ldrh	r3, [r3, #2]
 80002f0:	b29b      	uxth	r3, r3
 80002f2:	461a      	mov	r2, r3
 80002f4:	4807      	ldr	r0, [pc, #28]	; (8000314 <main+0x74>)
 80002f6:	f003 fdb1 	bl	8003e5c <iprintf>
		  tick = HAL_GetTick();
 80002fa:	f000 fba7 	bl	8000a4c <HAL_GetTick>
 80002fe:	6078      	str	r0, [r7, #4]
		  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000300:	2120      	movs	r1, #32
 8000302:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000306:	f001 ff21 	bl	800214c <HAL_GPIO_TogglePin>
	  if(HAL_GetTick() - tick > 400){
 800030a:	e7db      	b.n	80002c4 <main+0x24>
 800030c:	200000e8 	.word	0x200000e8
 8000310:	20000098 	.word	0x20000098
 8000314:	08004ddc 	.word	0x08004ddc

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b096      	sub	sp, #88	; 0x58
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000322:	2228      	movs	r2, #40	; 0x28
 8000324:	2100      	movs	r1, #0
 8000326:	4618      	mov	r0, r3
 8000328:	f003 fd90 	bl	8003e4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032c:	f107 031c 	add.w	r3, r7, #28
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]
 8000336:	609a      	str	r2, [r3, #8]
 8000338:	60da      	str	r2, [r3, #12]
 800033a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800033c:	463b      	mov	r3, r7
 800033e:	2200      	movs	r2, #0
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	605a      	str	r2, [r3, #4]
 8000344:	609a      	str	r2, [r3, #8]
 8000346:	60da      	str	r2, [r3, #12]
 8000348:	611a      	str	r2, [r3, #16]
 800034a:	615a      	str	r2, [r3, #20]
 800034c:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800034e:	2302      	movs	r3, #2
 8000350:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000352:	2301      	movs	r3, #1
 8000354:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000356:	2310      	movs	r3, #16
 8000358:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800035a:	2302      	movs	r3, #2
 800035c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800035e:	2300      	movs	r3, #0
 8000360:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000362:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000366:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000368:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800036c:	4618      	mov	r0, r3
 800036e:	f001 ff07 	bl	8002180 <HAL_RCC_OscConfig>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000378:	f000 f924 	bl	80005c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800037c:	230f      	movs	r3, #15
 800037e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000380:	2300      	movs	r3, #0
 8000382:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000384:	2300      	movs	r3, #0
 8000386:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000388:	2300      	movs	r3, #0
 800038a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800038c:	2300      	movs	r3, #0
 800038e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000390:	f107 031c 	add.w	r3, r7, #28
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f002 fdfa 	bl	8002f90 <HAL_RCC_ClockConfig>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80003a2:	f000 f90f 	bl	80005c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80003a6:	2380      	movs	r3, #128	; 0x80
 80003a8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80003aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003ae:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003b0:	463b      	mov	r3, r7
 80003b2:	4618      	mov	r0, r3
 80003b4:	f003 f822 	bl	80033fc <HAL_RCCEx_PeriphCLKConfig>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80003be:	f000 f901 	bl	80005c4 <Error_Handler>
  }
}
 80003c2:	bf00      	nop
 80003c4:	3758      	adds	r7, #88	; 0x58
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
	...

080003cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b08a      	sub	sp, #40	; 0x28
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80003d2:	f107 031c 	add.w	r3, r7, #28
 80003d6:	2200      	movs	r2, #0
 80003d8:	601a      	str	r2, [r3, #0]
 80003da:	605a      	str	r2, [r3, #4]
 80003dc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	2200      	movs	r2, #0
 80003e2:	601a      	str	r2, [r3, #0]
 80003e4:	605a      	str	r2, [r3, #4]
 80003e6:	609a      	str	r2, [r3, #8]
 80003e8:	60da      	str	r2, [r3, #12]
 80003ea:	611a      	str	r2, [r3, #16]
 80003ec:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80003ee:	4b35      	ldr	r3, [pc, #212]	; (80004c4 <MX_ADC1_Init+0xf8>)
 80003f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80003f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003f6:	4b33      	ldr	r3, [pc, #204]	; (80004c4 <MX_ADC1_Init+0xf8>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80003fc:	4b31      	ldr	r3, [pc, #196]	; (80004c4 <MX_ADC1_Init+0xf8>)
 80003fe:	2200      	movs	r2, #0
 8000400:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000402:	4b30      	ldr	r3, [pc, #192]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000404:	2201      	movs	r2, #1
 8000406:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000408:	4b2e      	ldr	r3, [pc, #184]	; (80004c4 <MX_ADC1_Init+0xf8>)
 800040a:	2201      	movs	r2, #1
 800040c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800040e:	4b2d      	ldr	r3, [pc, #180]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000410:	2200      	movs	r2, #0
 8000412:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000416:	4b2b      	ldr	r3, [pc, #172]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000418:	2200      	movs	r2, #0
 800041a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800041c:	4b29      	ldr	r3, [pc, #164]	; (80004c4 <MX_ADC1_Init+0xf8>)
 800041e:	2201      	movs	r2, #1
 8000420:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000422:	4b28      	ldr	r3, [pc, #160]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000424:	2200      	movs	r2, #0
 8000426:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000428:	4b26      	ldr	r3, [pc, #152]	; (80004c4 <MX_ADC1_Init+0xf8>)
 800042a:	2202      	movs	r2, #2
 800042c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800042e:	4b25      	ldr	r3, [pc, #148]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000430:	2200      	movs	r2, #0
 8000432:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000436:	4b23      	ldr	r3, [pc, #140]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000438:	2204      	movs	r2, #4
 800043a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800043c:	4b21      	ldr	r3, [pc, #132]	; (80004c4 <MX_ADC1_Init+0xf8>)
 800043e:	2200      	movs	r2, #0
 8000440:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000442:	4b20      	ldr	r3, [pc, #128]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000444:	2200      	movs	r2, #0
 8000446:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000448:	481e      	ldr	r0, [pc, #120]	; (80004c4 <MX_ADC1_Init+0xf8>)
 800044a:	f000 fb29 	bl	8000aa0 <HAL_ADC_Init>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000454:	f000 f8b6 	bl	80005c4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000458:	2300      	movs	r3, #0
 800045a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800045c:	f107 031c 	add.w	r3, r7, #28
 8000460:	4619      	mov	r1, r3
 8000462:	4818      	ldr	r0, [pc, #96]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000464:	f001 f84a 	bl	80014fc <HAL_ADCEx_MultiModeConfigChannel>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800046e:	f000 f8a9 	bl	80005c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000472:	2301      	movs	r3, #1
 8000474:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000476:	2301      	movs	r3, #1
 8000478:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800047a:	2300      	movs	r3, #0
 800047c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800047e:	2300      	movs	r3, #0
 8000480:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000482:	2300      	movs	r3, #0
 8000484:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800048a:	1d3b      	adds	r3, r7, #4
 800048c:	4619      	mov	r1, r3
 800048e:	480d      	ldr	r0, [pc, #52]	; (80004c4 <MX_ADC1_Init+0xf8>)
 8000490:	f000 fd72 	bl	8000f78 <HAL_ADC_ConfigChannel>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800049a:	f000 f893 	bl	80005c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800049e:	2302      	movs	r3, #2
 80004a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004a2:	2302      	movs	r3, #2
 80004a4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	4619      	mov	r1, r3
 80004aa:	4806      	ldr	r0, [pc, #24]	; (80004c4 <MX_ADC1_Init+0xf8>)
 80004ac:	f000 fd64 	bl	8000f78 <HAL_ADC_ConfigChannel>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80004b6:	f000 f885 	bl	80005c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004ba:	bf00      	nop
 80004bc:	3728      	adds	r7, #40	; 0x28
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	20000098 	.word	0x20000098

080004c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004cc:	4b14      	ldr	r3, [pc, #80]	; (8000520 <MX_USART2_UART_Init+0x58>)
 80004ce:	4a15      	ldr	r2, [pc, #84]	; (8000524 <MX_USART2_UART_Init+0x5c>)
 80004d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80004d2:	4b13      	ldr	r3, [pc, #76]	; (8000520 <MX_USART2_UART_Init+0x58>)
 80004d4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80004d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004da:	4b11      	ldr	r3, [pc, #68]	; (8000520 <MX_USART2_UART_Init+0x58>)
 80004dc:	2200      	movs	r2, #0
 80004de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004e0:	4b0f      	ldr	r3, [pc, #60]	; (8000520 <MX_USART2_UART_Init+0x58>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <MX_USART2_UART_Init+0x58>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004ec:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <MX_USART2_UART_Init+0x58>)
 80004ee:	220c      	movs	r2, #12
 80004f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004f2:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <MX_USART2_UART_Init+0x58>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004f8:	4b09      	ldr	r3, [pc, #36]	; (8000520 <MX_USART2_UART_Init+0x58>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004fe:	4b08      	ldr	r3, [pc, #32]	; (8000520 <MX_USART2_UART_Init+0x58>)
 8000500:	2200      	movs	r2, #0
 8000502:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <MX_USART2_UART_Init+0x58>)
 8000506:	2200      	movs	r2, #0
 8000508:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800050a:	4805      	ldr	r0, [pc, #20]	; (8000520 <MX_USART2_UART_Init+0x58>)
 800050c:	f003 f8ac 	bl	8003668 <HAL_UART_Init>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000516:	f000 f855 	bl	80005c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800051a:	bf00      	nop
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20000130 	.word	0x20000130
 8000524:	40004400 	.word	0x40004400

08000528 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800052e:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <MX_DMA_Init+0x38>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	4a0b      	ldr	r2, [pc, #44]	; (8000560 <MX_DMA_Init+0x38>)
 8000534:	f043 0301 	orr.w	r3, r3, #1
 8000538:	6153      	str	r3, [r2, #20]
 800053a:	4b09      	ldr	r3, [pc, #36]	; (8000560 <MX_DMA_Init+0x38>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f003 0301 	and.w	r3, r3, #1
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000546:	2200      	movs	r2, #0
 8000548:	2100      	movs	r1, #0
 800054a:	200b      	movs	r0, #11
 800054c:	f001 faa7 	bl	8001a9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000550:	200b      	movs	r0, #11
 8000552:	f001 fac0 	bl	8001ad6 <HAL_NVIC_EnableIRQ>

}
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40021000 	.word	0x40021000

08000564 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b086      	sub	sp, #24
 8000568:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]
 8000576:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000578:	4b11      	ldr	r3, [pc, #68]	; (80005c0 <MX_GPIO_Init+0x5c>)
 800057a:	695b      	ldr	r3, [r3, #20]
 800057c:	4a10      	ldr	r2, [pc, #64]	; (80005c0 <MX_GPIO_Init+0x5c>)
 800057e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000582:	6153      	str	r3, [r2, #20]
 8000584:	4b0e      	ldr	r3, [pc, #56]	; (80005c0 <MX_GPIO_Init+0x5c>)
 8000586:	695b      	ldr	r3, [r3, #20]
 8000588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800058c:	603b      	str	r3, [r7, #0]
 800058e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	2120      	movs	r1, #32
 8000594:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000598:	f001 fdc0 	bl	800211c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 800059c:	2320      	movs	r3, #32
 800059e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a0:	2301      	movs	r3, #1
 80005a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	2300      	movs	r3, #0
 80005a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a8:	2300      	movs	r3, #0
 80005aa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	4619      	mov	r1, r3
 80005b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005b4:	f001 fc40 	bl	8001e38 <HAL_GPIO_Init>

}
 80005b8:	bf00      	nop
 80005ba:	3718      	adds	r7, #24
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40021000 	.word	0x40021000

080005c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c8:	b672      	cpsid	i
}
 80005ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005cc:	e7fe      	b.n	80005cc <Error_Handler+0x8>
	...

080005d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005d6:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <HAL_MspInit+0x44>)
 80005d8:	699b      	ldr	r3, [r3, #24]
 80005da:	4a0e      	ldr	r2, [pc, #56]	; (8000614 <HAL_MspInit+0x44>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	6193      	str	r3, [r2, #24]
 80005e2:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <HAL_MspInit+0x44>)
 80005e4:	699b      	ldr	r3, [r3, #24]
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <HAL_MspInit+0x44>)
 80005f0:	69db      	ldr	r3, [r3, #28]
 80005f2:	4a08      	ldr	r2, [pc, #32]	; (8000614 <HAL_MspInit+0x44>)
 80005f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005f8:	61d3      	str	r3, [r2, #28]
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <HAL_MspInit+0x44>)
 80005fc:	69db      	ldr	r3, [r3, #28]
 80005fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000602:	603b      	str	r3, [r7, #0]
 8000604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	40021000 	.word	0x40021000

08000618 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	; 0x28
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000620:	f107 0314 	add.w	r3, r7, #20
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000638:	d14d      	bne.n	80006d6 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800063a:	4b29      	ldr	r3, [pc, #164]	; (80006e0 <HAL_ADC_MspInit+0xc8>)
 800063c:	695b      	ldr	r3, [r3, #20]
 800063e:	4a28      	ldr	r2, [pc, #160]	; (80006e0 <HAL_ADC_MspInit+0xc8>)
 8000640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000644:	6153      	str	r3, [r2, #20]
 8000646:	4b26      	ldr	r3, [pc, #152]	; (80006e0 <HAL_ADC_MspInit+0xc8>)
 8000648:	695b      	ldr	r3, [r3, #20]
 800064a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800064e:	613b      	str	r3, [r7, #16]
 8000650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <HAL_ADC_MspInit+0xc8>)
 8000654:	695b      	ldr	r3, [r3, #20]
 8000656:	4a22      	ldr	r2, [pc, #136]	; (80006e0 <HAL_ADC_MspInit+0xc8>)
 8000658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800065c:	6153      	str	r3, [r2, #20]
 800065e:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <HAL_ADC_MspInit+0xc8>)
 8000660:	695b      	ldr	r3, [r3, #20]
 8000662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800066a:	2303      	movs	r3, #3
 800066c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800066e:	2303      	movs	r3, #3
 8000670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	2300      	movs	r3, #0
 8000674:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000676:	f107 0314 	add.w	r3, r7, #20
 800067a:	4619      	mov	r1, r3
 800067c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000680:	f001 fbda 	bl	8001e38 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000684:	4b17      	ldr	r3, [pc, #92]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 8000686:	4a18      	ldr	r2, [pc, #96]	; (80006e8 <HAL_ADC_MspInit+0xd0>)
 8000688:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800068a:	4b16      	ldr	r3, [pc, #88]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 800068c:	2200      	movs	r2, #0
 800068e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000690:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000696:	4b13      	ldr	r3, [pc, #76]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 8000698:	2280      	movs	r2, #128	; 0x80
 800069a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800069c:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 800069e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006a2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 80006a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006aa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006ac:	4b0d      	ldr	r3, [pc, #52]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 80006ae:	2220      	movs	r2, #32
 80006b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 80006b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006b8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006ba:	480a      	ldr	r0, [pc, #40]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 80006bc:	f001 fa25 	bl	8001b0a <HAL_DMA_Init>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 80006c6:	f7ff ff7d 	bl	80005c4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4a05      	ldr	r2, [pc, #20]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 80006ce:	639a      	str	r2, [r3, #56]	; 0x38
 80006d0:	4a04      	ldr	r2, [pc, #16]	; (80006e4 <HAL_ADC_MspInit+0xcc>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80006d6:	bf00      	nop
 80006d8:	3728      	adds	r7, #40	; 0x28
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40021000 	.word	0x40021000
 80006e4:	200000ec 	.word	0x200000ec
 80006e8:	40020008 	.word	0x40020008

080006ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08a      	sub	sp, #40	; 0x28
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a17      	ldr	r2, [pc, #92]	; (8000768 <HAL_UART_MspInit+0x7c>)
 800070a:	4293      	cmp	r3, r2
 800070c:	d128      	bne.n	8000760 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800070e:	4b17      	ldr	r3, [pc, #92]	; (800076c <HAL_UART_MspInit+0x80>)
 8000710:	69db      	ldr	r3, [r3, #28]
 8000712:	4a16      	ldr	r2, [pc, #88]	; (800076c <HAL_UART_MspInit+0x80>)
 8000714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000718:	61d3      	str	r3, [r2, #28]
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <HAL_UART_MspInit+0x80>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000722:	613b      	str	r3, [r7, #16]
 8000724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <HAL_UART_MspInit+0x80>)
 8000728:	695b      	ldr	r3, [r3, #20]
 800072a:	4a10      	ldr	r2, [pc, #64]	; (800076c <HAL_UART_MspInit+0x80>)
 800072c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000730:	6153      	str	r3, [r2, #20]
 8000732:	4b0e      	ldr	r3, [pc, #56]	; (800076c <HAL_UART_MspInit+0x80>)
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800073e:	230c      	movs	r3, #12
 8000740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000742:	2302      	movs	r3, #2
 8000744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800074a:	2303      	movs	r3, #3
 800074c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800074e:	2307      	movs	r3, #7
 8000750:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	4619      	mov	r1, r3
 8000758:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800075c:	f001 fb6c 	bl	8001e38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000760:	bf00      	nop
 8000762:	3728      	adds	r7, #40	; 0x28
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40004400 	.word	0x40004400
 800076c:	40021000 	.word	0x40021000

08000770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <NMI_Handler+0x4>

08000776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077a:	e7fe      	b.n	800077a <HardFault_Handler+0x4>

0800077c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000780:	e7fe      	b.n	8000780 <MemManage_Handler+0x4>

08000782 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000786:	e7fe      	b.n	8000786 <BusFault_Handler+0x4>

08000788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800078c:	e7fe      	b.n	800078c <UsageFault_Handler+0x4>

0800078e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800078e:	b480      	push	{r7}
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr

0800079c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr

080007aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007bc:	f000 f932 	bl	8000a24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007c0:	bf00      	nop
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80007c8:	4802      	ldr	r0, [pc, #8]	; (80007d4 <DMA1_Channel1_IRQHandler+0x10>)
 80007ca:	f001 fa44 	bl	8001c56 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	200000ec 	.word	0x200000ec

080007d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
 80007e8:	e00a      	b.n	8000800 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80007ea:	f3af 8000 	nop.w
 80007ee:	4601      	mov	r1, r0
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	1c5a      	adds	r2, r3, #1
 80007f4:	60ba      	str	r2, [r7, #8]
 80007f6:	b2ca      	uxtb	r2, r1
 80007f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	3301      	adds	r3, #1
 80007fe:	617b      	str	r3, [r7, #20]
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	429a      	cmp	r2, r3
 8000806:	dbf0      	blt.n	80007ea <_read+0x12>
	}

return len;
 8000808:	687b      	ldr	r3, [r7, #4]
}
 800080a:	4618      	mov	r0, r3
 800080c:	3718      	adds	r7, #24
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	b086      	sub	sp, #24
 8000816:	af00      	add	r7, sp, #0
 8000818:	60f8      	str	r0, [r7, #12]
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
 8000822:	e009      	b.n	8000838 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	1c5a      	adds	r2, r3, #1
 8000828:	60ba      	str	r2, [r7, #8]
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff fd1f 	bl	8000270 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	3301      	adds	r3, #1
 8000836:	617b      	str	r3, [r7, #20]
 8000838:	697a      	ldr	r2, [r7, #20]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	429a      	cmp	r2, r3
 800083e:	dbf1      	blt.n	8000824 <_write+0x12>
	}
	return len;
 8000840:	687b      	ldr	r3, [r7, #4]
}
 8000842:	4618      	mov	r0, r3
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <_close>:

int _close(int file)
{
 800084a:	b480      	push	{r7}
 800084c:	b083      	sub	sp, #12
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
	return -1;
 8000852:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000856:	4618      	mov	r0, r3
 8000858:	370c      	adds	r7, #12
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr

08000862 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000862:	b480      	push	{r7}
 8000864:	b083      	sub	sp, #12
 8000866:	af00      	add	r7, sp, #0
 8000868:	6078      	str	r0, [r7, #4]
 800086a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000872:	605a      	str	r2, [r3, #4]
	return 0;
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	370c      	adds	r7, #12
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr

08000882 <_isatty>:

int _isatty(int file)
{
 8000882:	b480      	push	{r7}
 8000884:	b083      	sub	sp, #12
 8000886:	af00      	add	r7, sp, #0
 8000888:	6078      	str	r0, [r7, #4]
	return 1;
 800088a:	2301      	movs	r3, #1
}
 800088c:	4618      	mov	r0, r3
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr

08000898 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
	return 0;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3714      	adds	r7, #20
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
	...

080008b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b086      	sub	sp, #24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008bc:	4a14      	ldr	r2, [pc, #80]	; (8000910 <_sbrk+0x5c>)
 80008be:	4b15      	ldr	r3, [pc, #84]	; (8000914 <_sbrk+0x60>)
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008c8:	4b13      	ldr	r3, [pc, #76]	; (8000918 <_sbrk+0x64>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d102      	bne.n	80008d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008d0:	4b11      	ldr	r3, [pc, #68]	; (8000918 <_sbrk+0x64>)
 80008d2:	4a12      	ldr	r2, [pc, #72]	; (800091c <_sbrk+0x68>)
 80008d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008d6:	4b10      	ldr	r3, [pc, #64]	; (8000918 <_sbrk+0x64>)
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	4413      	add	r3, r2
 80008de:	693a      	ldr	r2, [r7, #16]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	d207      	bcs.n	80008f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008e4:	f003 fa88 	bl	8003df8 <__errno>
 80008e8:	4603      	mov	r3, r0
 80008ea:	220c      	movs	r2, #12
 80008ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008ee:	f04f 33ff 	mov.w	r3, #4294967295
 80008f2:	e009      	b.n	8000908 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008f4:	4b08      	ldr	r3, [pc, #32]	; (8000918 <_sbrk+0x64>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008fa:	4b07      	ldr	r3, [pc, #28]	; (8000918 <_sbrk+0x64>)
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4413      	add	r3, r2
 8000902:	4a05      	ldr	r2, [pc, #20]	; (8000918 <_sbrk+0x64>)
 8000904:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000906:	68fb      	ldr	r3, [r7, #12]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3718      	adds	r7, #24
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20003000 	.word	0x20003000
 8000914:	00000400 	.word	0x00000400
 8000918:	2000008c 	.word	0x2000008c
 800091c:	200001c8 	.word	0x200001c8

08000920 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <SystemInit+0x20>)
 8000926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800092a:	4a05      	ldr	r2, [pc, #20]	; (8000940 <SystemInit+0x20>)
 800092c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000930:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000944:	f8df d034 	ldr.w	sp, [pc, #52]	; 800097c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000948:	480d      	ldr	r0, [pc, #52]	; (8000980 <LoopForever+0x6>)
  ldr r1, =_edata
 800094a:	490e      	ldr	r1, [pc, #56]	; (8000984 <LoopForever+0xa>)
  ldr r2, =_sidata
 800094c:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <LoopForever+0xe>)
  movs r3, #0
 800094e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000950:	e002      	b.n	8000958 <LoopCopyDataInit>

08000952 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000952:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000954:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000956:	3304      	adds	r3, #4

08000958 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000958:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800095a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800095c:	d3f9      	bcc.n	8000952 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800095e:	4a0b      	ldr	r2, [pc, #44]	; (800098c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000960:	4c0b      	ldr	r4, [pc, #44]	; (8000990 <LoopForever+0x16>)
  movs r3, #0
 8000962:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000964:	e001      	b.n	800096a <LoopFillZerobss>

08000966 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000966:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000968:	3204      	adds	r2, #4

0800096a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800096a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800096c:	d3fb      	bcc.n	8000966 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800096e:	f7ff ffd7 	bl	8000920 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000972:	f003 fa47 	bl	8003e04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000976:	f7ff fc93 	bl	80002a0 <main>

0800097a <LoopForever>:

LoopForever:
    b LoopForever
 800097a:	e7fe      	b.n	800097a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800097c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000980:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000984:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000988:	08004ed0 	.word	0x08004ed0
  ldr r2, =_sbss
 800098c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000990:	200001c8 	.word	0x200001c8

08000994 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000994:	e7fe      	b.n	8000994 <ADC1_2_IRQHandler>
	...

08000998 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800099c:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <HAL_Init+0x28>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a07      	ldr	r2, [pc, #28]	; (80009c0 <HAL_Init+0x28>)
 80009a2:	f043 0310 	orr.w	r3, r3, #16
 80009a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009a8:	2003      	movs	r0, #3
 80009aa:	f001 f86d 	bl	8001a88 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ae:	200f      	movs	r0, #15
 80009b0:	f000 f808 	bl	80009c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009b4:	f7ff fe0c 	bl	80005d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40022000 	.word	0x40022000

080009c4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009cc:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <HAL_InitTick+0x54>)
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <HAL_InitTick+0x58>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	4619      	mov	r1, r3
 80009d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009da:	fbb3 f3f1 	udiv	r3, r3, r1
 80009de:	fbb2 f3f3 	udiv	r3, r2, r3
 80009e2:	4618      	mov	r0, r3
 80009e4:	f001 f885 	bl	8001af2 <HAL_SYSTICK_Config>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009ee:	2301      	movs	r3, #1
 80009f0:	e00e      	b.n	8000a10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2b0f      	cmp	r3, #15
 80009f6:	d80a      	bhi.n	8000a0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009f8:	2200      	movs	r2, #0
 80009fa:	6879      	ldr	r1, [r7, #4]
 80009fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000a00:	f001 f84d 	bl	8001a9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a04:	4a06      	ldr	r2, [pc, #24]	; (8000a20 <HAL_InitTick+0x5c>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	e000      	b.n	8000a10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	20000008 	.word	0x20000008
 8000a20:	20000004 	.word	0x20000004

08000a24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a28:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <HAL_IncTick+0x20>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <HAL_IncTick+0x24>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4413      	add	r3, r2
 8000a34:	4a04      	ldr	r2, [pc, #16]	; (8000a48 <HAL_IncTick+0x24>)
 8000a36:	6013      	str	r3, [r2, #0]
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	20000008 	.word	0x20000008
 8000a48:	200001b4 	.word	0x200001b4

08000a4c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a50:	4b03      	ldr	r3, [pc, #12]	; (8000a60 <HAL_GetTick+0x14>)
 8000a52:	681b      	ldr	r3, [r3, #0]
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	200001b4 	.word	0x200001b4

08000a64 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b09a      	sub	sp, #104	; 0x68
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d101      	bne.n	8000ac0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000abc:	2301      	movs	r3, #1
 8000abe:	e172      	b.n	8000da6 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	691b      	ldr	r3, [r3, #16]
 8000ac4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	f003 0310 	and.w	r3, r3, #16
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d176      	bne.n	8000bc0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d152      	bne.n	8000b80 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2200      	movs	r2, #0
 8000af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000af4:	6878      	ldr	r0, [r7, #4]
 8000af6:	f7ff fd8f 	bl	8000618 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d13b      	bne.n	8000b80 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	f000 fe87 	bl	800181c <ADC_Disable>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b18:	f003 0310 	and.w	r3, r3, #16
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d12f      	bne.n	8000b80 <HAL_ADC_Init+0xe0>
 8000b20:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d12b      	bne.n	8000b80 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000b30:	f023 0302 	bic.w	r3, r3, #2
 8000b34:	f043 0202 	orr.w	r2, r3, #2
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	689a      	ldr	r2, [r3, #8]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000b4a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	689a      	ldr	r2, [r3, #8]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000b5a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000b5c:	4b94      	ldr	r3, [pc, #592]	; (8000db0 <HAL_ADC_Init+0x310>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a94      	ldr	r2, [pc, #592]	; (8000db4 <HAL_ADC_Init+0x314>)
 8000b62:	fba2 2303 	umull	r2, r3, r2, r3
 8000b66:	0c9a      	lsrs	r2, r3, #18
 8000b68:	4613      	mov	r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	4413      	add	r3, r2
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b72:	e002      	b.n	8000b7a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	3b01      	subs	r3, #1
 8000b78:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d1f9      	bne.n	8000b74 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d007      	beq.n	8000b9e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	689b      	ldr	r3, [r3, #8]
 8000b94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b9c:	d110      	bne.n	8000bc0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba2:	f023 0312 	bic.w	r3, r3, #18
 8000ba6:	f043 0210 	orr.w	r2, r3, #16
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bb2:	f043 0201 	orr.w	r2, r3, #1
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	f003 0310 	and.w	r3, r3, #16
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	f040 80df 	bne.w	8000d8c <HAL_ADC_Init+0x2ec>
 8000bce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	f040 80da 	bne.w	8000d8c <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 80d2 	bne.w	8000d8c <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000bf0:	f043 0202 	orr.w	r2, r3, #2
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000bf8:	4b6f      	ldr	r3, [pc, #444]	; (8000db8 <HAL_ADC_Init+0x318>)
 8000bfa:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c04:	d102      	bne.n	8000c0c <HAL_ADC_Init+0x16c>
 8000c06:	4b6d      	ldr	r3, [pc, #436]	; (8000dbc <HAL_ADC_Init+0x31c>)
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	e002      	b.n	8000c12 <HAL_ADC_Init+0x172>
 8000c0c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000c10:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	f003 0303 	and.w	r3, r3, #3
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d108      	bne.n	8000c32 <HAL_ADC_Init+0x192>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d101      	bne.n	8000c32 <HAL_ADC_Init+0x192>
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e000      	b.n	8000c34 <HAL_ADC_Init+0x194>
 8000c32:	2300      	movs	r3, #0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d11c      	bne.n	8000c72 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c38:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d010      	beq.n	8000c60 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	689b      	ldr	r3, [r3, #8]
 8000c42:	f003 0303 	and.w	r3, r3, #3
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d107      	bne.n	8000c5a <HAL_ADC_Init+0x1ba>
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d101      	bne.n	8000c5a <HAL_ADC_Init+0x1ba>
 8000c56:	2301      	movs	r3, #1
 8000c58:	e000      	b.n	8000c5c <HAL_ADC_Init+0x1bc>
 8000c5a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d108      	bne.n	8000c72 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000c60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	431a      	orrs	r2, r3
 8000c6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c70:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	7e5b      	ldrb	r3, [r3, #25]
 8000c76:	035b      	lsls	r3, r3, #13
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000c7c:	2a01      	cmp	r2, #1
 8000c7e:	d002      	beq.n	8000c86 <HAL_ADC_Init+0x1e6>
 8000c80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c84:	e000      	b.n	8000c88 <HAL_ADC_Init+0x1e8>
 8000c86:	2200      	movs	r2, #0
 8000c88:	431a      	orrs	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	431a      	orrs	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d11b      	bne.n	8000cde <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	7e5b      	ldrb	r3, [r3, #25]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d109      	bne.n	8000cc2 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	045a      	lsls	r2, r3, #17
 8000cb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cbe:	663b      	str	r3, [r7, #96]	; 0x60
 8000cc0:	e00d      	b.n	8000cde <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000cca:	f043 0220 	orr.w	r2, r3, #32
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd6:	f043 0201 	orr.w	r2, r3, #1
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d007      	beq.n	8000cf6 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	f003 030c 	and.w	r3, r3, #12
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d114      	bne.n	8000d2e <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	68db      	ldr	r3, [r3, #12]
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	6812      	ldr	r2, [r2, #0]
 8000d0e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d12:	f023 0302 	bic.w	r3, r3, #2
 8000d16:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	7e1b      	ldrb	r3, [r3, #24]
 8000d1c:	039a      	lsls	r2, r3, #14
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	4313      	orrs	r3, r2
 8000d28:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	68da      	ldr	r2, [r3, #12]
 8000d34:	4b22      	ldr	r3, [pc, #136]	; (8000dc0 <HAL_ADC_Init+0x320>)
 8000d36:	4013      	ands	r3, r2
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	6812      	ldr	r2, [r2, #0]
 8000d3c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000d3e:	430b      	orrs	r3, r1
 8000d40:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	691b      	ldr	r3, [r3, #16]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d10c      	bne.n	8000d64 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d50:	f023 010f 	bic.w	r1, r3, #15
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	69db      	ldr	r3, [r3, #28]
 8000d58:	1e5a      	subs	r2, r3, #1
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	631a      	str	r2, [r3, #48]	; 0x30
 8000d62:	e007      	b.n	8000d74 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f022 020f 	bic.w	r2, r2, #15
 8000d72:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2200      	movs	r2, #0
 8000d78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7e:	f023 0303 	bic.w	r3, r3, #3
 8000d82:	f043 0201 	orr.w	r2, r3, #1
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	641a      	str	r2, [r3, #64]	; 0x40
 8000d8a:	e00a      	b.n	8000da2 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d90:	f023 0312 	bic.w	r3, r3, #18
 8000d94:	f043 0210 	orr.w	r2, r3, #16
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000da2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3768      	adds	r7, #104	; 0x68
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000000 	.word	0x20000000
 8000db4:	431bde83 	.word	0x431bde83
 8000db8:	50000300 	.word	0x50000300
 8000dbc:	50000100 	.word	0x50000100
 8000dc0:	fff0c007 	.word	0xfff0c007

08000dc4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	f003 0304 	and.w	r3, r3, #4
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	f040 80b9 	bne.w	8000f56 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d101      	bne.n	8000df2 <HAL_ADC_Start_DMA+0x2e>
 8000dee:	2302      	movs	r3, #2
 8000df0:	e0b4      	b.n	8000f5c <HAL_ADC_Start_DMA+0x198>
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	2201      	movs	r2, #1
 8000df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000dfa:	4b5a      	ldr	r3, [pc, #360]	; (8000f64 <HAL_ADC_Start_DMA+0x1a0>)
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	f003 031f 	and.w	r3, r3, #31
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f040 80a0 	bne.w	8000f48 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8000e08:	68f8      	ldr	r0, [r7, #12]
 8000e0a:	f000 fca3 	bl	8001754 <ADC_Enable>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8000e12:	7dfb      	ldrb	r3, [r7, #23]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	f040 8092 	bne.w	8000f3e <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000e22:	f023 0301 	bic.w	r3, r3, #1
 8000e26:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000e2e:	4b4d      	ldr	r3, [pc, #308]	; (8000f64 <HAL_ADC_Start_DMA+0x1a0>)
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	f003 031f 	and.w	r3, r3, #31
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d004      	beq.n	8000e44 <HAL_ADC_Start_DMA+0x80>
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e42:	d115      	bne.n	8000e70 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e48:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	68db      	ldr	r3, [r3, #12]
 8000e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d027      	beq.n	8000eae <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e62:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e66:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000e6e:	e01e      	b.n	8000eae <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e74:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e84:	d004      	beq.n	8000e90 <HAL_ADC_Start_DMA+0xcc>
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a37      	ldr	r2, [pc, #220]	; (8000f68 <HAL_ADC_Start_DMA+0x1a4>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d10e      	bne.n	8000eae <HAL_ADC_Start_DMA+0xea>
 8000e90:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000e94:	68db      	ldr	r3, [r3, #12]
 8000e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d007      	beq.n	8000eae <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ea6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000eba:	d106      	bne.n	8000eca <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec0:	f023 0206 	bic.w	r2, r3, #6
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	645a      	str	r2, [r3, #68]	; 0x44
 8000ec8:	e002      	b.n	8000ed0 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000edc:	4a23      	ldr	r2, [pc, #140]	; (8000f6c <HAL_ADC_Start_DMA+0x1a8>)
 8000ede:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ee4:	4a22      	ldr	r2, [pc, #136]	; (8000f70 <HAL_ADC_Start_DMA+0x1ac>)
 8000ee6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eec:	4a21      	ldr	r2, [pc, #132]	; (8000f74 <HAL_ADC_Start_DMA+0x1b0>)
 8000eee:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	221c      	movs	r2, #28
 8000ef6:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f042 0210 	orr.w	r2, r2, #16
 8000f06:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	68da      	ldr	r2, [r3, #12]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f042 0201 	orr.w	r2, r2, #1
 8000f16:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	3340      	adds	r3, #64	; 0x40
 8000f22:	4619      	mov	r1, r3
 8000f24:	68ba      	ldr	r2, [r7, #8]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	f000 fe36 	bl	8001b98 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	689a      	ldr	r2, [r3, #8]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f042 0204 	orr.w	r2, r2, #4
 8000f3a:	609a      	str	r2, [r3, #8]
 8000f3c:	e00d      	b.n	8000f5a <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	2200      	movs	r2, #0
 8000f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000f46:	e008      	b.n	8000f5a <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8000f54:	e001      	b.n	8000f5a <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000f56:	2302      	movs	r3, #2
 8000f58:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3718      	adds	r7, #24
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	50000300 	.word	0x50000300
 8000f68:	50000100 	.word	0x50000100
 8000f6c:	08001689 	.word	0x08001689
 8000f70:	08001703 	.word	0x08001703
 8000f74:	0800171f 	.word	0x0800171f

08000f78 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b09b      	sub	sp, #108	; 0x6c
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f82:	2300      	movs	r3, #0
 8000f84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d101      	bne.n	8000f9a <HAL_ADC_ConfigChannel+0x22>
 8000f96:	2302      	movs	r3, #2
 8000f98:	e2a5      	b.n	80014e6 <HAL_ADC_ConfigChannel+0x56e>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	f003 0304 	and.w	r3, r3, #4
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	f040 8289 	bne.w	80014c4 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	d81c      	bhi.n	8000ff4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685a      	ldr	r2, [r3, #4]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	4413      	add	r3, r2
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	461a      	mov	r2, r3
 8000fce:	231f      	movs	r3, #31
 8000fd0:	4093      	lsls	r3, r2
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	4019      	ands	r1, r3
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	6818      	ldr	r0, [r3, #0]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	4413      	add	r3, r2
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	fa00 f203 	lsl.w	r2, r0, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	631a      	str	r2, [r3, #48]	; 0x30
 8000ff2:	e063      	b.n	80010bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b09      	cmp	r3, #9
 8000ffa:	d81e      	bhi.n	800103a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685a      	ldr	r2, [r3, #4]
 8001006:	4613      	mov	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	4413      	add	r3, r2
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	3b1e      	subs	r3, #30
 8001010:	221f      	movs	r2, #31
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43db      	mvns	r3, r3
 8001018:	4019      	ands	r1, r3
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	6818      	ldr	r0, [r3, #0]
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	4613      	mov	r3, r2
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	4413      	add	r3, r2
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	3b1e      	subs	r3, #30
 800102c:	fa00 f203 	lsl.w	r2, r0, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	430a      	orrs	r2, r1
 8001036:	635a      	str	r2, [r3, #52]	; 0x34
 8001038:	e040      	b.n	80010bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	2b0e      	cmp	r3, #14
 8001040:	d81e      	bhi.n	8001080 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685a      	ldr	r2, [r3, #4]
 800104c:	4613      	mov	r3, r2
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	4413      	add	r3, r2
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	3b3c      	subs	r3, #60	; 0x3c
 8001056:	221f      	movs	r2, #31
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	4019      	ands	r1, r3
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	6818      	ldr	r0, [r3, #0]
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685a      	ldr	r2, [r3, #4]
 8001068:	4613      	mov	r3, r2
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	4413      	add	r3, r2
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	3b3c      	subs	r3, #60	; 0x3c
 8001072:	fa00 f203 	lsl.w	r2, r0, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	430a      	orrs	r2, r1
 800107c:	639a      	str	r2, [r3, #56]	; 0x38
 800107e:	e01d      	b.n	80010bc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685a      	ldr	r2, [r3, #4]
 800108a:	4613      	mov	r3, r2
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	4413      	add	r3, r2
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	3b5a      	subs	r3, #90	; 0x5a
 8001094:	221f      	movs	r2, #31
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	4019      	ands	r1, r3
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	6818      	ldr	r0, [r3, #0]
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685a      	ldr	r2, [r3, #4]
 80010a6:	4613      	mov	r3, r2
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	4413      	add	r3, r2
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	3b5a      	subs	r3, #90	; 0x5a
 80010b0:	fa00 f203 	lsl.w	r2, r0, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	430a      	orrs	r2, r1
 80010ba:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f003 030c 	and.w	r3, r3, #12
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	f040 80e5 	bne.w	8001296 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2b09      	cmp	r3, #9
 80010d2:	d91c      	bls.n	800110e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	6999      	ldr	r1, [r3, #24]
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	3b1e      	subs	r3, #30
 80010e6:	2207      	movs	r2, #7
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	4019      	ands	r1, r3
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	6898      	ldr	r0, [r3, #8]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4613      	mov	r3, r2
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	4413      	add	r3, r2
 80010fe:	3b1e      	subs	r3, #30
 8001100:	fa00 f203 	lsl.w	r2, r0, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	430a      	orrs	r2, r1
 800110a:	619a      	str	r2, [r3, #24]
 800110c:	e019      	b.n	8001142 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	6959      	ldr	r1, [r3, #20]
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4613      	mov	r3, r2
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	4413      	add	r3, r2
 800111e:	2207      	movs	r2, #7
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	4019      	ands	r1, r3
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	6898      	ldr	r0, [r3, #8]
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	4613      	mov	r3, r2
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	4413      	add	r3, r2
 8001136:	fa00 f203 	lsl.w	r2, r0, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	430a      	orrs	r2, r1
 8001140:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	695a      	ldr	r2, [r3, #20]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	08db      	lsrs	r3, r3, #3
 800114e:	f003 0303 	and.w	r3, r3, #3
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	3b01      	subs	r3, #1
 8001160:	2b03      	cmp	r3, #3
 8001162:	d84f      	bhi.n	8001204 <HAL_ADC_ConfigChannel+0x28c>
 8001164:	a201      	add	r2, pc, #4	; (adr r2, 800116c <HAL_ADC_ConfigChannel+0x1f4>)
 8001166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800116a:	bf00      	nop
 800116c:	0800117d 	.word	0x0800117d
 8001170:	0800119f 	.word	0x0800119f
 8001174:	080011c1 	.word	0x080011c1
 8001178:	080011e3 	.word	0x080011e3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001182:	4b9e      	ldr	r3, [pc, #632]	; (80013fc <HAL_ADC_ConfigChannel+0x484>)
 8001184:	4013      	ands	r3, r2
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	0691      	lsls	r1, r2, #26
 800118c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800118e:	430a      	orrs	r2, r1
 8001190:	431a      	orrs	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800119a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800119c:	e07e      	b.n	800129c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80011a4:	4b95      	ldr	r3, [pc, #596]	; (80013fc <HAL_ADC_ConfigChannel+0x484>)
 80011a6:	4013      	ands	r3, r2
 80011a8:	683a      	ldr	r2, [r7, #0]
 80011aa:	6812      	ldr	r2, [r2, #0]
 80011ac:	0691      	lsls	r1, r2, #26
 80011ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011b0:	430a      	orrs	r2, r1
 80011b2:	431a      	orrs	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011bc:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011be:	e06d      	b.n	800129c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80011c6:	4b8d      	ldr	r3, [pc, #564]	; (80013fc <HAL_ADC_ConfigChannel+0x484>)
 80011c8:	4013      	ands	r3, r2
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	6812      	ldr	r2, [r2, #0]
 80011ce:	0691      	lsls	r1, r2, #26
 80011d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011d2:	430a      	orrs	r2, r1
 80011d4:	431a      	orrs	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011de:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011e0:	e05c      	b.n	800129c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80011e8:	4b84      	ldr	r3, [pc, #528]	; (80013fc <HAL_ADC_ConfigChannel+0x484>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	6812      	ldr	r2, [r2, #0]
 80011f0:	0691      	lsls	r1, r2, #26
 80011f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011f4:	430a      	orrs	r2, r1
 80011f6:	431a      	orrs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001200:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001202:	e04b      	b.n	800129c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800120a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	069b      	lsls	r3, r3, #26
 8001214:	429a      	cmp	r2, r3
 8001216:	d107      	bne.n	8001228 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001226:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800122e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	069b      	lsls	r3, r3, #26
 8001238:	429a      	cmp	r2, r3
 800123a:	d107      	bne.n	800124c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800124a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001252:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	069b      	lsls	r3, r3, #26
 800125c:	429a      	cmp	r2, r3
 800125e:	d107      	bne.n	8001270 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800126e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001276:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	069b      	lsls	r3, r3, #26
 8001280:	429a      	cmp	r2, r3
 8001282:	d10a      	bne.n	800129a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001292:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001294:	e001      	b.n	800129a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001296:	bf00      	nop
 8001298:	e000      	b.n	800129c <HAL_ADC_ConfigChannel+0x324>
      break;
 800129a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	f003 0303 	and.w	r3, r3, #3
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d108      	bne.n	80012bc <HAL_ADC_ConfigChannel+0x344>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0301 	and.w	r3, r3, #1
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d101      	bne.n	80012bc <HAL_ADC_ConfigChannel+0x344>
 80012b8:	2301      	movs	r3, #1
 80012ba:	e000      	b.n	80012be <HAL_ADC_ConfigChannel+0x346>
 80012bc:	2300      	movs	r3, #0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f040 810b 	bne.w	80014da <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d00f      	beq.n	80012ec <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2201      	movs	r2, #1
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43da      	mvns	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	400a      	ands	r2, r1
 80012e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80012ea:	e049      	b.n	8001380 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2201      	movs	r2, #1
 80012fa:	409a      	lsls	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	430a      	orrs	r2, r1
 8001302:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b09      	cmp	r3, #9
 800130c:	d91c      	bls.n	8001348 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	6999      	ldr	r1, [r3, #24]
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4613      	mov	r3, r2
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	4413      	add	r3, r2
 800131e:	3b1b      	subs	r3, #27
 8001320:	2207      	movs	r2, #7
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43db      	mvns	r3, r3
 8001328:	4019      	ands	r1, r3
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	6898      	ldr	r0, [r3, #8]
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	4613      	mov	r3, r2
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	4413      	add	r3, r2
 8001338:	3b1b      	subs	r3, #27
 800133a:	fa00 f203 	lsl.w	r2, r0, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	430a      	orrs	r2, r1
 8001344:	619a      	str	r2, [r3, #24]
 8001346:	e01b      	b.n	8001380 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6959      	ldr	r1, [r3, #20]
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	1c5a      	adds	r2, r3, #1
 8001354:	4613      	mov	r3, r2
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	4413      	add	r3, r2
 800135a:	2207      	movs	r2, #7
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	43db      	mvns	r3, r3
 8001362:	4019      	ands	r1, r3
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	6898      	ldr	r0, [r3, #8]
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	1c5a      	adds	r2, r3, #1
 800136e:	4613      	mov	r3, r2
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	4413      	add	r3, r2
 8001374:	fa00 f203 	lsl.w	r2, r0, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	430a      	orrs	r2, r1
 800137e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001380:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <HAL_ADC_ConfigChannel+0x488>)
 8001382:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b10      	cmp	r3, #16
 800138a:	d105      	bne.n	8001398 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800138c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001394:	2b00      	cmp	r3, #0
 8001396:	d015      	beq.n	80013c4 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800139c:	2b11      	cmp	r3, #17
 800139e:	d105      	bne.n	80013ac <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80013a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d00b      	beq.n	80013c4 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80013b0:	2b12      	cmp	r3, #18
 80013b2:	f040 8092 	bne.w	80014da <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80013b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f040 808b 	bne.w	80014da <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013cc:	d102      	bne.n	80013d4 <HAL_ADC_ConfigChannel+0x45c>
 80013ce:	4b0d      	ldr	r3, [pc, #52]	; (8001404 <HAL_ADC_ConfigChannel+0x48c>)
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	e002      	b.n	80013da <HAL_ADC_ConfigChannel+0x462>
 80013d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80013d8:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 0303 	and.w	r3, r3, #3
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d10f      	bne.n	8001408 <HAL_ADC_ConfigChannel+0x490>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d108      	bne.n	8001408 <HAL_ADC_ConfigChannel+0x490>
 80013f6:	2301      	movs	r3, #1
 80013f8:	e007      	b.n	800140a <HAL_ADC_ConfigChannel+0x492>
 80013fa:	bf00      	nop
 80013fc:	83fff000 	.word	0x83fff000
 8001400:	50000300 	.word	0x50000300
 8001404:	50000100 	.word	0x50000100
 8001408:	2300      	movs	r3, #0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d150      	bne.n	80014b0 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800140e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001410:	2b00      	cmp	r3, #0
 8001412:	d010      	beq.n	8001436 <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	f003 0303 	and.w	r3, r3, #3
 800141c:	2b01      	cmp	r3, #1
 800141e:	d107      	bne.n	8001430 <HAL_ADC_ConfigChannel+0x4b8>
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	2b01      	cmp	r3, #1
 800142a:	d101      	bne.n	8001430 <HAL_ADC_ConfigChannel+0x4b8>
 800142c:	2301      	movs	r3, #1
 800142e:	e000      	b.n	8001432 <HAL_ADC_ConfigChannel+0x4ba>
 8001430:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001432:	2b00      	cmp	r3, #0
 8001434:	d13c      	bne.n	80014b0 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b10      	cmp	r3, #16
 800143c:	d11d      	bne.n	800147a <HAL_ADC_ConfigChannel+0x502>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001446:	d118      	bne.n	800147a <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001448:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001450:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001452:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001454:	4b27      	ldr	r3, [pc, #156]	; (80014f4 <HAL_ADC_ConfigChannel+0x57c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a27      	ldr	r2, [pc, #156]	; (80014f8 <HAL_ADC_ConfigChannel+0x580>)
 800145a:	fba2 2303 	umull	r2, r3, r2, r3
 800145e:	0c9a      	lsrs	r2, r3, #18
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800146a:	e002      	b.n	8001472 <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	3b01      	subs	r3, #1
 8001470:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d1f9      	bne.n	800146c <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001478:	e02e      	b.n	80014d8 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2b11      	cmp	r3, #17
 8001480:	d10b      	bne.n	800149a <HAL_ADC_ConfigChannel+0x522>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800148a:	d106      	bne.n	800149a <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800148c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001494:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001496:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001498:	e01e      	b.n	80014d8 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2b12      	cmp	r3, #18
 80014a0:	d11a      	bne.n	80014d8 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80014a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014ac:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80014ae:	e013      	b.n	80014d8 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b4:	f043 0220 	orr.w	r2, r3, #32
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80014c2:	e00a      	b.n	80014da <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c8:	f043 0220 	orr.w	r2, r3, #32
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80014d6:	e000      	b.n	80014da <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80014d8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80014e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	376c      	adds	r7, #108	; 0x6c
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	20000000 	.word	0x20000000
 80014f8:	431bde83 	.word	0x431bde83

080014fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b099      	sub	sp, #100	; 0x64
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001514:	d102      	bne.n	800151c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001516:	4b5a      	ldr	r3, [pc, #360]	; (8001680 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	e002      	b.n	8001522 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 800151c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001520:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e0a2      	b.n	8001672 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001532:	2b01      	cmp	r3, #1
 8001534:	d101      	bne.n	800153a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001536:	2302      	movs	r3, #2
 8001538:	e09b      	b.n	8001672 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2201      	movs	r2, #1
 800153e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f003 0304 	and.w	r3, r3, #4
 800154c:	2b00      	cmp	r3, #0
 800154e:	d17f      	bne.n	8001650 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	d179      	bne.n	8001650 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800155c:	4b49      	ldr	r3, [pc, #292]	; (8001684 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 800155e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d040      	beq.n	80015ea <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001568:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	6859      	ldr	r1, [r3, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800157a:	035b      	lsls	r3, r3, #13
 800157c:	430b      	orrs	r3, r1
 800157e:	431a      	orrs	r2, r3
 8001580:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001582:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	f003 0303 	and.w	r3, r3, #3
 800158e:	2b01      	cmp	r3, #1
 8001590:	d108      	bne.n	80015a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	2b01      	cmp	r3, #1
 800159e:	d101      	bne.n	80015a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80015a0:	2301      	movs	r3, #1
 80015a2:	e000      	b.n	80015a6 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80015a4:	2300      	movs	r3, #0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d15c      	bne.n	8001664 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f003 0303 	and.w	r3, r3, #3
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d107      	bne.n	80015c6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d101      	bne.n	80015c6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80015c2:	2301      	movs	r3, #1
 80015c4:	e000      	b.n	80015c8 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80015c6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d14b      	bne.n	8001664 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80015cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80015d4:	f023 030f 	bic.w	r3, r3, #15
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	6811      	ldr	r1, [r2, #0]
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	6892      	ldr	r2, [r2, #8]
 80015e0:	430a      	orrs	r2, r1
 80015e2:	431a      	orrs	r2, r3
 80015e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015e6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80015e8:	e03c      	b.n	8001664 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80015ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015f4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b01      	cmp	r3, #1
 8001602:	d108      	bne.n	8001616 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	2b01      	cmp	r3, #1
 8001610:	d101      	bne.n	8001616 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001612:	2301      	movs	r3, #1
 8001614:	e000      	b.n	8001618 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8001616:	2300      	movs	r3, #0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d123      	bne.n	8001664 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	2b01      	cmp	r3, #1
 8001626:	d107      	bne.n	8001638 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	2b01      	cmp	r3, #1
 8001632:	d101      	bne.n	8001638 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001634:	2301      	movs	r3, #1
 8001636:	e000      	b.n	800163a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8001638:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800163a:	2b00      	cmp	r3, #0
 800163c:	d112      	bne.n	8001664 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800163e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001646:	f023 030f 	bic.w	r3, r3, #15
 800164a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800164c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800164e:	e009      	b.n	8001664 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001654:	f043 0220 	orr.w	r2, r3, #32
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001662:	e000      	b.n	8001666 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001664:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800166e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001672:	4618      	mov	r0, r3
 8001674:	3764      	adds	r7, #100	; 0x64
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	50000100 	.word	0x50000100
 8001684:	50000300 	.word	0x50000300

08001688 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001694:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d126      	bne.n	80016f0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d115      	bne.n	80016e8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d111      	bne.n	80016e8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d105      	bne.n	80016e8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e0:	f043 0201 	orr.w	r2, r3, #1
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f7ff f9bb 	bl	8000a64 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80016ee:	e004      	b.n	80016fa <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	4798      	blx	r3
}
 80016fa:	bf00      	nop
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b084      	sub	sp, #16
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001710:	68f8      	ldr	r0, [r7, #12]
 8001712:	f7ff f9b1 	bl	8000a78 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b084      	sub	sp, #16
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800172a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800173c:	f043 0204 	orr.w	r2, r3, #4
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001744:	68f8      	ldr	r0, [r7, #12]
 8001746:	f7ff f9a1 	bl	8000a8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800174a:	bf00      	nop
 800174c:	3710      	adds	r7, #16
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 0303 	and.w	r3, r3, #3
 800176a:	2b01      	cmp	r3, #1
 800176c:	d108      	bne.n	8001780 <ADC_Enable+0x2c>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	2b01      	cmp	r3, #1
 800177a:	d101      	bne.n	8001780 <ADC_Enable+0x2c>
 800177c:	2301      	movs	r3, #1
 800177e:	e000      	b.n	8001782 <ADC_Enable+0x2e>
 8001780:	2300      	movs	r3, #0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d143      	bne.n	800180e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	4b22      	ldr	r3, [pc, #136]	; (8001818 <ADC_Enable+0xc4>)
 800178e:	4013      	ands	r3, r2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d00d      	beq.n	80017b0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001798:	f043 0210 	orr.w	r2, r3, #16
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a4:	f043 0201 	orr.w	r2, r3, #1
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e02f      	b.n	8001810 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	689a      	ldr	r2, [r3, #8]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f042 0201 	orr.w	r2, r2, #1
 80017be:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80017c0:	f7ff f944 	bl	8000a4c <HAL_GetTick>
 80017c4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80017c6:	e01b      	b.n	8001800 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017c8:	f7ff f940 	bl	8000a4c <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d914      	bls.n	8001800 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d00d      	beq.n	8001800 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e8:	f043 0210 	orr.w	r2, r3, #16
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f4:	f043 0201 	orr.w	r2, r3, #1
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e007      	b.n	8001810 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	2b01      	cmp	r3, #1
 800180c:	d1dc      	bne.n	80017c8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	4618      	mov	r0, r3
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	8000003f 	.word	0x8000003f

0800181c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001824:	2300      	movs	r3, #0
 8001826:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	2b01      	cmp	r3, #1
 8001834:	d108      	bne.n	8001848 <ADC_Disable+0x2c>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0301 	and.w	r3, r3, #1
 8001840:	2b01      	cmp	r3, #1
 8001842:	d101      	bne.n	8001848 <ADC_Disable+0x2c>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <ADC_Disable+0x2e>
 8001848:	2300      	movs	r3, #0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d047      	beq.n	80018de <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f003 030d 	and.w	r3, r3, #13
 8001858:	2b01      	cmp	r3, #1
 800185a:	d10f      	bne.n	800187c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689a      	ldr	r2, [r3, #8]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f042 0202 	orr.w	r2, r2, #2
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2203      	movs	r2, #3
 8001872:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001874:	f7ff f8ea 	bl	8000a4c <HAL_GetTick>
 8001878:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800187a:	e029      	b.n	80018d0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001880:	f043 0210 	orr.w	r2, r3, #16
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188c:	f043 0201 	orr.w	r2, r3, #1
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e023      	b.n	80018e0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001898:	f7ff f8d8 	bl	8000a4c <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d914      	bls.n	80018d0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 0301 	and.w	r3, r3, #1
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d10d      	bne.n	80018d0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b8:	f043 0210 	orr.w	r2, r3, #16
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c4:	f043 0201 	orr.w	r2, r3, #1
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e007      	b.n	80018e0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d0dc      	beq.n	8001898 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <__NVIC_SetPriorityGrouping+0x44>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fe:	68ba      	ldr	r2, [r7, #8]
 8001900:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001904:	4013      	ands	r3, r2
 8001906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001910:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800191a:	4a04      	ldr	r2, [pc, #16]	; (800192c <__NVIC_SetPriorityGrouping+0x44>)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	60d3      	str	r3, [r2, #12]
}
 8001920:	bf00      	nop
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001934:	4b04      	ldr	r3, [pc, #16]	; (8001948 <__NVIC_GetPriorityGrouping+0x18>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	0a1b      	lsrs	r3, r3, #8
 800193a:	f003 0307 	and.w	r3, r3, #7
}
 800193e:	4618      	mov	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	e000ed00 	.word	0xe000ed00

0800194c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	2b00      	cmp	r3, #0
 800195c:	db0b      	blt.n	8001976 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	f003 021f 	and.w	r2, r3, #31
 8001964:	4907      	ldr	r1, [pc, #28]	; (8001984 <__NVIC_EnableIRQ+0x38>)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	095b      	lsrs	r3, r3, #5
 800196c:	2001      	movs	r0, #1
 800196e:	fa00 f202 	lsl.w	r2, r0, r2
 8001972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000e100 	.word	0xe000e100

08001988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	6039      	str	r1, [r7, #0]
 8001992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001998:	2b00      	cmp	r3, #0
 800199a:	db0a      	blt.n	80019b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	490c      	ldr	r1, [pc, #48]	; (80019d4 <__NVIC_SetPriority+0x4c>)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	0112      	lsls	r2, r2, #4
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	440b      	add	r3, r1
 80019ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b0:	e00a      	b.n	80019c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	4908      	ldr	r1, [pc, #32]	; (80019d8 <__NVIC_SetPriority+0x50>)
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	3b04      	subs	r3, #4
 80019c0:	0112      	lsls	r2, r2, #4
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	440b      	add	r3, r1
 80019c6:	761a      	strb	r2, [r3, #24]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	e000e100 	.word	0xe000e100
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	f1c3 0307 	rsb	r3, r3, #7
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	bf28      	it	cs
 80019fa:	2304      	movcs	r3, #4
 80019fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3304      	adds	r3, #4
 8001a02:	2b06      	cmp	r3, #6
 8001a04:	d902      	bls.n	8001a0c <NVIC_EncodePriority+0x30>
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3b03      	subs	r3, #3
 8001a0a:	e000      	b.n	8001a0e <NVIC_EncodePriority+0x32>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	f04f 32ff 	mov.w	r2, #4294967295
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	401a      	ands	r2, r3
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a24:	f04f 31ff 	mov.w	r1, #4294967295
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2e:	43d9      	mvns	r1, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	4313      	orrs	r3, r2
         );
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3724      	adds	r7, #36	; 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a54:	d301      	bcc.n	8001a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a56:	2301      	movs	r3, #1
 8001a58:	e00f      	b.n	8001a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5a:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <SysTick_Config+0x40>)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a62:	210f      	movs	r1, #15
 8001a64:	f04f 30ff 	mov.w	r0, #4294967295
 8001a68:	f7ff ff8e 	bl	8001988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <SysTick_Config+0x40>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a72:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <SysTick_Config+0x40>)
 8001a74:	2207      	movs	r2, #7
 8001a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	e000e010 	.word	0xe000e010

08001a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ff29 	bl	80018e8 <__NVIC_SetPriorityGrouping>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
 8001aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab0:	f7ff ff3e 	bl	8001930 <__NVIC_GetPriorityGrouping>
 8001ab4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	68b9      	ldr	r1, [r7, #8]
 8001aba:	6978      	ldr	r0, [r7, #20]
 8001abc:	f7ff ff8e 	bl	80019dc <NVIC_EncodePriority>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff5d 	bl	8001988 <__NVIC_SetPriority>
}
 8001ace:	bf00      	nop
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	4603      	mov	r3, r0
 8001ade:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff31 	bl	800194c <__NVIC_EnableIRQ>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b082      	sub	sp, #8
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff ffa2 	bl	8001a44 <SysTick_Config>
 8001b00:	4603      	mov	r3, r0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b084      	sub	sp, #16
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e037      	b.n	8001b90 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2202      	movs	r2, #2
 8001b24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b36:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 f940 	bl	8001df8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
}  
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
 8001ba4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d101      	bne.n	8001bb8 <HAL_DMA_Start_IT+0x20>
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	e04a      	b.n	8001c4e <HAL_DMA_Start_IT+0xb6>
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d13a      	bne.n	8001c40 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2202      	movs	r2, #2
 8001bce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f022 0201 	bic.w	r2, r2, #1
 8001be6:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	68f8      	ldr	r0, [r7, #12]
 8001bf0:	f000 f8d4 	bl	8001d9c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d008      	beq.n	8001c0e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f042 020e 	orr.w	r2, r2, #14
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	e00f      	b.n	8001c2e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f042 020a 	orr.w	r2, r2, #10
 8001c1c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 0204 	bic.w	r2, r2, #4
 8001c2c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f042 0201 	orr.w	r2, r2, #1
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	e005      	b.n	8001c4c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001c4c:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b084      	sub	sp, #16
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	2204      	movs	r2, #4
 8001c74:	409a      	lsls	r2, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d024      	beq.n	8001cc8 <HAL_DMA_IRQHandler+0x72>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d01f      	beq.n	8001cc8 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0320 	and.w	r3, r3, #32
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d107      	bne.n	8001ca6 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f022 0204 	bic.w	r2, r2, #4
 8001ca4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cae:	2104      	movs	r1, #4
 8001cb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d06a      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001cc6:	e065      	b.n	8001d94 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ccc:	2202      	movs	r2, #2
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d02c      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xdc>
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d027      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0320 	and.w	r3, r3, #32
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d10b      	bne.n	8001d08 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 020a 	bic.w	r2, r2, #10
 8001cfe:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d10:	2102      	movs	r1, #2
 8001d12:	fa01 f202 	lsl.w	r2, r1, r2
 8001d16:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d035      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001d30:	e030      	b.n	8001d94 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	2208      	movs	r2, #8
 8001d38:	409a      	lsls	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d028      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x13e>
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d023      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 020e 	bic.w	r2, r2, #14
 8001d5a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d64:	2101      	movs	r1, #1
 8001d66:	fa01 f202 	lsl.w	r2, r1, r2
 8001d6a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d004      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	4798      	blx	r3
    }
  }
}  
 8001d92:	e7ff      	b.n	8001d94 <HAL_DMA_IRQHandler+0x13e>
 8001d94:	bf00      	nop
 8001d96:	3710      	adds	r7, #16
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
 8001da8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db2:	2101      	movs	r1, #1
 8001db4:	fa01 f202 	lsl.w	r2, r1, r2
 8001db8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2b10      	cmp	r3, #16
 8001dc8:	d108      	bne.n	8001ddc <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68ba      	ldr	r2, [r7, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001dda:	e007      	b.n	8001dec <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68ba      	ldr	r2, [r7, #8]
 8001de2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	60da      	str	r2, [r3, #12]
}
 8001dec:	bf00      	nop
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	461a      	mov	r2, r3
 8001e06:	4b09      	ldr	r3, [pc, #36]	; (8001e2c <DMA_CalcBaseAndBitshift+0x34>)
 8001e08:	4413      	add	r3, r2
 8001e0a:	4a09      	ldr	r2, [pc, #36]	; (8001e30 <DMA_CalcBaseAndBitshift+0x38>)
 8001e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e10:	091b      	lsrs	r3, r3, #4
 8001e12:	009a      	lsls	r2, r3, #2
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a06      	ldr	r2, [pc, #24]	; (8001e34 <DMA_CalcBaseAndBitshift+0x3c>)
 8001e1c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	bffdfff8 	.word	0xbffdfff8
 8001e30:	cccccccd 	.word	0xcccccccd
 8001e34:	40020000 	.word	0x40020000

08001e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b087      	sub	sp, #28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e46:	e14e      	b.n	80020e6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	fa01 f303 	lsl.w	r3, r1, r3
 8001e54:	4013      	ands	r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 8140 	beq.w	80020e0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d005      	beq.n	8001e78 <HAL_GPIO_Init+0x40>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 0303 	and.w	r3, r3, #3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d130      	bne.n	8001eda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	68da      	ldr	r2, [r3, #12]
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001eae:	2201      	movs	r2, #1
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	091b      	lsrs	r3, r3, #4
 8001ec4:	f003 0201 	and.w	r2, r3, #1
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d017      	beq.n	8001f16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	2203      	movs	r2, #3
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	43db      	mvns	r3, r3
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	4013      	ands	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	689a      	ldr	r2, [r3, #8]
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f003 0303 	and.w	r3, r3, #3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d123      	bne.n	8001f6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	08da      	lsrs	r2, r3, #3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	3208      	adds	r2, #8
 8001f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	220f      	movs	r2, #15
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4013      	ands	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	691a      	ldr	r2, [r3, #16]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	08da      	lsrs	r2, r3, #3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3208      	adds	r2, #8
 8001f64:	6939      	ldr	r1, [r7, #16]
 8001f66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	2203      	movs	r2, #3
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 0203 	and.w	r2, r3, #3
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f000 809a 	beq.w	80020e0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fac:	4b55      	ldr	r3, [pc, #340]	; (8002104 <HAL_GPIO_Init+0x2cc>)
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	4a54      	ldr	r2, [pc, #336]	; (8002104 <HAL_GPIO_Init+0x2cc>)
 8001fb2:	f043 0301 	orr.w	r3, r3, #1
 8001fb6:	6193      	str	r3, [r2, #24]
 8001fb8:	4b52      	ldr	r3, [pc, #328]	; (8002104 <HAL_GPIO_Init+0x2cc>)
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	60bb      	str	r3, [r7, #8]
 8001fc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fc4:	4a50      	ldr	r2, [pc, #320]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	089b      	lsrs	r3, r3, #2
 8001fca:	3302      	adds	r3, #2
 8001fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	f003 0303 	and.w	r3, r3, #3
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	220f      	movs	r2, #15
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fee:	d013      	beq.n	8002018 <HAL_GPIO_Init+0x1e0>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a46      	ldr	r2, [pc, #280]	; (800210c <HAL_GPIO_Init+0x2d4>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d00d      	beq.n	8002014 <HAL_GPIO_Init+0x1dc>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a45      	ldr	r2, [pc, #276]	; (8002110 <HAL_GPIO_Init+0x2d8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d007      	beq.n	8002010 <HAL_GPIO_Init+0x1d8>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a44      	ldr	r2, [pc, #272]	; (8002114 <HAL_GPIO_Init+0x2dc>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d101      	bne.n	800200c <HAL_GPIO_Init+0x1d4>
 8002008:	2303      	movs	r3, #3
 800200a:	e006      	b.n	800201a <HAL_GPIO_Init+0x1e2>
 800200c:	2305      	movs	r3, #5
 800200e:	e004      	b.n	800201a <HAL_GPIO_Init+0x1e2>
 8002010:	2302      	movs	r3, #2
 8002012:	e002      	b.n	800201a <HAL_GPIO_Init+0x1e2>
 8002014:	2301      	movs	r3, #1
 8002016:	e000      	b.n	800201a <HAL_GPIO_Init+0x1e2>
 8002018:	2300      	movs	r3, #0
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	f002 0203 	and.w	r2, r2, #3
 8002020:	0092      	lsls	r2, r2, #2
 8002022:	4093      	lsls	r3, r2
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4313      	orrs	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800202a:	4937      	ldr	r1, [pc, #220]	; (8002108 <HAL_GPIO_Init+0x2d0>)
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	089b      	lsrs	r3, r3, #2
 8002030:	3302      	adds	r3, #2
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002038:	4b37      	ldr	r3, [pc, #220]	; (8002118 <HAL_GPIO_Init+0x2e0>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	43db      	mvns	r3, r3
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	4013      	ands	r3, r2
 8002046:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	4313      	orrs	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800205c:	4a2e      	ldr	r2, [pc, #184]	; (8002118 <HAL_GPIO_Init+0x2e0>)
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002062:	4b2d      	ldr	r3, [pc, #180]	; (8002118 <HAL_GPIO_Init+0x2e0>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	43db      	mvns	r3, r3
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	4013      	ands	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4313      	orrs	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002086:	4a24      	ldr	r2, [pc, #144]	; (8002118 <HAL_GPIO_Init+0x2e0>)
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800208c:	4b22      	ldr	r3, [pc, #136]	; (8002118 <HAL_GPIO_Init+0x2e0>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	43db      	mvns	r3, r3
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	4013      	ands	r3, r2
 800209a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80020b0:	4a19      	ldr	r2, [pc, #100]	; (8002118 <HAL_GPIO_Init+0x2e0>)
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020b6:	4b18      	ldr	r3, [pc, #96]	; (8002118 <HAL_GPIO_Init+0x2e0>)
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	43db      	mvns	r3, r3
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	4013      	ands	r3, r2
 80020c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80020da:	4a0f      	ldr	r2, [pc, #60]	; (8002118 <HAL_GPIO_Init+0x2e0>)
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	fa22 f303 	lsr.w	r3, r2, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f47f aea9 	bne.w	8001e48 <HAL_GPIO_Init+0x10>
  }
}
 80020f6:	bf00      	nop
 80020f8:	bf00      	nop
 80020fa:	371c      	adds	r7, #28
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	40021000 	.word	0x40021000
 8002108:	40010000 	.word	0x40010000
 800210c:	48000400 	.word	0x48000400
 8002110:	48000800 	.word	0x48000800
 8002114:	48000c00 	.word	0x48000c00
 8002118:	40010400 	.word	0x40010400

0800211c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	460b      	mov	r3, r1
 8002126:	807b      	strh	r3, [r7, #2]
 8002128:	4613      	mov	r3, r2
 800212a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800212c:	787b      	ldrb	r3, [r7, #1]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d003      	beq.n	800213a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002132:	887a      	ldrh	r2, [r7, #2]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002138:	e002      	b.n	8002140 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800213a:	887a      	ldrh	r2, [r7, #2]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	460b      	mov	r3, r1
 8002156:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800215e:	887a      	ldrh	r2, [r7, #2]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4013      	ands	r3, r2
 8002164:	041a      	lsls	r2, r3, #16
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	43d9      	mvns	r1, r3
 800216a:	887b      	ldrh	r3, [r7, #2]
 800216c:	400b      	ands	r3, r1
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	619a      	str	r2, [r3, #24]
}
 8002174:	bf00      	nop
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002186:	af00      	add	r7, sp, #0
 8002188:	1d3b      	adds	r3, r7, #4
 800218a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800218c:	1d3b      	adds	r3, r7, #4
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d102      	bne.n	800219a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	f000 bef4 	b.w	8002f82 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800219a:	1d3b      	adds	r3, r7, #4
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 816a 	beq.w	800247e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80021aa:	4bb3      	ldr	r3, [pc, #716]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f003 030c 	and.w	r3, r3, #12
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	d00c      	beq.n	80021d0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021b6:	4bb0      	ldr	r3, [pc, #704]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 030c 	and.w	r3, r3, #12
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d159      	bne.n	8002276 <HAL_RCC_OscConfig+0xf6>
 80021c2:	4bad      	ldr	r3, [pc, #692]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ce:	d152      	bne.n	8002276 <HAL_RCC_OscConfig+0xf6>
 80021d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021d4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80021dc:	fa93 f3a3 	rbit	r3, r3
 80021e0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021e4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021e8:	fab3 f383 	clz	r3, r3
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	095b      	lsrs	r3, r3, #5
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	f043 0301 	orr.w	r3, r3, #1
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d102      	bne.n	8002202 <HAL_RCC_OscConfig+0x82>
 80021fc:	4b9e      	ldr	r3, [pc, #632]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	e015      	b.n	800222e <HAL_RCC_OscConfig+0xae>
 8002202:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002206:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800220e:	fa93 f3a3 	rbit	r3, r3
 8002212:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002216:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800221a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800221e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002222:	fa93 f3a3 	rbit	r3, r3
 8002226:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800222a:	4b93      	ldr	r3, [pc, #588]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 800222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002232:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002236:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800223a:	fa92 f2a2 	rbit	r2, r2
 800223e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002242:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002246:	fab2 f282 	clz	r2, r2
 800224a:	b2d2      	uxtb	r2, r2
 800224c:	f042 0220 	orr.w	r2, r2, #32
 8002250:	b2d2      	uxtb	r2, r2
 8002252:	f002 021f 	and.w	r2, r2, #31
 8002256:	2101      	movs	r1, #1
 8002258:	fa01 f202 	lsl.w	r2, r1, r2
 800225c:	4013      	ands	r3, r2
 800225e:	2b00      	cmp	r3, #0
 8002260:	f000 810c 	beq.w	800247c <HAL_RCC_OscConfig+0x2fc>
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	f040 8106 	bne.w	800247c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	f000 be86 	b.w	8002f82 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002276:	1d3b      	adds	r3, r7, #4
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002280:	d106      	bne.n	8002290 <HAL_RCC_OscConfig+0x110>
 8002282:	4b7d      	ldr	r3, [pc, #500]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a7c      	ldr	r2, [pc, #496]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 8002288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800228c:	6013      	str	r3, [r2, #0]
 800228e:	e030      	b.n	80022f2 <HAL_RCC_OscConfig+0x172>
 8002290:	1d3b      	adds	r3, r7, #4
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10c      	bne.n	80022b4 <HAL_RCC_OscConfig+0x134>
 800229a:	4b77      	ldr	r3, [pc, #476]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a76      	ldr	r2, [pc, #472]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022a4:	6013      	str	r3, [r2, #0]
 80022a6:	4b74      	ldr	r3, [pc, #464]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a73      	ldr	r2, [pc, #460]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	e01e      	b.n	80022f2 <HAL_RCC_OscConfig+0x172>
 80022b4:	1d3b      	adds	r3, r7, #4
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022be:	d10c      	bne.n	80022da <HAL_RCC_OscConfig+0x15a>
 80022c0:	4b6d      	ldr	r3, [pc, #436]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a6c      	ldr	r2, [pc, #432]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	4b6a      	ldr	r3, [pc, #424]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a69      	ldr	r2, [pc, #420]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022d6:	6013      	str	r3, [r2, #0]
 80022d8:	e00b      	b.n	80022f2 <HAL_RCC_OscConfig+0x172>
 80022da:	4b67      	ldr	r3, [pc, #412]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a66      	ldr	r2, [pc, #408]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	4b64      	ldr	r3, [pc, #400]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a63      	ldr	r2, [pc, #396]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022f0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022f2:	4b61      	ldr	r3, [pc, #388]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 80022f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f6:	f023 020f 	bic.w	r2, r3, #15
 80022fa:	1d3b      	adds	r3, r7, #4
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	495d      	ldr	r1, [pc, #372]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 8002302:	4313      	orrs	r3, r2
 8002304:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002306:	1d3b      	adds	r3, r7, #4
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d059      	beq.n	80023c4 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002310:	f7fe fb9c 	bl	8000a4c <HAL_GetTick>
 8002314:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002318:	e00a      	b.n	8002330 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800231a:	f7fe fb97 	bl	8000a4c <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b64      	cmp	r3, #100	; 0x64
 8002328:	d902      	bls.n	8002330 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	f000 be29 	b.w	8002f82 <HAL_RCC_OscConfig+0xe02>
 8002330:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002334:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002338:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800233c:	fa93 f3a3 	rbit	r3, r3
 8002340:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002344:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002348:	fab3 f383 	clz	r3, r3
 800234c:	b2db      	uxtb	r3, r3
 800234e:	095b      	lsrs	r3, r3, #5
 8002350:	b2db      	uxtb	r3, r3
 8002352:	f043 0301 	orr.w	r3, r3, #1
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b01      	cmp	r3, #1
 800235a:	d102      	bne.n	8002362 <HAL_RCC_OscConfig+0x1e2>
 800235c:	4b46      	ldr	r3, [pc, #280]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	e015      	b.n	800238e <HAL_RCC_OscConfig+0x20e>
 8002362:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002366:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800236e:	fa93 f3a3 	rbit	r3, r3
 8002372:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002376:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800237a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800237e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002382:	fa93 f3a3 	rbit	r3, r3
 8002386:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800238a:	4b3b      	ldr	r3, [pc, #236]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 800238c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002392:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002396:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800239a:	fa92 f2a2 	rbit	r2, r2
 800239e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80023a2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80023a6:	fab2 f282 	clz	r2, r2
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	f042 0220 	orr.w	r2, r2, #32
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	f002 021f 	and.w	r2, r2, #31
 80023b6:	2101      	movs	r1, #1
 80023b8:	fa01 f202 	lsl.w	r2, r1, r2
 80023bc:	4013      	ands	r3, r2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d0ab      	beq.n	800231a <HAL_RCC_OscConfig+0x19a>
 80023c2:	e05c      	b.n	800247e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7fe fb42 	bl	8000a4c <HAL_GetTick>
 80023c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023cc:	e00a      	b.n	80023e4 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023ce:	f7fe fb3d 	bl	8000a4c <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b64      	cmp	r3, #100	; 0x64
 80023dc:	d902      	bls.n	80023e4 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	f000 bdcf 	b.w	8002f82 <HAL_RCC_OscConfig+0xe02>
 80023e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023e8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ec:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80023f0:	fa93 f3a3 	rbit	r3, r3
 80023f4:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80023f8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023fc:	fab3 f383 	clz	r3, r3
 8002400:	b2db      	uxtb	r3, r3
 8002402:	095b      	lsrs	r3, r3, #5
 8002404:	b2db      	uxtb	r3, r3
 8002406:	f043 0301 	orr.w	r3, r3, #1
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b01      	cmp	r3, #1
 800240e:	d102      	bne.n	8002416 <HAL_RCC_OscConfig+0x296>
 8002410:	4b19      	ldr	r3, [pc, #100]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	e015      	b.n	8002442 <HAL_RCC_OscConfig+0x2c2>
 8002416:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800241a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002422:	fa93 f3a3 	rbit	r3, r3
 8002426:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800242a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800242e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002432:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002436:	fa93 f3a3 	rbit	r3, r3
 800243a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800243e:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <HAL_RCC_OscConfig+0x2f8>)
 8002440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002442:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002446:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800244a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800244e:	fa92 f2a2 	rbit	r2, r2
 8002452:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002456:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800245a:	fab2 f282 	clz	r2, r2
 800245e:	b2d2      	uxtb	r2, r2
 8002460:	f042 0220 	orr.w	r2, r2, #32
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	f002 021f 	and.w	r2, r2, #31
 800246a:	2101      	movs	r1, #1
 800246c:	fa01 f202 	lsl.w	r2, r1, r2
 8002470:	4013      	ands	r3, r2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1ab      	bne.n	80023ce <HAL_RCC_OscConfig+0x24e>
 8002476:	e002      	b.n	800247e <HAL_RCC_OscConfig+0x2fe>
 8002478:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800247c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800247e:	1d3b      	adds	r3, r7, #4
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 816f 	beq.w	800276c <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800248e:	4bd0      	ldr	r3, [pc, #832]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f003 030c 	and.w	r3, r3, #12
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00b      	beq.n	80024b2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800249a:	4bcd      	ldr	r3, [pc, #820]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f003 030c 	and.w	r3, r3, #12
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d16c      	bne.n	8002580 <HAL_RCC_OscConfig+0x400>
 80024a6:	4bca      	ldr	r3, [pc, #808]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d166      	bne.n	8002580 <HAL_RCC_OscConfig+0x400>
 80024b2:	2302      	movs	r3, #2
 80024b4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80024bc:	fa93 f3a3 	rbit	r3, r3
 80024c0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80024c4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024c8:	fab3 f383 	clz	r3, r3
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d102      	bne.n	80024e2 <HAL_RCC_OscConfig+0x362>
 80024dc:	4bbc      	ldr	r3, [pc, #752]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	e013      	b.n	800250a <HAL_RCC_OscConfig+0x38a>
 80024e2:	2302      	movs	r3, #2
 80024e4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80024ec:	fa93 f3a3 	rbit	r3, r3
 80024f0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80024f4:	2302      	movs	r3, #2
 80024f6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80024fa:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80024fe:	fa93 f3a3 	rbit	r3, r3
 8002502:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002506:	4bb2      	ldr	r3, [pc, #712]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 8002508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250a:	2202      	movs	r2, #2
 800250c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002510:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002514:	fa92 f2a2 	rbit	r2, r2
 8002518:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800251c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002520:	fab2 f282 	clz	r2, r2
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	f042 0220 	orr.w	r2, r2, #32
 800252a:	b2d2      	uxtb	r2, r2
 800252c:	f002 021f 	and.w	r2, r2, #31
 8002530:	2101      	movs	r1, #1
 8002532:	fa01 f202 	lsl.w	r2, r1, r2
 8002536:	4013      	ands	r3, r2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d007      	beq.n	800254c <HAL_RCC_OscConfig+0x3cc>
 800253c:	1d3b      	adds	r3, r7, #4
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d002      	beq.n	800254c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	f000 bd1b 	b.w	8002f82 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254c:	4ba0      	ldr	r3, [pc, #640]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002554:	1d3b      	adds	r3, r7, #4
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	21f8      	movs	r1, #248	; 0xf8
 800255c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002560:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002564:	fa91 f1a1 	rbit	r1, r1
 8002568:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800256c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002570:	fab1 f181 	clz	r1, r1
 8002574:	b2c9      	uxtb	r1, r1
 8002576:	408b      	lsls	r3, r1
 8002578:	4995      	ldr	r1, [pc, #596]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 800257a:	4313      	orrs	r3, r2
 800257c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800257e:	e0f5      	b.n	800276c <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002580:	1d3b      	adds	r3, r7, #4
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	2b00      	cmp	r3, #0
 8002588:	f000 8085 	beq.w	8002696 <HAL_RCC_OscConfig+0x516>
 800258c:	2301      	movs	r3, #1
 800258e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002592:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002596:	fa93 f3a3 	rbit	r3, r3
 800259a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800259e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	461a      	mov	r2, r3
 80025b4:	2301      	movs	r3, #1
 80025b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7fe fa48 	bl	8000a4c <HAL_GetTick>
 80025bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c0:	e00a      	b.n	80025d8 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025c2:	f7fe fa43 	bl	8000a4c <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d902      	bls.n	80025d8 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	f000 bcd5 	b.w	8002f82 <HAL_RCC_OscConfig+0xe02>
 80025d8:	2302      	movs	r3, #2
 80025da:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025de:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80025e2:	fa93 f3a3 	rbit	r3, r3
 80025e6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80025ea:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ee:	fab3 f383 	clz	r3, r3
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	095b      	lsrs	r3, r3, #5
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	f043 0301 	orr.w	r3, r3, #1
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d102      	bne.n	8002608 <HAL_RCC_OscConfig+0x488>
 8002602:	4b73      	ldr	r3, [pc, #460]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	e013      	b.n	8002630 <HAL_RCC_OscConfig+0x4b0>
 8002608:	2302      	movs	r3, #2
 800260a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002612:	fa93 f3a3 	rbit	r3, r3
 8002616:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800261a:	2302      	movs	r3, #2
 800261c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002620:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002624:	fa93 f3a3 	rbit	r3, r3
 8002628:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800262c:	4b68      	ldr	r3, [pc, #416]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 800262e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002630:	2202      	movs	r2, #2
 8002632:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002636:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800263a:	fa92 f2a2 	rbit	r2, r2
 800263e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002642:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002646:	fab2 f282 	clz	r2, r2
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	f042 0220 	orr.w	r2, r2, #32
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	f002 021f 	and.w	r2, r2, #31
 8002656:	2101      	movs	r1, #1
 8002658:	fa01 f202 	lsl.w	r2, r1, r2
 800265c:	4013      	ands	r3, r2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0af      	beq.n	80025c2 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002662:	4b5b      	ldr	r3, [pc, #364]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800266a:	1d3b      	adds	r3, r7, #4
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	21f8      	movs	r1, #248	; 0xf8
 8002672:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800267a:	fa91 f1a1 	rbit	r1, r1
 800267e:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002682:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002686:	fab1 f181 	clz	r1, r1
 800268a:	b2c9      	uxtb	r1, r1
 800268c:	408b      	lsls	r3, r1
 800268e:	4950      	ldr	r1, [pc, #320]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 8002690:	4313      	orrs	r3, r2
 8002692:	600b      	str	r3, [r1, #0]
 8002694:	e06a      	b.n	800276c <HAL_RCC_OscConfig+0x5ec>
 8002696:	2301      	movs	r3, #1
 8002698:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80026a0:	fa93 f3a3 	rbit	r3, r3
 80026a4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80026a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ac:	fab3 f383 	clz	r3, r3
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026b6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	461a      	mov	r2, r3
 80026be:	2300      	movs	r3, #0
 80026c0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c2:	f7fe f9c3 	bl	8000a4c <HAL_GetTick>
 80026c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ca:	e00a      	b.n	80026e2 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026cc:	f7fe f9be 	bl	8000a4c <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d902      	bls.n	80026e2 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	f000 bc50 	b.w	8002f82 <HAL_RCC_OscConfig+0xe02>
 80026e2:	2302      	movs	r3, #2
 80026e4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80026ec:	fa93 f3a3 	rbit	r3, r3
 80026f0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80026f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f8:	fab3 f383 	clz	r3, r3
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	095b      	lsrs	r3, r3, #5
 8002700:	b2db      	uxtb	r3, r3
 8002702:	f043 0301 	orr.w	r3, r3, #1
 8002706:	b2db      	uxtb	r3, r3
 8002708:	2b01      	cmp	r3, #1
 800270a:	d102      	bne.n	8002712 <HAL_RCC_OscConfig+0x592>
 800270c:	4b30      	ldr	r3, [pc, #192]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	e013      	b.n	800273a <HAL_RCC_OscConfig+0x5ba>
 8002712:	2302      	movs	r3, #2
 8002714:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002718:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800271c:	fa93 f3a3 	rbit	r3, r3
 8002720:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002724:	2302      	movs	r3, #2
 8002726:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800272a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800272e:	fa93 f3a3 	rbit	r3, r3
 8002732:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002736:	4b26      	ldr	r3, [pc, #152]	; (80027d0 <HAL_RCC_OscConfig+0x650>)
 8002738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273a:	2202      	movs	r2, #2
 800273c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002740:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002744:	fa92 f2a2 	rbit	r2, r2
 8002748:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800274c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002750:	fab2 f282 	clz	r2, r2
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	f042 0220 	orr.w	r2, r2, #32
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	f002 021f 	and.w	r2, r2, #31
 8002760:	2101      	movs	r1, #1
 8002762:	fa01 f202 	lsl.w	r2, r1, r2
 8002766:	4013      	ands	r3, r2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1af      	bne.n	80026cc <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800276c:	1d3b      	adds	r3, r7, #4
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 80da 	beq.w	8002930 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800277c:	1d3b      	adds	r3, r7, #4
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d069      	beq.n	800285a <HAL_RCC_OscConfig+0x6da>
 8002786:	2301      	movs	r3, #1
 8002788:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002790:	fa93 f3a3 	rbit	r3, r3
 8002794:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002798:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800279c:	fab3 f383 	clz	r3, r3
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	461a      	mov	r2, r3
 80027a4:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <HAL_RCC_OscConfig+0x654>)
 80027a6:	4413      	add	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	461a      	mov	r2, r3
 80027ac:	2301      	movs	r3, #1
 80027ae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b0:	f7fe f94c 	bl	8000a4c <HAL_GetTick>
 80027b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b8:	e00e      	b.n	80027d8 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ba:	f7fe f947 	bl	8000a4c <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d906      	bls.n	80027d8 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e3d9      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
 80027ce:	bf00      	nop
 80027d0:	40021000 	.word	0x40021000
 80027d4:	10908120 	.word	0x10908120
 80027d8:	2302      	movs	r3, #2
 80027da:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027de:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80027e2:	fa93 f3a3 	rbit	r3, r3
 80027e6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80027ea:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80027ee:	2202      	movs	r2, #2
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	fa93 f2a3 	rbit	r2, r3
 80027fc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002806:	2202      	movs	r2, #2
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	fa93 f2a3 	rbit	r2, r3
 8002814:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002818:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800281a:	4ba5      	ldr	r3, [pc, #660]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 800281c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800281e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002822:	2102      	movs	r1, #2
 8002824:	6019      	str	r1, [r3, #0]
 8002826:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	fa93 f1a3 	rbit	r1, r3
 8002830:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002834:	6019      	str	r1, [r3, #0]
  return result;
 8002836:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	fab3 f383 	clz	r3, r3
 8002840:	b2db      	uxtb	r3, r3
 8002842:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002846:	b2db      	uxtb	r3, r3
 8002848:	f003 031f 	and.w	r3, r3, #31
 800284c:	2101      	movs	r1, #1
 800284e:	fa01 f303 	lsl.w	r3, r1, r3
 8002852:	4013      	ands	r3, r2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0b0      	beq.n	80027ba <HAL_RCC_OscConfig+0x63a>
 8002858:	e06a      	b.n	8002930 <HAL_RCC_OscConfig+0x7b0>
 800285a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800285e:	2201      	movs	r2, #1
 8002860:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	fa93 f2a3 	rbit	r2, r3
 800286c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002870:	601a      	str	r2, [r3, #0]
  return result;
 8002872:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002876:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002878:	fab3 f383 	clz	r3, r3
 800287c:	b2db      	uxtb	r3, r3
 800287e:	461a      	mov	r2, r3
 8002880:	4b8c      	ldr	r3, [pc, #560]	; (8002ab4 <HAL_RCC_OscConfig+0x934>)
 8002882:	4413      	add	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	461a      	mov	r2, r3
 8002888:	2300      	movs	r3, #0
 800288a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288c:	f7fe f8de 	bl	8000a4c <HAL_GetTick>
 8002890:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002894:	e009      	b.n	80028aa <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002896:	f7fe f8d9 	bl	8000a4c <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e36b      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
 80028aa:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80028ae:	2202      	movs	r2, #2
 80028b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	fa93 f2a3 	rbit	r2, r3
 80028bc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80028c6:	2202      	movs	r2, #2
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	fa93 f2a3 	rbit	r2, r3
 80028d4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80028de:	2202      	movs	r2, #2
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	fa93 f2a3 	rbit	r2, r3
 80028ec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80028f0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f2:	4b6f      	ldr	r3, [pc, #444]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 80028f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028f6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80028fa:	2102      	movs	r1, #2
 80028fc:	6019      	str	r1, [r3, #0]
 80028fe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	fa93 f1a3 	rbit	r1, r3
 8002908:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800290c:	6019      	str	r1, [r3, #0]
  return result;
 800290e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	fab3 f383 	clz	r3, r3
 8002918:	b2db      	uxtb	r3, r3
 800291a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800291e:	b2db      	uxtb	r3, r3
 8002920:	f003 031f 	and.w	r3, r3, #31
 8002924:	2101      	movs	r1, #1
 8002926:	fa01 f303 	lsl.w	r3, r1, r3
 800292a:	4013      	ands	r3, r2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1b2      	bne.n	8002896 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002930:	1d3b      	adds	r3, r7, #4
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0304 	and.w	r3, r3, #4
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 8158 	beq.w	8002bf0 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002940:	2300      	movs	r3, #0
 8002942:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002946:	4b5a      	ldr	r3, [pc, #360]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d112      	bne.n	8002978 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	4b57      	ldr	r3, [pc, #348]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	4a56      	ldr	r2, [pc, #344]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800295c:	61d3      	str	r3, [r2, #28]
 800295e:	4b54      	ldr	r3, [pc, #336]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002966:	f107 0308 	add.w	r3, r7, #8
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	f107 0308 	add.w	r3, r7, #8
 8002970:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002972:	2301      	movs	r3, #1
 8002974:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002978:	4b4f      	ldr	r3, [pc, #316]	; (8002ab8 <HAL_RCC_OscConfig+0x938>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002980:	2b00      	cmp	r3, #0
 8002982:	d11a      	bne.n	80029ba <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002984:	4b4c      	ldr	r3, [pc, #304]	; (8002ab8 <HAL_RCC_OscConfig+0x938>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a4b      	ldr	r2, [pc, #300]	; (8002ab8 <HAL_RCC_OscConfig+0x938>)
 800298a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800298e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002990:	f7fe f85c 	bl	8000a4c <HAL_GetTick>
 8002994:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002998:	e009      	b.n	80029ae <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800299a:	f7fe f857 	bl	8000a4c <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b64      	cmp	r3, #100	; 0x64
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e2e9      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ae:	4b42      	ldr	r3, [pc, #264]	; (8002ab8 <HAL_RCC_OscConfig+0x938>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0ef      	beq.n	800299a <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029ba:	1d3b      	adds	r3, r7, #4
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d106      	bne.n	80029d2 <HAL_RCC_OscConfig+0x852>
 80029c4:	4b3a      	ldr	r3, [pc, #232]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	4a39      	ldr	r2, [pc, #228]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 80029ca:	f043 0301 	orr.w	r3, r3, #1
 80029ce:	6213      	str	r3, [r2, #32]
 80029d0:	e02f      	b.n	8002a32 <HAL_RCC_OscConfig+0x8b2>
 80029d2:	1d3b      	adds	r3, r7, #4
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d10c      	bne.n	80029f6 <HAL_RCC_OscConfig+0x876>
 80029dc:	4b34      	ldr	r3, [pc, #208]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	4a33      	ldr	r2, [pc, #204]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 80029e2:	f023 0301 	bic.w	r3, r3, #1
 80029e6:	6213      	str	r3, [r2, #32]
 80029e8:	4b31      	ldr	r3, [pc, #196]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	4a30      	ldr	r2, [pc, #192]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 80029ee:	f023 0304 	bic.w	r3, r3, #4
 80029f2:	6213      	str	r3, [r2, #32]
 80029f4:	e01d      	b.n	8002a32 <HAL_RCC_OscConfig+0x8b2>
 80029f6:	1d3b      	adds	r3, r7, #4
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	2b05      	cmp	r3, #5
 80029fe:	d10c      	bne.n	8002a1a <HAL_RCC_OscConfig+0x89a>
 8002a00:	4b2b      	ldr	r3, [pc, #172]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	4a2a      	ldr	r2, [pc, #168]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002a06:	f043 0304 	orr.w	r3, r3, #4
 8002a0a:	6213      	str	r3, [r2, #32]
 8002a0c:	4b28      	ldr	r3, [pc, #160]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	4a27      	ldr	r2, [pc, #156]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002a12:	f043 0301 	orr.w	r3, r3, #1
 8002a16:	6213      	str	r3, [r2, #32]
 8002a18:	e00b      	b.n	8002a32 <HAL_RCC_OscConfig+0x8b2>
 8002a1a:	4b25      	ldr	r3, [pc, #148]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	4a24      	ldr	r2, [pc, #144]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002a20:	f023 0301 	bic.w	r3, r3, #1
 8002a24:	6213      	str	r3, [r2, #32]
 8002a26:	4b22      	ldr	r3, [pc, #136]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	4a21      	ldr	r2, [pc, #132]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002a2c:	f023 0304 	bic.w	r3, r3, #4
 8002a30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a32:	1d3b      	adds	r3, r7, #4
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d06b      	beq.n	8002b14 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3c:	f7fe f806 	bl	8000a4c <HAL_GetTick>
 8002a40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a44:	e00b      	b.n	8002a5e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a46:	f7fe f801 	bl	8000a4c <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e291      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
 8002a5e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002a62:	2202      	movs	r2, #2
 8002a64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	fa93 f2a3 	rbit	r2, r3
 8002a70:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	fa93 f2a3 	rbit	r2, r3
 8002a88:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002a8c:	601a      	str	r2, [r3, #0]
  return result;
 8002a8e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002a92:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	095b      	lsrs	r3, r3, #5
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	f043 0302 	orr.w	r3, r3, #2
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d109      	bne.n	8002abc <HAL_RCC_OscConfig+0x93c>
 8002aa8:	4b01      	ldr	r3, [pc, #4]	; (8002ab0 <HAL_RCC_OscConfig+0x930>)
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	e014      	b.n	8002ad8 <HAL_RCC_OscConfig+0x958>
 8002aae:	bf00      	nop
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	10908120 	.word	0x10908120
 8002ab8:	40007000 	.word	0x40007000
 8002abc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	fa93 f2a3 	rbit	r2, r3
 8002ace:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	4bbb      	ldr	r3, [pc, #748]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002adc:	2102      	movs	r1, #2
 8002ade:	6011      	str	r1, [r2, #0]
 8002ae0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002ae4:	6812      	ldr	r2, [r2, #0]
 8002ae6:	fa92 f1a2 	rbit	r1, r2
 8002aea:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002aee:	6011      	str	r1, [r2, #0]
  return result;
 8002af0:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002af4:	6812      	ldr	r2, [r2, #0]
 8002af6:	fab2 f282 	clz	r2, r2
 8002afa:	b2d2      	uxtb	r2, r2
 8002afc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b00:	b2d2      	uxtb	r2, r2
 8002b02:	f002 021f 	and.w	r2, r2, #31
 8002b06:	2101      	movs	r1, #1
 8002b08:	fa01 f202 	lsl.w	r2, r1, r2
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d099      	beq.n	8002a46 <HAL_RCC_OscConfig+0x8c6>
 8002b12:	e063      	b.n	8002bdc <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b14:	f7fd ff9a 	bl	8000a4c <HAL_GetTick>
 8002b18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b1c:	e00b      	b.n	8002b36 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b1e:	f7fd ff95 	bl	8000a4c <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e225      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
 8002b36:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	fa93 f2a3 	rbit	r2, r3
 8002b48:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002b52:	2202      	movs	r2, #2
 8002b54:	601a      	str	r2, [r3, #0]
 8002b56:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	fa93 f2a3 	rbit	r2, r3
 8002b60:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002b64:	601a      	str	r2, [r3, #0]
  return result;
 8002b66:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002b6a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b6c:	fab3 f383 	clz	r3, r3
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	095b      	lsrs	r3, r3, #5
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	f043 0302 	orr.w	r3, r3, #2
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d102      	bne.n	8002b86 <HAL_RCC_OscConfig+0xa06>
 8002b80:	4b90      	ldr	r3, [pc, #576]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	e00d      	b.n	8002ba2 <HAL_RCC_OscConfig+0xa22>
 8002b86:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	fa93 f2a3 	rbit	r2, r3
 8002b98:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	4b89      	ldr	r3, [pc, #548]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002ba6:	2102      	movs	r1, #2
 8002ba8:	6011      	str	r1, [r2, #0]
 8002baa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	fa92 f1a2 	rbit	r1, r2
 8002bb4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002bb8:	6011      	str	r1, [r2, #0]
  return result;
 8002bba:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002bbe:	6812      	ldr	r2, [r2, #0]
 8002bc0:	fab2 f282 	clz	r2, r2
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	f002 021f 	and.w	r2, r2, #31
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1a0      	bne.n	8002b1e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bdc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d105      	bne.n	8002bf0 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be4:	4b77      	ldr	r3, [pc, #476]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	4a76      	ldr	r2, [pc, #472]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002bea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bee:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bf0:	1d3b      	adds	r3, r7, #4
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 81c2 	beq.w	8002f80 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bfc:	4b71      	ldr	r3, [pc, #452]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 030c 	and.w	r3, r3, #12
 8002c04:	2b08      	cmp	r3, #8
 8002c06:	f000 819c 	beq.w	8002f42 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c0a:	1d3b      	adds	r3, r7, #4
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	f040 8114 	bne.w	8002e3e <HAL_RCC_OscConfig+0xcbe>
 8002c16:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002c1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c20:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	fa93 f2a3 	rbit	r2, r3
 8002c2a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002c2e:	601a      	str	r2, [r3, #0]
  return result;
 8002c30:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002c34:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c36:	fab3 f383 	clz	r3, r3
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c40:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	461a      	mov	r2, r3
 8002c48:	2300      	movs	r3, #0
 8002c4a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4c:	f7fd fefe 	bl	8000a4c <HAL_GetTick>
 8002c50:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c54:	e009      	b.n	8002c6a <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c56:	f7fd fef9 	bl	8000a4c <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e18b      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
 8002c6a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002c6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c74:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	fa93 f2a3 	rbit	r2, r3
 8002c7e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002c82:	601a      	str	r2, [r3, #0]
  return result;
 8002c84:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002c88:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c8a:	fab3 f383 	clz	r3, r3
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	095b      	lsrs	r3, r3, #5
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	f043 0301 	orr.w	r3, r3, #1
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d102      	bne.n	8002ca4 <HAL_RCC_OscConfig+0xb24>
 8002c9e:	4b49      	ldr	r3, [pc, #292]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	e01b      	b.n	8002cdc <HAL_RCC_OscConfig+0xb5c>
 8002ca4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002ca8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cae:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	fa93 f2a3 	rbit	r2, r3
 8002cb8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002cc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	fa93 f2a3 	rbit	r2, r3
 8002cd2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	4b3a      	ldr	r3, [pc, #232]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cdc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002ce0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002ce4:	6011      	str	r1, [r2, #0]
 8002ce6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002cea:	6812      	ldr	r2, [r2, #0]
 8002cec:	fa92 f1a2 	rbit	r1, r2
 8002cf0:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002cf4:	6011      	str	r1, [r2, #0]
  return result;
 8002cf6:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	fab2 f282 	clz	r2, r2
 8002d00:	b2d2      	uxtb	r2, r2
 8002d02:	f042 0220 	orr.w	r2, r2, #32
 8002d06:	b2d2      	uxtb	r2, r2
 8002d08:	f002 021f 	and.w	r2, r2, #31
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d19e      	bne.n	8002c56 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d18:	4b2a      	ldr	r3, [pc, #168]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002d20:	1d3b      	adds	r3, r7, #4
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002d26:	1d3b      	adds	r3, r7, #4
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	430b      	orrs	r3, r1
 8002d2e:	4925      	ldr	r1, [pc, #148]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	604b      	str	r3, [r1, #4]
 8002d34:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002d38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002d3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	fa93 f2a3 	rbit	r2, r3
 8002d48:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002d4c:	601a      	str	r2, [r3, #0]
  return result;
 8002d4e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002d52:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d54:	fab3 f383 	clz	r3, r3
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d5e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	461a      	mov	r2, r3
 8002d66:	2301      	movs	r3, #1
 8002d68:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d6a:	f7fd fe6f 	bl	8000a4c <HAL_GetTick>
 8002d6e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d72:	e009      	b.n	8002d88 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d74:	f7fd fe6a 	bl	8000a4c <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e0fc      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
 8002d88:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002d8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d92:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	fa93 f2a3 	rbit	r2, r3
 8002d9c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002da0:	601a      	str	r2, [r3, #0]
  return result;
 8002da2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002da6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002da8:	fab3 f383 	clz	r3, r3
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	f043 0301 	orr.w	r3, r3, #1
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d105      	bne.n	8002dc8 <HAL_RCC_OscConfig+0xc48>
 8002dbc:	4b01      	ldr	r3, [pc, #4]	; (8002dc4 <HAL_RCC_OscConfig+0xc44>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	e01e      	b.n	8002e00 <HAL_RCC_OscConfig+0xc80>
 8002dc2:	bf00      	nop
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002dcc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002dd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	fa93 f2a3 	rbit	r2, r3
 8002ddc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002de6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	fa93 f2a3 	rbit	r2, r3
 8002df6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	4b63      	ldr	r3, [pc, #396]	; (8002f8c <HAL_RCC_OscConfig+0xe0c>)
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e00:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002e04:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002e08:	6011      	str	r1, [r2, #0]
 8002e0a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002e0e:	6812      	ldr	r2, [r2, #0]
 8002e10:	fa92 f1a2 	rbit	r1, r2
 8002e14:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002e18:	6011      	str	r1, [r2, #0]
  return result;
 8002e1a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002e1e:	6812      	ldr	r2, [r2, #0]
 8002e20:	fab2 f282 	clz	r2, r2
 8002e24:	b2d2      	uxtb	r2, r2
 8002e26:	f042 0220 	orr.w	r2, r2, #32
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	f002 021f 	and.w	r2, r2, #31
 8002e30:	2101      	movs	r1, #1
 8002e32:	fa01 f202 	lsl.w	r2, r1, r2
 8002e36:	4013      	ands	r3, r2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d09b      	beq.n	8002d74 <HAL_RCC_OscConfig+0xbf4>
 8002e3c:	e0a0      	b.n	8002f80 <HAL_RCC_OscConfig+0xe00>
 8002e3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e42:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002e46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	fa93 f2a3 	rbit	r2, r3
 8002e52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e56:	601a      	str	r2, [r3, #0]
  return result;
 8002e58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e5c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e5e:	fab3 f383 	clz	r3, r3
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e68:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	461a      	mov	r2, r3
 8002e70:	2300      	movs	r3, #0
 8002e72:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e74:	f7fd fdea 	bl	8000a4c <HAL_GetTick>
 8002e78:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e7c:	e009      	b.n	8002e92 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e7e:	f7fd fde5 	bl	8000a4c <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e077      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
 8002e92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e96:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	fa93 f2a3 	rbit	r2, r3
 8002ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eaa:	601a      	str	r2, [r3, #0]
  return result;
 8002eac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eb0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eb2:	fab3 f383 	clz	r3, r3
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	095b      	lsrs	r3, r3, #5
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	f043 0301 	orr.w	r3, r3, #1
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d102      	bne.n	8002ecc <HAL_RCC_OscConfig+0xd4c>
 8002ec6:	4b31      	ldr	r3, [pc, #196]	; (8002f8c <HAL_RCC_OscConfig+0xe0c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	e01b      	b.n	8002f04 <HAL_RCC_OscConfig+0xd84>
 8002ecc:	f107 0320 	add.w	r3, r7, #32
 8002ed0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ed4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	f107 0320 	add.w	r3, r7, #32
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	fa93 f2a3 	rbit	r2, r3
 8002ee0:	f107 031c 	add.w	r3, r7, #28
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	f107 0318 	add.w	r3, r7, #24
 8002eea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	f107 0318 	add.w	r3, r7, #24
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	fa93 f2a3 	rbit	r2, r3
 8002efa:	f107 0314 	add.w	r3, r7, #20
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	4b22      	ldr	r3, [pc, #136]	; (8002f8c <HAL_RCC_OscConfig+0xe0c>)
 8002f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f04:	f107 0210 	add.w	r2, r7, #16
 8002f08:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002f0c:	6011      	str	r1, [r2, #0]
 8002f0e:	f107 0210 	add.w	r2, r7, #16
 8002f12:	6812      	ldr	r2, [r2, #0]
 8002f14:	fa92 f1a2 	rbit	r1, r2
 8002f18:	f107 020c 	add.w	r2, r7, #12
 8002f1c:	6011      	str	r1, [r2, #0]
  return result;
 8002f1e:	f107 020c 	add.w	r2, r7, #12
 8002f22:	6812      	ldr	r2, [r2, #0]
 8002f24:	fab2 f282 	clz	r2, r2
 8002f28:	b2d2      	uxtb	r2, r2
 8002f2a:	f042 0220 	orr.w	r2, r2, #32
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	f002 021f 	and.w	r2, r2, #31
 8002f34:	2101      	movs	r1, #1
 8002f36:	fa01 f202 	lsl.w	r2, r1, r2
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d19e      	bne.n	8002e7e <HAL_RCC_OscConfig+0xcfe>
 8002f40:	e01e      	b.n	8002f80 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f42:	1d3b      	adds	r3, r7, #4
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	69db      	ldr	r3, [r3, #28]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d101      	bne.n	8002f50 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e018      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f50:	4b0e      	ldr	r3, [pc, #56]	; (8002f8c <HAL_RCC_OscConfig+0xe0c>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002f58:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002f5c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f60:	1d3b      	adds	r3, r7, #4
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d108      	bne.n	8002f7c <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002f6a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002f6e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f72:	1d3b      	adds	r3, r7, #4
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d001      	beq.n	8002f80 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e000      	b.n	8002f82 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40021000 	.word	0x40021000

08002f90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b09e      	sub	sp, #120	; 0x78
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e162      	b.n	800326e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fa8:	4b90      	ldr	r3, [pc, #576]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0307 	and.w	r3, r3, #7
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d910      	bls.n	8002fd8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb6:	4b8d      	ldr	r3, [pc, #564]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f023 0207 	bic.w	r2, r3, #7
 8002fbe:	498b      	ldr	r1, [pc, #556]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fc6:	4b89      	ldr	r3, [pc, #548]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e14a      	b.n	800326e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d008      	beq.n	8002ff6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fe4:	4b82      	ldr	r3, [pc, #520]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	497f      	ldr	r1, [pc, #508]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 80dc 	beq.w	80031bc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d13c      	bne.n	8003086 <HAL_RCC_ClockConfig+0xf6>
 800300c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003010:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003012:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003014:	fa93 f3a3 	rbit	r3, r3
 8003018:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800301a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301c:	fab3 f383 	clz	r3, r3
 8003020:	b2db      	uxtb	r3, r3
 8003022:	095b      	lsrs	r3, r3, #5
 8003024:	b2db      	uxtb	r3, r3
 8003026:	f043 0301 	orr.w	r3, r3, #1
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b01      	cmp	r3, #1
 800302e:	d102      	bne.n	8003036 <HAL_RCC_ClockConfig+0xa6>
 8003030:	4b6f      	ldr	r3, [pc, #444]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	e00f      	b.n	8003056 <HAL_RCC_ClockConfig+0xc6>
 8003036:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800303a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800303e:	fa93 f3a3 	rbit	r3, r3
 8003042:	667b      	str	r3, [r7, #100]	; 0x64
 8003044:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003048:	663b      	str	r3, [r7, #96]	; 0x60
 800304a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800304c:	fa93 f3a3 	rbit	r3, r3
 8003050:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003052:	4b67      	ldr	r3, [pc, #412]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 8003054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003056:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800305a:	65ba      	str	r2, [r7, #88]	; 0x58
 800305c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800305e:	fa92 f2a2 	rbit	r2, r2
 8003062:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003064:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003066:	fab2 f282 	clz	r2, r2
 800306a:	b2d2      	uxtb	r2, r2
 800306c:	f042 0220 	orr.w	r2, r2, #32
 8003070:	b2d2      	uxtb	r2, r2
 8003072:	f002 021f 	and.w	r2, r2, #31
 8003076:	2101      	movs	r1, #1
 8003078:	fa01 f202 	lsl.w	r2, r1, r2
 800307c:	4013      	ands	r3, r2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d17b      	bne.n	800317a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e0f3      	b.n	800326e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b02      	cmp	r3, #2
 800308c:	d13c      	bne.n	8003108 <HAL_RCC_ClockConfig+0x178>
 800308e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003092:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003094:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003096:	fa93 f3a3 	rbit	r3, r3
 800309a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800309c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800309e:	fab3 f383 	clz	r3, r3
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	095b      	lsrs	r3, r3, #5
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	f043 0301 	orr.w	r3, r3, #1
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d102      	bne.n	80030b8 <HAL_RCC_ClockConfig+0x128>
 80030b2:	4b4f      	ldr	r3, [pc, #316]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	e00f      	b.n	80030d8 <HAL_RCC_ClockConfig+0x148>
 80030b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030bc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030c0:	fa93 f3a3 	rbit	r3, r3
 80030c4:	647b      	str	r3, [r7, #68]	; 0x44
 80030c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030ca:	643b      	str	r3, [r7, #64]	; 0x40
 80030cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030ce:	fa93 f3a3 	rbit	r3, r3
 80030d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030d4:	4b46      	ldr	r3, [pc, #280]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030dc:	63ba      	str	r2, [r7, #56]	; 0x38
 80030de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030e0:	fa92 f2a2 	rbit	r2, r2
 80030e4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80030e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80030e8:	fab2 f282 	clz	r2, r2
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	f042 0220 	orr.w	r2, r2, #32
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	f002 021f 	and.w	r2, r2, #31
 80030f8:	2101      	movs	r1, #1
 80030fa:	fa01 f202 	lsl.w	r2, r1, r2
 80030fe:	4013      	ands	r3, r2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d13a      	bne.n	800317a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e0b2      	b.n	800326e <HAL_RCC_ClockConfig+0x2de>
 8003108:	2302      	movs	r3, #2
 800310a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310e:	fa93 f3a3 	rbit	r3, r3
 8003112:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003116:	fab3 f383 	clz	r3, r3
 800311a:	b2db      	uxtb	r3, r3
 800311c:	095b      	lsrs	r3, r3, #5
 800311e:	b2db      	uxtb	r3, r3
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b01      	cmp	r3, #1
 8003128:	d102      	bne.n	8003130 <HAL_RCC_ClockConfig+0x1a0>
 800312a:	4b31      	ldr	r3, [pc, #196]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	e00d      	b.n	800314c <HAL_RCC_ClockConfig+0x1bc>
 8003130:	2302      	movs	r3, #2
 8003132:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003136:	fa93 f3a3 	rbit	r3, r3
 800313a:	627b      	str	r3, [r7, #36]	; 0x24
 800313c:	2302      	movs	r3, #2
 800313e:	623b      	str	r3, [r7, #32]
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	fa93 f3a3 	rbit	r3, r3
 8003146:	61fb      	str	r3, [r7, #28]
 8003148:	4b29      	ldr	r3, [pc, #164]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	2202      	movs	r2, #2
 800314e:	61ba      	str	r2, [r7, #24]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	fa92 f2a2 	rbit	r2, r2
 8003156:	617a      	str	r2, [r7, #20]
  return result;
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	fab2 f282 	clz	r2, r2
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	f042 0220 	orr.w	r2, r2, #32
 8003164:	b2d2      	uxtb	r2, r2
 8003166:	f002 021f 	and.w	r2, r2, #31
 800316a:	2101      	movs	r1, #1
 800316c:	fa01 f202 	lsl.w	r2, r1, r2
 8003170:	4013      	ands	r3, r2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e079      	b.n	800326e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800317a:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f023 0203 	bic.w	r2, r3, #3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	491a      	ldr	r1, [pc, #104]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 8003188:	4313      	orrs	r3, r2
 800318a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800318c:	f7fd fc5e 	bl	8000a4c <HAL_GetTick>
 8003190:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003192:	e00a      	b.n	80031aa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003194:	f7fd fc5a 	bl	8000a4c <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	f241 3288 	movw	r2, #5000	; 0x1388
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e061      	b.n	800326e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <HAL_RCC_ClockConfig+0x260>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f003 020c 	and.w	r2, r3, #12
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d1eb      	bne.n	8003194 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031bc:	4b0b      	ldr	r3, [pc, #44]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d214      	bcs.n	80031f4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ca:	4b08      	ldr	r3, [pc, #32]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f023 0207 	bic.w	r2, r3, #7
 80031d2:	4906      	ldr	r1, [pc, #24]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031da:	4b04      	ldr	r3, [pc, #16]	; (80031ec <HAL_RCC_ClockConfig+0x25c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d005      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e040      	b.n	800326e <HAL_RCC_ClockConfig+0x2de>
 80031ec:	40022000 	.word	0x40022000
 80031f0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003200:	4b1d      	ldr	r3, [pc, #116]	; (8003278 <HAL_RCC_ClockConfig+0x2e8>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	491a      	ldr	r1, [pc, #104]	; (8003278 <HAL_RCC_ClockConfig+0x2e8>)
 800320e:	4313      	orrs	r3, r2
 8003210:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800321e:	4b16      	ldr	r3, [pc, #88]	; (8003278 <HAL_RCC_ClockConfig+0x2e8>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4912      	ldr	r1, [pc, #72]	; (8003278 <HAL_RCC_ClockConfig+0x2e8>)
 800322e:	4313      	orrs	r3, r2
 8003230:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003232:	f000 f829 	bl	8003288 <HAL_RCC_GetSysClockFreq>
 8003236:	4601      	mov	r1, r0
 8003238:	4b0f      	ldr	r3, [pc, #60]	; (8003278 <HAL_RCC_ClockConfig+0x2e8>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003240:	22f0      	movs	r2, #240	; 0xf0
 8003242:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	693a      	ldr	r2, [r7, #16]
 8003246:	fa92 f2a2 	rbit	r2, r2
 800324a:	60fa      	str	r2, [r7, #12]
  return result;
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	fab2 f282 	clz	r2, r2
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	40d3      	lsrs	r3, r2
 8003256:	4a09      	ldr	r2, [pc, #36]	; (800327c <HAL_RCC_ClockConfig+0x2ec>)
 8003258:	5cd3      	ldrb	r3, [r2, r3]
 800325a:	fa21 f303 	lsr.w	r3, r1, r3
 800325e:	4a08      	ldr	r2, [pc, #32]	; (8003280 <HAL_RCC_ClockConfig+0x2f0>)
 8003260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003262:	4b08      	ldr	r3, [pc, #32]	; (8003284 <HAL_RCC_ClockConfig+0x2f4>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f7fd fbac 	bl	80009c4 <HAL_InitTick>
  
  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3778      	adds	r7, #120	; 0x78
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40021000 	.word	0x40021000
 800327c:	08004df8 	.word	0x08004df8
 8003280:	20000000 	.word	0x20000000
 8003284:	20000004 	.word	0x20000004

08003288 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003288:	b480      	push	{r7}
 800328a:	b08b      	sub	sp, #44	; 0x2c
 800328c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800328e:	2300      	movs	r3, #0
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	2300      	movs	r3, #0
 8003294:	61bb      	str	r3, [r7, #24]
 8003296:	2300      	movs	r3, #0
 8003298:	627b      	str	r3, [r7, #36]	; 0x24
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800329e:	2300      	movs	r3, #0
 80032a0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80032a2:	4b29      	ldr	r3, [pc, #164]	; (8003348 <HAL_RCC_GetSysClockFreq+0xc0>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f003 030c 	and.w	r3, r3, #12
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d002      	beq.n	80032b8 <HAL_RCC_GetSysClockFreq+0x30>
 80032b2:	2b08      	cmp	r3, #8
 80032b4:	d003      	beq.n	80032be <HAL_RCC_GetSysClockFreq+0x36>
 80032b6:	e03c      	b.n	8003332 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032b8:	4b24      	ldr	r3, [pc, #144]	; (800334c <HAL_RCC_GetSysClockFreq+0xc4>)
 80032ba:	623b      	str	r3, [r7, #32]
      break;
 80032bc:	e03c      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80032c4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80032c8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	fa92 f2a2 	rbit	r2, r2
 80032d0:	607a      	str	r2, [r7, #4]
  return result;
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	fab2 f282 	clz	r2, r2
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	40d3      	lsrs	r3, r2
 80032dc:	4a1c      	ldr	r2, [pc, #112]	; (8003350 <HAL_RCC_GetSysClockFreq+0xc8>)
 80032de:	5cd3      	ldrb	r3, [r2, r3]
 80032e0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80032e2:	4b19      	ldr	r3, [pc, #100]	; (8003348 <HAL_RCC_GetSysClockFreq+0xc0>)
 80032e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e6:	f003 030f 	and.w	r3, r3, #15
 80032ea:	220f      	movs	r2, #15
 80032ec:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	fa92 f2a2 	rbit	r2, r2
 80032f4:	60fa      	str	r2, [r7, #12]
  return result;
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	fab2 f282 	clz	r2, r2
 80032fc:	b2d2      	uxtb	r2, r2
 80032fe:	40d3      	lsrs	r3, r2
 8003300:	4a14      	ldr	r2, [pc, #80]	; (8003354 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003302:	5cd3      	ldrb	r3, [r2, r3]
 8003304:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d008      	beq.n	8003322 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003310:	4a0e      	ldr	r2, [pc, #56]	; (800334c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	fbb2 f2f3 	udiv	r2, r2, r3
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	fb02 f303 	mul.w	r3, r2, r3
 800331e:	627b      	str	r3, [r7, #36]	; 0x24
 8003320:	e004      	b.n	800332c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	4a0c      	ldr	r2, [pc, #48]	; (8003358 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003326:	fb02 f303 	mul.w	r3, r2, r3
 800332a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800332c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332e:	623b      	str	r3, [r7, #32]
      break;
 8003330:	e002      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003332:	4b06      	ldr	r3, [pc, #24]	; (800334c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003334:	623b      	str	r3, [r7, #32]
      break;
 8003336:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003338:	6a3b      	ldr	r3, [r7, #32]
}
 800333a:	4618      	mov	r0, r3
 800333c:	372c      	adds	r7, #44	; 0x2c
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40021000 	.word	0x40021000
 800334c:	007a1200 	.word	0x007a1200
 8003350:	08004e10 	.word	0x08004e10
 8003354:	08004e20 	.word	0x08004e20
 8003358:	003d0900 	.word	0x003d0900

0800335c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003360:	4b03      	ldr	r3, [pc, #12]	; (8003370 <HAL_RCC_GetHCLKFreq+0x14>)
 8003362:	681b      	ldr	r3, [r3, #0]
}
 8003364:	4618      	mov	r0, r3
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	20000000 	.word	0x20000000

08003374 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800337a:	f7ff ffef 	bl	800335c <HAL_RCC_GetHCLKFreq>
 800337e:	4601      	mov	r1, r0
 8003380:	4b0b      	ldr	r3, [pc, #44]	; (80033b0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003388:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800338c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	fa92 f2a2 	rbit	r2, r2
 8003394:	603a      	str	r2, [r7, #0]
  return result;
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	fab2 f282 	clz	r2, r2
 800339c:	b2d2      	uxtb	r2, r2
 800339e:	40d3      	lsrs	r3, r2
 80033a0:	4a04      	ldr	r2, [pc, #16]	; (80033b4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80033a2:	5cd3      	ldrb	r3, [r2, r3]
 80033a4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80033a8:	4618      	mov	r0, r3
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40021000 	.word	0x40021000
 80033b4:	08004e08 	.word	0x08004e08

080033b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80033be:	f7ff ffcd 	bl	800335c <HAL_RCC_GetHCLKFreq>
 80033c2:	4601      	mov	r1, r0
 80033c4:	4b0b      	ldr	r3, [pc, #44]	; (80033f4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80033cc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80033d0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	fa92 f2a2 	rbit	r2, r2
 80033d8:	603a      	str	r2, [r7, #0]
  return result;
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	fab2 f282 	clz	r2, r2
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	40d3      	lsrs	r3, r2
 80033e4:	4a04      	ldr	r2, [pc, #16]	; (80033f8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80033e6:	5cd3      	ldrb	r3, [r2, r3]
 80033e8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80033ec:	4618      	mov	r0, r3
 80033ee:	3708      	adds	r7, #8
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	40021000 	.word	0x40021000
 80033f8:	08004e08 	.word	0x08004e08

080033fc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b092      	sub	sp, #72	; 0x48
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800340c:	2300      	movs	r3, #0
 800340e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 80cd 	beq.w	80035ba <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003420:	4b8e      	ldr	r3, [pc, #568]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003422:	69db      	ldr	r3, [r3, #28]
 8003424:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10e      	bne.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800342c:	4b8b      	ldr	r3, [pc, #556]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	4a8a      	ldr	r2, [pc, #552]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003436:	61d3      	str	r3, [r2, #28]
 8003438:	4b88      	ldr	r3, [pc, #544]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800343a:	69db      	ldr	r3, [r3, #28]
 800343c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003440:	60bb      	str	r3, [r7, #8]
 8003442:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003444:	2301      	movs	r3, #1
 8003446:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800344a:	4b85      	ldr	r3, [pc, #532]	; (8003660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003452:	2b00      	cmp	r3, #0
 8003454:	d118      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003456:	4b82      	ldr	r3, [pc, #520]	; (8003660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a81      	ldr	r2, [pc, #516]	; (8003660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800345c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003460:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003462:	f7fd faf3 	bl	8000a4c <HAL_GetTick>
 8003466:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003468:	e008      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800346a:	f7fd faef 	bl	8000a4c <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b64      	cmp	r3, #100	; 0x64
 8003476:	d901      	bls.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e0ea      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800347c:	4b78      	ldr	r3, [pc, #480]	; (8003660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0f0      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003488:	4b74      	ldr	r3, [pc, #464]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003490:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003494:	2b00      	cmp	r3, #0
 8003496:	d07d      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d076      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034a6:	4b6d      	ldr	r3, [pc, #436]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034b4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b8:	fa93 f3a3 	rbit	r3, r3
 80034bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80034be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034c0:	fab3 f383 	clz	r3, r3
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	4b66      	ldr	r3, [pc, #408]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034ca:	4413      	add	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	461a      	mov	r2, r3
 80034d0:	2301      	movs	r3, #1
 80034d2:	6013      	str	r3, [r2, #0]
 80034d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034dc:	fa93 f3a3 	rbit	r3, r3
 80034e0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80034e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034e4:	fab3 f383 	clz	r3, r3
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	461a      	mov	r2, r3
 80034ec:	4b5d      	ldr	r3, [pc, #372]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034ee:	4413      	add	r3, r2
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	461a      	mov	r2, r3
 80034f4:	2300      	movs	r3, #0
 80034f6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80034f8:	4a58      	ldr	r2, [pc, #352]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034fc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80034fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	d045      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003508:	f7fd faa0 	bl	8000a4c <HAL_GetTick>
 800350c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350e:	e00a      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003510:	f7fd fa9c 	bl	8000a4c <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	f241 3288 	movw	r2, #5000	; 0x1388
 800351e:	4293      	cmp	r3, r2
 8003520:	d901      	bls.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e095      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8003526:	2302      	movs	r3, #2
 8003528:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800352c:	fa93 f3a3 	rbit	r3, r3
 8003530:	627b      	str	r3, [r7, #36]	; 0x24
 8003532:	2302      	movs	r3, #2
 8003534:	623b      	str	r3, [r7, #32]
 8003536:	6a3b      	ldr	r3, [r7, #32]
 8003538:	fa93 f3a3 	rbit	r3, r3
 800353c:	61fb      	str	r3, [r7, #28]
  return result;
 800353e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003540:	fab3 f383 	clz	r3, r3
 8003544:	b2db      	uxtb	r3, r3
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	b2db      	uxtb	r3, r3
 800354a:	f043 0302 	orr.w	r3, r3, #2
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d102      	bne.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003554:	4b41      	ldr	r3, [pc, #260]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	e007      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800355a:	2302      	movs	r3, #2
 800355c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	fa93 f3a3 	rbit	r3, r3
 8003564:	617b      	str	r3, [r7, #20]
 8003566:	4b3d      	ldr	r3, [pc, #244]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356a:	2202      	movs	r2, #2
 800356c:	613a      	str	r2, [r7, #16]
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	fa92 f2a2 	rbit	r2, r2
 8003574:	60fa      	str	r2, [r7, #12]
  return result;
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	fab2 f282 	clz	r2, r2
 800357c:	b2d2      	uxtb	r2, r2
 800357e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003582:	b2d2      	uxtb	r2, r2
 8003584:	f002 021f 	and.w	r2, r2, #31
 8003588:	2101      	movs	r1, #1
 800358a:	fa01 f202 	lsl.w	r2, r1, r2
 800358e:	4013      	ands	r3, r2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0bd      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003594:	4b31      	ldr	r3, [pc, #196]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	492e      	ldr	r1, [pc, #184]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d105      	bne.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ae:	4b2b      	ldr	r3, [pc, #172]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	4a2a      	ldr	r2, [pc, #168]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035b8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d008      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035c6:	4b25      	ldr	r3, [pc, #148]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ca:	f023 0203 	bic.w	r2, r3, #3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	4922      	ldr	r1, [pc, #136]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0320 	and.w	r3, r3, #32
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d008      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035e4:	4b1d      	ldr	r3, [pc, #116]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	f023 0210 	bic.w	r2, r3, #16
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	491a      	ldr	r1, [pc, #104]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d008      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003602:	4b16      	ldr	r3, [pc, #88]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003606:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	4913      	ldr	r1, [pc, #76]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003610:	4313      	orrs	r3, r2
 8003612:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d008      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003620:	4b0e      	ldr	r3, [pc, #56]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003624:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	490b      	ldr	r1, [pc, #44]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362e:	4313      	orrs	r3, r2
 8003630:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d008      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800363e:	4b07      	ldr	r3, [pc, #28]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003642:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	4904      	ldr	r1, [pc, #16]	; (800365c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364c:	4313      	orrs	r3, r2
 800364e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3748      	adds	r7, #72	; 0x48
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40021000 	.word	0x40021000
 8003660:	40007000 	.word	0x40007000
 8003664:	10908100 	.word	0x10908100

08003668 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e040      	b.n	80036fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800367e:	2b00      	cmp	r3, #0
 8003680:	d106      	bne.n	8003690 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7fd f82e 	bl	80006ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2224      	movs	r2, #36	; 0x24
 8003694:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0201 	bic.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f8c0 	bl	800382c <UART_SetConfig>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d101      	bne.n	80036b6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e022      	b.n	80036fc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 f9ea 	bl	8003a98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f042 0201 	orr.w	r2, r2, #1
 80036f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 fa71 	bl	8003bdc <UART_CheckIdleState>
 80036fa:	4603      	mov	r3, r0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b08a      	sub	sp, #40	; 0x28
 8003708:	af02      	add	r7, sp, #8
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	603b      	str	r3, [r7, #0]
 8003710:	4613      	mov	r3, r2
 8003712:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003718:	2b20      	cmp	r3, #32
 800371a:	f040 8082 	bne.w	8003822 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d002      	beq.n	800372a <HAL_UART_Transmit+0x26>
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e07a      	b.n	8003824 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003734:	2b01      	cmp	r3, #1
 8003736:	d101      	bne.n	800373c <HAL_UART_Transmit+0x38>
 8003738:	2302      	movs	r3, #2
 800373a:	e073      	b.n	8003824 <HAL_UART_Transmit+0x120>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2221      	movs	r2, #33	; 0x21
 8003750:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003752:	f7fd f97b 	bl	8000a4c <HAL_GetTick>
 8003756:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	88fa      	ldrh	r2, [r7, #6]
 800375c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	88fa      	ldrh	r2, [r7, #6]
 8003764:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003770:	d108      	bne.n	8003784 <HAL_UART_Transmit+0x80>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d104      	bne.n	8003784 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	61bb      	str	r3, [r7, #24]
 8003782:	e003      	b.n	800378c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003788:	2300      	movs	r3, #0
 800378a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003794:	e02d      	b.n	80037f2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2200      	movs	r2, #0
 800379e:	2180      	movs	r1, #128	; 0x80
 80037a0:	68f8      	ldr	r0, [r7, #12]
 80037a2:	f000 fa64 	bl	8003c6e <UART_WaitOnFlagUntilTimeout>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e039      	b.n	8003824 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10b      	bne.n	80037ce <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	881a      	ldrh	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037c2:	b292      	uxth	r2, r2
 80037c4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	3302      	adds	r3, #2
 80037ca:	61bb      	str	r3, [r7, #24]
 80037cc:	e008      	b.n	80037e0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	781a      	ldrb	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	b292      	uxth	r2, r2
 80037d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	3301      	adds	r3, #1
 80037de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1cb      	bne.n	8003796 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	2200      	movs	r2, #0
 8003806:	2140      	movs	r1, #64	; 0x40
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 fa30 	bl	8003c6e <UART_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e005      	b.n	8003824 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2220      	movs	r2, #32
 800381c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800381e:	2300      	movs	r3, #0
 8003820:	e000      	b.n	8003824 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003822:	2302      	movs	r3, #2
  }
}
 8003824:	4618      	mov	r0, r3
 8003826:	3720      	adds	r7, #32
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003834:	2300      	movs	r3, #0
 8003836:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	431a      	orrs	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	695b      	ldr	r3, [r3, #20]
 8003846:	431a      	orrs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	4313      	orrs	r3, r2
 800384e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	4b8a      	ldr	r3, [pc, #552]	; (8003a80 <UART_SetConfig+0x254>)
 8003858:	4013      	ands	r3, r2
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6812      	ldr	r2, [r2, #0]
 800385e:	6979      	ldr	r1, [r7, #20]
 8003860:	430b      	orrs	r3, r1
 8003862:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68da      	ldr	r2, [r3, #12]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	697a      	ldr	r2, [r7, #20]
 8003886:	4313      	orrs	r3, r2
 8003888:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	430a      	orrs	r2, r1
 800389c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a78      	ldr	r2, [pc, #480]	; (8003a84 <UART_SetConfig+0x258>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d120      	bne.n	80038ea <UART_SetConfig+0xbe>
 80038a8:	4b77      	ldr	r3, [pc, #476]	; (8003a88 <UART_SetConfig+0x25c>)
 80038aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ac:	f003 0303 	and.w	r3, r3, #3
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	d817      	bhi.n	80038e4 <UART_SetConfig+0xb8>
 80038b4:	a201      	add	r2, pc, #4	; (adr r2, 80038bc <UART_SetConfig+0x90>)
 80038b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ba:	bf00      	nop
 80038bc:	080038cd 	.word	0x080038cd
 80038c0:	080038d9 	.word	0x080038d9
 80038c4:	080038df 	.word	0x080038df
 80038c8:	080038d3 	.word	0x080038d3
 80038cc:	2300      	movs	r3, #0
 80038ce:	77fb      	strb	r3, [r7, #31]
 80038d0:	e01d      	b.n	800390e <UART_SetConfig+0xe2>
 80038d2:	2302      	movs	r3, #2
 80038d4:	77fb      	strb	r3, [r7, #31]
 80038d6:	e01a      	b.n	800390e <UART_SetConfig+0xe2>
 80038d8:	2304      	movs	r3, #4
 80038da:	77fb      	strb	r3, [r7, #31]
 80038dc:	e017      	b.n	800390e <UART_SetConfig+0xe2>
 80038de:	2308      	movs	r3, #8
 80038e0:	77fb      	strb	r3, [r7, #31]
 80038e2:	e014      	b.n	800390e <UART_SetConfig+0xe2>
 80038e4:	2310      	movs	r3, #16
 80038e6:	77fb      	strb	r3, [r7, #31]
 80038e8:	e011      	b.n	800390e <UART_SetConfig+0xe2>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a67      	ldr	r2, [pc, #412]	; (8003a8c <UART_SetConfig+0x260>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d102      	bne.n	80038fa <UART_SetConfig+0xce>
 80038f4:	2300      	movs	r3, #0
 80038f6:	77fb      	strb	r3, [r7, #31]
 80038f8:	e009      	b.n	800390e <UART_SetConfig+0xe2>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a64      	ldr	r2, [pc, #400]	; (8003a90 <UART_SetConfig+0x264>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d102      	bne.n	800390a <UART_SetConfig+0xde>
 8003904:	2300      	movs	r3, #0
 8003906:	77fb      	strb	r3, [r7, #31]
 8003908:	e001      	b.n	800390e <UART_SetConfig+0xe2>
 800390a:	2310      	movs	r3, #16
 800390c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003916:	d15b      	bne.n	80039d0 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8003918:	7ffb      	ldrb	r3, [r7, #31]
 800391a:	2b08      	cmp	r3, #8
 800391c:	d827      	bhi.n	800396e <UART_SetConfig+0x142>
 800391e:	a201      	add	r2, pc, #4	; (adr r2, 8003924 <UART_SetConfig+0xf8>)
 8003920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003924:	08003949 	.word	0x08003949
 8003928:	08003951 	.word	0x08003951
 800392c:	08003959 	.word	0x08003959
 8003930:	0800396f 	.word	0x0800396f
 8003934:	0800395f 	.word	0x0800395f
 8003938:	0800396f 	.word	0x0800396f
 800393c:	0800396f 	.word	0x0800396f
 8003940:	0800396f 	.word	0x0800396f
 8003944:	08003967 	.word	0x08003967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003948:	f7ff fd14 	bl	8003374 <HAL_RCC_GetPCLK1Freq>
 800394c:	61b8      	str	r0, [r7, #24]
        break;
 800394e:	e013      	b.n	8003978 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003950:	f7ff fd32 	bl	80033b8 <HAL_RCC_GetPCLK2Freq>
 8003954:	61b8      	str	r0, [r7, #24]
        break;
 8003956:	e00f      	b.n	8003978 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003958:	4b4e      	ldr	r3, [pc, #312]	; (8003a94 <UART_SetConfig+0x268>)
 800395a:	61bb      	str	r3, [r7, #24]
        break;
 800395c:	e00c      	b.n	8003978 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800395e:	f7ff fc93 	bl	8003288 <HAL_RCC_GetSysClockFreq>
 8003962:	61b8      	str	r0, [r7, #24]
        break;
 8003964:	e008      	b.n	8003978 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003966:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800396a:	61bb      	str	r3, [r7, #24]
        break;
 800396c:	e004      	b.n	8003978 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800396e:	2300      	movs	r3, #0
 8003970:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	77bb      	strb	r3, [r7, #30]
        break;
 8003976:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d074      	beq.n	8003a68 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	005a      	lsls	r2, r3, #1
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	085b      	lsrs	r3, r3, #1
 8003988:	441a      	add	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003992:	b29b      	uxth	r3, r3
 8003994:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	2b0f      	cmp	r3, #15
 800399a:	d916      	bls.n	80039ca <UART_SetConfig+0x19e>
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039a2:	d212      	bcs.n	80039ca <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	f023 030f 	bic.w	r3, r3, #15
 80039ac:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	085b      	lsrs	r3, r3, #1
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	89fb      	ldrh	r3, [r7, #14]
 80039bc:	4313      	orrs	r3, r2
 80039be:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	89fa      	ldrh	r2, [r7, #14]
 80039c6:	60da      	str	r2, [r3, #12]
 80039c8:	e04e      	b.n	8003a68 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	77bb      	strb	r3, [r7, #30]
 80039ce:	e04b      	b.n	8003a68 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039d0:	7ffb      	ldrb	r3, [r7, #31]
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d827      	bhi.n	8003a26 <UART_SetConfig+0x1fa>
 80039d6:	a201      	add	r2, pc, #4	; (adr r2, 80039dc <UART_SetConfig+0x1b0>)
 80039d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039dc:	08003a01 	.word	0x08003a01
 80039e0:	08003a09 	.word	0x08003a09
 80039e4:	08003a11 	.word	0x08003a11
 80039e8:	08003a27 	.word	0x08003a27
 80039ec:	08003a17 	.word	0x08003a17
 80039f0:	08003a27 	.word	0x08003a27
 80039f4:	08003a27 	.word	0x08003a27
 80039f8:	08003a27 	.word	0x08003a27
 80039fc:	08003a1f 	.word	0x08003a1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a00:	f7ff fcb8 	bl	8003374 <HAL_RCC_GetPCLK1Freq>
 8003a04:	61b8      	str	r0, [r7, #24]
        break;
 8003a06:	e013      	b.n	8003a30 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a08:	f7ff fcd6 	bl	80033b8 <HAL_RCC_GetPCLK2Freq>
 8003a0c:	61b8      	str	r0, [r7, #24]
        break;
 8003a0e:	e00f      	b.n	8003a30 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a10:	4b20      	ldr	r3, [pc, #128]	; (8003a94 <UART_SetConfig+0x268>)
 8003a12:	61bb      	str	r3, [r7, #24]
        break;
 8003a14:	e00c      	b.n	8003a30 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a16:	f7ff fc37 	bl	8003288 <HAL_RCC_GetSysClockFreq>
 8003a1a:	61b8      	str	r0, [r7, #24]
        break;
 8003a1c:	e008      	b.n	8003a30 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a22:	61bb      	str	r3, [r7, #24]
        break;
 8003a24:	e004      	b.n	8003a30 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	77bb      	strb	r3, [r7, #30]
        break;
 8003a2e:	bf00      	nop
    }

    if (pclk != 0U)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d018      	beq.n	8003a68 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	085a      	lsrs	r2, r3, #1
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	441a      	add	r2, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	2b0f      	cmp	r3, #15
 8003a50:	d908      	bls.n	8003a64 <UART_SetConfig+0x238>
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a58:	d204      	bcs.n	8003a64 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	60da      	str	r2, [r3, #12]
 8003a62:	e001      	b.n	8003a68 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003a74:	7fbb      	ldrb	r3, [r7, #30]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3720      	adds	r7, #32
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	efff69f3 	.word	0xefff69f3
 8003a84:	40013800 	.word	0x40013800
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	40004400 	.word	0x40004400
 8003a90:	40004800 	.word	0x40004800
 8003a94:	007a1200 	.word	0x007a1200

08003a98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00a      	beq.n	8003ac2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00a      	beq.n	8003ae4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	f003 0304 	and.w	r3, r3, #4
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00a      	beq.n	8003b06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0a:	f003 0308 	and.w	r3, r3, #8
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00a      	beq.n	8003b28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2c:	f003 0310 	and.w	r3, r3, #16
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00a      	beq.n	8003b4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4e:	f003 0320 	and.w	r3, r3, #32
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00a      	beq.n	8003b6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	430a      	orrs	r2, r1
 8003b6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d01a      	beq.n	8003bae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b96:	d10a      	bne.n	8003bae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	605a      	str	r2, [r3, #4]
  }
}
 8003bd0:	bf00      	nop
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af02      	add	r7, sp, #8
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003bec:	f7fc ff2e 	bl	8000a4c <HAL_GetTick>
 8003bf0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0308 	and.w	r3, r3, #8
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d10e      	bne.n	8003c1e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c04:	9300      	str	r3, [sp, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f82d 	bl	8003c6e <UART_WaitOnFlagUntilTimeout>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e023      	b.n	8003c66 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b04      	cmp	r3, #4
 8003c2a:	d10e      	bne.n	8003c4a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 f817 	bl	8003c6e <UART_WaitOnFlagUntilTimeout>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e00d      	b.n	8003c66 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2220      	movs	r2, #32
 8003c54:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b09c      	sub	sp, #112	; 0x70
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	60f8      	str	r0, [r7, #12]
 8003c76:	60b9      	str	r1, [r7, #8]
 8003c78:	603b      	str	r3, [r7, #0]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c7e:	e0a5      	b.n	8003dcc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c86:	f000 80a1 	beq.w	8003dcc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c8a:	f7fc fedf 	bl	8000a4c <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d302      	bcc.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x32>
 8003c9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d13e      	bne.n	8003d1e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ca8:	e853 3f00 	ldrex	r3, [r3]
 8003cac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cb0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003cb4:	667b      	str	r3, [r7, #100]	; 0x64
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003cbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003cc0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003cc4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003cc6:	e841 2300 	strex	r3, r2, [r1]
 8003cca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003ccc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1e6      	bne.n	8003ca0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	3308      	adds	r3, #8
 8003cd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cdc:	e853 3f00 	ldrex	r3, [r3]
 8003ce0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce4:	f023 0301 	bic.w	r3, r3, #1
 8003ce8:	663b      	str	r3, [r7, #96]	; 0x60
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	3308      	adds	r3, #8
 8003cf0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003cf2:	64ba      	str	r2, [r7, #72]	; 0x48
 8003cf4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003cf8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003cfa:	e841 2300 	strex	r3, r2, [r1]
 8003cfe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003d00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1e5      	bne.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2220      	movs	r2, #32
 8003d0a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e067      	b.n	8003dee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d04f      	beq.n	8003dcc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	69db      	ldr	r3, [r3, #28]
 8003d32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d3a:	d147      	bne.n	8003dcc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d44:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d4e:	e853 3f00 	ldrex	r3, [r3]
 8003d52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	461a      	mov	r2, r3
 8003d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d64:	637b      	str	r3, [r7, #52]	; 0x34
 8003d66:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d6c:	e841 2300 	strex	r3, r2, [r1]
 8003d70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1e6      	bne.n	8003d46 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	3308      	adds	r3, #8
 8003d7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	e853 3f00 	ldrex	r3, [r3]
 8003d86:	613b      	str	r3, [r7, #16]
   return(result);
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	f023 0301 	bic.w	r3, r3, #1
 8003d8e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3308      	adds	r3, #8
 8003d96:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003d98:	623a      	str	r2, [r7, #32]
 8003d9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9c:	69f9      	ldr	r1, [r7, #28]
 8003d9e:	6a3a      	ldr	r2, [r7, #32]
 8003da0:	e841 2300 	strex	r3, r2, [r1]
 8003da4:	61bb      	str	r3, [r7, #24]
   return(result);
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1e5      	bne.n	8003d78 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2220      	movs	r2, #32
 8003db0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2220      	movs	r2, #32
 8003db6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e010      	b.n	8003dee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	69da      	ldr	r2, [r3, #28]
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	68ba      	ldr	r2, [r7, #8]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	bf0c      	ite	eq
 8003ddc:	2301      	moveq	r3, #1
 8003dde:	2300      	movne	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	461a      	mov	r2, r3
 8003de4:	79fb      	ldrb	r3, [r7, #7]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	f43f af4a 	beq.w	8003c80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3770      	adds	r7, #112	; 0x70
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
	...

08003df8 <__errno>:
 8003df8:	4b01      	ldr	r3, [pc, #4]	; (8003e00 <__errno+0x8>)
 8003dfa:	6818      	ldr	r0, [r3, #0]
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	2000000c 	.word	0x2000000c

08003e04 <__libc_init_array>:
 8003e04:	b570      	push	{r4, r5, r6, lr}
 8003e06:	4d0d      	ldr	r5, [pc, #52]	; (8003e3c <__libc_init_array+0x38>)
 8003e08:	4c0d      	ldr	r4, [pc, #52]	; (8003e40 <__libc_init_array+0x3c>)
 8003e0a:	1b64      	subs	r4, r4, r5
 8003e0c:	10a4      	asrs	r4, r4, #2
 8003e0e:	2600      	movs	r6, #0
 8003e10:	42a6      	cmp	r6, r4
 8003e12:	d109      	bne.n	8003e28 <__libc_init_array+0x24>
 8003e14:	4d0b      	ldr	r5, [pc, #44]	; (8003e44 <__libc_init_array+0x40>)
 8003e16:	4c0c      	ldr	r4, [pc, #48]	; (8003e48 <__libc_init_array+0x44>)
 8003e18:	f000 ffd4 	bl	8004dc4 <_init>
 8003e1c:	1b64      	subs	r4, r4, r5
 8003e1e:	10a4      	asrs	r4, r4, #2
 8003e20:	2600      	movs	r6, #0
 8003e22:	42a6      	cmp	r6, r4
 8003e24:	d105      	bne.n	8003e32 <__libc_init_array+0x2e>
 8003e26:	bd70      	pop	{r4, r5, r6, pc}
 8003e28:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e2c:	4798      	blx	r3
 8003e2e:	3601      	adds	r6, #1
 8003e30:	e7ee      	b.n	8003e10 <__libc_init_array+0xc>
 8003e32:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e36:	4798      	blx	r3
 8003e38:	3601      	adds	r6, #1
 8003e3a:	e7f2      	b.n	8003e22 <__libc_init_array+0x1e>
 8003e3c:	08004ec8 	.word	0x08004ec8
 8003e40:	08004ec8 	.word	0x08004ec8
 8003e44:	08004ec8 	.word	0x08004ec8
 8003e48:	08004ecc 	.word	0x08004ecc

08003e4c <memset>:
 8003e4c:	4402      	add	r2, r0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d100      	bne.n	8003e56 <memset+0xa>
 8003e54:	4770      	bx	lr
 8003e56:	f803 1b01 	strb.w	r1, [r3], #1
 8003e5a:	e7f9      	b.n	8003e50 <memset+0x4>

08003e5c <iprintf>:
 8003e5c:	b40f      	push	{r0, r1, r2, r3}
 8003e5e:	4b0a      	ldr	r3, [pc, #40]	; (8003e88 <iprintf+0x2c>)
 8003e60:	b513      	push	{r0, r1, r4, lr}
 8003e62:	681c      	ldr	r4, [r3, #0]
 8003e64:	b124      	cbz	r4, 8003e70 <iprintf+0x14>
 8003e66:	69a3      	ldr	r3, [r4, #24]
 8003e68:	b913      	cbnz	r3, 8003e70 <iprintf+0x14>
 8003e6a:	4620      	mov	r0, r4
 8003e6c:	f000 f87c 	bl	8003f68 <__sinit>
 8003e70:	ab05      	add	r3, sp, #20
 8003e72:	9a04      	ldr	r2, [sp, #16]
 8003e74:	68a1      	ldr	r1, [r4, #8]
 8003e76:	9301      	str	r3, [sp, #4]
 8003e78:	4620      	mov	r0, r4
 8003e7a:	f000 f999 	bl	80041b0 <_vfiprintf_r>
 8003e7e:	b002      	add	sp, #8
 8003e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e84:	b004      	add	sp, #16
 8003e86:	4770      	bx	lr
 8003e88:	2000000c 	.word	0x2000000c

08003e8c <putchar>:
 8003e8c:	4b09      	ldr	r3, [pc, #36]	; (8003eb4 <putchar+0x28>)
 8003e8e:	b513      	push	{r0, r1, r4, lr}
 8003e90:	681c      	ldr	r4, [r3, #0]
 8003e92:	4601      	mov	r1, r0
 8003e94:	b134      	cbz	r4, 8003ea4 <putchar+0x18>
 8003e96:	69a3      	ldr	r3, [r4, #24]
 8003e98:	b923      	cbnz	r3, 8003ea4 <putchar+0x18>
 8003e9a:	9001      	str	r0, [sp, #4]
 8003e9c:	4620      	mov	r0, r4
 8003e9e:	f000 f863 	bl	8003f68 <__sinit>
 8003ea2:	9901      	ldr	r1, [sp, #4]
 8003ea4:	68a2      	ldr	r2, [r4, #8]
 8003ea6:	4620      	mov	r0, r4
 8003ea8:	b002      	add	sp, #8
 8003eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eae:	f000 bc43 	b.w	8004738 <_putc_r>
 8003eb2:	bf00      	nop
 8003eb4:	2000000c 	.word	0x2000000c

08003eb8 <std>:
 8003eb8:	2300      	movs	r3, #0
 8003eba:	b510      	push	{r4, lr}
 8003ebc:	4604      	mov	r4, r0
 8003ebe:	e9c0 3300 	strd	r3, r3, [r0]
 8003ec2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ec6:	6083      	str	r3, [r0, #8]
 8003ec8:	8181      	strh	r1, [r0, #12]
 8003eca:	6643      	str	r3, [r0, #100]	; 0x64
 8003ecc:	81c2      	strh	r2, [r0, #14]
 8003ece:	6183      	str	r3, [r0, #24]
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	2208      	movs	r2, #8
 8003ed4:	305c      	adds	r0, #92	; 0x5c
 8003ed6:	f7ff ffb9 	bl	8003e4c <memset>
 8003eda:	4b05      	ldr	r3, [pc, #20]	; (8003ef0 <std+0x38>)
 8003edc:	6263      	str	r3, [r4, #36]	; 0x24
 8003ede:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <std+0x3c>)
 8003ee0:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ee2:	4b05      	ldr	r3, [pc, #20]	; (8003ef8 <std+0x40>)
 8003ee4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003ee6:	4b05      	ldr	r3, [pc, #20]	; (8003efc <std+0x44>)
 8003ee8:	6224      	str	r4, [r4, #32]
 8003eea:	6323      	str	r3, [r4, #48]	; 0x30
 8003eec:	bd10      	pop	{r4, pc}
 8003eee:	bf00      	nop
 8003ef0:	080047e9 	.word	0x080047e9
 8003ef4:	0800480b 	.word	0x0800480b
 8003ef8:	08004843 	.word	0x08004843
 8003efc:	08004867 	.word	0x08004867

08003f00 <_cleanup_r>:
 8003f00:	4901      	ldr	r1, [pc, #4]	; (8003f08 <_cleanup_r+0x8>)
 8003f02:	f000 b8af 	b.w	8004064 <_fwalk_reent>
 8003f06:	bf00      	nop
 8003f08:	08004b41 	.word	0x08004b41

08003f0c <__sfmoreglue>:
 8003f0c:	b570      	push	{r4, r5, r6, lr}
 8003f0e:	1e4a      	subs	r2, r1, #1
 8003f10:	2568      	movs	r5, #104	; 0x68
 8003f12:	4355      	muls	r5, r2
 8003f14:	460e      	mov	r6, r1
 8003f16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003f1a:	f000 f8c5 	bl	80040a8 <_malloc_r>
 8003f1e:	4604      	mov	r4, r0
 8003f20:	b140      	cbz	r0, 8003f34 <__sfmoreglue+0x28>
 8003f22:	2100      	movs	r1, #0
 8003f24:	e9c0 1600 	strd	r1, r6, [r0]
 8003f28:	300c      	adds	r0, #12
 8003f2a:	60a0      	str	r0, [r4, #8]
 8003f2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003f30:	f7ff ff8c 	bl	8003e4c <memset>
 8003f34:	4620      	mov	r0, r4
 8003f36:	bd70      	pop	{r4, r5, r6, pc}

08003f38 <__sfp_lock_acquire>:
 8003f38:	4801      	ldr	r0, [pc, #4]	; (8003f40 <__sfp_lock_acquire+0x8>)
 8003f3a:	f000 b8b3 	b.w	80040a4 <__retarget_lock_acquire_recursive>
 8003f3e:	bf00      	nop
 8003f40:	200001c0 	.word	0x200001c0

08003f44 <__sfp_lock_release>:
 8003f44:	4801      	ldr	r0, [pc, #4]	; (8003f4c <__sfp_lock_release+0x8>)
 8003f46:	f000 b8ae 	b.w	80040a6 <__retarget_lock_release_recursive>
 8003f4a:	bf00      	nop
 8003f4c:	200001c0 	.word	0x200001c0

08003f50 <__sinit_lock_acquire>:
 8003f50:	4801      	ldr	r0, [pc, #4]	; (8003f58 <__sinit_lock_acquire+0x8>)
 8003f52:	f000 b8a7 	b.w	80040a4 <__retarget_lock_acquire_recursive>
 8003f56:	bf00      	nop
 8003f58:	200001bb 	.word	0x200001bb

08003f5c <__sinit_lock_release>:
 8003f5c:	4801      	ldr	r0, [pc, #4]	; (8003f64 <__sinit_lock_release+0x8>)
 8003f5e:	f000 b8a2 	b.w	80040a6 <__retarget_lock_release_recursive>
 8003f62:	bf00      	nop
 8003f64:	200001bb 	.word	0x200001bb

08003f68 <__sinit>:
 8003f68:	b510      	push	{r4, lr}
 8003f6a:	4604      	mov	r4, r0
 8003f6c:	f7ff fff0 	bl	8003f50 <__sinit_lock_acquire>
 8003f70:	69a3      	ldr	r3, [r4, #24]
 8003f72:	b11b      	cbz	r3, 8003f7c <__sinit+0x14>
 8003f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f78:	f7ff bff0 	b.w	8003f5c <__sinit_lock_release>
 8003f7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003f80:	6523      	str	r3, [r4, #80]	; 0x50
 8003f82:	4b13      	ldr	r3, [pc, #76]	; (8003fd0 <__sinit+0x68>)
 8003f84:	4a13      	ldr	r2, [pc, #76]	; (8003fd4 <__sinit+0x6c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	62a2      	str	r2, [r4, #40]	; 0x28
 8003f8a:	42a3      	cmp	r3, r4
 8003f8c:	bf04      	itt	eq
 8003f8e:	2301      	moveq	r3, #1
 8003f90:	61a3      	streq	r3, [r4, #24]
 8003f92:	4620      	mov	r0, r4
 8003f94:	f000 f820 	bl	8003fd8 <__sfp>
 8003f98:	6060      	str	r0, [r4, #4]
 8003f9a:	4620      	mov	r0, r4
 8003f9c:	f000 f81c 	bl	8003fd8 <__sfp>
 8003fa0:	60a0      	str	r0, [r4, #8]
 8003fa2:	4620      	mov	r0, r4
 8003fa4:	f000 f818 	bl	8003fd8 <__sfp>
 8003fa8:	2200      	movs	r2, #0
 8003faa:	60e0      	str	r0, [r4, #12]
 8003fac:	2104      	movs	r1, #4
 8003fae:	6860      	ldr	r0, [r4, #4]
 8003fb0:	f7ff ff82 	bl	8003eb8 <std>
 8003fb4:	68a0      	ldr	r0, [r4, #8]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	2109      	movs	r1, #9
 8003fba:	f7ff ff7d 	bl	8003eb8 <std>
 8003fbe:	68e0      	ldr	r0, [r4, #12]
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	2112      	movs	r1, #18
 8003fc4:	f7ff ff78 	bl	8003eb8 <std>
 8003fc8:	2301      	movs	r3, #1
 8003fca:	61a3      	str	r3, [r4, #24]
 8003fcc:	e7d2      	b.n	8003f74 <__sinit+0xc>
 8003fce:	bf00      	nop
 8003fd0:	08004e30 	.word	0x08004e30
 8003fd4:	08003f01 	.word	0x08003f01

08003fd8 <__sfp>:
 8003fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fda:	4607      	mov	r7, r0
 8003fdc:	f7ff ffac 	bl	8003f38 <__sfp_lock_acquire>
 8003fe0:	4b1e      	ldr	r3, [pc, #120]	; (800405c <__sfp+0x84>)
 8003fe2:	681e      	ldr	r6, [r3, #0]
 8003fe4:	69b3      	ldr	r3, [r6, #24]
 8003fe6:	b913      	cbnz	r3, 8003fee <__sfp+0x16>
 8003fe8:	4630      	mov	r0, r6
 8003fea:	f7ff ffbd 	bl	8003f68 <__sinit>
 8003fee:	3648      	adds	r6, #72	; 0x48
 8003ff0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	d503      	bpl.n	8004000 <__sfp+0x28>
 8003ff8:	6833      	ldr	r3, [r6, #0]
 8003ffa:	b30b      	cbz	r3, 8004040 <__sfp+0x68>
 8003ffc:	6836      	ldr	r6, [r6, #0]
 8003ffe:	e7f7      	b.n	8003ff0 <__sfp+0x18>
 8004000:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004004:	b9d5      	cbnz	r5, 800403c <__sfp+0x64>
 8004006:	4b16      	ldr	r3, [pc, #88]	; (8004060 <__sfp+0x88>)
 8004008:	60e3      	str	r3, [r4, #12]
 800400a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800400e:	6665      	str	r5, [r4, #100]	; 0x64
 8004010:	f000 f847 	bl	80040a2 <__retarget_lock_init_recursive>
 8004014:	f7ff ff96 	bl	8003f44 <__sfp_lock_release>
 8004018:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800401c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004020:	6025      	str	r5, [r4, #0]
 8004022:	61a5      	str	r5, [r4, #24]
 8004024:	2208      	movs	r2, #8
 8004026:	4629      	mov	r1, r5
 8004028:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800402c:	f7ff ff0e 	bl	8003e4c <memset>
 8004030:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004034:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004038:	4620      	mov	r0, r4
 800403a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800403c:	3468      	adds	r4, #104	; 0x68
 800403e:	e7d9      	b.n	8003ff4 <__sfp+0x1c>
 8004040:	2104      	movs	r1, #4
 8004042:	4638      	mov	r0, r7
 8004044:	f7ff ff62 	bl	8003f0c <__sfmoreglue>
 8004048:	4604      	mov	r4, r0
 800404a:	6030      	str	r0, [r6, #0]
 800404c:	2800      	cmp	r0, #0
 800404e:	d1d5      	bne.n	8003ffc <__sfp+0x24>
 8004050:	f7ff ff78 	bl	8003f44 <__sfp_lock_release>
 8004054:	230c      	movs	r3, #12
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	e7ee      	b.n	8004038 <__sfp+0x60>
 800405a:	bf00      	nop
 800405c:	08004e30 	.word	0x08004e30
 8004060:	ffff0001 	.word	0xffff0001

08004064 <_fwalk_reent>:
 8004064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004068:	4606      	mov	r6, r0
 800406a:	4688      	mov	r8, r1
 800406c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004070:	2700      	movs	r7, #0
 8004072:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004076:	f1b9 0901 	subs.w	r9, r9, #1
 800407a:	d505      	bpl.n	8004088 <_fwalk_reent+0x24>
 800407c:	6824      	ldr	r4, [r4, #0]
 800407e:	2c00      	cmp	r4, #0
 8004080:	d1f7      	bne.n	8004072 <_fwalk_reent+0xe>
 8004082:	4638      	mov	r0, r7
 8004084:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004088:	89ab      	ldrh	r3, [r5, #12]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d907      	bls.n	800409e <_fwalk_reent+0x3a>
 800408e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004092:	3301      	adds	r3, #1
 8004094:	d003      	beq.n	800409e <_fwalk_reent+0x3a>
 8004096:	4629      	mov	r1, r5
 8004098:	4630      	mov	r0, r6
 800409a:	47c0      	blx	r8
 800409c:	4307      	orrs	r7, r0
 800409e:	3568      	adds	r5, #104	; 0x68
 80040a0:	e7e9      	b.n	8004076 <_fwalk_reent+0x12>

080040a2 <__retarget_lock_init_recursive>:
 80040a2:	4770      	bx	lr

080040a4 <__retarget_lock_acquire_recursive>:
 80040a4:	4770      	bx	lr

080040a6 <__retarget_lock_release_recursive>:
 80040a6:	4770      	bx	lr

080040a8 <_malloc_r>:
 80040a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040aa:	1ccd      	adds	r5, r1, #3
 80040ac:	f025 0503 	bic.w	r5, r5, #3
 80040b0:	3508      	adds	r5, #8
 80040b2:	2d0c      	cmp	r5, #12
 80040b4:	bf38      	it	cc
 80040b6:	250c      	movcc	r5, #12
 80040b8:	2d00      	cmp	r5, #0
 80040ba:	4606      	mov	r6, r0
 80040bc:	db01      	blt.n	80040c2 <_malloc_r+0x1a>
 80040be:	42a9      	cmp	r1, r5
 80040c0:	d903      	bls.n	80040ca <_malloc_r+0x22>
 80040c2:	230c      	movs	r3, #12
 80040c4:	6033      	str	r3, [r6, #0]
 80040c6:	2000      	movs	r0, #0
 80040c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040ca:	f000 fdeb 	bl	8004ca4 <__malloc_lock>
 80040ce:	4921      	ldr	r1, [pc, #132]	; (8004154 <_malloc_r+0xac>)
 80040d0:	680a      	ldr	r2, [r1, #0]
 80040d2:	4614      	mov	r4, r2
 80040d4:	b99c      	cbnz	r4, 80040fe <_malloc_r+0x56>
 80040d6:	4f20      	ldr	r7, [pc, #128]	; (8004158 <_malloc_r+0xb0>)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	b923      	cbnz	r3, 80040e6 <_malloc_r+0x3e>
 80040dc:	4621      	mov	r1, r4
 80040de:	4630      	mov	r0, r6
 80040e0:	f000 fb72 	bl	80047c8 <_sbrk_r>
 80040e4:	6038      	str	r0, [r7, #0]
 80040e6:	4629      	mov	r1, r5
 80040e8:	4630      	mov	r0, r6
 80040ea:	f000 fb6d 	bl	80047c8 <_sbrk_r>
 80040ee:	1c43      	adds	r3, r0, #1
 80040f0:	d123      	bne.n	800413a <_malloc_r+0x92>
 80040f2:	230c      	movs	r3, #12
 80040f4:	6033      	str	r3, [r6, #0]
 80040f6:	4630      	mov	r0, r6
 80040f8:	f000 fdda 	bl	8004cb0 <__malloc_unlock>
 80040fc:	e7e3      	b.n	80040c6 <_malloc_r+0x1e>
 80040fe:	6823      	ldr	r3, [r4, #0]
 8004100:	1b5b      	subs	r3, r3, r5
 8004102:	d417      	bmi.n	8004134 <_malloc_r+0x8c>
 8004104:	2b0b      	cmp	r3, #11
 8004106:	d903      	bls.n	8004110 <_malloc_r+0x68>
 8004108:	6023      	str	r3, [r4, #0]
 800410a:	441c      	add	r4, r3
 800410c:	6025      	str	r5, [r4, #0]
 800410e:	e004      	b.n	800411a <_malloc_r+0x72>
 8004110:	6863      	ldr	r3, [r4, #4]
 8004112:	42a2      	cmp	r2, r4
 8004114:	bf0c      	ite	eq
 8004116:	600b      	streq	r3, [r1, #0]
 8004118:	6053      	strne	r3, [r2, #4]
 800411a:	4630      	mov	r0, r6
 800411c:	f000 fdc8 	bl	8004cb0 <__malloc_unlock>
 8004120:	f104 000b 	add.w	r0, r4, #11
 8004124:	1d23      	adds	r3, r4, #4
 8004126:	f020 0007 	bic.w	r0, r0, #7
 800412a:	1ac2      	subs	r2, r0, r3
 800412c:	d0cc      	beq.n	80040c8 <_malloc_r+0x20>
 800412e:	1a1b      	subs	r3, r3, r0
 8004130:	50a3      	str	r3, [r4, r2]
 8004132:	e7c9      	b.n	80040c8 <_malloc_r+0x20>
 8004134:	4622      	mov	r2, r4
 8004136:	6864      	ldr	r4, [r4, #4]
 8004138:	e7cc      	b.n	80040d4 <_malloc_r+0x2c>
 800413a:	1cc4      	adds	r4, r0, #3
 800413c:	f024 0403 	bic.w	r4, r4, #3
 8004140:	42a0      	cmp	r0, r4
 8004142:	d0e3      	beq.n	800410c <_malloc_r+0x64>
 8004144:	1a21      	subs	r1, r4, r0
 8004146:	4630      	mov	r0, r6
 8004148:	f000 fb3e 	bl	80047c8 <_sbrk_r>
 800414c:	3001      	adds	r0, #1
 800414e:	d1dd      	bne.n	800410c <_malloc_r+0x64>
 8004150:	e7cf      	b.n	80040f2 <_malloc_r+0x4a>
 8004152:	bf00      	nop
 8004154:	20000090 	.word	0x20000090
 8004158:	20000094 	.word	0x20000094

0800415c <__sfputc_r>:
 800415c:	6893      	ldr	r3, [r2, #8]
 800415e:	3b01      	subs	r3, #1
 8004160:	2b00      	cmp	r3, #0
 8004162:	b410      	push	{r4}
 8004164:	6093      	str	r3, [r2, #8]
 8004166:	da08      	bge.n	800417a <__sfputc_r+0x1e>
 8004168:	6994      	ldr	r4, [r2, #24]
 800416a:	42a3      	cmp	r3, r4
 800416c:	db01      	blt.n	8004172 <__sfputc_r+0x16>
 800416e:	290a      	cmp	r1, #10
 8004170:	d103      	bne.n	800417a <__sfputc_r+0x1e>
 8004172:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004176:	f000 bb7b 	b.w	8004870 <__swbuf_r>
 800417a:	6813      	ldr	r3, [r2, #0]
 800417c:	1c58      	adds	r0, r3, #1
 800417e:	6010      	str	r0, [r2, #0]
 8004180:	7019      	strb	r1, [r3, #0]
 8004182:	4608      	mov	r0, r1
 8004184:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004188:	4770      	bx	lr

0800418a <__sfputs_r>:
 800418a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800418c:	4606      	mov	r6, r0
 800418e:	460f      	mov	r7, r1
 8004190:	4614      	mov	r4, r2
 8004192:	18d5      	adds	r5, r2, r3
 8004194:	42ac      	cmp	r4, r5
 8004196:	d101      	bne.n	800419c <__sfputs_r+0x12>
 8004198:	2000      	movs	r0, #0
 800419a:	e007      	b.n	80041ac <__sfputs_r+0x22>
 800419c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041a0:	463a      	mov	r2, r7
 80041a2:	4630      	mov	r0, r6
 80041a4:	f7ff ffda 	bl	800415c <__sfputc_r>
 80041a8:	1c43      	adds	r3, r0, #1
 80041aa:	d1f3      	bne.n	8004194 <__sfputs_r+0xa>
 80041ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080041b0 <_vfiprintf_r>:
 80041b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041b4:	460d      	mov	r5, r1
 80041b6:	b09d      	sub	sp, #116	; 0x74
 80041b8:	4614      	mov	r4, r2
 80041ba:	4698      	mov	r8, r3
 80041bc:	4606      	mov	r6, r0
 80041be:	b118      	cbz	r0, 80041c8 <_vfiprintf_r+0x18>
 80041c0:	6983      	ldr	r3, [r0, #24]
 80041c2:	b90b      	cbnz	r3, 80041c8 <_vfiprintf_r+0x18>
 80041c4:	f7ff fed0 	bl	8003f68 <__sinit>
 80041c8:	4b89      	ldr	r3, [pc, #548]	; (80043f0 <_vfiprintf_r+0x240>)
 80041ca:	429d      	cmp	r5, r3
 80041cc:	d11b      	bne.n	8004206 <_vfiprintf_r+0x56>
 80041ce:	6875      	ldr	r5, [r6, #4]
 80041d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041d2:	07d9      	lsls	r1, r3, #31
 80041d4:	d405      	bmi.n	80041e2 <_vfiprintf_r+0x32>
 80041d6:	89ab      	ldrh	r3, [r5, #12]
 80041d8:	059a      	lsls	r2, r3, #22
 80041da:	d402      	bmi.n	80041e2 <_vfiprintf_r+0x32>
 80041dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041de:	f7ff ff61 	bl	80040a4 <__retarget_lock_acquire_recursive>
 80041e2:	89ab      	ldrh	r3, [r5, #12]
 80041e4:	071b      	lsls	r3, r3, #28
 80041e6:	d501      	bpl.n	80041ec <_vfiprintf_r+0x3c>
 80041e8:	692b      	ldr	r3, [r5, #16]
 80041ea:	b9eb      	cbnz	r3, 8004228 <_vfiprintf_r+0x78>
 80041ec:	4629      	mov	r1, r5
 80041ee:	4630      	mov	r0, r6
 80041f0:	f000 fba2 	bl	8004938 <__swsetup_r>
 80041f4:	b1c0      	cbz	r0, 8004228 <_vfiprintf_r+0x78>
 80041f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041f8:	07dc      	lsls	r4, r3, #31
 80041fa:	d50e      	bpl.n	800421a <_vfiprintf_r+0x6a>
 80041fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004200:	b01d      	add	sp, #116	; 0x74
 8004202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004206:	4b7b      	ldr	r3, [pc, #492]	; (80043f4 <_vfiprintf_r+0x244>)
 8004208:	429d      	cmp	r5, r3
 800420a:	d101      	bne.n	8004210 <_vfiprintf_r+0x60>
 800420c:	68b5      	ldr	r5, [r6, #8]
 800420e:	e7df      	b.n	80041d0 <_vfiprintf_r+0x20>
 8004210:	4b79      	ldr	r3, [pc, #484]	; (80043f8 <_vfiprintf_r+0x248>)
 8004212:	429d      	cmp	r5, r3
 8004214:	bf08      	it	eq
 8004216:	68f5      	ldreq	r5, [r6, #12]
 8004218:	e7da      	b.n	80041d0 <_vfiprintf_r+0x20>
 800421a:	89ab      	ldrh	r3, [r5, #12]
 800421c:	0598      	lsls	r0, r3, #22
 800421e:	d4ed      	bmi.n	80041fc <_vfiprintf_r+0x4c>
 8004220:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004222:	f7ff ff40 	bl	80040a6 <__retarget_lock_release_recursive>
 8004226:	e7e9      	b.n	80041fc <_vfiprintf_r+0x4c>
 8004228:	2300      	movs	r3, #0
 800422a:	9309      	str	r3, [sp, #36]	; 0x24
 800422c:	2320      	movs	r3, #32
 800422e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004232:	f8cd 800c 	str.w	r8, [sp, #12]
 8004236:	2330      	movs	r3, #48	; 0x30
 8004238:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80043fc <_vfiprintf_r+0x24c>
 800423c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004240:	f04f 0901 	mov.w	r9, #1
 8004244:	4623      	mov	r3, r4
 8004246:	469a      	mov	sl, r3
 8004248:	f813 2b01 	ldrb.w	r2, [r3], #1
 800424c:	b10a      	cbz	r2, 8004252 <_vfiprintf_r+0xa2>
 800424e:	2a25      	cmp	r2, #37	; 0x25
 8004250:	d1f9      	bne.n	8004246 <_vfiprintf_r+0x96>
 8004252:	ebba 0b04 	subs.w	fp, sl, r4
 8004256:	d00b      	beq.n	8004270 <_vfiprintf_r+0xc0>
 8004258:	465b      	mov	r3, fp
 800425a:	4622      	mov	r2, r4
 800425c:	4629      	mov	r1, r5
 800425e:	4630      	mov	r0, r6
 8004260:	f7ff ff93 	bl	800418a <__sfputs_r>
 8004264:	3001      	adds	r0, #1
 8004266:	f000 80aa 	beq.w	80043be <_vfiprintf_r+0x20e>
 800426a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800426c:	445a      	add	r2, fp
 800426e:	9209      	str	r2, [sp, #36]	; 0x24
 8004270:	f89a 3000 	ldrb.w	r3, [sl]
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 80a2 	beq.w	80043be <_vfiprintf_r+0x20e>
 800427a:	2300      	movs	r3, #0
 800427c:	f04f 32ff 	mov.w	r2, #4294967295
 8004280:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004284:	f10a 0a01 	add.w	sl, sl, #1
 8004288:	9304      	str	r3, [sp, #16]
 800428a:	9307      	str	r3, [sp, #28]
 800428c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004290:	931a      	str	r3, [sp, #104]	; 0x68
 8004292:	4654      	mov	r4, sl
 8004294:	2205      	movs	r2, #5
 8004296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800429a:	4858      	ldr	r0, [pc, #352]	; (80043fc <_vfiprintf_r+0x24c>)
 800429c:	f7fb ff98 	bl	80001d0 <memchr>
 80042a0:	9a04      	ldr	r2, [sp, #16]
 80042a2:	b9d8      	cbnz	r0, 80042dc <_vfiprintf_r+0x12c>
 80042a4:	06d1      	lsls	r1, r2, #27
 80042a6:	bf44      	itt	mi
 80042a8:	2320      	movmi	r3, #32
 80042aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042ae:	0713      	lsls	r3, r2, #28
 80042b0:	bf44      	itt	mi
 80042b2:	232b      	movmi	r3, #43	; 0x2b
 80042b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042b8:	f89a 3000 	ldrb.w	r3, [sl]
 80042bc:	2b2a      	cmp	r3, #42	; 0x2a
 80042be:	d015      	beq.n	80042ec <_vfiprintf_r+0x13c>
 80042c0:	9a07      	ldr	r2, [sp, #28]
 80042c2:	4654      	mov	r4, sl
 80042c4:	2000      	movs	r0, #0
 80042c6:	f04f 0c0a 	mov.w	ip, #10
 80042ca:	4621      	mov	r1, r4
 80042cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042d0:	3b30      	subs	r3, #48	; 0x30
 80042d2:	2b09      	cmp	r3, #9
 80042d4:	d94e      	bls.n	8004374 <_vfiprintf_r+0x1c4>
 80042d6:	b1b0      	cbz	r0, 8004306 <_vfiprintf_r+0x156>
 80042d8:	9207      	str	r2, [sp, #28]
 80042da:	e014      	b.n	8004306 <_vfiprintf_r+0x156>
 80042dc:	eba0 0308 	sub.w	r3, r0, r8
 80042e0:	fa09 f303 	lsl.w	r3, r9, r3
 80042e4:	4313      	orrs	r3, r2
 80042e6:	9304      	str	r3, [sp, #16]
 80042e8:	46a2      	mov	sl, r4
 80042ea:	e7d2      	b.n	8004292 <_vfiprintf_r+0xe2>
 80042ec:	9b03      	ldr	r3, [sp, #12]
 80042ee:	1d19      	adds	r1, r3, #4
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	9103      	str	r1, [sp, #12]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	bfbb      	ittet	lt
 80042f8:	425b      	neglt	r3, r3
 80042fa:	f042 0202 	orrlt.w	r2, r2, #2
 80042fe:	9307      	strge	r3, [sp, #28]
 8004300:	9307      	strlt	r3, [sp, #28]
 8004302:	bfb8      	it	lt
 8004304:	9204      	strlt	r2, [sp, #16]
 8004306:	7823      	ldrb	r3, [r4, #0]
 8004308:	2b2e      	cmp	r3, #46	; 0x2e
 800430a:	d10c      	bne.n	8004326 <_vfiprintf_r+0x176>
 800430c:	7863      	ldrb	r3, [r4, #1]
 800430e:	2b2a      	cmp	r3, #42	; 0x2a
 8004310:	d135      	bne.n	800437e <_vfiprintf_r+0x1ce>
 8004312:	9b03      	ldr	r3, [sp, #12]
 8004314:	1d1a      	adds	r2, r3, #4
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	9203      	str	r2, [sp, #12]
 800431a:	2b00      	cmp	r3, #0
 800431c:	bfb8      	it	lt
 800431e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004322:	3402      	adds	r4, #2
 8004324:	9305      	str	r3, [sp, #20]
 8004326:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800440c <_vfiprintf_r+0x25c>
 800432a:	7821      	ldrb	r1, [r4, #0]
 800432c:	2203      	movs	r2, #3
 800432e:	4650      	mov	r0, sl
 8004330:	f7fb ff4e 	bl	80001d0 <memchr>
 8004334:	b140      	cbz	r0, 8004348 <_vfiprintf_r+0x198>
 8004336:	2340      	movs	r3, #64	; 0x40
 8004338:	eba0 000a 	sub.w	r0, r0, sl
 800433c:	fa03 f000 	lsl.w	r0, r3, r0
 8004340:	9b04      	ldr	r3, [sp, #16]
 8004342:	4303      	orrs	r3, r0
 8004344:	3401      	adds	r4, #1
 8004346:	9304      	str	r3, [sp, #16]
 8004348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800434c:	482c      	ldr	r0, [pc, #176]	; (8004400 <_vfiprintf_r+0x250>)
 800434e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004352:	2206      	movs	r2, #6
 8004354:	f7fb ff3c 	bl	80001d0 <memchr>
 8004358:	2800      	cmp	r0, #0
 800435a:	d03f      	beq.n	80043dc <_vfiprintf_r+0x22c>
 800435c:	4b29      	ldr	r3, [pc, #164]	; (8004404 <_vfiprintf_r+0x254>)
 800435e:	bb1b      	cbnz	r3, 80043a8 <_vfiprintf_r+0x1f8>
 8004360:	9b03      	ldr	r3, [sp, #12]
 8004362:	3307      	adds	r3, #7
 8004364:	f023 0307 	bic.w	r3, r3, #7
 8004368:	3308      	adds	r3, #8
 800436a:	9303      	str	r3, [sp, #12]
 800436c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800436e:	443b      	add	r3, r7
 8004370:	9309      	str	r3, [sp, #36]	; 0x24
 8004372:	e767      	b.n	8004244 <_vfiprintf_r+0x94>
 8004374:	fb0c 3202 	mla	r2, ip, r2, r3
 8004378:	460c      	mov	r4, r1
 800437a:	2001      	movs	r0, #1
 800437c:	e7a5      	b.n	80042ca <_vfiprintf_r+0x11a>
 800437e:	2300      	movs	r3, #0
 8004380:	3401      	adds	r4, #1
 8004382:	9305      	str	r3, [sp, #20]
 8004384:	4619      	mov	r1, r3
 8004386:	f04f 0c0a 	mov.w	ip, #10
 800438a:	4620      	mov	r0, r4
 800438c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004390:	3a30      	subs	r2, #48	; 0x30
 8004392:	2a09      	cmp	r2, #9
 8004394:	d903      	bls.n	800439e <_vfiprintf_r+0x1ee>
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0c5      	beq.n	8004326 <_vfiprintf_r+0x176>
 800439a:	9105      	str	r1, [sp, #20]
 800439c:	e7c3      	b.n	8004326 <_vfiprintf_r+0x176>
 800439e:	fb0c 2101 	mla	r1, ip, r1, r2
 80043a2:	4604      	mov	r4, r0
 80043a4:	2301      	movs	r3, #1
 80043a6:	e7f0      	b.n	800438a <_vfiprintf_r+0x1da>
 80043a8:	ab03      	add	r3, sp, #12
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	462a      	mov	r2, r5
 80043ae:	4b16      	ldr	r3, [pc, #88]	; (8004408 <_vfiprintf_r+0x258>)
 80043b0:	a904      	add	r1, sp, #16
 80043b2:	4630      	mov	r0, r6
 80043b4:	f3af 8000 	nop.w
 80043b8:	4607      	mov	r7, r0
 80043ba:	1c78      	adds	r0, r7, #1
 80043bc:	d1d6      	bne.n	800436c <_vfiprintf_r+0x1bc>
 80043be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80043c0:	07d9      	lsls	r1, r3, #31
 80043c2:	d405      	bmi.n	80043d0 <_vfiprintf_r+0x220>
 80043c4:	89ab      	ldrh	r3, [r5, #12]
 80043c6:	059a      	lsls	r2, r3, #22
 80043c8:	d402      	bmi.n	80043d0 <_vfiprintf_r+0x220>
 80043ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80043cc:	f7ff fe6b 	bl	80040a6 <__retarget_lock_release_recursive>
 80043d0:	89ab      	ldrh	r3, [r5, #12]
 80043d2:	065b      	lsls	r3, r3, #25
 80043d4:	f53f af12 	bmi.w	80041fc <_vfiprintf_r+0x4c>
 80043d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043da:	e711      	b.n	8004200 <_vfiprintf_r+0x50>
 80043dc:	ab03      	add	r3, sp, #12
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	462a      	mov	r2, r5
 80043e2:	4b09      	ldr	r3, [pc, #36]	; (8004408 <_vfiprintf_r+0x258>)
 80043e4:	a904      	add	r1, sp, #16
 80043e6:	4630      	mov	r0, r6
 80043e8:	f000 f880 	bl	80044ec <_printf_i>
 80043ec:	e7e4      	b.n	80043b8 <_vfiprintf_r+0x208>
 80043ee:	bf00      	nop
 80043f0:	08004e54 	.word	0x08004e54
 80043f4:	08004e74 	.word	0x08004e74
 80043f8:	08004e34 	.word	0x08004e34
 80043fc:	08004e94 	.word	0x08004e94
 8004400:	08004e9e 	.word	0x08004e9e
 8004404:	00000000 	.word	0x00000000
 8004408:	0800418b 	.word	0x0800418b
 800440c:	08004e9a 	.word	0x08004e9a

08004410 <_printf_common>:
 8004410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004414:	4616      	mov	r6, r2
 8004416:	4699      	mov	r9, r3
 8004418:	688a      	ldr	r2, [r1, #8]
 800441a:	690b      	ldr	r3, [r1, #16]
 800441c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004420:	4293      	cmp	r3, r2
 8004422:	bfb8      	it	lt
 8004424:	4613      	movlt	r3, r2
 8004426:	6033      	str	r3, [r6, #0]
 8004428:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800442c:	4607      	mov	r7, r0
 800442e:	460c      	mov	r4, r1
 8004430:	b10a      	cbz	r2, 8004436 <_printf_common+0x26>
 8004432:	3301      	adds	r3, #1
 8004434:	6033      	str	r3, [r6, #0]
 8004436:	6823      	ldr	r3, [r4, #0]
 8004438:	0699      	lsls	r1, r3, #26
 800443a:	bf42      	ittt	mi
 800443c:	6833      	ldrmi	r3, [r6, #0]
 800443e:	3302      	addmi	r3, #2
 8004440:	6033      	strmi	r3, [r6, #0]
 8004442:	6825      	ldr	r5, [r4, #0]
 8004444:	f015 0506 	ands.w	r5, r5, #6
 8004448:	d106      	bne.n	8004458 <_printf_common+0x48>
 800444a:	f104 0a19 	add.w	sl, r4, #25
 800444e:	68e3      	ldr	r3, [r4, #12]
 8004450:	6832      	ldr	r2, [r6, #0]
 8004452:	1a9b      	subs	r3, r3, r2
 8004454:	42ab      	cmp	r3, r5
 8004456:	dc26      	bgt.n	80044a6 <_printf_common+0x96>
 8004458:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800445c:	1e13      	subs	r3, r2, #0
 800445e:	6822      	ldr	r2, [r4, #0]
 8004460:	bf18      	it	ne
 8004462:	2301      	movne	r3, #1
 8004464:	0692      	lsls	r2, r2, #26
 8004466:	d42b      	bmi.n	80044c0 <_printf_common+0xb0>
 8004468:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800446c:	4649      	mov	r1, r9
 800446e:	4638      	mov	r0, r7
 8004470:	47c0      	blx	r8
 8004472:	3001      	adds	r0, #1
 8004474:	d01e      	beq.n	80044b4 <_printf_common+0xa4>
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	68e5      	ldr	r5, [r4, #12]
 800447a:	6832      	ldr	r2, [r6, #0]
 800447c:	f003 0306 	and.w	r3, r3, #6
 8004480:	2b04      	cmp	r3, #4
 8004482:	bf08      	it	eq
 8004484:	1aad      	subeq	r5, r5, r2
 8004486:	68a3      	ldr	r3, [r4, #8]
 8004488:	6922      	ldr	r2, [r4, #16]
 800448a:	bf0c      	ite	eq
 800448c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004490:	2500      	movne	r5, #0
 8004492:	4293      	cmp	r3, r2
 8004494:	bfc4      	itt	gt
 8004496:	1a9b      	subgt	r3, r3, r2
 8004498:	18ed      	addgt	r5, r5, r3
 800449a:	2600      	movs	r6, #0
 800449c:	341a      	adds	r4, #26
 800449e:	42b5      	cmp	r5, r6
 80044a0:	d11a      	bne.n	80044d8 <_printf_common+0xc8>
 80044a2:	2000      	movs	r0, #0
 80044a4:	e008      	b.n	80044b8 <_printf_common+0xa8>
 80044a6:	2301      	movs	r3, #1
 80044a8:	4652      	mov	r2, sl
 80044aa:	4649      	mov	r1, r9
 80044ac:	4638      	mov	r0, r7
 80044ae:	47c0      	blx	r8
 80044b0:	3001      	adds	r0, #1
 80044b2:	d103      	bne.n	80044bc <_printf_common+0xac>
 80044b4:	f04f 30ff 	mov.w	r0, #4294967295
 80044b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044bc:	3501      	adds	r5, #1
 80044be:	e7c6      	b.n	800444e <_printf_common+0x3e>
 80044c0:	18e1      	adds	r1, r4, r3
 80044c2:	1c5a      	adds	r2, r3, #1
 80044c4:	2030      	movs	r0, #48	; 0x30
 80044c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044ca:	4422      	add	r2, r4
 80044cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044d4:	3302      	adds	r3, #2
 80044d6:	e7c7      	b.n	8004468 <_printf_common+0x58>
 80044d8:	2301      	movs	r3, #1
 80044da:	4622      	mov	r2, r4
 80044dc:	4649      	mov	r1, r9
 80044de:	4638      	mov	r0, r7
 80044e0:	47c0      	blx	r8
 80044e2:	3001      	adds	r0, #1
 80044e4:	d0e6      	beq.n	80044b4 <_printf_common+0xa4>
 80044e6:	3601      	adds	r6, #1
 80044e8:	e7d9      	b.n	800449e <_printf_common+0x8e>
	...

080044ec <_printf_i>:
 80044ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044f0:	460c      	mov	r4, r1
 80044f2:	4691      	mov	r9, r2
 80044f4:	7e27      	ldrb	r7, [r4, #24]
 80044f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80044f8:	2f78      	cmp	r7, #120	; 0x78
 80044fa:	4680      	mov	r8, r0
 80044fc:	469a      	mov	sl, r3
 80044fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004502:	d807      	bhi.n	8004514 <_printf_i+0x28>
 8004504:	2f62      	cmp	r7, #98	; 0x62
 8004506:	d80a      	bhi.n	800451e <_printf_i+0x32>
 8004508:	2f00      	cmp	r7, #0
 800450a:	f000 80d8 	beq.w	80046be <_printf_i+0x1d2>
 800450e:	2f58      	cmp	r7, #88	; 0x58
 8004510:	f000 80a3 	beq.w	800465a <_printf_i+0x16e>
 8004514:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004518:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800451c:	e03a      	b.n	8004594 <_printf_i+0xa8>
 800451e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004522:	2b15      	cmp	r3, #21
 8004524:	d8f6      	bhi.n	8004514 <_printf_i+0x28>
 8004526:	a001      	add	r0, pc, #4	; (adr r0, 800452c <_printf_i+0x40>)
 8004528:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800452c:	08004585 	.word	0x08004585
 8004530:	08004599 	.word	0x08004599
 8004534:	08004515 	.word	0x08004515
 8004538:	08004515 	.word	0x08004515
 800453c:	08004515 	.word	0x08004515
 8004540:	08004515 	.word	0x08004515
 8004544:	08004599 	.word	0x08004599
 8004548:	08004515 	.word	0x08004515
 800454c:	08004515 	.word	0x08004515
 8004550:	08004515 	.word	0x08004515
 8004554:	08004515 	.word	0x08004515
 8004558:	080046a5 	.word	0x080046a5
 800455c:	080045c9 	.word	0x080045c9
 8004560:	08004687 	.word	0x08004687
 8004564:	08004515 	.word	0x08004515
 8004568:	08004515 	.word	0x08004515
 800456c:	080046c7 	.word	0x080046c7
 8004570:	08004515 	.word	0x08004515
 8004574:	080045c9 	.word	0x080045c9
 8004578:	08004515 	.word	0x08004515
 800457c:	08004515 	.word	0x08004515
 8004580:	0800468f 	.word	0x0800468f
 8004584:	680b      	ldr	r3, [r1, #0]
 8004586:	1d1a      	adds	r2, r3, #4
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	600a      	str	r2, [r1, #0]
 800458c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004590:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004594:	2301      	movs	r3, #1
 8004596:	e0a3      	b.n	80046e0 <_printf_i+0x1f4>
 8004598:	6825      	ldr	r5, [r4, #0]
 800459a:	6808      	ldr	r0, [r1, #0]
 800459c:	062e      	lsls	r6, r5, #24
 800459e:	f100 0304 	add.w	r3, r0, #4
 80045a2:	d50a      	bpl.n	80045ba <_printf_i+0xce>
 80045a4:	6805      	ldr	r5, [r0, #0]
 80045a6:	600b      	str	r3, [r1, #0]
 80045a8:	2d00      	cmp	r5, #0
 80045aa:	da03      	bge.n	80045b4 <_printf_i+0xc8>
 80045ac:	232d      	movs	r3, #45	; 0x2d
 80045ae:	426d      	negs	r5, r5
 80045b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045b4:	485e      	ldr	r0, [pc, #376]	; (8004730 <_printf_i+0x244>)
 80045b6:	230a      	movs	r3, #10
 80045b8:	e019      	b.n	80045ee <_printf_i+0x102>
 80045ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 80045be:	6805      	ldr	r5, [r0, #0]
 80045c0:	600b      	str	r3, [r1, #0]
 80045c2:	bf18      	it	ne
 80045c4:	b22d      	sxthne	r5, r5
 80045c6:	e7ef      	b.n	80045a8 <_printf_i+0xbc>
 80045c8:	680b      	ldr	r3, [r1, #0]
 80045ca:	6825      	ldr	r5, [r4, #0]
 80045cc:	1d18      	adds	r0, r3, #4
 80045ce:	6008      	str	r0, [r1, #0]
 80045d0:	0628      	lsls	r0, r5, #24
 80045d2:	d501      	bpl.n	80045d8 <_printf_i+0xec>
 80045d4:	681d      	ldr	r5, [r3, #0]
 80045d6:	e002      	b.n	80045de <_printf_i+0xf2>
 80045d8:	0669      	lsls	r1, r5, #25
 80045da:	d5fb      	bpl.n	80045d4 <_printf_i+0xe8>
 80045dc:	881d      	ldrh	r5, [r3, #0]
 80045de:	4854      	ldr	r0, [pc, #336]	; (8004730 <_printf_i+0x244>)
 80045e0:	2f6f      	cmp	r7, #111	; 0x6f
 80045e2:	bf0c      	ite	eq
 80045e4:	2308      	moveq	r3, #8
 80045e6:	230a      	movne	r3, #10
 80045e8:	2100      	movs	r1, #0
 80045ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045ee:	6866      	ldr	r6, [r4, #4]
 80045f0:	60a6      	str	r6, [r4, #8]
 80045f2:	2e00      	cmp	r6, #0
 80045f4:	bfa2      	ittt	ge
 80045f6:	6821      	ldrge	r1, [r4, #0]
 80045f8:	f021 0104 	bicge.w	r1, r1, #4
 80045fc:	6021      	strge	r1, [r4, #0]
 80045fe:	b90d      	cbnz	r5, 8004604 <_printf_i+0x118>
 8004600:	2e00      	cmp	r6, #0
 8004602:	d04d      	beq.n	80046a0 <_printf_i+0x1b4>
 8004604:	4616      	mov	r6, r2
 8004606:	fbb5 f1f3 	udiv	r1, r5, r3
 800460a:	fb03 5711 	mls	r7, r3, r1, r5
 800460e:	5dc7      	ldrb	r7, [r0, r7]
 8004610:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004614:	462f      	mov	r7, r5
 8004616:	42bb      	cmp	r3, r7
 8004618:	460d      	mov	r5, r1
 800461a:	d9f4      	bls.n	8004606 <_printf_i+0x11a>
 800461c:	2b08      	cmp	r3, #8
 800461e:	d10b      	bne.n	8004638 <_printf_i+0x14c>
 8004620:	6823      	ldr	r3, [r4, #0]
 8004622:	07df      	lsls	r7, r3, #31
 8004624:	d508      	bpl.n	8004638 <_printf_i+0x14c>
 8004626:	6923      	ldr	r3, [r4, #16]
 8004628:	6861      	ldr	r1, [r4, #4]
 800462a:	4299      	cmp	r1, r3
 800462c:	bfde      	ittt	le
 800462e:	2330      	movle	r3, #48	; 0x30
 8004630:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004634:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004638:	1b92      	subs	r2, r2, r6
 800463a:	6122      	str	r2, [r4, #16]
 800463c:	f8cd a000 	str.w	sl, [sp]
 8004640:	464b      	mov	r3, r9
 8004642:	aa03      	add	r2, sp, #12
 8004644:	4621      	mov	r1, r4
 8004646:	4640      	mov	r0, r8
 8004648:	f7ff fee2 	bl	8004410 <_printf_common>
 800464c:	3001      	adds	r0, #1
 800464e:	d14c      	bne.n	80046ea <_printf_i+0x1fe>
 8004650:	f04f 30ff 	mov.w	r0, #4294967295
 8004654:	b004      	add	sp, #16
 8004656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800465a:	4835      	ldr	r0, [pc, #212]	; (8004730 <_printf_i+0x244>)
 800465c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004660:	6823      	ldr	r3, [r4, #0]
 8004662:	680e      	ldr	r6, [r1, #0]
 8004664:	061f      	lsls	r7, r3, #24
 8004666:	f856 5b04 	ldr.w	r5, [r6], #4
 800466a:	600e      	str	r6, [r1, #0]
 800466c:	d514      	bpl.n	8004698 <_printf_i+0x1ac>
 800466e:	07d9      	lsls	r1, r3, #31
 8004670:	bf44      	itt	mi
 8004672:	f043 0320 	orrmi.w	r3, r3, #32
 8004676:	6023      	strmi	r3, [r4, #0]
 8004678:	b91d      	cbnz	r5, 8004682 <_printf_i+0x196>
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	f023 0320 	bic.w	r3, r3, #32
 8004680:	6023      	str	r3, [r4, #0]
 8004682:	2310      	movs	r3, #16
 8004684:	e7b0      	b.n	80045e8 <_printf_i+0xfc>
 8004686:	6823      	ldr	r3, [r4, #0]
 8004688:	f043 0320 	orr.w	r3, r3, #32
 800468c:	6023      	str	r3, [r4, #0]
 800468e:	2378      	movs	r3, #120	; 0x78
 8004690:	4828      	ldr	r0, [pc, #160]	; (8004734 <_printf_i+0x248>)
 8004692:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004696:	e7e3      	b.n	8004660 <_printf_i+0x174>
 8004698:	065e      	lsls	r6, r3, #25
 800469a:	bf48      	it	mi
 800469c:	b2ad      	uxthmi	r5, r5
 800469e:	e7e6      	b.n	800466e <_printf_i+0x182>
 80046a0:	4616      	mov	r6, r2
 80046a2:	e7bb      	b.n	800461c <_printf_i+0x130>
 80046a4:	680b      	ldr	r3, [r1, #0]
 80046a6:	6826      	ldr	r6, [r4, #0]
 80046a8:	6960      	ldr	r0, [r4, #20]
 80046aa:	1d1d      	adds	r5, r3, #4
 80046ac:	600d      	str	r5, [r1, #0]
 80046ae:	0635      	lsls	r5, r6, #24
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	d501      	bpl.n	80046b8 <_printf_i+0x1cc>
 80046b4:	6018      	str	r0, [r3, #0]
 80046b6:	e002      	b.n	80046be <_printf_i+0x1d2>
 80046b8:	0671      	lsls	r1, r6, #25
 80046ba:	d5fb      	bpl.n	80046b4 <_printf_i+0x1c8>
 80046bc:	8018      	strh	r0, [r3, #0]
 80046be:	2300      	movs	r3, #0
 80046c0:	6123      	str	r3, [r4, #16]
 80046c2:	4616      	mov	r6, r2
 80046c4:	e7ba      	b.n	800463c <_printf_i+0x150>
 80046c6:	680b      	ldr	r3, [r1, #0]
 80046c8:	1d1a      	adds	r2, r3, #4
 80046ca:	600a      	str	r2, [r1, #0]
 80046cc:	681e      	ldr	r6, [r3, #0]
 80046ce:	6862      	ldr	r2, [r4, #4]
 80046d0:	2100      	movs	r1, #0
 80046d2:	4630      	mov	r0, r6
 80046d4:	f7fb fd7c 	bl	80001d0 <memchr>
 80046d8:	b108      	cbz	r0, 80046de <_printf_i+0x1f2>
 80046da:	1b80      	subs	r0, r0, r6
 80046dc:	6060      	str	r0, [r4, #4]
 80046de:	6863      	ldr	r3, [r4, #4]
 80046e0:	6123      	str	r3, [r4, #16]
 80046e2:	2300      	movs	r3, #0
 80046e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046e8:	e7a8      	b.n	800463c <_printf_i+0x150>
 80046ea:	6923      	ldr	r3, [r4, #16]
 80046ec:	4632      	mov	r2, r6
 80046ee:	4649      	mov	r1, r9
 80046f0:	4640      	mov	r0, r8
 80046f2:	47d0      	blx	sl
 80046f4:	3001      	adds	r0, #1
 80046f6:	d0ab      	beq.n	8004650 <_printf_i+0x164>
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	079b      	lsls	r3, r3, #30
 80046fc:	d413      	bmi.n	8004726 <_printf_i+0x23a>
 80046fe:	68e0      	ldr	r0, [r4, #12]
 8004700:	9b03      	ldr	r3, [sp, #12]
 8004702:	4298      	cmp	r0, r3
 8004704:	bfb8      	it	lt
 8004706:	4618      	movlt	r0, r3
 8004708:	e7a4      	b.n	8004654 <_printf_i+0x168>
 800470a:	2301      	movs	r3, #1
 800470c:	4632      	mov	r2, r6
 800470e:	4649      	mov	r1, r9
 8004710:	4640      	mov	r0, r8
 8004712:	47d0      	blx	sl
 8004714:	3001      	adds	r0, #1
 8004716:	d09b      	beq.n	8004650 <_printf_i+0x164>
 8004718:	3501      	adds	r5, #1
 800471a:	68e3      	ldr	r3, [r4, #12]
 800471c:	9903      	ldr	r1, [sp, #12]
 800471e:	1a5b      	subs	r3, r3, r1
 8004720:	42ab      	cmp	r3, r5
 8004722:	dcf2      	bgt.n	800470a <_printf_i+0x21e>
 8004724:	e7eb      	b.n	80046fe <_printf_i+0x212>
 8004726:	2500      	movs	r5, #0
 8004728:	f104 0619 	add.w	r6, r4, #25
 800472c:	e7f5      	b.n	800471a <_printf_i+0x22e>
 800472e:	bf00      	nop
 8004730:	08004ea5 	.word	0x08004ea5
 8004734:	08004eb6 	.word	0x08004eb6

08004738 <_putc_r>:
 8004738:	b570      	push	{r4, r5, r6, lr}
 800473a:	460d      	mov	r5, r1
 800473c:	4614      	mov	r4, r2
 800473e:	4606      	mov	r6, r0
 8004740:	b118      	cbz	r0, 800474a <_putc_r+0x12>
 8004742:	6983      	ldr	r3, [r0, #24]
 8004744:	b90b      	cbnz	r3, 800474a <_putc_r+0x12>
 8004746:	f7ff fc0f 	bl	8003f68 <__sinit>
 800474a:	4b1c      	ldr	r3, [pc, #112]	; (80047bc <_putc_r+0x84>)
 800474c:	429c      	cmp	r4, r3
 800474e:	d124      	bne.n	800479a <_putc_r+0x62>
 8004750:	6874      	ldr	r4, [r6, #4]
 8004752:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004754:	07d8      	lsls	r0, r3, #31
 8004756:	d405      	bmi.n	8004764 <_putc_r+0x2c>
 8004758:	89a3      	ldrh	r3, [r4, #12]
 800475a:	0599      	lsls	r1, r3, #22
 800475c:	d402      	bmi.n	8004764 <_putc_r+0x2c>
 800475e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004760:	f7ff fca0 	bl	80040a4 <__retarget_lock_acquire_recursive>
 8004764:	68a3      	ldr	r3, [r4, #8]
 8004766:	3b01      	subs	r3, #1
 8004768:	2b00      	cmp	r3, #0
 800476a:	60a3      	str	r3, [r4, #8]
 800476c:	da05      	bge.n	800477a <_putc_r+0x42>
 800476e:	69a2      	ldr	r2, [r4, #24]
 8004770:	4293      	cmp	r3, r2
 8004772:	db1c      	blt.n	80047ae <_putc_r+0x76>
 8004774:	b2eb      	uxtb	r3, r5
 8004776:	2b0a      	cmp	r3, #10
 8004778:	d019      	beq.n	80047ae <_putc_r+0x76>
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	6022      	str	r2, [r4, #0]
 8004780:	701d      	strb	r5, [r3, #0]
 8004782:	b2ed      	uxtb	r5, r5
 8004784:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004786:	07da      	lsls	r2, r3, #31
 8004788:	d405      	bmi.n	8004796 <_putc_r+0x5e>
 800478a:	89a3      	ldrh	r3, [r4, #12]
 800478c:	059b      	lsls	r3, r3, #22
 800478e:	d402      	bmi.n	8004796 <_putc_r+0x5e>
 8004790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004792:	f7ff fc88 	bl	80040a6 <__retarget_lock_release_recursive>
 8004796:	4628      	mov	r0, r5
 8004798:	bd70      	pop	{r4, r5, r6, pc}
 800479a:	4b09      	ldr	r3, [pc, #36]	; (80047c0 <_putc_r+0x88>)
 800479c:	429c      	cmp	r4, r3
 800479e:	d101      	bne.n	80047a4 <_putc_r+0x6c>
 80047a0:	68b4      	ldr	r4, [r6, #8]
 80047a2:	e7d6      	b.n	8004752 <_putc_r+0x1a>
 80047a4:	4b07      	ldr	r3, [pc, #28]	; (80047c4 <_putc_r+0x8c>)
 80047a6:	429c      	cmp	r4, r3
 80047a8:	bf08      	it	eq
 80047aa:	68f4      	ldreq	r4, [r6, #12]
 80047ac:	e7d1      	b.n	8004752 <_putc_r+0x1a>
 80047ae:	4629      	mov	r1, r5
 80047b0:	4622      	mov	r2, r4
 80047b2:	4630      	mov	r0, r6
 80047b4:	f000 f85c 	bl	8004870 <__swbuf_r>
 80047b8:	4605      	mov	r5, r0
 80047ba:	e7e3      	b.n	8004784 <_putc_r+0x4c>
 80047bc:	08004e54 	.word	0x08004e54
 80047c0:	08004e74 	.word	0x08004e74
 80047c4:	08004e34 	.word	0x08004e34

080047c8 <_sbrk_r>:
 80047c8:	b538      	push	{r3, r4, r5, lr}
 80047ca:	4d06      	ldr	r5, [pc, #24]	; (80047e4 <_sbrk_r+0x1c>)
 80047cc:	2300      	movs	r3, #0
 80047ce:	4604      	mov	r4, r0
 80047d0:	4608      	mov	r0, r1
 80047d2:	602b      	str	r3, [r5, #0]
 80047d4:	f7fc f86e 	bl	80008b4 <_sbrk>
 80047d8:	1c43      	adds	r3, r0, #1
 80047da:	d102      	bne.n	80047e2 <_sbrk_r+0x1a>
 80047dc:	682b      	ldr	r3, [r5, #0]
 80047de:	b103      	cbz	r3, 80047e2 <_sbrk_r+0x1a>
 80047e0:	6023      	str	r3, [r4, #0]
 80047e2:	bd38      	pop	{r3, r4, r5, pc}
 80047e4:	200001c4 	.word	0x200001c4

080047e8 <__sread>:
 80047e8:	b510      	push	{r4, lr}
 80047ea:	460c      	mov	r4, r1
 80047ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047f0:	f000 fab4 	bl	8004d5c <_read_r>
 80047f4:	2800      	cmp	r0, #0
 80047f6:	bfab      	itete	ge
 80047f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80047fa:	89a3      	ldrhlt	r3, [r4, #12]
 80047fc:	181b      	addge	r3, r3, r0
 80047fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004802:	bfac      	ite	ge
 8004804:	6563      	strge	r3, [r4, #84]	; 0x54
 8004806:	81a3      	strhlt	r3, [r4, #12]
 8004808:	bd10      	pop	{r4, pc}

0800480a <__swrite>:
 800480a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800480e:	461f      	mov	r7, r3
 8004810:	898b      	ldrh	r3, [r1, #12]
 8004812:	05db      	lsls	r3, r3, #23
 8004814:	4605      	mov	r5, r0
 8004816:	460c      	mov	r4, r1
 8004818:	4616      	mov	r6, r2
 800481a:	d505      	bpl.n	8004828 <__swrite+0x1e>
 800481c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004820:	2302      	movs	r3, #2
 8004822:	2200      	movs	r2, #0
 8004824:	f000 f9c8 	bl	8004bb8 <_lseek_r>
 8004828:	89a3      	ldrh	r3, [r4, #12]
 800482a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800482e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004832:	81a3      	strh	r3, [r4, #12]
 8004834:	4632      	mov	r2, r6
 8004836:	463b      	mov	r3, r7
 8004838:	4628      	mov	r0, r5
 800483a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800483e:	f000 b869 	b.w	8004914 <_write_r>

08004842 <__sseek>:
 8004842:	b510      	push	{r4, lr}
 8004844:	460c      	mov	r4, r1
 8004846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800484a:	f000 f9b5 	bl	8004bb8 <_lseek_r>
 800484e:	1c43      	adds	r3, r0, #1
 8004850:	89a3      	ldrh	r3, [r4, #12]
 8004852:	bf15      	itete	ne
 8004854:	6560      	strne	r0, [r4, #84]	; 0x54
 8004856:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800485a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800485e:	81a3      	strheq	r3, [r4, #12]
 8004860:	bf18      	it	ne
 8004862:	81a3      	strhne	r3, [r4, #12]
 8004864:	bd10      	pop	{r4, pc}

08004866 <__sclose>:
 8004866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800486a:	f000 b8d3 	b.w	8004a14 <_close_r>
	...

08004870 <__swbuf_r>:
 8004870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004872:	460e      	mov	r6, r1
 8004874:	4614      	mov	r4, r2
 8004876:	4605      	mov	r5, r0
 8004878:	b118      	cbz	r0, 8004882 <__swbuf_r+0x12>
 800487a:	6983      	ldr	r3, [r0, #24]
 800487c:	b90b      	cbnz	r3, 8004882 <__swbuf_r+0x12>
 800487e:	f7ff fb73 	bl	8003f68 <__sinit>
 8004882:	4b21      	ldr	r3, [pc, #132]	; (8004908 <__swbuf_r+0x98>)
 8004884:	429c      	cmp	r4, r3
 8004886:	d12b      	bne.n	80048e0 <__swbuf_r+0x70>
 8004888:	686c      	ldr	r4, [r5, #4]
 800488a:	69a3      	ldr	r3, [r4, #24]
 800488c:	60a3      	str	r3, [r4, #8]
 800488e:	89a3      	ldrh	r3, [r4, #12]
 8004890:	071a      	lsls	r2, r3, #28
 8004892:	d52f      	bpl.n	80048f4 <__swbuf_r+0x84>
 8004894:	6923      	ldr	r3, [r4, #16]
 8004896:	b36b      	cbz	r3, 80048f4 <__swbuf_r+0x84>
 8004898:	6923      	ldr	r3, [r4, #16]
 800489a:	6820      	ldr	r0, [r4, #0]
 800489c:	1ac0      	subs	r0, r0, r3
 800489e:	6963      	ldr	r3, [r4, #20]
 80048a0:	b2f6      	uxtb	r6, r6
 80048a2:	4283      	cmp	r3, r0
 80048a4:	4637      	mov	r7, r6
 80048a6:	dc04      	bgt.n	80048b2 <__swbuf_r+0x42>
 80048a8:	4621      	mov	r1, r4
 80048aa:	4628      	mov	r0, r5
 80048ac:	f000 f948 	bl	8004b40 <_fflush_r>
 80048b0:	bb30      	cbnz	r0, 8004900 <__swbuf_r+0x90>
 80048b2:	68a3      	ldr	r3, [r4, #8]
 80048b4:	3b01      	subs	r3, #1
 80048b6:	60a3      	str	r3, [r4, #8]
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	1c5a      	adds	r2, r3, #1
 80048bc:	6022      	str	r2, [r4, #0]
 80048be:	701e      	strb	r6, [r3, #0]
 80048c0:	6963      	ldr	r3, [r4, #20]
 80048c2:	3001      	adds	r0, #1
 80048c4:	4283      	cmp	r3, r0
 80048c6:	d004      	beq.n	80048d2 <__swbuf_r+0x62>
 80048c8:	89a3      	ldrh	r3, [r4, #12]
 80048ca:	07db      	lsls	r3, r3, #31
 80048cc:	d506      	bpl.n	80048dc <__swbuf_r+0x6c>
 80048ce:	2e0a      	cmp	r6, #10
 80048d0:	d104      	bne.n	80048dc <__swbuf_r+0x6c>
 80048d2:	4621      	mov	r1, r4
 80048d4:	4628      	mov	r0, r5
 80048d6:	f000 f933 	bl	8004b40 <_fflush_r>
 80048da:	b988      	cbnz	r0, 8004900 <__swbuf_r+0x90>
 80048dc:	4638      	mov	r0, r7
 80048de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048e0:	4b0a      	ldr	r3, [pc, #40]	; (800490c <__swbuf_r+0x9c>)
 80048e2:	429c      	cmp	r4, r3
 80048e4:	d101      	bne.n	80048ea <__swbuf_r+0x7a>
 80048e6:	68ac      	ldr	r4, [r5, #8]
 80048e8:	e7cf      	b.n	800488a <__swbuf_r+0x1a>
 80048ea:	4b09      	ldr	r3, [pc, #36]	; (8004910 <__swbuf_r+0xa0>)
 80048ec:	429c      	cmp	r4, r3
 80048ee:	bf08      	it	eq
 80048f0:	68ec      	ldreq	r4, [r5, #12]
 80048f2:	e7ca      	b.n	800488a <__swbuf_r+0x1a>
 80048f4:	4621      	mov	r1, r4
 80048f6:	4628      	mov	r0, r5
 80048f8:	f000 f81e 	bl	8004938 <__swsetup_r>
 80048fc:	2800      	cmp	r0, #0
 80048fe:	d0cb      	beq.n	8004898 <__swbuf_r+0x28>
 8004900:	f04f 37ff 	mov.w	r7, #4294967295
 8004904:	e7ea      	b.n	80048dc <__swbuf_r+0x6c>
 8004906:	bf00      	nop
 8004908:	08004e54 	.word	0x08004e54
 800490c:	08004e74 	.word	0x08004e74
 8004910:	08004e34 	.word	0x08004e34

08004914 <_write_r>:
 8004914:	b538      	push	{r3, r4, r5, lr}
 8004916:	4d07      	ldr	r5, [pc, #28]	; (8004934 <_write_r+0x20>)
 8004918:	4604      	mov	r4, r0
 800491a:	4608      	mov	r0, r1
 800491c:	4611      	mov	r1, r2
 800491e:	2200      	movs	r2, #0
 8004920:	602a      	str	r2, [r5, #0]
 8004922:	461a      	mov	r2, r3
 8004924:	f7fb ff75 	bl	8000812 <_write>
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	d102      	bne.n	8004932 <_write_r+0x1e>
 800492c:	682b      	ldr	r3, [r5, #0]
 800492e:	b103      	cbz	r3, 8004932 <_write_r+0x1e>
 8004930:	6023      	str	r3, [r4, #0]
 8004932:	bd38      	pop	{r3, r4, r5, pc}
 8004934:	200001c4 	.word	0x200001c4

08004938 <__swsetup_r>:
 8004938:	4b32      	ldr	r3, [pc, #200]	; (8004a04 <__swsetup_r+0xcc>)
 800493a:	b570      	push	{r4, r5, r6, lr}
 800493c:	681d      	ldr	r5, [r3, #0]
 800493e:	4606      	mov	r6, r0
 8004940:	460c      	mov	r4, r1
 8004942:	b125      	cbz	r5, 800494e <__swsetup_r+0x16>
 8004944:	69ab      	ldr	r3, [r5, #24]
 8004946:	b913      	cbnz	r3, 800494e <__swsetup_r+0x16>
 8004948:	4628      	mov	r0, r5
 800494a:	f7ff fb0d 	bl	8003f68 <__sinit>
 800494e:	4b2e      	ldr	r3, [pc, #184]	; (8004a08 <__swsetup_r+0xd0>)
 8004950:	429c      	cmp	r4, r3
 8004952:	d10f      	bne.n	8004974 <__swsetup_r+0x3c>
 8004954:	686c      	ldr	r4, [r5, #4]
 8004956:	89a3      	ldrh	r3, [r4, #12]
 8004958:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800495c:	0719      	lsls	r1, r3, #28
 800495e:	d42c      	bmi.n	80049ba <__swsetup_r+0x82>
 8004960:	06dd      	lsls	r5, r3, #27
 8004962:	d411      	bmi.n	8004988 <__swsetup_r+0x50>
 8004964:	2309      	movs	r3, #9
 8004966:	6033      	str	r3, [r6, #0]
 8004968:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800496c:	81a3      	strh	r3, [r4, #12]
 800496e:	f04f 30ff 	mov.w	r0, #4294967295
 8004972:	e03e      	b.n	80049f2 <__swsetup_r+0xba>
 8004974:	4b25      	ldr	r3, [pc, #148]	; (8004a0c <__swsetup_r+0xd4>)
 8004976:	429c      	cmp	r4, r3
 8004978:	d101      	bne.n	800497e <__swsetup_r+0x46>
 800497a:	68ac      	ldr	r4, [r5, #8]
 800497c:	e7eb      	b.n	8004956 <__swsetup_r+0x1e>
 800497e:	4b24      	ldr	r3, [pc, #144]	; (8004a10 <__swsetup_r+0xd8>)
 8004980:	429c      	cmp	r4, r3
 8004982:	bf08      	it	eq
 8004984:	68ec      	ldreq	r4, [r5, #12]
 8004986:	e7e6      	b.n	8004956 <__swsetup_r+0x1e>
 8004988:	0758      	lsls	r0, r3, #29
 800498a:	d512      	bpl.n	80049b2 <__swsetup_r+0x7a>
 800498c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800498e:	b141      	cbz	r1, 80049a2 <__swsetup_r+0x6a>
 8004990:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004994:	4299      	cmp	r1, r3
 8004996:	d002      	beq.n	800499e <__swsetup_r+0x66>
 8004998:	4630      	mov	r0, r6
 800499a:	f000 f98f 	bl	8004cbc <_free_r>
 800499e:	2300      	movs	r3, #0
 80049a0:	6363      	str	r3, [r4, #52]	; 0x34
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80049a8:	81a3      	strh	r3, [r4, #12]
 80049aa:	2300      	movs	r3, #0
 80049ac:	6063      	str	r3, [r4, #4]
 80049ae:	6923      	ldr	r3, [r4, #16]
 80049b0:	6023      	str	r3, [r4, #0]
 80049b2:	89a3      	ldrh	r3, [r4, #12]
 80049b4:	f043 0308 	orr.w	r3, r3, #8
 80049b8:	81a3      	strh	r3, [r4, #12]
 80049ba:	6923      	ldr	r3, [r4, #16]
 80049bc:	b94b      	cbnz	r3, 80049d2 <__swsetup_r+0x9a>
 80049be:	89a3      	ldrh	r3, [r4, #12]
 80049c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80049c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049c8:	d003      	beq.n	80049d2 <__swsetup_r+0x9a>
 80049ca:	4621      	mov	r1, r4
 80049cc:	4630      	mov	r0, r6
 80049ce:	f000 f929 	bl	8004c24 <__smakebuf_r>
 80049d2:	89a0      	ldrh	r0, [r4, #12]
 80049d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80049d8:	f010 0301 	ands.w	r3, r0, #1
 80049dc:	d00a      	beq.n	80049f4 <__swsetup_r+0xbc>
 80049de:	2300      	movs	r3, #0
 80049e0:	60a3      	str	r3, [r4, #8]
 80049e2:	6963      	ldr	r3, [r4, #20]
 80049e4:	425b      	negs	r3, r3
 80049e6:	61a3      	str	r3, [r4, #24]
 80049e8:	6923      	ldr	r3, [r4, #16]
 80049ea:	b943      	cbnz	r3, 80049fe <__swsetup_r+0xc6>
 80049ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80049f0:	d1ba      	bne.n	8004968 <__swsetup_r+0x30>
 80049f2:	bd70      	pop	{r4, r5, r6, pc}
 80049f4:	0781      	lsls	r1, r0, #30
 80049f6:	bf58      	it	pl
 80049f8:	6963      	ldrpl	r3, [r4, #20]
 80049fa:	60a3      	str	r3, [r4, #8]
 80049fc:	e7f4      	b.n	80049e8 <__swsetup_r+0xb0>
 80049fe:	2000      	movs	r0, #0
 8004a00:	e7f7      	b.n	80049f2 <__swsetup_r+0xba>
 8004a02:	bf00      	nop
 8004a04:	2000000c 	.word	0x2000000c
 8004a08:	08004e54 	.word	0x08004e54
 8004a0c:	08004e74 	.word	0x08004e74
 8004a10:	08004e34 	.word	0x08004e34

08004a14 <_close_r>:
 8004a14:	b538      	push	{r3, r4, r5, lr}
 8004a16:	4d06      	ldr	r5, [pc, #24]	; (8004a30 <_close_r+0x1c>)
 8004a18:	2300      	movs	r3, #0
 8004a1a:	4604      	mov	r4, r0
 8004a1c:	4608      	mov	r0, r1
 8004a1e:	602b      	str	r3, [r5, #0]
 8004a20:	f7fb ff13 	bl	800084a <_close>
 8004a24:	1c43      	adds	r3, r0, #1
 8004a26:	d102      	bne.n	8004a2e <_close_r+0x1a>
 8004a28:	682b      	ldr	r3, [r5, #0]
 8004a2a:	b103      	cbz	r3, 8004a2e <_close_r+0x1a>
 8004a2c:	6023      	str	r3, [r4, #0]
 8004a2e:	bd38      	pop	{r3, r4, r5, pc}
 8004a30:	200001c4 	.word	0x200001c4

08004a34 <__sflush_r>:
 8004a34:	898a      	ldrh	r2, [r1, #12]
 8004a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a3a:	4605      	mov	r5, r0
 8004a3c:	0710      	lsls	r0, r2, #28
 8004a3e:	460c      	mov	r4, r1
 8004a40:	d458      	bmi.n	8004af4 <__sflush_r+0xc0>
 8004a42:	684b      	ldr	r3, [r1, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	dc05      	bgt.n	8004a54 <__sflush_r+0x20>
 8004a48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	dc02      	bgt.n	8004a54 <__sflush_r+0x20>
 8004a4e:	2000      	movs	r0, #0
 8004a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a56:	2e00      	cmp	r6, #0
 8004a58:	d0f9      	beq.n	8004a4e <__sflush_r+0x1a>
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a60:	682f      	ldr	r7, [r5, #0]
 8004a62:	602b      	str	r3, [r5, #0]
 8004a64:	d032      	beq.n	8004acc <__sflush_r+0x98>
 8004a66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a68:	89a3      	ldrh	r3, [r4, #12]
 8004a6a:	075a      	lsls	r2, r3, #29
 8004a6c:	d505      	bpl.n	8004a7a <__sflush_r+0x46>
 8004a6e:	6863      	ldr	r3, [r4, #4]
 8004a70:	1ac0      	subs	r0, r0, r3
 8004a72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a74:	b10b      	cbz	r3, 8004a7a <__sflush_r+0x46>
 8004a76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a78:	1ac0      	subs	r0, r0, r3
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a80:	6a21      	ldr	r1, [r4, #32]
 8004a82:	4628      	mov	r0, r5
 8004a84:	47b0      	blx	r6
 8004a86:	1c43      	adds	r3, r0, #1
 8004a88:	89a3      	ldrh	r3, [r4, #12]
 8004a8a:	d106      	bne.n	8004a9a <__sflush_r+0x66>
 8004a8c:	6829      	ldr	r1, [r5, #0]
 8004a8e:	291d      	cmp	r1, #29
 8004a90:	d82c      	bhi.n	8004aec <__sflush_r+0xb8>
 8004a92:	4a2a      	ldr	r2, [pc, #168]	; (8004b3c <__sflush_r+0x108>)
 8004a94:	40ca      	lsrs	r2, r1
 8004a96:	07d6      	lsls	r6, r2, #31
 8004a98:	d528      	bpl.n	8004aec <__sflush_r+0xb8>
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	6062      	str	r2, [r4, #4]
 8004a9e:	04d9      	lsls	r1, r3, #19
 8004aa0:	6922      	ldr	r2, [r4, #16]
 8004aa2:	6022      	str	r2, [r4, #0]
 8004aa4:	d504      	bpl.n	8004ab0 <__sflush_r+0x7c>
 8004aa6:	1c42      	adds	r2, r0, #1
 8004aa8:	d101      	bne.n	8004aae <__sflush_r+0x7a>
 8004aaa:	682b      	ldr	r3, [r5, #0]
 8004aac:	b903      	cbnz	r3, 8004ab0 <__sflush_r+0x7c>
 8004aae:	6560      	str	r0, [r4, #84]	; 0x54
 8004ab0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ab2:	602f      	str	r7, [r5, #0]
 8004ab4:	2900      	cmp	r1, #0
 8004ab6:	d0ca      	beq.n	8004a4e <__sflush_r+0x1a>
 8004ab8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004abc:	4299      	cmp	r1, r3
 8004abe:	d002      	beq.n	8004ac6 <__sflush_r+0x92>
 8004ac0:	4628      	mov	r0, r5
 8004ac2:	f000 f8fb 	bl	8004cbc <_free_r>
 8004ac6:	2000      	movs	r0, #0
 8004ac8:	6360      	str	r0, [r4, #52]	; 0x34
 8004aca:	e7c1      	b.n	8004a50 <__sflush_r+0x1c>
 8004acc:	6a21      	ldr	r1, [r4, #32]
 8004ace:	2301      	movs	r3, #1
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	47b0      	blx	r6
 8004ad4:	1c41      	adds	r1, r0, #1
 8004ad6:	d1c7      	bne.n	8004a68 <__sflush_r+0x34>
 8004ad8:	682b      	ldr	r3, [r5, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d0c4      	beq.n	8004a68 <__sflush_r+0x34>
 8004ade:	2b1d      	cmp	r3, #29
 8004ae0:	d001      	beq.n	8004ae6 <__sflush_r+0xb2>
 8004ae2:	2b16      	cmp	r3, #22
 8004ae4:	d101      	bne.n	8004aea <__sflush_r+0xb6>
 8004ae6:	602f      	str	r7, [r5, #0]
 8004ae8:	e7b1      	b.n	8004a4e <__sflush_r+0x1a>
 8004aea:	89a3      	ldrh	r3, [r4, #12]
 8004aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004af0:	81a3      	strh	r3, [r4, #12]
 8004af2:	e7ad      	b.n	8004a50 <__sflush_r+0x1c>
 8004af4:	690f      	ldr	r7, [r1, #16]
 8004af6:	2f00      	cmp	r7, #0
 8004af8:	d0a9      	beq.n	8004a4e <__sflush_r+0x1a>
 8004afa:	0793      	lsls	r3, r2, #30
 8004afc:	680e      	ldr	r6, [r1, #0]
 8004afe:	bf08      	it	eq
 8004b00:	694b      	ldreq	r3, [r1, #20]
 8004b02:	600f      	str	r7, [r1, #0]
 8004b04:	bf18      	it	ne
 8004b06:	2300      	movne	r3, #0
 8004b08:	eba6 0807 	sub.w	r8, r6, r7
 8004b0c:	608b      	str	r3, [r1, #8]
 8004b0e:	f1b8 0f00 	cmp.w	r8, #0
 8004b12:	dd9c      	ble.n	8004a4e <__sflush_r+0x1a>
 8004b14:	6a21      	ldr	r1, [r4, #32]
 8004b16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004b18:	4643      	mov	r3, r8
 8004b1a:	463a      	mov	r2, r7
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	47b0      	blx	r6
 8004b20:	2800      	cmp	r0, #0
 8004b22:	dc06      	bgt.n	8004b32 <__sflush_r+0xfe>
 8004b24:	89a3      	ldrh	r3, [r4, #12]
 8004b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b2a:	81a3      	strh	r3, [r4, #12]
 8004b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b30:	e78e      	b.n	8004a50 <__sflush_r+0x1c>
 8004b32:	4407      	add	r7, r0
 8004b34:	eba8 0800 	sub.w	r8, r8, r0
 8004b38:	e7e9      	b.n	8004b0e <__sflush_r+0xda>
 8004b3a:	bf00      	nop
 8004b3c:	20400001 	.word	0x20400001

08004b40 <_fflush_r>:
 8004b40:	b538      	push	{r3, r4, r5, lr}
 8004b42:	690b      	ldr	r3, [r1, #16]
 8004b44:	4605      	mov	r5, r0
 8004b46:	460c      	mov	r4, r1
 8004b48:	b913      	cbnz	r3, 8004b50 <_fflush_r+0x10>
 8004b4a:	2500      	movs	r5, #0
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	bd38      	pop	{r3, r4, r5, pc}
 8004b50:	b118      	cbz	r0, 8004b5a <_fflush_r+0x1a>
 8004b52:	6983      	ldr	r3, [r0, #24]
 8004b54:	b90b      	cbnz	r3, 8004b5a <_fflush_r+0x1a>
 8004b56:	f7ff fa07 	bl	8003f68 <__sinit>
 8004b5a:	4b14      	ldr	r3, [pc, #80]	; (8004bac <_fflush_r+0x6c>)
 8004b5c:	429c      	cmp	r4, r3
 8004b5e:	d11b      	bne.n	8004b98 <_fflush_r+0x58>
 8004b60:	686c      	ldr	r4, [r5, #4]
 8004b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d0ef      	beq.n	8004b4a <_fflush_r+0xa>
 8004b6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004b6c:	07d0      	lsls	r0, r2, #31
 8004b6e:	d404      	bmi.n	8004b7a <_fflush_r+0x3a>
 8004b70:	0599      	lsls	r1, r3, #22
 8004b72:	d402      	bmi.n	8004b7a <_fflush_r+0x3a>
 8004b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b76:	f7ff fa95 	bl	80040a4 <__retarget_lock_acquire_recursive>
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	4621      	mov	r1, r4
 8004b7e:	f7ff ff59 	bl	8004a34 <__sflush_r>
 8004b82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b84:	07da      	lsls	r2, r3, #31
 8004b86:	4605      	mov	r5, r0
 8004b88:	d4e0      	bmi.n	8004b4c <_fflush_r+0xc>
 8004b8a:	89a3      	ldrh	r3, [r4, #12]
 8004b8c:	059b      	lsls	r3, r3, #22
 8004b8e:	d4dd      	bmi.n	8004b4c <_fflush_r+0xc>
 8004b90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b92:	f7ff fa88 	bl	80040a6 <__retarget_lock_release_recursive>
 8004b96:	e7d9      	b.n	8004b4c <_fflush_r+0xc>
 8004b98:	4b05      	ldr	r3, [pc, #20]	; (8004bb0 <_fflush_r+0x70>)
 8004b9a:	429c      	cmp	r4, r3
 8004b9c:	d101      	bne.n	8004ba2 <_fflush_r+0x62>
 8004b9e:	68ac      	ldr	r4, [r5, #8]
 8004ba0:	e7df      	b.n	8004b62 <_fflush_r+0x22>
 8004ba2:	4b04      	ldr	r3, [pc, #16]	; (8004bb4 <_fflush_r+0x74>)
 8004ba4:	429c      	cmp	r4, r3
 8004ba6:	bf08      	it	eq
 8004ba8:	68ec      	ldreq	r4, [r5, #12]
 8004baa:	e7da      	b.n	8004b62 <_fflush_r+0x22>
 8004bac:	08004e54 	.word	0x08004e54
 8004bb0:	08004e74 	.word	0x08004e74
 8004bb4:	08004e34 	.word	0x08004e34

08004bb8 <_lseek_r>:
 8004bb8:	b538      	push	{r3, r4, r5, lr}
 8004bba:	4d07      	ldr	r5, [pc, #28]	; (8004bd8 <_lseek_r+0x20>)
 8004bbc:	4604      	mov	r4, r0
 8004bbe:	4608      	mov	r0, r1
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	602a      	str	r2, [r5, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	f7fb fe66 	bl	8000898 <_lseek>
 8004bcc:	1c43      	adds	r3, r0, #1
 8004bce:	d102      	bne.n	8004bd6 <_lseek_r+0x1e>
 8004bd0:	682b      	ldr	r3, [r5, #0]
 8004bd2:	b103      	cbz	r3, 8004bd6 <_lseek_r+0x1e>
 8004bd4:	6023      	str	r3, [r4, #0]
 8004bd6:	bd38      	pop	{r3, r4, r5, pc}
 8004bd8:	200001c4 	.word	0x200001c4

08004bdc <__swhatbuf_r>:
 8004bdc:	b570      	push	{r4, r5, r6, lr}
 8004bde:	460e      	mov	r6, r1
 8004be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be4:	2900      	cmp	r1, #0
 8004be6:	b096      	sub	sp, #88	; 0x58
 8004be8:	4614      	mov	r4, r2
 8004bea:	461d      	mov	r5, r3
 8004bec:	da07      	bge.n	8004bfe <__swhatbuf_r+0x22>
 8004bee:	2300      	movs	r3, #0
 8004bf0:	602b      	str	r3, [r5, #0]
 8004bf2:	89b3      	ldrh	r3, [r6, #12]
 8004bf4:	061a      	lsls	r2, r3, #24
 8004bf6:	d410      	bmi.n	8004c1a <__swhatbuf_r+0x3e>
 8004bf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bfc:	e00e      	b.n	8004c1c <__swhatbuf_r+0x40>
 8004bfe:	466a      	mov	r2, sp
 8004c00:	f000 f8be 	bl	8004d80 <_fstat_r>
 8004c04:	2800      	cmp	r0, #0
 8004c06:	dbf2      	blt.n	8004bee <__swhatbuf_r+0x12>
 8004c08:	9a01      	ldr	r2, [sp, #4]
 8004c0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004c0e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004c12:	425a      	negs	r2, r3
 8004c14:	415a      	adcs	r2, r3
 8004c16:	602a      	str	r2, [r5, #0]
 8004c18:	e7ee      	b.n	8004bf8 <__swhatbuf_r+0x1c>
 8004c1a:	2340      	movs	r3, #64	; 0x40
 8004c1c:	2000      	movs	r0, #0
 8004c1e:	6023      	str	r3, [r4, #0]
 8004c20:	b016      	add	sp, #88	; 0x58
 8004c22:	bd70      	pop	{r4, r5, r6, pc}

08004c24 <__smakebuf_r>:
 8004c24:	898b      	ldrh	r3, [r1, #12]
 8004c26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004c28:	079d      	lsls	r5, r3, #30
 8004c2a:	4606      	mov	r6, r0
 8004c2c:	460c      	mov	r4, r1
 8004c2e:	d507      	bpl.n	8004c40 <__smakebuf_r+0x1c>
 8004c30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004c34:	6023      	str	r3, [r4, #0]
 8004c36:	6123      	str	r3, [r4, #16]
 8004c38:	2301      	movs	r3, #1
 8004c3a:	6163      	str	r3, [r4, #20]
 8004c3c:	b002      	add	sp, #8
 8004c3e:	bd70      	pop	{r4, r5, r6, pc}
 8004c40:	ab01      	add	r3, sp, #4
 8004c42:	466a      	mov	r2, sp
 8004c44:	f7ff ffca 	bl	8004bdc <__swhatbuf_r>
 8004c48:	9900      	ldr	r1, [sp, #0]
 8004c4a:	4605      	mov	r5, r0
 8004c4c:	4630      	mov	r0, r6
 8004c4e:	f7ff fa2b 	bl	80040a8 <_malloc_r>
 8004c52:	b948      	cbnz	r0, 8004c68 <__smakebuf_r+0x44>
 8004c54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c58:	059a      	lsls	r2, r3, #22
 8004c5a:	d4ef      	bmi.n	8004c3c <__smakebuf_r+0x18>
 8004c5c:	f023 0303 	bic.w	r3, r3, #3
 8004c60:	f043 0302 	orr.w	r3, r3, #2
 8004c64:	81a3      	strh	r3, [r4, #12]
 8004c66:	e7e3      	b.n	8004c30 <__smakebuf_r+0xc>
 8004c68:	4b0d      	ldr	r3, [pc, #52]	; (8004ca0 <__smakebuf_r+0x7c>)
 8004c6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8004c6c:	89a3      	ldrh	r3, [r4, #12]
 8004c6e:	6020      	str	r0, [r4, #0]
 8004c70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c74:	81a3      	strh	r3, [r4, #12]
 8004c76:	9b00      	ldr	r3, [sp, #0]
 8004c78:	6163      	str	r3, [r4, #20]
 8004c7a:	9b01      	ldr	r3, [sp, #4]
 8004c7c:	6120      	str	r0, [r4, #16]
 8004c7e:	b15b      	cbz	r3, 8004c98 <__smakebuf_r+0x74>
 8004c80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c84:	4630      	mov	r0, r6
 8004c86:	f000 f88d 	bl	8004da4 <_isatty_r>
 8004c8a:	b128      	cbz	r0, 8004c98 <__smakebuf_r+0x74>
 8004c8c:	89a3      	ldrh	r3, [r4, #12]
 8004c8e:	f023 0303 	bic.w	r3, r3, #3
 8004c92:	f043 0301 	orr.w	r3, r3, #1
 8004c96:	81a3      	strh	r3, [r4, #12]
 8004c98:	89a0      	ldrh	r0, [r4, #12]
 8004c9a:	4305      	orrs	r5, r0
 8004c9c:	81a5      	strh	r5, [r4, #12]
 8004c9e:	e7cd      	b.n	8004c3c <__smakebuf_r+0x18>
 8004ca0:	08003f01 	.word	0x08003f01

08004ca4 <__malloc_lock>:
 8004ca4:	4801      	ldr	r0, [pc, #4]	; (8004cac <__malloc_lock+0x8>)
 8004ca6:	f7ff b9fd 	b.w	80040a4 <__retarget_lock_acquire_recursive>
 8004caa:	bf00      	nop
 8004cac:	200001bc 	.word	0x200001bc

08004cb0 <__malloc_unlock>:
 8004cb0:	4801      	ldr	r0, [pc, #4]	; (8004cb8 <__malloc_unlock+0x8>)
 8004cb2:	f7ff b9f8 	b.w	80040a6 <__retarget_lock_release_recursive>
 8004cb6:	bf00      	nop
 8004cb8:	200001bc 	.word	0x200001bc

08004cbc <_free_r>:
 8004cbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004cbe:	2900      	cmp	r1, #0
 8004cc0:	d048      	beq.n	8004d54 <_free_r+0x98>
 8004cc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cc6:	9001      	str	r0, [sp, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f1a1 0404 	sub.w	r4, r1, #4
 8004cce:	bfb8      	it	lt
 8004cd0:	18e4      	addlt	r4, r4, r3
 8004cd2:	f7ff ffe7 	bl	8004ca4 <__malloc_lock>
 8004cd6:	4a20      	ldr	r2, [pc, #128]	; (8004d58 <_free_r+0x9c>)
 8004cd8:	9801      	ldr	r0, [sp, #4]
 8004cda:	6813      	ldr	r3, [r2, #0]
 8004cdc:	4615      	mov	r5, r2
 8004cde:	b933      	cbnz	r3, 8004cee <_free_r+0x32>
 8004ce0:	6063      	str	r3, [r4, #4]
 8004ce2:	6014      	str	r4, [r2, #0]
 8004ce4:	b003      	add	sp, #12
 8004ce6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004cea:	f7ff bfe1 	b.w	8004cb0 <__malloc_unlock>
 8004cee:	42a3      	cmp	r3, r4
 8004cf0:	d90b      	bls.n	8004d0a <_free_r+0x4e>
 8004cf2:	6821      	ldr	r1, [r4, #0]
 8004cf4:	1862      	adds	r2, r4, r1
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	bf04      	itt	eq
 8004cfa:	681a      	ldreq	r2, [r3, #0]
 8004cfc:	685b      	ldreq	r3, [r3, #4]
 8004cfe:	6063      	str	r3, [r4, #4]
 8004d00:	bf04      	itt	eq
 8004d02:	1852      	addeq	r2, r2, r1
 8004d04:	6022      	streq	r2, [r4, #0]
 8004d06:	602c      	str	r4, [r5, #0]
 8004d08:	e7ec      	b.n	8004ce4 <_free_r+0x28>
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	b10b      	cbz	r3, 8004d14 <_free_r+0x58>
 8004d10:	42a3      	cmp	r3, r4
 8004d12:	d9fa      	bls.n	8004d0a <_free_r+0x4e>
 8004d14:	6811      	ldr	r1, [r2, #0]
 8004d16:	1855      	adds	r5, r2, r1
 8004d18:	42a5      	cmp	r5, r4
 8004d1a:	d10b      	bne.n	8004d34 <_free_r+0x78>
 8004d1c:	6824      	ldr	r4, [r4, #0]
 8004d1e:	4421      	add	r1, r4
 8004d20:	1854      	adds	r4, r2, r1
 8004d22:	42a3      	cmp	r3, r4
 8004d24:	6011      	str	r1, [r2, #0]
 8004d26:	d1dd      	bne.n	8004ce4 <_free_r+0x28>
 8004d28:	681c      	ldr	r4, [r3, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	6053      	str	r3, [r2, #4]
 8004d2e:	4421      	add	r1, r4
 8004d30:	6011      	str	r1, [r2, #0]
 8004d32:	e7d7      	b.n	8004ce4 <_free_r+0x28>
 8004d34:	d902      	bls.n	8004d3c <_free_r+0x80>
 8004d36:	230c      	movs	r3, #12
 8004d38:	6003      	str	r3, [r0, #0]
 8004d3a:	e7d3      	b.n	8004ce4 <_free_r+0x28>
 8004d3c:	6825      	ldr	r5, [r4, #0]
 8004d3e:	1961      	adds	r1, r4, r5
 8004d40:	428b      	cmp	r3, r1
 8004d42:	bf04      	itt	eq
 8004d44:	6819      	ldreq	r1, [r3, #0]
 8004d46:	685b      	ldreq	r3, [r3, #4]
 8004d48:	6063      	str	r3, [r4, #4]
 8004d4a:	bf04      	itt	eq
 8004d4c:	1949      	addeq	r1, r1, r5
 8004d4e:	6021      	streq	r1, [r4, #0]
 8004d50:	6054      	str	r4, [r2, #4]
 8004d52:	e7c7      	b.n	8004ce4 <_free_r+0x28>
 8004d54:	b003      	add	sp, #12
 8004d56:	bd30      	pop	{r4, r5, pc}
 8004d58:	20000090 	.word	0x20000090

08004d5c <_read_r>:
 8004d5c:	b538      	push	{r3, r4, r5, lr}
 8004d5e:	4d07      	ldr	r5, [pc, #28]	; (8004d7c <_read_r+0x20>)
 8004d60:	4604      	mov	r4, r0
 8004d62:	4608      	mov	r0, r1
 8004d64:	4611      	mov	r1, r2
 8004d66:	2200      	movs	r2, #0
 8004d68:	602a      	str	r2, [r5, #0]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	f7fb fd34 	bl	80007d8 <_read>
 8004d70:	1c43      	adds	r3, r0, #1
 8004d72:	d102      	bne.n	8004d7a <_read_r+0x1e>
 8004d74:	682b      	ldr	r3, [r5, #0]
 8004d76:	b103      	cbz	r3, 8004d7a <_read_r+0x1e>
 8004d78:	6023      	str	r3, [r4, #0]
 8004d7a:	bd38      	pop	{r3, r4, r5, pc}
 8004d7c:	200001c4 	.word	0x200001c4

08004d80 <_fstat_r>:
 8004d80:	b538      	push	{r3, r4, r5, lr}
 8004d82:	4d07      	ldr	r5, [pc, #28]	; (8004da0 <_fstat_r+0x20>)
 8004d84:	2300      	movs	r3, #0
 8004d86:	4604      	mov	r4, r0
 8004d88:	4608      	mov	r0, r1
 8004d8a:	4611      	mov	r1, r2
 8004d8c:	602b      	str	r3, [r5, #0]
 8004d8e:	f7fb fd68 	bl	8000862 <_fstat>
 8004d92:	1c43      	adds	r3, r0, #1
 8004d94:	d102      	bne.n	8004d9c <_fstat_r+0x1c>
 8004d96:	682b      	ldr	r3, [r5, #0]
 8004d98:	b103      	cbz	r3, 8004d9c <_fstat_r+0x1c>
 8004d9a:	6023      	str	r3, [r4, #0]
 8004d9c:	bd38      	pop	{r3, r4, r5, pc}
 8004d9e:	bf00      	nop
 8004da0:	200001c4 	.word	0x200001c4

08004da4 <_isatty_r>:
 8004da4:	b538      	push	{r3, r4, r5, lr}
 8004da6:	4d06      	ldr	r5, [pc, #24]	; (8004dc0 <_isatty_r+0x1c>)
 8004da8:	2300      	movs	r3, #0
 8004daa:	4604      	mov	r4, r0
 8004dac:	4608      	mov	r0, r1
 8004dae:	602b      	str	r3, [r5, #0]
 8004db0:	f7fb fd67 	bl	8000882 <_isatty>
 8004db4:	1c43      	adds	r3, r0, #1
 8004db6:	d102      	bne.n	8004dbe <_isatty_r+0x1a>
 8004db8:	682b      	ldr	r3, [r5, #0]
 8004dba:	b103      	cbz	r3, 8004dbe <_isatty_r+0x1a>
 8004dbc:	6023      	str	r3, [r4, #0]
 8004dbe:	bd38      	pop	{r3, r4, r5, pc}
 8004dc0:	200001c4 	.word	0x200001c4

08004dc4 <_init>:
 8004dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc6:	bf00      	nop
 8004dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dca:	bc08      	pop	{r3}
 8004dcc:	469e      	mov	lr, r3
 8004dce:	4770      	bx	lr

08004dd0 <_fini>:
 8004dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd2:	bf00      	nop
 8004dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dd6:	bc08      	pop	{r3}
 8004dd8:	469e      	mov	lr, r3
 8004dda:	4770      	bx	lr
