[2025-05-17 04:10:59 UTC] vcs -full64 -licqueue '-timescale=1ns/1ns' '+vcs+flush+all' '+warn=all' '-sverilog' design.sv testbench.sv  && ./simv +vcs+lic+wait  
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Sat May 17 00:11:00 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing included file 'systolic_array.sv'.
Parsing included file 'processing_element.sv'.
Back to file 'systolic_array.sv'.
Back to file 'design.sv'.
Parsing included file 'fifo.sv'.
Back to file 'design.sv'.
Parsing design file 'testbench.sv'
Top Level Modules:
       systolic_array_controller_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

2 modules and 0 UDP read.
recompiling module processing_element
recompiling module systolic_array_controller_tb
Both modules done.
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _331_archive_1.so   SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .427 seconds to compile + .448 seconds to elab + .240 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  May 17 00:11 2025
Matrix Multiplication Results for example 1:
Result c11 =  19 (Expected: 19)
Result c12 =  22 (Expected: 22)
Result c21 =  43 (Expected: 43)
Result c22 =  50 (Expected: 50)
Matrix Multiplication Results for example 2:
Result c11 = 155 (Expected: 155)
Result c12 = 142 (Expected: 142)
Result c21 = 258 (Expected: 258)
Result c22 = 236 (Expected: 236)
Matrix Multiplication Results for example 3 (1st set):
Result c11 =  19 (Expected: 19)
Result c12 =  22 (Expected: 22)
Result c21 =  43 (Expected: 43)
Result c22 =  50 (Expected: 50)
Matrix Multiplication Results for example 3 (2nd set):
Result c11 = 155 (Expected: 155)
Result c12 = 142 (Expected: 142)
Result c21 = 258 (Expected: 258)
Result c22 = 236 (Expected: 236)
$finish called from file "testbench.sv", line 222.
$finish at simulation time               460000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 460000 ps
CPU Time:      0.470 seconds;       Data structure size:   0.0Mb
Sat May 17 00:11:02 2025
Finding VCD file...
./dump.vcd
[2025-05-17 04:11:02 UTC] Opening EPWave...
Done