{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 12:03:23 2017 " "Info: Processing started: Sat May 27 12:03:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjectGuitar -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjectGuitar -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_100m " "Info: Assuming node \"clk_100m\" is an undefined clock" {  } { { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_100m register UARTIn:u2\|r_RX_Byte\[1\] register UARTInAdapter:u3\|t_Guitar\[0\]\[0\] 184.26 MHz 5.427 ns Internal " "Info: Clock \"clk_100m\" has Internal fmax of 184.26 MHz between source register \"UARTIn:u2\|r_RX_Byte\[1\]\" and destination register \"UARTInAdapter:u3\|t_Guitar\[0\]\[0\]\" (period= 5.427 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.157 ns + Longest register register " "Info: + Longest register to register delay is 5.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UARTIn:u2\|r_RX_Byte\[1\] 1 REG LCFF_X33_Y1_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y1_N3; Fanout = 5; REG Node = 'UARTIn:u2\|r_RX_Byte\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UARTIn:u2|r_RX_Byte[1] } "NODE_NAME" } } { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.616 ns) 1.721 ns UARTInAdapter:u3\|Equal0~0 2 COMB LCCOMB_X34_Y1_N10 1 " "Info: 2: + IC(1.105 ns) + CELL(0.616 ns) = 1.721 ns; Loc. = LCCOMB_X34_Y1_N10; Fanout = 1; COMB Node = 'UARTInAdapter:u3\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { UARTIn:u2|r_RX_Byte[1] UARTInAdapter:u3|Equal0~0 } "NODE_NAME" } } { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.651 ns) 2.768 ns UARTInAdapter:u3\|Equal0~4 3 COMB LCCOMB_X34_Y1_N0 12 " "Info: 3: + IC(0.396 ns) + CELL(0.651 ns) = 2.768 ns; Loc. = LCCOMB_X34_Y1_N0; Fanout = 12; COMB Node = 'UARTInAdapter:u3\|Equal0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { UARTInAdapter:u3|Equal0~0 UARTInAdapter:u3|Equal0~4 } "NODE_NAME" } } { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.345 ns UARTInAdapter:u3\|t_Guitar\[0\]\[3\]~48 4 COMB LCCOMB_X34_Y1_N4 8 " "Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 3.345 ns; Loc. = LCCOMB_X34_Y1_N4; Fanout = 8; COMB Node = 'UARTInAdapter:u3\|t_Guitar\[0\]\[3\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { UARTInAdapter:u3|Equal0~4 UARTInAdapter:u3|t_Guitar[0][3]~48 } "NODE_NAME" } } { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.855 ns) 5.157 ns UARTInAdapter:u3\|t_Guitar\[0\]\[0\] 5 REG LCFF_X30_Y1_N25 7 " "Info: 5: + IC(0.957 ns) + CELL(0.855 ns) = 5.157 ns; Loc. = LCFF_X30_Y1_N25; Fanout = 7; REG Node = 'UARTInAdapter:u3\|t_Guitar\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { UARTInAdapter:u3|t_Guitar[0][3]~48 UARTInAdapter:u3|t_Guitar[0][0] } "NODE_NAME" } } { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 45.14 % ) " "Info: Total cell delay = 2.328 ns ( 45.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 54.86 % ) " "Info: Total interconnect delay = 2.829 ns ( 54.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.157 ns" { UARTIn:u2|r_RX_Byte[1] UARTInAdapter:u3|Equal0~0 UARTInAdapter:u3|Equal0~4 UARTInAdapter:u3|t_Guitar[0][3]~48 UARTInAdapter:u3|t_Guitar[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.157 ns" { UARTIn:u2|r_RX_Byte[1] {} UARTInAdapter:u3|Equal0~0 {} UARTInAdapter:u3|Equal0~4 {} UARTInAdapter:u3|t_Guitar[0][3]~48 {} UARTInAdapter:u3|t_Guitar[0][0] {} } { 0.000ns 1.105ns 0.396ns 0.371ns 0.957ns } { 0.000ns 0.616ns 0.651ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 3.341 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_100m\" to destination register is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_100m~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_100m clk_100m~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.666 ns) 3.341 ns UARTInAdapter:u3\|t_Guitar\[0\]\[0\] 3 REG LCFF_X30_Y1_N25 7 " "Info: 3: + IC(1.440 ns) + CELL(0.666 ns) = 3.341 ns; Loc. = LCFF_X30_Y1_N25; Fanout = 7; REG Node = 'UARTInAdapter:u3\|t_Guitar\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { clk_100m~clkctrl UARTInAdapter:u3|t_Guitar[0][0] } "NODE_NAME" } } { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.86 % ) " "Info: Total cell delay = 1.766 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.575 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { clk_100m clk_100m~clkctrl UARTInAdapter:u3|t_Guitar[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTInAdapter:u3|t_Guitar[0][0] {} } { 0.000ns 0.000ns 0.135ns 1.440ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m source 3.347 ns - Longest register " "Info: - Longest clock path from clock \"clk_100m\" to source register is 3.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_100m~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_100m clk_100m~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.666 ns) 3.347 ns UARTIn:u2\|r_RX_Byte\[1\] 3 REG LCFF_X33_Y1_N3 5 " "Info: 3: + IC(1.446 ns) + CELL(0.666 ns) = 3.347 ns; Loc. = LCFF_X33_Y1_N3; Fanout = 5; REG Node = 'UARTIn:u2\|r_RX_Byte\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { clk_100m~clkctrl UARTIn:u2|r_RX_Byte[1] } "NODE_NAME" } } { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.76 % ) " "Info: Total cell delay = 1.766 ns ( 52.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 47.24 % ) " "Info: Total interconnect delay = 1.581 ns ( 47.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { clk_100m clk_100m~clkctrl UARTIn:u2|r_RX_Byte[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTIn:u2|r_RX_Byte[1] {} } { 0.000ns 0.000ns 0.135ns 1.446ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { clk_100m clk_100m~clkctrl UARTInAdapter:u3|t_Guitar[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTInAdapter:u3|t_Guitar[0][0] {} } { 0.000ns 0.000ns 0.135ns 1.440ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { clk_100m clk_100m~clkctrl UARTIn:u2|r_RX_Byte[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTIn:u2|r_RX_Byte[1] {} } { 0.000ns 0.000ns 0.135ns 1.446ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.157 ns" { UARTIn:u2|r_RX_Byte[1] UARTInAdapter:u3|Equal0~0 UARTInAdapter:u3|Equal0~4 UARTInAdapter:u3|t_Guitar[0][3]~48 UARTInAdapter:u3|t_Guitar[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.157 ns" { UARTIn:u2|r_RX_Byte[1] {} UARTInAdapter:u3|Equal0~0 {} UARTInAdapter:u3|Equal0~4 {} UARTInAdapter:u3|t_Guitar[0][3]~48 {} UARTInAdapter:u3|t_Guitar[0][0] {} } { 0.000ns 1.105ns 0.396ns 0.371ns 0.957ns } { 0.000ns 0.616ns 0.651ns 0.206ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { clk_100m clk_100m~clkctrl UARTInAdapter:u3|t_Guitar[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTInAdapter:u3|t_Guitar[0][0] {} } { 0.000ns 0.000ns 0.135ns 1.440ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { clk_100m clk_100m~clkctrl UARTIn:u2|r_RX_Byte[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.347 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTIn:u2|r_RX_Byte[1] {} } { 0.000ns 0.000ns 0.135ns 1.446ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UARTIn:u2\|r_RX_Data_R RXD clk_100m 7.105 ns register " "Info: tsu for register \"UARTIn:u2\|r_RX_Data_R\" (data pin = \"RXD\", clock pin = \"clk_100m\") is 7.105 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.493 ns + Longest pin register " "Info: + Longest pin to register delay is 10.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns RXD 1 PIN PIN_C19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 1; PIN Node = 'RXD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RXD } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.109 ns) + CELL(0.460 ns) 10.493 ns UARTIn:u2\|r_RX_Data_R 2 REG LCFF_X34_Y2_N17 1 " "Info: 2: + IC(9.109 ns) + CELL(0.460 ns) = 10.493 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 1; REG Node = 'UARTIn:u2\|r_RX_Data_R'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.569 ns" { RXD UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 13.19 % ) " "Info: Total cell delay = 1.384 ns ( 13.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.109 ns ( 86.81 % ) " "Info: Total interconnect delay = 9.109 ns ( 86.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.493 ns" { RXD UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.493 ns" { RXD {} RXD~combout {} UARTIn:u2|r_RX_Data_R {} } { 0.000ns 0.000ns 9.109ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_100m\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_100m~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_100m clk_100m~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.666 ns) 3.348 ns UARTIn:u2\|r_RX_Data_R 3 REG LCFF_X34_Y2_N17 1 " "Info: 3: + IC(1.447 ns) + CELL(0.666 ns) = 3.348 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 1; REG Node = 'UARTIn:u2\|r_RX_Data_R'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { clk_100m~clkctrl UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.75 % ) " "Info: Total cell delay = 1.766 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 47.25 % ) " "Info: Total interconnect delay = 1.582 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_100m clk_100m~clkctrl UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTIn:u2|r_RX_Data_R {} } { 0.000ns 0.000ns 0.135ns 1.447ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.493 ns" { RXD UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.493 ns" { RXD {} RXD~combout {} UARTIn:u2|r_RX_Data_R {} } { 0.000ns 0.000ns 9.109ns } { 0.000ns 0.924ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_100m clk_100m~clkctrl UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTIn:u2|r_RX_Data_R {} } { 0.000ns 0.000ns 0.135ns 1.447ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_100m seg0\[3\] UARTInAdapter:u3\|t_Guitar\[0\]\[2\] 10.309 ns register " "Info: tco from clock \"clk_100m\" to destination pin \"seg0\[3\]\" through register \"UARTInAdapter:u3\|t_Guitar\[0\]\[2\]\" is 10.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m source 3.341 ns + Longest register " "Info: + Longest clock path from clock \"clk_100m\" to source register is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_100m~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_100m clk_100m~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.666 ns) 3.341 ns UARTInAdapter:u3\|t_Guitar\[0\]\[2\] 3 REG LCFF_X30_Y1_N13 7 " "Info: 3: + IC(1.440 ns) + CELL(0.666 ns) = 3.341 ns; Loc. = LCFF_X30_Y1_N13; Fanout = 7; REG Node = 'UARTInAdapter:u3\|t_Guitar\[0\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { clk_100m~clkctrl UARTInAdapter:u3|t_Guitar[0][2] } "NODE_NAME" } } { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.86 % ) " "Info: Total cell delay = 1.766 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.575 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { clk_100m clk_100m~clkctrl UARTInAdapter:u3|t_Guitar[0][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTInAdapter:u3|t_Guitar[0][2] {} } { 0.000ns 0.000ns 0.135ns 1.440ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.664 ns + Longest register pin " "Info: + Longest register to pin delay is 6.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UARTInAdapter:u3\|t_Guitar\[0\]\[2\] 1 REG LCFF_X30_Y1_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N13; Fanout = 7; REG Node = 'UARTInAdapter:u3\|t_Guitar\[0\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UARTInAdapter:u3|t_Guitar[0][2] } "NODE_NAME" } } { "UARTInAdapter.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTInAdapter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.647 ns) 1.173 ns seg7:u4\|Mux3~0 2 COMB LCCOMB_X30_Y1_N24 1 " "Info: 2: + IC(0.526 ns) + CELL(0.647 ns) = 1.173 ns; Loc. = LCCOMB_X30_Y1_N24; Fanout = 1; COMB Node = 'seg7:u4\|Mux3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { UARTInAdapter:u3|t_Guitar[0][2] seg7:u4|Mux3~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/seg7.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(3.216 ns) 6.664 ns seg0\[3\] 3 PIN PIN_AC8 0 " "Info: 3: + IC(2.275 ns) + CELL(3.216 ns) = 6.664 ns; Loc. = PIN_AC8; Fanout = 0; PIN Node = 'seg0\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { seg7:u4|Mux3~0 seg0[3] } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.863 ns ( 57.97 % ) " "Info: Total cell delay = 3.863 ns ( 57.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.801 ns ( 42.03 % ) " "Info: Total interconnect delay = 2.801 ns ( 42.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { UARTInAdapter:u3|t_Guitar[0][2] seg7:u4|Mux3~0 seg0[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { UARTInAdapter:u3|t_Guitar[0][2] {} seg7:u4|Mux3~0 {} seg0[3] {} } { 0.000ns 0.526ns 2.275ns } { 0.000ns 0.647ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { clk_100m clk_100m~clkctrl UARTInAdapter:u3|t_Guitar[0][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTInAdapter:u3|t_Guitar[0][2] {} } { 0.000ns 0.000ns 0.135ns 1.440ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { UARTInAdapter:u3|t_Guitar[0][2] seg7:u4|Mux3~0 seg0[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { UARTInAdapter:u3|t_Guitar[0][2] {} seg7:u4|Mux3~0 {} seg0[3] {} } { 0.000ns 0.526ns 2.275ns } { 0.000ns 0.647ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UARTIn:u2\|r_RX_Data_R RXD clk_100m -6.839 ns register " "Info: th for register \"UARTIn:u2\|r_RX_Data_R\" (data pin = \"RXD\", clock pin = \"clk_100m\") is -6.839 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk_100m\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_100m~clkctrl 2 COMB CLKCTRL_G2 47 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_100m clk_100m~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.666 ns) 3.348 ns UARTIn:u2\|r_RX_Data_R 3 REG LCFF_X34_Y2_N17 1 " "Info: 3: + IC(1.447 ns) + CELL(0.666 ns) = 3.348 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 1; REG Node = 'UARTIn:u2\|r_RX_Data_R'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { clk_100m~clkctrl UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.75 % ) " "Info: Total cell delay = 1.766 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 47.25 % ) " "Info: Total interconnect delay = 1.582 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_100m clk_100m~clkctrl UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTIn:u2|r_RX_Data_R {} } { 0.000ns 0.000ns 0.135ns 1.447ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.493 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns RXD 1 PIN PIN_C19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 1; PIN Node = 'RXD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RXD } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.109 ns) + CELL(0.460 ns) 10.493 ns UARTIn:u2\|r_RX_Data_R 2 REG LCFF_X34_Y2_N17 1 " "Info: 2: + IC(9.109 ns) + CELL(0.460 ns) = 10.493 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 1; REG Node = 'UARTIn:u2\|r_RX_Data_R'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.569 ns" { RXD UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "UARTIn.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/UARTIn.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 13.19 % ) " "Info: Total cell delay = 1.384 ns ( 13.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.109 ns ( 86.81 % ) " "Info: Total interconnect delay = 9.109 ns ( 86.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.493 ns" { RXD UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.493 ns" { RXD {} RXD~combout {} UARTIn:u2|r_RX_Data_R {} } { 0.000ns 0.000ns 9.109ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_100m clk_100m~clkctrl UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_100m {} clk_100m~combout {} clk_100m~clkctrl {} UARTIn:u2|r_RX_Data_R {} } { 0.000ns 0.000ns 0.135ns 1.447ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.493 ns" { RXD UARTIn:u2|r_RX_Data_R } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.493 ns" { RXD {} RXD~combout {} UARTIn:u2|r_RX_Data_R {} } { 0.000ns 0.000ns 9.109ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 12:03:24 2017 " "Info: Processing ended: Sat May 27 12:03:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
