

================================================================
== Vivado HLS Report for 'maxpool_layer'
================================================================
* Date:           Sat Mar 30 16:16:52 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        maxpool_proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      6.78|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        23|          3|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|    2715|    2951|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|     92|    8383|    2839|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     776|
|Register         |        -|      -|    4580|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        2|     92|   15678|    6630|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |     12|       5|       5|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |maxpool_layer_CTRL_BUS_s_axi_U  |maxpool_layer_CTRL_BUS_s_axi  |        0|      0|  454|  744|
    |maxpool_layer_addg8j_U5         |maxpool_layer_addg8j          |        0|      0|  775|  135|
    |maxpool_layer_addjbC_U18        |maxpool_layer_addjbC          |        0|      0|  295|   71|
    |maxpool_layer_addjbC_U20        |maxpool_layer_addjbC          |        0|      0|  295|   71|
    |maxpool_layer_addkbM_U21        |maxpool_layer_addkbM          |        0|      0|  440|  103|
    |maxpool_layer_fcmbkb_U0         |maxpool_layer_fcmbkb          |        0|      0|   75|   66|
    |maxpool_layer_mem_m_axi_U       |maxpool_layer_mem_m_axi       |        2|      0|  512|  580|
    |maxpool_layer_mulcud_U1         |maxpool_layer_mulcud          |        0|      4|  247|   19|
    |maxpool_layer_mulcud_U17        |maxpool_layer_mulcud          |        0|      4|  247|   19|
    |maxpool_layer_muldEe_U2         |maxpool_layer_muldEe          |        0|     16|  916|  392|
    |maxpool_layer_muleOg_U3         |maxpool_layer_muleOg          |        0|     16|  916|  392|
    |maxpool_layer_mulfYi_U4         |maxpool_layer_mulfYi          |        0|      4|  247|   19|
    |maxpool_layer_mulfYi_U6         |maxpool_layer_mulfYi          |        0|      4|  247|   19|
    |maxpool_layer_mulfYi_U8         |maxpool_layer_mulfYi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U7         |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U11        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U12        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U13        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U16        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulhbi_U19        |maxpool_layer_mulhbi          |        0|      4|  247|   19|
    |maxpool_layer_mulibs_U9         |maxpool_layer_mulibs          |        0|      4|  247|   19|
    |maxpool_layer_mulibs_U10        |maxpool_layer_mulibs          |        0|      4|  247|   19|
    |maxpool_layer_mulibs_U14        |maxpool_layer_mulibs          |        0|      4|  247|   19|
    |maxpool_layer_mulibs_U15        |maxpool_layer_mulibs          |        0|      4|  247|   19|
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                           |                              |        2|     92| 8383| 2839|
    +--------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |            Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |b_s_4_fu_539_p2                     |     +    |      0|   98|  36|          31|           1|
    |i_x_1_fu_974_p2                     |     +    |      0|  101|  37|           1|          32|
    |i_y_s_fu_948_p2                     |     +    |      0|  101|  37|           1|          32|
    |indvars_iv_next1_fu_654_p2          |     +    |      0|  101|  37|          32|          32|
    |indvars_iv_next3_fu_1089_p2         |     +    |      0|  101|  37|          32|          32|
    |indvars_iv_next4_fu_1093_p2         |     +    |      0|  101|  37|          32|          32|
    |indvars_iv_next_fu_650_p2           |     +    |      0|  101|  37|          32|          32|
    |o_d_fu_698_p2                       |     +    |      0|   98|  36|          31|           1|
    |o_x_op_fu_1083_p2                   |     +    |      0|   98|  36|          31|           1|
    |o_y_1_fu_787_p2                     |     +    |      0|   98|  36|          31|           1|
    |p_mid4_fu_688_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp1_fu_1079_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp2_fu_970_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_522_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp4_mid1_fu_721_p2                 |     +    |      0|  101|  37|          32|          32|
    |tmp6_mid2_v_fu_966_p2               |     +    |      0|  101|  37|          32|          32|
    |tmp8_fu_526_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp8_mid1_fu_855_p2                 |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_500_p2                      |     +    |      0|  101|  37|          32|          32|
    |tmp9_mid1_fu_727_p2                 |     +    |      0|  101|  37|          32|          32|
    |tmp_11_fu_1113_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp_14_fu_983_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp_16_fu_890_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp_7_fu_928_p2                     |     +    |      0|  101|  37|          32|          32|
    |tmp_9_fu_613_p2                     |     +    |      0|  101|  37|          32|          32|
    |indvars_iv_next2_fu_658_p2          |     -    |      0|  101|  37|          32|          32|
    |indvars_iv_next5_fu_1097_p2         |     -    |      0|  101|  37|          32|          32|
    |ap_block_pp0_stage0_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage2_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_state104_pp0_stage0_iter6  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state97_io                 |    and   |      0|    0|   2|           1|           1|
    |ap_condition_2010                   |    and   |      0|    0|   2|           1|           1|
    |tmp_21_fu_1060_p2                   |    and   |      0|    0|   2|           1|           1|
    |tmp_23_fu_1066_p2                   |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten1_fu_545_p2         |   icmp   |      0|    0|  61|          96|          96|
    |exitcond_flatten2_fu_550_p2         |   icmp   |      0|    0|  32|          64|          64|
    |exitcond_flatten3_fu_485_p2         |   icmp   |      0|    0|  64|         128|         128|
    |exitcond_flatten45_m_fu_471_p2      |   icmp   |      0|    0|  32|          64|           1|
    |exitcond_flatten_fu_932_p2          |   icmp   |      0|    0|  32|          64|          64|
    |notlhs1_fu_1040_p2                  |   icmp   |      0|    0|   4|           8|           2|
    |notlhs_fu_1028_p2                   |   icmp   |      0|    0|   4|           8|           2|
    |notrhs1_fu_1046_p2                  |   icmp   |      0|    0|  13|          23|           1|
    |notrhs_fu_1034_p2                   |   icmp   |      0|    0|  13|          23|           1|
    |p_mid3_fu_662_p2                    |   icmp   |      0|    0|  16|          32|          32|
    |p_mid_fu_449_p2                     |   icmp   |      0|    0|  16|          32|           1|
    |tmp_12_fu_873_p2                    |   icmp   |      0|    0|  16|          32|          32|
    |tmp_18_fu_943_p2                    |   icmp   |      0|    0|  16|          32|          32|
    |tmp_6_fu_534_p2                     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_6_mid_fu_466_p2                 |   icmp   |      0|    0|  16|          32|           1|
    |tmp_8_fu_579_p2                     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_10_fu_590_p2                    |    or    |      0|    0|   2|           1|           1|
    |tmp_19_fu_1052_p2                   |    or    |      0|    0|   2|           1|           1|
    |tmp_20_fu_1056_p2                   |    or    |      0|    0|   2|           1|           1|
    |b_mid2_fu_573_p3                    |  select  |      0|    0|  31|           1|          31|
    |exitcond_flatten45_m_1_fu_568_p3    |  select  |      0|    0|   2|           1|           1|
    |i_d_mid2_fu_733_p3                  |  select  |      0|    0|  31|           1|          31|
    |i_d_mid_fu_676_p3                   |  select  |      0|    0|  31|           1|           1|
    |i_x1_mid2_fu_954_p3                 |  select  |      0|    0|  32|           1|          32|
    |i_y_mid2_fu_922_p3                  |  select  |      0|    0|  32|           1|          32|
    |i_y_mid_fu_916_p3                   |  select  |      0|    0|  32|           1|           1|
    |indvar_flatten_next1_fu_1136_p3     |  select  |      0|    0|  64|           1|           1|
    |indvar_flatten_next2_fu_1142_p3     |  select  |      0|    0|  96|           1|           1|
    |indvars_iv12_mid1_fu_626_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv12_mid2_fu_671_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv12_mid_fu_600_p3          |  select  |      0|    0|  32|           1|          32|
    |indvars_iv14_mid2_fu_666_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv14_mid_fu_619_p3          |  select  |      0|    0|  32|           1|           1|
    |indvars_iv17_mid2_fu_693_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv17_mid_fu_637_p3          |  select  |      0|    0|  32|           1|           1|
    |indvars_iv19_mid1_fu_774_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv19_mid2_fu_799_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv19_mid_fu_761_p3          |  select  |      0|    0|  32|           1|          32|
    |indvars_iv21_mid2_fu_792_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv21_mid_fu_780_p3          |  select  |      0|    0|  32|           1|           1|
    |indvars_iv24_mid2_fu_843_p3         |  select  |      0|    0|  32|           1|          32|
    |indvars_iv24_mid_fu_814_p3          |  select  |      0|    0|  32|           1|           1|
    |o_x_1_fu_1123_p3                    |  select  |      0|    0|  31|           1|          31|
    |o_x_cast_mid2_fu_861_p3             |  select  |      0|    0|  31|           1|          31|
    |o_x_cast_mid_fu_833_p3              |  select  |      0|    0|  31|           1|           1|
    |o_x_mid265_op_fu_1117_p3            |  select  |      0|    0|  31|           1|           1|
    |o_y_mid2_fu_868_p3                  |  select  |      0|    0|  31|           1|          31|
    |o_y_mid_fu_767_p3                   |  select  |      0|    0|  31|           1|           1|
    |output_element_fu_1072_p3           |  select  |      0|    0|  32|           1|          32|
    |p_mid1_fu_632_p3                    |  select  |      0|    0|  32|           1|          32|
    |p_mid2_fu_644_p3                    |  select  |      0|    0|  32|           1|          32|
    |p_mid5_fu_703_p3                    |  select  |      0|    0|  32|           1|          32|
    |smax16_mid1_fu_683_p3               |  select  |      0|    0|  32|           1|          32|
    |smax16_mid_fu_460_p3                |  select  |      0|    0|  32|           1|          32|
    |smax1_fu_885_p3                     |  select  |      0|    0|  32|           1|          32|
    |smax_fu_606_p3                      |  select  |      0|    0|  32|           1|          32|
    |tmp1_mid2157_v_fu_809_p3            |  select  |      0|    0|  32|           1|          32|
    |tmp1_mid289_v_fu_827_p3             |  select  |      0|    0|  32|           1|          32|
    |tmp1_mid2_v_fu_877_p3               |  select  |      0|    0|  32|           1|          32|
    |tmp5_mid2127_v_fu_738_p3            |  select  |      0|    0|  32|           1|          32|
    |tmp5_mid2_v_fu_747_p3               |  select  |      0|    0|  32|           1|          32|
    |tmp6_mid2_v_v_fu_960_p3             |  select  |      0|    0|  32|           1|          32|
    |tmp7_mid2_fu_821_p3                 |  select  |      0|    0|  32|           1|          32|
    |tmp7_mid3_fu_804_p3                 |  select  |      0|    0|  32|           1|          32|
    |tmp_3_mid2_fu_708_p3                |  select  |      0|    0|  32|           1|          32|
    |tmp_4_mid2_fu_713_p3                |  select  |      0|    0|  32|           1|          32|
    |tmp_6_mid1_fu_585_p3                |  select  |      0|    0|   2|           1|           1|
    |tmp_6_mid2_fu_594_p3                |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|    0|   2|           1|           2|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |Total                               |          |      0| 2715|2951|        1561|        2404|
    +------------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  497|         98|    1|         98|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_ARREADY    |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_AWREADY    |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_WREADY     |    9|          2|    1|          2|
    |b_s_reg_201                   |    9|          2|   31|         62|
    |i_d_reg_213                   |    9|          2|   31|         62|
    |i_x1_phi_fu_366_p4            |    9|          2|   32|         64|
    |i_x1_reg_363                  |    9|          2|   32|         64|
    |i_y1_phi_fu_356_p4            |    9|          2|   32|         64|
    |i_y1_reg_353                  |    9|          2|   32|         64|
    |indvar_flatten1_reg_189       |    9|          2|  128|        256|
    |indvar_flatten2_reg_237       |    9|          2|   96|        192|
    |indvar_flatten3_reg_249       |    9|          2|   64|        128|
    |indvar_flatten_phi_fu_345_p4  |    9|          2|   64|        128|
    |indvar_flatten_reg_341        |    9|          2|   64|        128|
    |indvars_iv1_reg_273           |    9|          2|   32|         64|
    |indvars_iv2_reg_285           |    9|          2|   32|         64|
    |indvars_iv3_reg_295           |    9|          2|   32|         64|
    |indvars_iv4_reg_307           |    9|          2|   32|         64|
    |indvars_iv5_reg_319           |    9|          2|   32|         64|
    |indvars_iv_reg_261            |    9|          2|   32|         64|
    |mem_blk_n_AR                  |    9|          2|    1|          2|
    |mem_blk_n_AW                  |    9|          2|    1|          2|
    |mem_blk_n_B                   |    9|          2|    1|          2|
    |mem_blk_n_R                   |    9|          2|    1|          2|
    |mem_blk_n_W                   |    9|          2|    1|          2|
    |o_x_reg_329                   |    9|          2|   31|         62|
    |o_y_reg_225                   |    9|          2|   31|         62|
    |tmp_s_phi_fu_378_p4           |    9|          2|   32|         64|
    |tmp_s_reg_373                 |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  776|        160|  935|       1966|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |   97|   0|   97|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_ARREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_WREADY        |    1|   0|    1|          0|
    |ap_reg_pp0_iter7_temp_reg_1790   |   32|   0|   32|          0|
    |b_cast_mid1_reg_1307             |   31|   0|   32|          1|
    |b_mid2_reg_1424                  |   31|   0|   31|          0|
    |b_read_reg_1212                  |   32|   0|   32|          0|
    |b_s_4_reg_1376                   |   31|   0|   31|          0|
    |b_s_reg_201                      |   31|   0|   31|          0|
    |bound1_reg_1237                  |   64|   0|   64|          0|
    |bound2_reg_1254                  |   96|   0|   96|          0|
    |bound3_reg_1285                  |  128|   0|  128|          0|
    |bound_reg_1722                   |   64|   0|   64|          0|
    |exitcond_flatten1_reg_1382       |    1|   0|    1|          0|
    |exitcond_flatten2_reg_1400       |    1|   0|    1|          0|
    |exitcond_flatten3_reg_1313       |    1|   0|    1|          0|
    |exitcond_flatten45_m_1_reg_1411  |    1|   0|    1|          0|
    |exitcond_flatten45_m_reg_1302    |    1|   0|    1|          0|
    |exitcond_flatten_reg_1727        |    1|   0|    1|          0|
    |i_d_cast_mid1_reg_1328           |   31|   0|   32|          1|
    |i_d_mid2_reg_1575                |   31|   0|   31|          0|
    |i_d_mid_reg_1526                 |   31|   0|   31|          0|
    |i_d_reg_213                      |   31|   0|   31|          0|
    |i_x1_mid2_reg_1747               |   32|   0|   32|          0|
    |i_x1_reg_363                     |   32|   0|   32|          0|
    |i_x_1_reg_1769                   |   32|   0|   32|          0|
    |i_x_reg_1705                     |   32|   0|   32|          0|
    |i_y1_reg_353                     |   32|   0|   32|          0|
    |i_y_mid1_reg_1695                |   32|   0|   32|          0|
    |i_y_mid2_reg_1700                |   32|   0|   32|          0|
    |i_y_reg_1361                     |   32|   0|   32|          0|
    |i_y_s_reg_1737                   |   32|   0|   32|          0|
    |id_read_reg_1185                 |   32|   0|   32|          0|
    |indvar_flatten1_reg_189          |  128|   0|  128|          0|
    |indvar_flatten2_reg_237          |   96|   0|   96|          0|
    |indvar_flatten3_reg_249          |   64|   0|   64|          0|
    |indvar_flatten43_op_reg_1857     |   64|   0|   64|          0|
    |indvar_flatten95_op_reg_1862     |   96|   0|   96|          0|
    |indvar_flatten_next1_reg_1872    |   64|   0|   64|          0|
    |indvar_flatten_next2_reg_1877    |   96|   0|   96|          0|
    |indvar_flatten_next3_reg_1317    |  128|   0|  128|          0|
    |indvar_flatten_next_reg_1742     |   64|   0|   64|          0|
    |indvar_flatten_reg_341           |   64|   0|   64|          0|
    |indvars_iv12_mid1_reg_1474       |   32|   0|   32|          0|
    |indvars_iv12_mid2_reg_1521       |   32|   0|   32|          0|
    |indvars_iv14_mid2_reg_1516       |   32|   0|   32|          0|
    |indvars_iv14_mid_reg_1468        |   32|   0|   32|          0|
    |indvars_iv17_mid2_reg_1537       |   32|   0|   32|          0|
    |indvars_iv17_mid_reg_1480        |   32|   0|   32|          0|
    |indvars_iv19_mid1_reg_1591       |   32|   0|   32|          0|
    |indvars_iv19_mid2_reg_1621       |   32|   0|   32|          0|
    |indvars_iv1_reg_273              |   32|   0|   32|          0|
    |indvars_iv21_mid2_reg_1614       |   32|   0|   32|          0|
    |indvars_iv24_mid2_reg_1643       |   32|   0|   32|          0|
    |indvars_iv2_reg_285              |   32|   0|   32|          0|
    |indvars_iv3_reg_295              |   32|   0|   32|          0|
    |indvars_iv4_reg_307              |   32|   0|   32|          0|
    |indvars_iv5_reg_319              |   32|   0|   32|          0|
    |indvars_iv_next1_reg_1498        |   32|   0|   32|          0|
    |indvars_iv_next2_reg_1505        |   32|   0|   32|          0|
    |indvars_iv_next3_reg_1832        |   32|   0|   32|          0|
    |indvars_iv_next4_reg_1837        |   32|   0|   32|          0|
    |indvars_iv_next5_reg_1842        |   32|   0|   32|          0|
    |indvars_iv_next_reg_1491         |   32|   0|   32|          0|
    |indvars_iv_reg_261               |   32|   0|   32|          0|
    |ix_read_reg_1180                 |   32|   0|   32|          0|
    |iy_read_reg_1175                 |   32|   0|   32|          0|
    |k_read_reg_1148                  |   32|   0|   32|          0|
    |notlhs1_reg_1807                 |    1|   0|    1|          0|
    |notlhs_reg_1797                  |    1|   0|    1|          0|
    |notrhs1_reg_1812                 |    1|   0|    1|          0|
    |notrhs_reg_1802                  |    1|   0|    1|          0|
    |o_d_reg_1554                     |   31|   0|   31|          0|
    |o_x_1_reg_1852                   |   31|   0|   31|          0|
    |o_x_cast_mid2_cast_reg_1674      |   31|   0|   32|          1|
    |o_x_cast_mid2_reg_1654           |   31|   0|   31|          0|
    |o_x_op_reg_1827                  |   31|   0|   31|          0|
    |o_x_reg_329                      |   31|   0|   31|          0|
    |o_y_1_reg_1608                   |   31|   0|   31|          0|
    |o_y_cast_mid1_reg_1338           |   31|   0|   32|          1|
    |o_y_mid2_reg_1659                |   31|   0|   31|          0|
    |o_y_mid_reg_1585                 |   31|   0|   31|          0|
    |o_y_reg_225                      |   31|   0|   31|          0|
    |od_read_reg_1205                 |   32|   0|   32|          0|
    |ox_read_reg_1198                 |   32|   0|   32|          0|
    |oy_read_reg_1191                 |   32|   0|   32|          0|
    |p_mid2_reg_1486                  |   32|   0|   32|          0|
    |p_mid3_reg_1511                  |    1|   0|    1|          0|
    |p_mid4_reg_1532                  |   32|   0|   32|          0|
    |p_mid5_reg_1560                  |   32|   0|   32|          0|
    |p_mid_reg_1270                   |    1|   0|    1|          0|
    |s_read_reg_1162                  |   32|   0|   32|          0|
    |smax16_mid_reg_1290              |   32|   0|   32|          0|
    |temp_reg_1790                    |   32|   0|   32|          0|
    |tmp1_mid289_v_reg_1633           |   32|   0|   32|          0|
    |tmp1_mid2_reg_1712               |   32|   0|   32|          0|
    |tmp1_mid2_v_reg_1669             |   32|   0|   32|          0|
    |tmp1_reg_1822                    |   32|   0|   32|          0|
    |tmp2_reg_1764                    |   32|   0|   32|          0|
    |tmp4_mid1_reg_1565               |   32|   0|   32|          0|
    |tmp4_reg_1356                    |   32|   0|   32|          0|
    |tmp5_mid2_reg_1628               |   32|   0|   32|          0|
    |tmp5_mid2_v_reg_1580             |   32|   0|   32|          0|
    |tmp6_mid2_reg_1774               |   32|   0|   32|          0|
    |tmp6_mid2_v_reg_1759             |   32|   0|   32|          0|
    |tmp6_mid2_v_v_reg_1753           |   32|   0|   32|          0|
    |tmp7_mid1_reg_1602               |   32|   0|   32|          0|
    |tmp7_mid_reg_1596                |   32|   0|   32|          0|
    |tmp7_reg_1350                    |   32|   0|   32|          0|
    |tmp8_mid1_reg_1649               |   32|   0|   32|          0|
    |tmp8_reg_1366                    |   32|   0|   32|          0|
    |tmp9_mid1_reg_1570               |   32|   0|   32|          0|
    |tmp9_reg_1333                    |   32|   0|   32|          0|
    |tmp_10_reg_1434                  |    1|   0|    1|          0|
    |tmp_11_reg_1847                  |   32|   0|   32|          0|
    |tmp_12_reg_1664                  |    1|   0|    1|          0|
    |tmp_14_reg_1779                  |   32|   0|   32|          0|
    |tmp_16_reg_1680                  |   32|   0|   32|          0|
    |tmp_18_reg_1731                  |    1|   0|    1|          0|
    |tmp_1_reg_1222                   |   30|   0|   30|          0|
    |tmp_2_reg_1275                   |   30|   0|   32|          2|
    |tmp_3_mid1_reg_1542              |   32|   0|   32|          0|
    |tmp_3_reg_1344                   |   32|   0|   32|          0|
    |tmp_4_mid1_reg_1548              |   32|   0|   32|          0|
    |tmp_4_reg_1322                   |   32|   0|   32|          0|
    |tmp_5_reg_1280                   |   30|   0|   32|          2|
    |tmp_6_mid2_reg_1447              |    1|   0|    1|          0|
    |tmp_6_mid_reg_1296               |    1|   0|    1|          0|
    |tmp_6_reg_1371                   |    1|   0|    1|          0|
    |tmp_7_reg_1717                   |   32|   0|   32|          0|
    |tmp_8_reg_1429                   |    1|   0|    1|          0|
    |tmp_9_reg_1463                   |   32|   0|   32|          0|
    |tmp_reg_1217                     |   30|   0|   30|          0|
    |tmp_s_reg_373                    |   32|   0|   32|          0|
    |exitcond_flatten_reg_1727        |   64|  32|    1|          0|
    |tmp2_reg_1764                    |   64|  32|   32|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 4580|  64| 4493|          8|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    7|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    7|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |    CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | maxpool_layer | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | maxpool_layer | return value |
|interrupt               | out |    1| ap_ctrl_hs | maxpool_layer | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWADDR        | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARADDR        | out |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem      |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem      |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem      |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

