// Seed: 4282073036
`timescale 1ps / 1 ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_7;
  assign id_5 = ~id_6;
  logic id_8;
  always @(posedge 1 or posedge 1) begin
    id_2[1 : 1'd0] = 1'd0;
  end
  logic id_9 = id_7;
endmodule
