

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               2f712f89b3956aaa109e9fb538bcf027  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
ExtracExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
ting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c87, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmojPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmojPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmujPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmujPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmbjPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmbjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmbPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmoPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmuPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmuPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmoPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmbPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmbjPjS_' : regs=16, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmujPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmojPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404ae1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x40493b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047a5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x404630, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044bb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404346, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x40405c, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ed1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403cd8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403adf, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613490; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613494; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613498; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a4; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a8; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46134c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x4073c6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x407274, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmuPjj : hostFun 0x0x407138, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmoPjj : hostFun 0x0x406ffc, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmbPjj : hostFun 0x0x406ec0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x406d84, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmbjPjS_ : hostFun 0x0x406c40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmujPjS_ : hostFun 0x0x406ae6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmojPjS_ : hostFun 0x0x40698c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x406832, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4066f7, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4065fd, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x407dbf, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407bd4, fat_cubin_handle = 4

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613490
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613494
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613498
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a4
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6246c0fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6246c0f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6246c0e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x406ae6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19scan_L1_kernel_nvmujPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z19scan_L1_kernel_nvmujPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19scan_L1_kernel_nvmujPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19scan_L1_kernel_nvmujPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19scan_L1_kernel_nvmujPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19scan_L1_kernel_nvmujPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z19scan_L1_kernel_nvmujPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4fb0 (mri-gridding.3.sm_70.ptx:521) @%p2 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fc0 (mri-gridding.3.sm_70.ptx:526) add.s32 %r27, %r3, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5020 (mri-gridding.3.sm_70.ptx:538) @%p3 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5030 (mri-gridding.3.sm_70.ptx:543) add.s32 %r34, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5080 (mri-gridding.3.sm_70.ptx:553) @%p4 bra BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5188 (mri-gridding.3.sm_70.ptx:594) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x50b0 (mri-gridding.3.sm_70.ptx:562) @%p5 bra BB4_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5168 (mri-gridding.3.sm_70.ptx:588) shl.b32 %r107, %r107, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5180 (mri-gridding.3.sm_70.ptx:591) @%p6 bra BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5188 (mri-gridding.3.sm_70.ptx:594) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5190 (mri-gridding.3.sm_70.ptx:595) @%p7 bra BB4_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (mri-gridding.3.sm_70.ptx:621) @%p4 bra BB4_16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5228 (mri-gridding.3.sm_70.ptx:621) @%p4 bra BB4_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5338 (mri-gridding.3.sm_70.ptx:663) setp.lt.u32%p1, %r4, %r23;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5258 (mri-gridding.3.sm_70.ptx:630) @%p9 bra BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5320 (mri-gridding.3.sm_70.ptx:658) shl.b32 %r108, %r108, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5330 (mri-gridding.3.sm_70.ptx:660) @%p10 bra BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5338 (mri-gridding.3.sm_70.ptx:663) setp.lt.u32%p1, %r4, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5348 (mri-gridding.3.sm_70.ptx:665) @!%p1 bra BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53b0 (mri-gridding.3.sm_70.ptx:690) @%p3 bra BB4_20;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5350 (mri-gridding.3.sm_70.ptx:666) bra.uni BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (mri-gridding.3.sm_70.ptx:669) ld.shared.u32 %r100, [%r8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x53b0 (mri-gridding.3.sm_70.ptx:690) @%p3 bra BB4_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5410 (mri-gridding.3.sm_70.ptx:713) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19scan_L1_kernel_nvmujPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19scan_L1_kernel_nvmujPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z19scan_L1_kernel_nvmujPjS_' to stream 0, gridDim= (41,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z19scan_L1_kernel_nvmujPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z19scan_L1_kernel_nvmujPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 19003
gpu_sim_insn = 6270701
gpu_ipc =     329.9848
gpu_tot_sim_cycle = 19003
gpu_tot_sim_insn = 6270701
gpu_tot_ipc =     329.9848
gpu_tot_issued_cta = 41
gpu_occupancy = 23.1313% 
gpu_tot_occupancy = 23.1313% 
max_total_param_size = 0
gpu_stall_dramfull = 217761
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1915
partiton_level_parallism_total  =       5.1915
partiton_level_parallism_util =      14.5250
partiton_level_parallism_util_total  =      14.5250
L2_BW  =     188.0568 GB/Sec
L2_BW_total  =     188.0568 GB/Sec
gpu_total_sim_rate=142515
############## bottleneck_stats #############
cycles: core 19003, icnt 19003, l2 19003, dram 14269
gpu_ipc	329.985
gpu_tot_issued_cta = 41, average cycles = 463
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 5188 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 2719 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.035	41
L1D data util	0.027	41	0.054	0
L1D tag util	0.007	41	0.014	0
L2 data util	0.026	64	0.031	45
L2 tag util	0.013	64	0.017	45
n_l2_access	 15646
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.026	32	0.041	23

latency_l2_hit:	6039994, num_l2_reqs:	10405
L2 hit latency:	580
latency_dram:	3035364, num_dram_reqs:	5241
DRAM latency:	579

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.178
thread slot	1.000
TB slot    	0.125
L1I tag util	0.081	41	0.157	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.016	41	0.031	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.058	41	0.115	0

smem port	0.043	41

n_reg_bank	16
reg port	0.031	16	0.049	3
L1D tag util	0.007	41	0.014	0
L1D fill util	0.003	41	0.007	0
n_l1d_mshr	4096
L1D mshr util	0.000	41
n_l1d_missq	16
L1D missq util	0.000	41
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.013	64	0.017	45
L2 fill util	0.004	64	0.005	47
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.006	64	0.008	57
L2 missq util	0.000	64	0.000	47
L2 hit rate	0.665
L2 miss rate	0.335
L2 rsfail rate	0.000

dram activity	0.032	32	0.055	30

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 166016, load_transaction_bytes 166016, icnt_m2s_bytes 0
n_gmem_load_insns 1297, n_gmem_load_accesses 5188
n_smem_access_insn 14499, n_smem_accesses 65339

tmp_counter/12	0.081

run 0.027, fetch 0.002, sync 0.769, control 0.003, data 0.193, struct 0.006
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10417
	L1D_total_cache_misses = 10417
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5229

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
697, 403, 357, 357, 311, 311, 311, 311, 265, 265, 265, 265, 265, 265, 265, 265, 
gpgpu_n_tot_thrd_icount = 6787776
gpgpu_n_tot_w_icount = 212118
gpgpu_n_stall_shd_mem = 144224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5188
gpgpu_n_mem_write_global = 93466
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41504
gpgpu_n_store_insn = 124594
gpgpu_n_shmem_insn = 419114
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7782
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85602
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75555	W0_Idle:1406669	W0_Scoreboard:560714	W1:2624	W2:1886	W3:0	W4:1886	W5:0	W6:0	W7:0	W8:1886	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1886	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:201950
single_issue_nums: WS0:63022	WS1:50956	WS2:49070	WS3:49070	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41504 {8:5188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 915056 {8:88237,40:5229,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 207520 {40:5188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 747728 {8:93466,}
maxmflatency = 3325 
max_icnt2mem_latency = 1675 
maxmrqlatency = 253 
max_icnt2sh_latency = 223 
averagemflatency = 1496 
avg_icnt2mem_latency = 285 
avg_mrq_latency = 44 
avg_icnt2sh_latency = 9 
mrq_lat_table:763 	514 	322 	594 	2498 	1593 	838 	785 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3533 	5219 	12404 	58976 	18522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13276 	5695 	8396 	9251 	6300 	4830 	11147 	22941 	7444 	9374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	67156 	14587 	7282 	3304 	2456 	2323 	1546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	3 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6060      6040      6065      6057 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6120      6092      6136      6116 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6253      6204      6272      6233 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6149      6120      6160      6152 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6329      6266      6345      6305 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6473      6385      6484      6433 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6388      6329      6406      6377 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5494      5495      5501      5502 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5527      5531      5533 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5587      5591      5593 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5708      5714      5715 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5617      5621      5622 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5780      5784      5786 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5910      5914      5915 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5848      5854      5855 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6009      6012      6045      6047 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6040      6043      6076      6077 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6100      6104      6136      6137 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6224      6225      6260      6261 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6132      6133      6168      6169 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6293      6296      6329      6330 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6425      6426      6461      6462 
dram[22]:         0         0         0         0         0      9599         0         0         0         0         0         0      6361      6365      6397      6398 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0      5494      5495      5501      5505 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5529      5530      5537 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5594      5589      5602 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5731      5711      5738 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5627      5618      5635 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5807      5782      5816 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5951      5911      5960 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5884      5851      5892 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6012      6051      6024      6083 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 16.000000 68.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 20.000000 72.000000 68.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 20.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 68.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 72.000000 76.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 16.000000 72.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 68.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 68.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan 19.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 20.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 7907/129 = 61.294575
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5188
min_bank_accesses = 0!
chip skew: 168/160 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        10         0        10         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0        10        20        10 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0        10         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        10 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        20        30 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        10         0        20         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        10         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        10 
dram[22]:         0         0         0         0         0        44         0         0         0         0         0         0         0        10         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 6794
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none        3531      3061      2482      3033
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none        2568      2544      2112      2204
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         902      1646      1752      1261
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none        2084       860      1736      1942
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none        2014      1116      2070      1874
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none        2333      1872      2152      2031
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none        2860      2016      2225      1480
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         248       248       273       279
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         262       261       286       291
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         275       275       310       320
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         306       306       346       358
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         302       304       343       356
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         322       325       362       373
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none         363       363       409       426
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         348       349       399       421
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none        3898      3136      3604      3106
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none        3665      3017      3306      2933
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none        2789      2283      2312      1811
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none        1659      1318      1325       666
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none        1459      1676      2156      2017
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none        2412      2011      1694      1774
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none        2600      1819      2359      1466
dram[22]:     none      none      none      none      none         336    none      none      none      none      none      none        2487      1098      2436      1645
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none         257       250       270       294
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         269       264       284       303
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         288       278       306       335
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         324       311       343       403
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         327       306       345       419
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         337       331       359       419
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none         383       369       408       504
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         378       353       402       505
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none        3919      3307      3562      2214
maximum mf latency per bank:
dram[0]:       2837      2507         0         0         0         0         0         0         0         0         0         0      1738      1355      1577      1554
dram[1]:       2822      2518         0         0         0         0         0         0         0         0         0         0      1292      1235      1290      1231
dram[2]:       2924      2520         0         0         0         0         0         0         0         0         0         0       712       669      1299       937
dram[3]:       2926      2521         0         0         0         0         0         0         0         0         0         0      1260       753      1269      1100
dram[4]:       2912      2506         0         0         0         0         0         0         0         0         0         0      1050      1067      1189      1038
dram[5]:       2914      2524         0         0         0         0         0         0         0         0         0         0      1015       759      1227       946
dram[6]:       2917      2523         0         0         0         0         0         0         0         0         0         0      1231       921      1241       920
dram[7]:       2957      2963         0         0         0         0         0         0         0         0         0         0       592       593       621       636
dram[8]:       2999      2915         0         0         0         0         0         0         0         0         0         0       649       650       670       672
dram[9]:       2968      3022         0         0         0         0         0         0         0         0         0         0       672       673       701       716
dram[10]:       3029      2997         0         0         0         0         0         0         0         0         0         0       781       782       811       826
dram[11]:       2993      3064         0         0         0         0         0         0         0         0         0         0       826       827       847       849
dram[12]:       2995      3004         0         0         0         0         0         0         0         0         0         0       841       842       875       887
dram[13]:       2854      3186         0         0         0         0         0         0         0         0         0         0       954       955       983       998
dram[14]:       2973      3088         0         0         0         0         0         0         0         0         0         0       897       898       926       941
dram[15]:       2881      2485         0         0         0         0         0         0         0         0         0         0      1790      1518      1786      1499
dram[16]:       2821      2487         0         0         0         0         0         0         0         0         0         0      1762      1332      1765      1393
dram[17]:       2860      2489         0         0         0         0         0         0         0         0         0         0      1348      1164      1234       831
dram[18]:       2951      2490         0         0         0         0         0         0         0         0         0         0       785       746      1232       724
dram[19]:       2953      2486         0         0         0         0         0         0         0         0         0         0      1246       679      1452       878
dram[20]:       2934      2488         0         0         0         0         0         0         0         0         0         0      1238      1032      1206       968
dram[21]:       2957      2487         0         0         0         0         0         0         0         0         0         0      1207       902      1189       929
dram[22]:       2960      2489         0         0         0       203         0         0         0         0         0         0      1250       931      1234       945
dram[23]:       2963      2922         0         0         0         0         0         0         0         0         0         0       589       610       609       668
dram[24]:       2974      2928         0         0         0         0         0         0         0         0         0         0       636       669       662       700
dram[25]:       2798      3279         0         0         0         0         0         0         0         0         0         0       661       696       700       733
dram[26]:       2791      3314         0         0         0         0         0         0         0         0         0         0       757       802       804       864
dram[27]:       2972      3059         0         0         0         0         0         0         0         0         0         0       789       847       841       933
dram[28]:       2849      3103         0         0         0         0         0         0         0         0         0         0       813       866       857       931
dram[29]:       2851      3301         0         0         0         0         0         0         0         0         0         0       910       975       971      1051
dram[30]:       2860      3325         0         0         0         0         0         0         0         0         0         0       879       918       914      1348
dram[31]:       2920      2488         0         0         0         0         0         0         0         0         0         0      1821      1533      1804      1522
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14106 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01121
n_activity=220 dram_eff=0.7273
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14247i bk13: 16a 14247i bk14: 64a 14204i bk15: 64a 14195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.681373
Bank_Level_Parallism_Col = 1.673267
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.673267 

BW Util details:
bwutil = 0.011213 
total_CMD = 14269 
util_bw = 160 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 14065 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14106 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011213 
Either_Row_CoL_Bus_Util = 0.011423 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.108907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.108907
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14107 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01121
n_activity=198 dram_eff=0.8081
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14245i bk13: 16a 14244i bk14: 64a 14201i bk15: 64a 14190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913978
Bank_Level_Parallism_Col = 1.902703
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.902703 

BW Util details:
bwutil = 0.011213 
total_CMD = 14269 
util_bw = 160 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 14083 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14107 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011213 
Either_Row_CoL_Bus_Util = 0.011353 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.012346 
queue_avg = 0.146962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.146962
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14087 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.01261
n_activity=257 dram_eff=0.7004
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14229i bk13: 16a 14244i bk14: 64a 14189i bk15: 64a 14190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.668085
Bank_Level_Parallism_Col = 1.665236
Bank_Level_Parallism_Ready = 1.144444
write_to_read_ratio_blp_rw_average = 0.163090
GrpLevelPara = 1.665236 

BW Util details:
bwutil = 0.012615 
total_CMD = 14269 
util_bw = 180 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 14034 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14087 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.012615 
Either_Row_CoL_Bus_Util = 0.012755 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.010989 
queue_avg = 0.214100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.2141
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14066 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.01402
n_activity=353 dram_eff=0.5666
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14248i bk13: 16a 14228i bk14: 64a 14169i bk15: 64a 14178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.454237
Bank_Level_Parallism_Col = 1.442177
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.255102
GrpLevelPara = 1.442177 

BW Util details:
bwutil = 0.014016 
total_CMD = 14269 
util_bw = 200 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 13974 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14066 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 200 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.014016 
Either_Row_CoL_Bus_Util = 0.014227 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.004926 
queue_avg = 0.123625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.123625
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14097 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.01191
n_activity=250 dram_eff=0.68
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14240i bk13: 16a 14233i bk14: 64a 14200i bk15: 64a 14176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692641
Bank_Level_Parallism_Col = 1.689956
Bank_Level_Parallism_Ready = 1.211765
write_to_read_ratio_blp_rw_average = 0.082969
GrpLevelPara = 1.689956 

BW Util details:
bwutil = 0.011914 
total_CMD = 14269 
util_bw = 170 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 14038 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14097 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011914 
Either_Row_CoL_Bus_Util = 0.012054 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.011628 
queue_avg = 0.169949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.169949
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14107 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01121
n_activity=242 dram_eff=0.6612
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14250i bk13: 16a 14241i bk14: 64a 14196i bk15: 64a 14176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687783
Bank_Level_Parallism_Col = 1.684932
Bank_Level_Parallism_Ready = 1.212500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684932 

BW Util details:
bwutil = 0.011213 
total_CMD = 14269 
util_bw = 160 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 14048 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14107 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011213 
Either_Row_CoL_Bus_Util = 0.011353 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.012346 
queue_avg = 0.208003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.208003
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14096 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.01191
n_activity=254 dram_eff=0.6693
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14250i bk13: 16a 14244i bk14: 64a 14198i bk15: 64a 14174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.640351
Bank_Level_Parallism_Col = 1.637168
Bank_Level_Parallism_Ready = 1.129412
write_to_read_ratio_blp_rw_average = 0.084071
GrpLevelPara = 1.637168 

BW Util details:
bwutil = 0.011914 
total_CMD = 14269 
util_bw = 170 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 14041 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14096 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011914 
Either_Row_CoL_Bus_Util = 0.012124 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005780 
queue_avg = 0.181022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.181022
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13705 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03925
n_activity=601 dram_eff=0.9318
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14193i bk13: 16a 14187i bk14: 64a 13912i bk15: 64a 13911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.042808
Bank_Level_Parallism_Col = 2.029160
Bank_Level_Parallism_Ready = 1.114286
write_to_read_ratio_blp_rw_average = 0.692967
GrpLevelPara = 2.029160 

BW Util details:
bwutil = 0.039246 
total_CMD = 14269 
util_bw = 560 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 13685 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13705 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.039526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.134347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13435
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13705 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03925
n_activity=613 dram_eff=0.9135
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14192i bk13: 16a 14190i bk14: 64a 13953i bk15: 64a 13963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.880137
Bank_Level_Parallism_Col = 1.862779
Bank_Level_Parallism_Ready = 1.044643
write_to_read_ratio_blp_rw_average = 0.698113
GrpLevelPara = 1.862779 

BW Util details:
bwutil = 0.039246 
total_CMD = 14269 
util_bw = 560 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 13685 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13705 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.039526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.005256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00526
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13705 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03925
n_activity=628 dram_eff=0.8917
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14193i bk13: 16a 14190i bk14: 64a 13923i bk15: 64a 13916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.937294
Bank_Level_Parallism_Col = 1.920661
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.704132
GrpLevelPara = 1.920661 

BW Util details:
bwutil = 0.039246 
total_CMD = 14269 
util_bw = 560 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 13663 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13705 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.039526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.070923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07092
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13705 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03925
n_activity=634 dram_eff=0.8833
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14193i bk13: 16a 14191i bk14: 64a 13926i bk15: 64a 13919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.906863
Bank_Level_Parallism_Col = 1.893617
Bank_Level_Parallism_Ready = 1.067857
write_to_read_ratio_blp_rw_average = 0.707038
GrpLevelPara = 1.893617 

BW Util details:
bwutil = 0.039246 
total_CMD = 14269 
util_bw = 560 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 13657 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13705 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.039526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.997337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.997337
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13705 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03925
n_activity=657 dram_eff=0.8524
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14192i bk13: 16a 14191i bk14: 64a 13965i bk15: 64a 13954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.758842
Bank_Level_Parallism_Col = 1.742351
Bank_Level_Parallism_Ready = 1.039286
write_to_read_ratio_blp_rw_average = 0.714976
GrpLevelPara = 1.742351 

BW Util details:
bwutil = 0.039246 
total_CMD = 14269 
util_bw = 560 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 13647 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13705 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.039526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.931670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.93167
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13705 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03925
n_activity=629 dram_eff=0.8903
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14190i bk13: 16a 14186i bk14: 64a 13917i bk15: 64a 13929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.934102
Bank_Level_Parallism_Col = 1.917492
Bank_Level_Parallism_Ready = 1.073214
write_to_read_ratio_blp_rw_average = 0.706271
GrpLevelPara = 1.917492 

BW Util details:
bwutil = 0.039246 
total_CMD = 14269 
util_bw = 560 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13662 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13705 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.039526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.990259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.990259
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13705 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03925
n_activity=687 dram_eff=0.8151
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14193i bk13: 16a 14192i bk14: 64a 13925i bk15: 64a 13921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.831761
Bank_Level_Parallism_Col = 1.815748
Bank_Level_Parallism_Ready = 1.073214
write_to_read_ratio_blp_rw_average = 0.718110
GrpLevelPara = 1.815748 

BW Util details:
bwutil = 0.039246 
total_CMD = 14269 
util_bw = 560 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 13633 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13705 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.039526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.858785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.858785
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13705 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03925
n_activity=704 dram_eff=0.7955
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14194i bk13: 16a 14191i bk14: 64a 13926i bk15: 64a 13925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.779141
Bank_Level_Parallism_Col = 1.766513
Bank_Level_Parallism_Ready = 1.069643
write_to_read_ratio_blp_rw_average = 0.725038
GrpLevelPara = 1.766513 

BW Util details:
bwutil = 0.039246 
total_CMD = 14269 
util_bw = 560 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 13617 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13705 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.039246 
Either_Row_CoL_Bus_Util = 0.039526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.782255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.782255
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14106 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01121
n_activity=200 dram_eff=0.8
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14246i bk13: 16a 14244i bk14: 64a 14195i bk15: 64a 14185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.946808
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.011213 
total_CMD = 14269 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 14081 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14106 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011213 
Either_Row_CoL_Bus_Util = 0.011423 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.231831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.231831
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14106 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01121
n_activity=210 dram_eff=0.7619
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14245i bk13: 16a 14244i bk14: 64a 14224i bk15: 64a 14214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.634921
Bank_Level_Parallism_Col = 1.606383
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606383 

BW Util details:
bwutil = 0.011213 
total_CMD = 14269 
util_bw = 160 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 14080 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14106 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011213 
Either_Row_CoL_Bus_Util = 0.011423 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.108627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.108627
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14106 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01121
n_activity=199 dram_eff=0.804
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14245i bk13: 16a 14245i bk14: 64a 14190i bk15: 64a 14191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.951872
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.011213 
total_CMD = 14269 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 14082 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14106 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011213 
Either_Row_CoL_Bus_Util = 0.011423 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.006135 
queue_avg = 0.227136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.227136
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14056 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=50 bw_util=0.01472
n_activity=323 dram_eff=0.6502
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14246i bk13: 16a 14242i bk14: 64a 14164i bk15: 64a 14144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.637011
Bank_Level_Parallism_Col = 1.614286
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.332143
GrpLevelPara = 1.614286 

BW Util details:
bwutil = 0.014717 
total_CMD = 14269 
util_bw = 210 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 13988 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14056 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 50 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 210 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.014717 
Either_Row_CoL_Bus_Util = 0.014927 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.004695 
queue_avg = 0.236106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.236106
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14076 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.01332
n_activity=283 dram_eff=0.6714
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14234i bk13: 16a 14249i bk14: 64a 14196i bk15: 64a 14223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.418033
Bank_Level_Parallism_Col = 1.390947
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.234568
GrpLevelPara = 1.390947 

BW Util details:
bwutil = 0.013316 
total_CMD = 14269 
util_bw = 190 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 14025 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14076 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 190 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.013316 
Either_Row_CoL_Bus_Util = 0.013526 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005181 
queue_avg = 0.116757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.116757
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14096 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.01191
n_activity=222 dram_eff=0.7658
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14245i bk13: 16a 14243i bk14: 64a 14177i bk15: 64a 14190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.878049
Bank_Level_Parallism_Col = 1.852941
Bank_Level_Parallism_Ready = 1.070588
write_to_read_ratio_blp_rw_average = 0.093137
GrpLevelPara = 1.852941 

BW Util details:
bwutil = 0.011914 
total_CMD = 14269 
util_bw = 170 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 14064 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14096 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011914 
Either_Row_CoL_Bus_Util = 0.012124 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005780 
queue_avg = 0.223632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.223632
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14096 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.01191
n_activity=223 dram_eff=0.7623
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14246i bk13: 16a 14243i bk14: 64a 14193i bk15: 64a 14172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.873786
Bank_Level_Parallism_Col = 1.843902
Bank_Level_Parallism_Ready = 1.082353
write_to_read_ratio_blp_rw_average = 0.092683
GrpLevelPara = 1.843902 

BW Util details:
bwutil = 0.011914 
total_CMD = 14269 
util_bw = 170 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 14063 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14096 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011914 
Either_Row_CoL_Bus_Util = 0.012124 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005780 
queue_avg = 0.244376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.244376
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14051 n_act=5 n_pre=0 n_ref_event=0 n_req=183 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.015
n_activity=356 dram_eff=0.6011
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14199i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14245i bk13: 16a 14230i bk14: 64a 14190i bk15: 64a 14191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972678
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 0.956522
Bank_Level_Parallism = 1.603390
Bank_Level_Parallism_Col = 1.590444
Bank_Level_Parallism_Ready = 1.056075
write_to_read_ratio_blp_rw_average = 0.365188
GrpLevelPara = 1.590444 

BW Util details:
bwutil = 0.014998 
total_CMD = 14269 
util_bw = 214 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 13974 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14051 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 214 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 214 
Row_Bus_Util =  0.000350 
CoL_Bus_Util = 0.014998 
Either_Row_CoL_Bus_Util = 0.015278 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.004587 
queue_avg = 0.233373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.233373
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13677 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04121
n_activity=698 dram_eff=0.8424
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14187i bk13: 24a 14135i bk14: 64a 13912i bk15: 64a 13832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.991124
Bank_Level_Parallism_Col = 1.982222
Bank_Level_Parallism_Ready = 1.352041
write_to_read_ratio_blp_rw_average = 0.699259
GrpLevelPara = 1.982222 

BW Util details:
bwutil = 0.041208 
total_CMD = 14269 
util_bw = 588 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 13593 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13677 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.041208 
Either_Row_CoL_Bus_Util = 0.041489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.146401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=1.1464
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13677 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04121
n_activity=712 dram_eff=0.8258
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14186i bk13: 24a 14144i bk14: 64a 13894i bk15: 64a 13836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.997046
Bank_Level_Parallism_Col = 1.986686
Bank_Level_Parallism_Ready = 1.323129
write_to_read_ratio_blp_rw_average = 0.693787
GrpLevelPara = 1.986686 

BW Util details:
bwutil = 0.041208 
total_CMD = 14269 
util_bw = 588 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 13592 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13677 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.041208 
Either_Row_CoL_Bus_Util = 0.041489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.000841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=1.00084
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13678 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04121
n_activity=798 dram_eff=0.7368
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14187i bk13: 24a 14143i bk14: 64a 13867i bk15: 64a 13880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.780000
Bank_Level_Parallism_Col = 1.775701
Bank_Level_Parallism_Ready = 1.301020
write_to_read_ratio_blp_rw_average = 0.743658
GrpLevelPara = 1.775701 

BW Util details:
bwutil = 0.041208 
total_CMD = 14269 
util_bw = 588 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 13519 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13678 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.041208 
Either_Row_CoL_Bus_Util = 0.041418 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001692 
queue_avg = 0.890952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.890952
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13679 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04121
n_activity=807 dram_eff=0.7286
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14186i bk13: 24a 14138i bk14: 64a 13892i bk15: 64a 13890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.755376
Bank_Level_Parallism_Col = 1.752355
Bank_Level_Parallism_Ready = 1.258503
write_to_read_ratio_blp_rw_average = 0.728129
GrpLevelPara = 1.752355 

BW Util details:
bwutil = 0.041208 
total_CMD = 14269 
util_bw = 588 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 13525 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13679 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.041208 
Either_Row_CoL_Bus_Util = 0.041348 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003390 
queue_avg = 0.831873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.831873
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13678 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04121
n_activity=842 dram_eff=0.6983
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14181i bk13: 24a 14147i bk14: 64a 13883i bk15: 64a 13928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655397
Bank_Level_Parallism_Col = 1.651042
Bank_Level_Parallism_Ready = 1.187075
write_to_read_ratio_blp_rw_average = 0.717448
GrpLevelPara = 1.651042 

BW Util details:
bwutil = 0.041208 
total_CMD = 14269 
util_bw = 588 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 13500 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13678 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.041208 
Either_Row_CoL_Bus_Util = 0.041418 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001692 
queue_avg = 0.791576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.791576
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13678 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04121
n_activity=812 dram_eff=0.7241
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14188i bk13: 24a 14150i bk14: 64a 13883i bk15: 64a 13883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.703125
Bank_Level_Parallism_Col = 1.701044
Bank_Level_Parallism_Ready = 1.258503
write_to_read_ratio_blp_rw_average = 0.725849
GrpLevelPara = 1.701044 

BW Util details:
bwutil = 0.041208 
total_CMD = 14269 
util_bw = 588 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 13501 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13678 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.041208 
Either_Row_CoL_Bus_Util = 0.041418 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.001692 
queue_avg = 0.900063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.900063
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13679 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04121
n_activity=843 dram_eff=0.6975
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14183i bk13: 24a 14148i bk14: 64a 13884i bk15: 64a 13902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.647583
Bank_Level_Parallism_Col = 1.643312
Bank_Level_Parallism_Ready = 1.227891
write_to_read_ratio_blp_rw_average = 0.721019
GrpLevelPara = 1.643312 

BW Util details:
bwutil = 0.041208 
total_CMD = 14269 
util_bw = 588 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 13483 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 186 
rwq = 0 
CCDLc_limit_alone = 186 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13679 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.041208 
Either_Row_CoL_Bus_Util = 0.041348 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003390 
queue_avg = 0.918354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.918354
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=13679 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04121
n_activity=855 dram_eff=0.6877
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14184i bk13: 24a 14144i bk14: 64a 13882i bk15: 64a 13914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.628319
Bank_Level_Parallism_Col = 1.625317
Bank_Level_Parallism_Ready = 1.238095
write_to_read_ratio_blp_rw_average = 0.732911
GrpLevelPara = 1.625317 

BW Util details:
bwutil = 0.041208 
total_CMD = 14269 
util_bw = 588 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 13478 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 13679 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.041208 
Either_Row_CoL_Bus_Util = 0.041348 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.003390 
queue_avg = 0.799215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.799215
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14269 n_nop=14103 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01149
n_activity=228 dram_eff=0.7193
bk0: 0a 14269i bk1: 0a 14269i bk2: 0a 14269i bk3: 0a 14269i bk4: 0a 14269i bk5: 0a 14269i bk6: 0a 14269i bk7: 0a 14269i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14269i bk12: 16a 14247i bk13: 24a 14239i bk14: 64a 14193i bk15: 60a 14188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.726852
Bank_Level_Parallism_Col = 1.716279
Bank_Level_Parallism_Ready = 1.128049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716279 

BW Util details:
bwutil = 0.011493 
total_CMD = 14269 
util_bw = 164 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14053 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14269 
n_nop = 14103 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000280 
CoL_Bus_Util = 0.011493 
Either_Row_CoL_Bus_Util = 0.011634 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.012048 
queue_avg = 0.268484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.268484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 322, Miss = 133, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 252, Miss = 84, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15646
L2_total_cache_misses = 5241
L2_total_cache_miss_rate = 0.3350
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3891
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10458
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=98654
icnt_total_pkts_simt_to_mem=98654
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 98654
Req_Network_cycles = 19003
Req_Network_injected_packets_per_cycle =       5.1915 
Req_Network_conflicts_per_cycle =       1.8135
Req_Network_conflicts_per_cycle_util =       4.8655
Req_Bank_Level_Parallism =      13.9283
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4411
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      21.1002

Reply_Network_injected_packets_num = 98654
Reply_Network_cycles = 19003
Reply_Network_injected_packets_per_cycle =        5.1915
Reply_Network_conflicts_per_cycle =        3.6414
Reply_Network_conflicts_per_cycle_util =       8.5073
Reply_Bank_Level_Parallism =      12.1286
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6075
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0649
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 142515 (inst/sec)
gpgpu_simulation_rate = 431 (cycle/sec)
gpgpu_silicon_slowdown = 2626450x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6246c108..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6246c104..

GPGPU-Sim PTX: cudaLaunch for 0x0x407138 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z23scan_inter1_kernel_nvmuPjj'...
GPGPU-Sim PTX: Finding dominators for '_Z23scan_inter1_kernel_nvmuPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23scan_inter1_kernel_nvmuPjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z23scan_inter1_kernel_nvmuPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23scan_inter1_kernel_nvmuPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23scan_inter1_kernel_nvmuPjj'...
GPGPU-Sim PTX: reconvergence points for _Z23scan_inter1_kernel_nvmuPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x61c8 (mri-gridding.3.sm_70.ptx:1301) @%p1 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62c0 (mri-gridding.3.sm_70.ptx:1339) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x61e0 (mri-gridding.3.sm_70.ptx:1306) @%p2 bra BB9_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a0 (mri-gridding.3.sm_70.ptx:1333) shl.b32 %r85, %r85, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x62b8 (mri-gridding.3.sm_70.ptx:1336) @%p3 bra BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62c0 (mri-gridding.3.sm_70.ptx:1339) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23scan_inter1_kernel_nvmuPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23scan_inter1_kernel_nvmuPjj'.
GPGPU-Sim PTX: pushing kernel '_Z23scan_inter1_kernel_nvmuPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z23scan_inter1_kernel_nvmuPjj'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 2: size 0
kernel_name = _Z23scan_inter1_kernel_nvmuPjj 
kernel_launch_uid = 2 
gpu_sim_cycle = 9148
gpu_sim_insn = 9898
gpu_ipc =       1.0820
gpu_tot_sim_cycle = 28151
gpu_tot_sim_insn = 6280599
gpu_tot_ipc =     223.1039
gpu_tot_issued_cta = 42
gpu_occupancy = 3.1005% 
gpu_tot_occupancy = 22.9850% 
max_total_param_size = 0
gpu_stall_dramfull = 217761
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0367
partiton_level_parallism_total  =       3.5164
partiton_level_parallism_util =       1.0120
partiton_level_parallism_util_total  =      13.8953
L2_BW  =       1.3305 GB/Sec
L2_BW_total  =     127.3778 GB/Sec
gpu_total_sim_rate=123149
############## bottleneck_stats #############
cycles: core 9148, icnt 9148, l2 9148, dram 6869
gpu_ipc	1.082
gpu_tot_issued_cta = 42, average cycles = 218
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 16 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 22 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.017	41
L1D tag util	0.000	1	0.007	41
L2 data util	0.000	2	0.007	45
L2 tag util	0.000	2	0.004	45
n_l2_access	 80
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	2	0.006	22

latency_l1_hit:	3422, num_l1_reqs:	32
L1 hit latency:	106
latency_l2_hit:	8386, num_l2_reqs:	48
L2 hit latency:	174
latency_dram:	6781, num_dram_reqs:	16
DRAM latency:	423

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.024	41

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.007	41
sp pipe util	0.000	0	0.000	41
sfu pipe util	0.000	0	0.000	41
ldst mem cycle	0.000	1	0.031	41

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	41
L1D tag util	0.000	1	0.007	41
L1D fill util	0.000	1	0.002	41
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.004	45
L2 fill util	0.000	2	0.001	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	2	0.001	47
L2 missq util	0.000	2	0.000	45
L2 hit rate	0.800
L2 miss rate	0.200
L2 rsfail rate	0.000

dram activity	0.001	2	0.011	22

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.001

run 0.050, fetch 0.001, sync 0.621, control 0.002, data 0.325, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10481
	L1D_total_cache_misses = 10449
	L1D_total_cache_miss_rate = 0.9969
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5261

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
697, 403, 357, 357, 311, 311, 311, 311, 265, 265, 265, 265, 265, 265, 265, 265, 
gpgpu_n_tot_thrd_icount = 6800896
gpgpu_n_tot_w_icount = 212528
gpgpu_n_stall_shd_mem = 144613
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5204
gpgpu_n_mem_write_global = 93786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41632
gpgpu_n_store_insn = 124978
gpgpu_n_shmem_insn = 419751
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50893
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7838
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85882
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75555	W0_Idle:1420167	W0_Scoreboard:563394	W1:2647	W2:1909	W3:0	W4:1909	W5:0	W6:0	W7:0	W8:1909	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1909	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:202245
single_issue_nums: WS0:63296	WS1:51092	WS2:49070	WS3:49070	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41632 {8:5204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 918640 {8:88525,40:5261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208160 {40:5204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 750288 {8:93786,}
maxmflatency = 3325 
max_icnt2mem_latency = 1675 
maxmrqlatency = 253 
max_icnt2sh_latency = 223 
averagemflatency = 1494 
avg_icnt2mem_latency = 284 
avg_mrq_latency = 44 
avg_icnt2sh_latency = 9 
mrq_lat_table:768 	517 	327 	598 	2515 	1597 	838 	785 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3597 	5235 	12660 	58976 	18522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13554 	5703 	8398 	9299 	6300 	4830 	11147 	22941 	7444 	9374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	67475 	14604 	7282 	3304 	2456 	2323 	1546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3 	5 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6060      6040      6065      6057 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6120      6092      6136      6116 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6253      6204      6272      6233 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6149      6120      6160      6152 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6329      6266      6345      6305 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6473      6385      6484      6433 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6388      6329      6406      6377 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5494      5495      5501      5502 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5527      5531      5533 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5587      5591      5593 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5708      5714      5715 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5617      5621      5622 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5780      5784      5786 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5910      5914      5915 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5848      5854      5855 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6009      6012      6045      6047 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6040      6043      6076      6077 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6100      6104      6136      6137 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6224      6225      6260      6261 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6132      6133      6168      6169 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6293      6296      6329      6330 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6425      6426      6461      6462 
dram[22]:         0         0         0         0         0      9599         0         0         0         0         0         0      6361      6365      6397      6398 
dram[23]:         0         0         0         0         0      5495         0         0         0         0         0         0      5494      5495      5501      5505 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5529      5530      5537 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5594      5589      5602 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5731      5711      5738 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5627      5618      5635 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5807      5782      5816 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5951      5911      5960 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5884      5851      5892 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6012      6051      6024      6083 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 16.000000 68.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 20.000000 72.000000 68.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 20.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 68.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 72.000000 76.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 16.000000 72.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 68.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 68.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan 41.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 20.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan 16.000000      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 7945/130 = 61.115383
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        10         0        10         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0        10        20        10 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0        10         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        10 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        20        30 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        10         0        20         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        10         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        10 
dram[22]:         0         0         0         0         0        77         0         0         0         0         0         0         0        10         0         0 
dram[23]:         0         0         0         0         0        20         0         0         0         0         0         0        40        60       160       160 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 6847
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none        3531      3061      2482      3033
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none        2568      2544      2112      2204
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         902      1646      1752      1261
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none        2084       860      1736      1942
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none        2014      1116      2070      1874
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none        2333      1872      2152      2031
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none        2860      2016      2225      1480
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         248       248       273       279
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         262       261       286       291
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         275       275       310       320
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         306       306       346       358
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         302       304       343       356
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         322       325       362       373
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none         363       363       409       426
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         348       349       399       421
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none        3898      3136      3604      3106
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none        3665      3017      3306      2933
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none        2789      2283      2312      1811
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none        1659      1318      1325       666
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none        1459      1676      2156      2017
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none        2412      2011      1694      1774
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none        2600      1819      2359      1466
dram[22]:     none      none      none      none      none         281    none      none      none      none      none      none        2487      1098      2436      1645
dram[23]:     none      none      none      none      none         326    none      none      none      none      none      none         257       250       270       294
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         269       264       284       303
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         288       278       306       335
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         324       311       343       403
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         327       306       345       419
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         337       331       359       419
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none         383       369       408       504
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         378       353       402       505
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none        3919      3307      3562      2214
maximum mf latency per bank:
dram[0]:       2837      2507         0         0         0         0         0         0         0         0         0         0      1738      1355      1577      1554
dram[1]:       2822      2518         0         0         0         0         0         0         0         0         0         0      1292      1235      1290      1231
dram[2]:       2924      2520         0         0         0         0         0         0         0         0         0         0       712       669      1299       937
dram[3]:       2926      2521         0         0         0         0         0         0         0         0         0         0      1260       753      1269      1100
dram[4]:       2912      2506         0         0         0         0         0         0         0         0         0         0      1050      1067      1189      1038
dram[5]:       2914      2524         0         0         0         0         0         0         0         0         0         0      1015       759      1227       946
dram[6]:       2917      2523         0         0         0         0         0         0         0         0         0         0      1231       921      1241       920
dram[7]:       2957      2963         0         0         0         0         0         0         0         0         0         0       592       593       621       636
dram[8]:       2999      2915         0         0         0         0         0         0         0         0         0         0       649       650       670       672
dram[9]:       2968      3022         0         0         0         0         0         0         0         0         0         0       672       673       701       716
dram[10]:       3029      2997         0         0         0         0         0         0         0         0         0         0       781       782       811       826
dram[11]:       2993      3064         0         0         0         0         0         0         0         0         0         0       826       827       847       849
dram[12]:       2995      3004         0         0         0         0         0         0         0         0         0         0       841       842       875       887
dram[13]:       2854      3186         0         0         0         0         0         0         0         0         0         0       954       955       983       998
dram[14]:       2973      3088         0         0         0         0         0         0         0         0         0         0       897       898       926       941
dram[15]:       2881      2485         0         0         0         0         0         0         0         0         0         0      1790      1518      1786      1499
dram[16]:       2821      2487         0         0         0         0         0         0         0         0         0         0      1762      1332      1765      1393
dram[17]:       2860      2489         0         0         0         0         0         0         0         0         0         0      1348      1164      1234       831
dram[18]:       2951      2490         0         0         0         0         0         0         0         0         0         0       785       746      1232       724
dram[19]:       2953      2486         0         0         0         0         0         0         0         0         0         0      1246       679      1452       878
dram[20]:       2934      2488         0         0         0         0         0         0         0         0         0         0      1238      1032      1206       968
dram[21]:       2957      2487         0         0         0         0         0         0         0         0         0         0      1207       902      1189       929
dram[22]:       2960      2489         0         0         0       421         0         0         0         0         0         0      1250       931      1234       945
dram[23]:       2963      2922         0         0         0       436         0         0         0         0         0         0       589       610       609       668
dram[24]:       2974      2928         0         0         0         0         0         0         0         0         0         0       636       669       662       700
dram[25]:       2798      3279         0         0         0         0         0         0         0         0         0         0       661       696       700       733
dram[26]:       2791      3314         0         0         0         0         0         0         0         0         0         0       757       802       804       864
dram[27]:       2972      3059         0         0         0         0         0         0         0         0         0         0       789       847       841       933
dram[28]:       2849      3103         0         0         0         0         0         0         0         0         0         0       813       866       857       931
dram[29]:       2851      3301         0         0         0         0         0         0         0         0         0         0       910       975       971      1051
dram[30]:       2860      3325         0         0         0         0         0         0         0         0         0         0       879       918       914      1348
dram[31]:       2920      2488         0         0         0         0         0         0         0         0         0         0      1821      1533      1804      1522
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20975 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007569
n_activity=220 dram_eff=0.7273
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21116i bk13: 16a 21116i bk14: 64a 21073i bk15: 64a 21064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.681373
Bank_Level_Parallism_Col = 1.673267
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.673267 

BW Util details:
bwutil = 0.007569 
total_CMD = 21138 
util_bw = 160 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 20934 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20975 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.007569 
Either_Row_CoL_Bus_Util = 0.007711 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006135 
queue_avg = 0.073517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0735169
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20976 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007569
n_activity=198 dram_eff=0.8081
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21114i bk13: 16a 21113i bk14: 64a 21070i bk15: 64a 21059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913978
Bank_Level_Parallism_Col = 1.902703
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.902703 

BW Util details:
bwutil = 0.007569 
total_CMD = 21138 
util_bw = 160 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 20952 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20976 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.007569 
Either_Row_CoL_Bus_Util = 0.007664 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.012346 
queue_avg = 0.099205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0992052
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20956 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.008515
n_activity=257 dram_eff=0.7004
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21098i bk13: 16a 21113i bk14: 64a 21058i bk15: 64a 21059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.668085
Bank_Level_Parallism_Col = 1.665236
Bank_Level_Parallism_Ready = 1.144444
write_to_read_ratio_blp_rw_average = 0.163090
GrpLevelPara = 1.665236 

BW Util details:
bwutil = 0.008515 
total_CMD = 21138 
util_bw = 180 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 20903 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20956 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.008515 
Either_Row_CoL_Bus_Util = 0.008610 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.010989 
queue_avg = 0.144526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.144526
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20935 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.009462
n_activity=353 dram_eff=0.5666
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21117i bk13: 16a 21097i bk14: 64a 21038i bk15: 64a 21047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.454237
Bank_Level_Parallism_Col = 1.442177
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.255102
GrpLevelPara = 1.442177 

BW Util details:
bwutil = 0.009462 
total_CMD = 21138 
util_bw = 200 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 20843 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20935 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 200 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.009462 
Either_Row_CoL_Bus_Util = 0.009604 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.004926 
queue_avg = 0.083452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0834516
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20966 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.008042
n_activity=250 dram_eff=0.68
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21109i bk13: 16a 21102i bk14: 64a 21069i bk15: 64a 21045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692641
Bank_Level_Parallism_Col = 1.689956
Bank_Level_Parallism_Ready = 1.211765
write_to_read_ratio_blp_rw_average = 0.082969
GrpLevelPara = 1.689956 

BW Util details:
bwutil = 0.008042 
total_CMD = 21138 
util_bw = 170 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 20907 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20966 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.008042 
Either_Row_CoL_Bus_Util = 0.008137 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.011628 
queue_avg = 0.114722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.114722
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20976 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007569
n_activity=242 dram_eff=0.6612
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21119i bk13: 16a 21110i bk14: 64a 21065i bk15: 64a 21045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687783
Bank_Level_Parallism_Col = 1.684932
Bank_Level_Parallism_Ready = 1.212500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684932 

BW Util details:
bwutil = 0.007569 
total_CMD = 21138 
util_bw = 160 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 20917 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20976 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.007569 
Either_Row_CoL_Bus_Util = 0.007664 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.012346 
queue_avg = 0.140411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.140411
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20965 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.008042
n_activity=254 dram_eff=0.6693
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21119i bk13: 16a 21113i bk14: 64a 21067i bk15: 64a 21043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.640351
Bank_Level_Parallism_Col = 1.637168
Bank_Level_Parallism_Ready = 1.129412
write_to_read_ratio_blp_rw_average = 0.084071
GrpLevelPara = 1.637168 

BW Util details:
bwutil = 0.008042 
total_CMD = 21138 
util_bw = 170 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 20910 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20965 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.008042 
Either_Row_CoL_Bus_Util = 0.008184 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.005780 
queue_avg = 0.122197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.122197
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20574 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02649
n_activity=601 dram_eff=0.9318
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21062i bk13: 16a 21056i bk14: 64a 20781i bk15: 64a 20780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.042808
Bank_Level_Parallism_Col = 2.029160
Bank_Level_Parallism_Ready = 1.114286
write_to_read_ratio_blp_rw_average = 0.692967
GrpLevelPara = 2.029160 

BW Util details:
bwutil = 0.026493 
total_CMD = 21138 
util_bw = 560 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 20554 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20574 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.026493 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.765730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76573
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20574 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02649
n_activity=613 dram_eff=0.9135
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21061i bk13: 16a 21059i bk14: 64a 20822i bk15: 64a 20832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.880137
Bank_Level_Parallism_Col = 1.862779
Bank_Level_Parallism_Ready = 1.044643
write_to_read_ratio_blp_rw_average = 0.698113
GrpLevelPara = 1.862779 

BW Util details:
bwutil = 0.026493 
total_CMD = 21138 
util_bw = 560 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 20554 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20574 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.026493 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.678588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.678588
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20574 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02649
n_activity=628 dram_eff=0.8917
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21062i bk13: 16a 21059i bk14: 64a 20792i bk15: 64a 20785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.937294
Bank_Level_Parallism_Col = 1.920661
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.704132
GrpLevelPara = 1.920661 

BW Util details:
bwutil = 0.026493 
total_CMD = 21138 
util_bw = 560 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 20532 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20574 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.026493 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.722916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.722916
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20574 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02649
n_activity=634 dram_eff=0.8833
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21062i bk13: 16a 21060i bk14: 64a 20795i bk15: 64a 20788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.906863
Bank_Level_Parallism_Col = 1.893617
Bank_Level_Parallism_Ready = 1.067857
write_to_read_ratio_blp_rw_average = 0.707038
GrpLevelPara = 1.893617 

BW Util details:
bwutil = 0.026493 
total_CMD = 21138 
util_bw = 560 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 20526 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20574 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.026493 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.673243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.673243
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20574 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02649
n_activity=657 dram_eff=0.8524
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21061i bk13: 16a 21060i bk14: 64a 20834i bk15: 64a 20823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.758842
Bank_Level_Parallism_Col = 1.742351
Bank_Level_Parallism_Ready = 1.039286
write_to_read_ratio_blp_rw_average = 0.714976
GrpLevelPara = 1.742351 

BW Util details:
bwutil = 0.026493 
total_CMD = 21138 
util_bw = 560 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 20516 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20574 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.026493 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.628915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.628915
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20574 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02649
n_activity=629 dram_eff=0.8903
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21059i bk13: 16a 21055i bk14: 64a 20786i bk15: 64a 20798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.934102
Bank_Level_Parallism_Col = 1.917492
Bank_Level_Parallism_Ready = 1.073214
write_to_read_ratio_blp_rw_average = 0.706271
GrpLevelPara = 1.917492 

BW Util details:
bwutil = 0.026493 
total_CMD = 21138 
util_bw = 560 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 20531 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20574 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.026493 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.668464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.668464
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20574 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02649
n_activity=687 dram_eff=0.8151
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21062i bk13: 16a 21061i bk14: 64a 20794i bk15: 64a 20790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.831761
Bank_Level_Parallism_Col = 1.815748
Bank_Level_Parallism_Ready = 1.073214
write_to_read_ratio_blp_rw_average = 0.718110
GrpLevelPara = 1.815748 

BW Util details:
bwutil = 0.026493 
total_CMD = 21138 
util_bw = 560 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 20502 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20574 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.026493 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.579714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.579714
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20574 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02649
n_activity=704 dram_eff=0.7955
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21063i bk13: 16a 21060i bk14: 64a 20795i bk15: 64a 20794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.779141
Bank_Level_Parallism_Col = 1.766513
Bank_Level_Parallism_Ready = 1.069643
write_to_read_ratio_blp_rw_average = 0.725038
GrpLevelPara = 1.766513 

BW Util details:
bwutil = 0.026493 
total_CMD = 21138 
util_bw = 560 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 20486 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20574 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.026493 
Either_Row_CoL_Bus_Util = 0.026682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.528054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.528054
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20975 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007569
n_activity=200 dram_eff=0.8
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21115i bk13: 16a 21113i bk14: 64a 21064i bk15: 64a 21054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.946808
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.007569 
total_CMD = 21138 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 20950 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20975 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.007569 
Either_Row_CoL_Bus_Util = 0.007711 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006135 
queue_avg = 0.156495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.156495
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20975 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007569
n_activity=210 dram_eff=0.7619
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21114i bk13: 16a 21113i bk14: 64a 21093i bk15: 64a 21083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.634921
Bank_Level_Parallism_Col = 1.606383
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606383 

BW Util details:
bwutil = 0.007569 
total_CMD = 21138 
util_bw = 160 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 20949 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20975 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.007569 
Either_Row_CoL_Bus_Util = 0.007711 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006135 
queue_avg = 0.073328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0733277
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20975 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007569
n_activity=199 dram_eff=0.804
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21114i bk13: 16a 21114i bk14: 64a 21059i bk15: 64a 21060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.951872
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.007569 
total_CMD = 21138 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 20951 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20975 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.007569 
Either_Row_CoL_Bus_Util = 0.007711 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006135 
queue_avg = 0.153326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.153326
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20925 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=50 bw_util=0.009935
n_activity=323 dram_eff=0.6502
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21115i bk13: 16a 21111i bk14: 64a 21033i bk15: 64a 21013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.637011
Bank_Level_Parallism_Col = 1.614286
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.332143
GrpLevelPara = 1.614286 

BW Util details:
bwutil = 0.009935 
total_CMD = 21138 
util_bw = 210 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 20857 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20925 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 50 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 210 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.009935 
Either_Row_CoL_Bus_Util = 0.010077 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.004695 
queue_avg = 0.159381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.159381
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20945 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.008989
n_activity=283 dram_eff=0.6714
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21103i bk13: 16a 21118i bk14: 64a 21065i bk15: 64a 21092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.418033
Bank_Level_Parallism_Col = 1.390947
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.234568
GrpLevelPara = 1.390947 

BW Util details:
bwutil = 0.008989 
total_CMD = 21138 
util_bw = 190 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 20894 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20945 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 190 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.008989 
Either_Row_CoL_Bus_Util = 0.009130 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.005181 
queue_avg = 0.078815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0788154
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20965 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.008042
n_activity=222 dram_eff=0.7658
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21114i bk13: 16a 21112i bk14: 64a 21046i bk15: 64a 21059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.878049
Bank_Level_Parallism_Col = 1.852941
Bank_Level_Parallism_Ready = 1.070588
write_to_read_ratio_blp_rw_average = 0.093137
GrpLevelPara = 1.852941 

BW Util details:
bwutil = 0.008042 
total_CMD = 21138 
util_bw = 170 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 20933 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20965 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.008042 
Either_Row_CoL_Bus_Util = 0.008184 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.005780 
queue_avg = 0.150960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.15096
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20965 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.008042
n_activity=223 dram_eff=0.7623
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21115i bk13: 16a 21112i bk14: 64a 21062i bk15: 64a 21041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.873786
Bank_Level_Parallism_Col = 1.843902
Bank_Level_Parallism_Ready = 1.082353
write_to_read_ratio_blp_rw_average = 0.092683
GrpLevelPara = 1.843902 

BW Util details:
bwutil = 0.008042 
total_CMD = 21138 
util_bw = 170 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 20932 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20965 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.008042 
Either_Row_CoL_Bus_Util = 0.008184 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.005780 
queue_avg = 0.164964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.164964
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20879 n_act=5 n_pre=0 n_ref_event=0 n_req=205 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.01206
n_activity=457 dram_eff=0.558
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 8a 21012i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21114i bk13: 16a 21099i bk14: 64a 21059i bk15: 64a 21060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 0.972973
Bank_Level_Parallism = 1.477212
Bank_Level_Parallism_Col = 1.466307
Bank_Level_Parallism_Ready = 1.047059
write_to_read_ratio_blp_rw_average = 0.460916
GrpLevelPara = 1.466307 

BW Util details:
bwutil = 0.012064 
total_CMD = 21138 
util_bw = 255 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 20765 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20879 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 255 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 255 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.012064 
Either_Row_CoL_Bus_Util = 0.012253 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.003861 
queue_avg = 0.166383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.166383
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20517 n_act=5 n_pre=0 n_ref_event=0 n_req=352 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.02914
n_activity=782 dram_eff=0.7877
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 8a 21088i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21056i bk13: 24a 21004i bk14: 64a 20781i bk15: 64a 20701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.902965
Bank_Level_Parallism_Col = 1.895946
Bank_Level_Parallism_Ready = 1.336039
write_to_read_ratio_blp_rw_average = 0.690541
GrpLevelPara = 1.895946 

BW Util details:
bwutil = 0.029142 
total_CMD = 21138 
util_bw = 616 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 20396 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20517 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 352 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 616 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.029142 
Either_Row_CoL_Bus_Util = 0.029378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.784417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.784417
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20546 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02782
n_activity=712 dram_eff=0.8258
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21055i bk13: 24a 21013i bk14: 64a 20763i bk15: 64a 20705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.997046
Bank_Level_Parallism_Col = 1.986686
Bank_Level_Parallism_Ready = 1.323129
write_to_read_ratio_blp_rw_average = 0.693787
GrpLevelPara = 1.986686 

BW Util details:
bwutil = 0.027817 
total_CMD = 21138 
util_bw = 588 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 20461 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20546 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.027817 
Either_Row_CoL_Bus_Util = 0.028006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.675608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.675608
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20547 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02782
n_activity=798 dram_eff=0.7368
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21056i bk13: 24a 21012i bk14: 64a 20736i bk15: 64a 20749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.780000
Bank_Level_Parallism_Col = 1.775701
Bank_Level_Parallism_Ready = 1.301020
write_to_read_ratio_blp_rw_average = 0.743658
GrpLevelPara = 1.775701 

BW Util details:
bwutil = 0.027817 
total_CMD = 21138 
util_bw = 588 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 20388 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20547 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.027817 
Either_Row_CoL_Bus_Util = 0.027959 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001692 
queue_avg = 0.601429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.601429
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20548 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02782
n_activity=807 dram_eff=0.7286
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21055i bk13: 24a 21007i bk14: 64a 20761i bk15: 64a 20759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.755376
Bank_Level_Parallism_Col = 1.752355
Bank_Level_Parallism_Ready = 1.258503
write_to_read_ratio_blp_rw_average = 0.728129
GrpLevelPara = 1.752355 

BW Util details:
bwutil = 0.027817 
total_CMD = 21138 
util_bw = 588 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 20394 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20548 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.027817 
Either_Row_CoL_Bus_Util = 0.027912 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003390 
queue_avg = 0.561548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.561548
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20547 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02782
n_activity=842 dram_eff=0.6983
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21050i bk13: 24a 21016i bk14: 64a 20752i bk15: 64a 20797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655397
Bank_Level_Parallism_Col = 1.651042
Bank_Level_Parallism_Ready = 1.187075
write_to_read_ratio_blp_rw_average = 0.717448
GrpLevelPara = 1.651042 

BW Util details:
bwutil = 0.027817 
total_CMD = 21138 
util_bw = 588 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 20369 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20547 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.027817 
Either_Row_CoL_Bus_Util = 0.027959 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001692 
queue_avg = 0.534346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.534346
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20547 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02782
n_activity=812 dram_eff=0.7241
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21057i bk13: 24a 21019i bk14: 64a 20752i bk15: 64a 20752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.703125
Bank_Level_Parallism_Col = 1.701044
Bank_Level_Parallism_Ready = 1.258503
write_to_read_ratio_blp_rw_average = 0.725849
GrpLevelPara = 1.701044 

BW Util details:
bwutil = 0.027817 
total_CMD = 21138 
util_bw = 588 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 20370 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20547 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.027817 
Either_Row_CoL_Bus_Util = 0.027959 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.001692 
queue_avg = 0.607579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.607579
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20548 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02782
n_activity=843 dram_eff=0.6975
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21052i bk13: 24a 21017i bk14: 64a 20753i bk15: 64a 20771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.647583
Bank_Level_Parallism_Col = 1.643312
Bank_Level_Parallism_Ready = 1.227891
write_to_read_ratio_blp_rw_average = 0.721019
GrpLevelPara = 1.643312 

BW Util details:
bwutil = 0.027817 
total_CMD = 21138 
util_bw = 588 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 20352 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 186 
rwq = 0 
CCDLc_limit_alone = 186 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20548 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.027817 
Either_Row_CoL_Bus_Util = 0.027912 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003390 
queue_avg = 0.619926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.619926
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20548 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02782
n_activity=855 dram_eff=0.6877
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21053i bk13: 24a 21013i bk14: 64a 20751i bk15: 64a 20783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.628319
Bank_Level_Parallism_Col = 1.625317
Bank_Level_Parallism_Ready = 1.238095
write_to_read_ratio_blp_rw_average = 0.732911
GrpLevelPara = 1.625317 

BW Util details:
bwutil = 0.027817 
total_CMD = 21138 
util_bw = 588 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 20347 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20548 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.027817 
Either_Row_CoL_Bus_Util = 0.027912 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003390 
queue_avg = 0.539502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.539502
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21138 n_nop=20972 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007759
n_activity=228 dram_eff=0.7193
bk0: 0a 21138i bk1: 0a 21138i bk2: 0a 21138i bk3: 0a 21138i bk4: 0a 21138i bk5: 0a 21138i bk6: 0a 21138i bk7: 0a 21138i bk8: 0a 21138i bk9: 0a 21138i bk10: 0a 21138i bk11: 0a 21138i bk12: 16a 21116i bk13: 24a 21108i bk14: 64a 21062i bk15: 60a 21057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.726852
Bank_Level_Parallism_Col = 1.716279
Bank_Level_Parallism_Ready = 1.128049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716279 

BW Util details:
bwutil = 0.007759 
total_CMD = 21138 
util_bw = 164 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 20922 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21138 
n_nop = 20972 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.007759 
Either_Row_CoL_Bus_Util = 0.007853 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.012048 
queue_avg = 0.181238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.181238

========= L2 cache stats =========
L2_cache_bank[0]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 362, Miss = 141, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 304, Miss = 96, Miss_rate = 0.316, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 252, Miss = 84, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15726
L2_total_cache_misses = 5257
L2_total_cache_miss_rate = 0.3343
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10522
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=98990
icnt_total_pkts_simt_to_mem=98990
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 98990
Req_Network_cycles = 28151
Req_Network_injected_packets_per_cycle =       3.5164 
Req_Network_conflicts_per_cycle =       1.2242
Req_Network_conflicts_per_cycle_util =       4.6476
Req_Bank_Level_Parallism =      13.3500
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9729
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      14.2437

Reply_Network_injected_packets_num = 98990
Reply_Network_cycles = 28151
Reply_Network_injected_packets_per_cycle =        3.5164
Reply_Network_conflicts_per_cycle =        2.4631
Reply_Network_conflicts_per_cycle_util =       8.1863
Reply_Bank_Level_Parallism =      11.6871
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4102
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0440
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 123149 (inst/sec)
gpgpu_simulation_rate = 551 (cycle/sec)
gpgpu_silicon_slowdown = 2054446x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
