Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Feb 25 21:15:10 2025
| Host             : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command          : report_power -file ddr3_test_power_routed.rpt -pb ddr3_test_power_summary_routed.pb -rpx ddr3_test_power_routed.rpx
| Design           : ddr3_test
| Device           : xc7a35tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.057        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.982        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.044 |       27 |       --- |             --- |
| Slice Logic              |     0.015 |    17533 |       --- |             --- |
|   LUT as Logic           |     0.013 |     5739 |     20800 |           27.59 |
|   Register               |    <0.001 |     7874 |     41600 |           18.93 |
|   LUT as Distributed RAM |    <0.001 |      380 |      9600 |            3.96 |
|   CARRY4                 |    <0.001 |      267 |      8150 |            3.28 |
|   LUT as Shift Register  |    <0.001 |      395 |      9600 |            4.11 |
|   F7/F8 Muxes            |    <0.001 |      109 |     32600 |            0.33 |
|   Others                 |     0.000 |      692 |       --- |             --- |
| Signals                  |     0.020 |    13476 |       --- |             --- |
| Block RAM                |     0.017 |       17 |        50 |           34.00 |
| MMCM                     |     0.087 |        1 |         5 |           20.00 |
| PLL                      |     0.247 |        2 |         5 |           40.00 |
| I/O                      |     0.434 |       66 |       250 |           26.40 |
| PHASER                   |     0.112 |       14 |       --- |             --- |
| XADC                     |     0.006 |        1 |       --- |             --- |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     1.057 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.155 |       0.144 |      0.011 |
| Vccaux    |       1.800 |     0.296 |       0.283 |      0.013 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.128 |       0.127 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.023 |       0.003 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                 | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125m_clk_wiz_0                                                                                                                                        | clk_wiz_inst/inst/clk_125m_clk_wiz_0                                                                                                                                                                   |             8.1 |
| clk_25m_clk_wiz_0                                                                                                                                         | clk_wiz_inst/inst/clk_25m_clk_wiz_0                                                                                                                                                                    |            40.0 |
| clk_320m_clk_wiz_0                                                                                                                                        | clk_wiz_inst/inst/clk_320m_clk_wiz_0                                                                                                                                                                   |             3.1 |
| clk_50m_clk_wiz_0                                                                                                                                         | clk_wiz_inst/inst/clk_50m_clk_wiz_0                                                                                                                                                                    |            20.0 |
| clk_pll_i                                                                                                                                                 | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |             6.3 |
| clkfbout_clk_wiz_0                                                                                                                                        | clk_wiz_inst/inst/clkfbout_clk_wiz_0                                                                                                                                                                   |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                   |            33.0 |
| freq_refclk                                                                                                                                               | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.6 |
| iserdes_clkdiv                                                                                                                                            | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.5 |
| iserdes_clkdiv_1                                                                                                                                          | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            12.5 |
| mem_refclk                                                                                                                                                | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             3.1 |
| oserdes_clk                                                                                                                                               | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.1 |
| oserdes_clk_1                                                                                                                                             | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.1 |
| oserdes_clk_2                                                                                                                                             | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.1 |
| oserdes_clk_3                                                                                                                                             | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.1 |
| oserdes_clkdiv                                                                                                                                            | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             6.3 |
| oserdes_clkdiv_1                                                                                                                                          | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |             6.3 |
| oserdes_clkdiv_2                                                                                                                                          | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.3 |
| oserdes_clkdiv_3                                                                                                                                          | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.3 |
| pll_clk3_out                                                                                                                                              | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |             6.3 |
| pll_clkfbout                                                                                                                                              | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             3.1 |
| sync_pulse                                                                                                                                                | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            50.0 |
| sys_clk                                                                                                                                                   | sys_clk                                                                                                                                                                                                |            20.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| ddr3_test                |     0.982 |
|   clk_wiz_inst           |     0.132 |
|     inst                 |     0.132 |
|   dbg_hub                |     0.002 |
|     inst                 |     0.002 |
|       BSCANID.u_xsdbm_id |     0.002 |
|   ddr_rw_inst            |     0.705 |
|     axi_ctrl_inst        |     0.019 |
|       rd_fifo_inst       |     0.014 |
|       wr_fifo_inst       |     0.004 |
|     u_axi_ddr            |     0.686 |
|       u_axi_ddr_mig      |     0.682 |
|   top_hdmi_inst          |     0.135 |
|     hdmi_ctrl_inst       |     0.135 |
|       par2ser_inst1      |     0.033 |
|       par2ser_inst2      |     0.033 |
|       par2ser_inst3      |     0.033 |
|       par2ser_inst4      |     0.035 |
|   u_ila_0                |     0.005 |
|     inst                 |     0.005 |
|       ila_core_inst      |     0.005 |
|   u_ila_1                |     0.002 |
|     inst                 |     0.002 |
|       ila_core_inst      |     0.002 |
+--------------------------+-----------+


