/home/vhdlp10/Documents/hdl_lab/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab_10/IV_2/veriloga/veriloga.va .cadence/dfII/TextSupport/Logs/Parser/veriloga/HDL_Lab_10/veriloga/compile0.log
/home/vhdlp10/Documents/hdl_lab/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab_10/diode_test/veriloga/veriloga.va .cadence/dfII/TextSupport/Logs/Parser/veriloga/HDL_Lab_10/veriloga/compile1.log
/home/vhdlp10/Documents/hdl_lab/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab_10/ideal_adc/veriloga/veriloga.va .cadence/dfII/TextSupport/Logs/Parser/veriloga/HDL_Lab_10/veriloga/compile2.log
/home/vhdlp10/Documents/hdl_lab/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab_10/8_bit_adc/veriloga/veriloga.va .cadence/dfII/TextSupport/Logs/Parser/veriloga/HDL_Lab_10/veriloga/compile3.log
/home/vhdlp10/Documents/hdl_lab/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab_10/ADC/veriloga/veriloga.va .cadence/dfII/TextSupport/Logs/Parser/veriloga/HDL_Lab_10/veriloga/compile4.log
/home/vhdlp10/Documents/hdl_lab/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab_10/converter/veriloga/veriloga.va .cadence/dfII/TextSupport/Logs/Parser/veriloga/HDL_Lab_10/veriloga/compile5.log
