<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `dfsdm2` mod in crate `stm32f4xx_hal`."><meta name="keywords" content="rust, rustlang, rust-lang, dfsdm2"><title>stm32f4xx_hal::stm32::dfsdm2 - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../stm32f4xx_hal/index.html'><img src='../../../rust-logo.png' alt='logo' width='100'></a><p class='location'>Module dfsdm2</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li></ul></div><p class='location'><a href='../../index.html'>stm32f4xx_hal</a>::<wbr><a href='../index.html'>stm32</a></p><script>window.sidebarCurrent = {name: 'dfsdm2', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../../src/stm32f4/stm32f413/mod.rs.html#798' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../../index.html'>stm32f4xx_hal</a>::<wbr><a href='../index.html'>stm32</a>::<wbr><a class="mod" href=''>dfsdm2</a></span></h1><div class='docblock'><p>Digital filter for sigma delta modulators</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="ch0wdatr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch0wdatr mod'>ch0wdatr</a></td><td class='docblock-short'><p>channel watchdog filter data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch0awscdr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch0awscdr mod'>ch0awscdr</a></td><td class='docblock-short'><p>analog watchdog and short-circuit detector register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch0datinr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch0datinr mod'>ch0datinr</a></td><td class='docblock-short'><p>channel data input register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch1awscdr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch1awscdr mod'>ch1awscdr</a></td><td class='docblock-short'><p>AWSCD1R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch1wdatr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch1wdatr mod'>ch1wdatr</a></td><td class='docblock-short'><p>CHWDAT1R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch1datinr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch1datinr mod'>ch1datinr</a></td><td class='docblock-short'><p>CHDATIN1R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch2awscdr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch2awscdr mod'>ch2awscdr</a></td><td class='docblock-short'><p>AWSCD2R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch2wdatr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch2wdatr mod'>ch2wdatr</a></td><td class='docblock-short'><p>CHWDAT2R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch2datinr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch2datinr mod'>ch2datinr</a></td><td class='docblock-short'><p>CHDATIN2R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch3awscdr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch3awscdr mod'>ch3awscdr</a></td><td class='docblock-short'><p>AWSCD3R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch3wdatr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch3wdatr mod'>ch3wdatr</a></td><td class='docblock-short'><p>CHWDAT3R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch3datinr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch3datinr mod'>ch3datinr</a></td><td class='docblock-short'><p>CHDATIN3R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch4awscdr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch4awscdr mod'>ch4awscdr</a></td><td class='docblock-short'><p>AWSCD4R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch4wdatr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch4wdatr mod'>ch4wdatr</a></td><td class='docblock-short'><p>CHWDAT4R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch4datinr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch4datinr mod'>ch4datinr</a></td><td class='docblock-short'><p>CHDATIN4R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch5awscdr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch5awscdr mod'>ch5awscdr</a></td><td class='docblock-short'><p>AWSCD5R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch5wdatr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch5wdatr mod'>ch5wdatr</a></td><td class='docblock-short'><p>CHWDAT5R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch5datinr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch5datinr mod'>ch5datinr</a></td><td class='docblock-short'><p>CHDATIN5R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch6awscdr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch6awscdr mod'>ch6awscdr</a></td><td class='docblock-short'><p>AWSCD6R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch6wdatr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch6wdatr mod'>ch6wdatr</a></td><td class='docblock-short'><p>CHWDAT6R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch6datinr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch6datinr mod'>ch6datinr</a></td><td class='docblock-short'><p>CHDATIN6R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch7awscdr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch7awscdr mod'>ch7awscdr</a></td><td class='docblock-short'><p>AWSCD7R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch7wdatr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch7wdatr mod'>ch7wdatr</a></td><td class='docblock-short'><p>CHWDAT7R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch7datinr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch7datinr mod'>ch7datinr</a></td><td class='docblock-short'><p>CHDATIN7R</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch0cfgr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch0cfgr1 mod'>ch0cfgr1</a></td><td class='docblock-short'><p>channel configuration y register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch0cfgr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch0cfgr2 mod'>ch0cfgr2</a></td><td class='docblock-short'><p>channel configuration y register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch1cfgr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch1cfgr1 mod'>ch1cfgr1</a></td><td class='docblock-short'><p>CHCFG1R1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch1cfgr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch1cfgr2 mod'>ch1cfgr2</a></td><td class='docblock-short'><p>CHCFG1R2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch2cfgr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch2cfgr1 mod'>ch2cfgr1</a></td><td class='docblock-short'><p>CHCFG2R1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch2cfgr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch2cfgr2 mod'>ch2cfgr2</a></td><td class='docblock-short'><p>CHCFG2R2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch3cfgr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch3cfgr1 mod'>ch3cfgr1</a></td><td class='docblock-short'><p>CHCFG3R1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch3cfgr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch3cfgr2 mod'>ch3cfgr2</a></td><td class='docblock-short'><p>CHCFG3R2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch4cfgr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch4cfgr1 mod'>ch4cfgr1</a></td><td class='docblock-short'><p>CHCFG4R1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch4cfgr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch4cfgr2 mod'>ch4cfgr2</a></td><td class='docblock-short'><p>CHCFG4R2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch5cfgr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch5cfgr1 mod'>ch5cfgr1</a></td><td class='docblock-short'><p>CHCFG5R1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch5cfgr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch5cfgr2 mod'>ch5cfgr2</a></td><td class='docblock-short'><p>CHCFG5R2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch6cfgr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch6cfgr1 mod'>ch6cfgr1</a></td><td class='docblock-short'><p>CHCFG6R1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch6cfgr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch6cfgr2 mod'>ch6cfgr2</a></td><td class='docblock-short'><p>CHCFG6R2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch7cfgr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch7cfgr1 mod'>ch7cfgr1</a></td><td class='docblock-short'><p>CHCFG7R1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="ch7cfgr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::ch7cfgr2 mod'>ch7cfgr2</a></td><td class='docblock-short'><p>CHCFG7R2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0isr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0isr mod'>flt0isr</a></td><td class='docblock-short'><p>interrupt and status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0icr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0icr mod'>flt0icr</a></td><td class='docblock-short'><p>interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0fcr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0fcr mod'>flt0fcr</a></td><td class='docblock-short'><p>filter control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0awsr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0awsr mod'>flt0awsr</a></td><td class='docblock-short'><p>analog watchdog status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0jchgr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0jchgr mod'>flt0jchgr</a></td><td class='docblock-short'><p>injected channel group selection register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0awhtr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0awhtr mod'>flt0awhtr</a></td><td class='docblock-short'><p>analog watchdog high threshold register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0awltr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0awltr mod'>flt0awltr</a></td><td class='docblock-short'><p>analog watchdog low threshold register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0awcfr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0awcfr mod'>flt0awcfr</a></td><td class='docblock-short'><p>analog watchdog clear flag register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0exmax/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0exmax mod'>flt0exmax</a></td><td class='docblock-short'><p>Extremes detector maximum register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0exmin/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0exmin mod'>flt0exmin</a></td><td class='docblock-short'><p>Extremes detector minimum register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0jdatar/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0jdatar mod'>flt0jdatar</a></td><td class='docblock-short'><p>data register for injected group</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0rdatar/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0rdatar mod'>flt0rdatar</a></td><td class='docblock-short'><p>data register for the regular channel</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0cnvtimr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0cnvtimr mod'>flt0cnvtimr</a></td><td class='docblock-short'><p>conversion timer register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1isr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1isr mod'>flt1isr</a></td><td class='docblock-short'><p>interrupt and status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1icr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1icr mod'>flt1icr</a></td><td class='docblock-short'><p>interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1jchgr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1jchgr mod'>flt1jchgr</a></td><td class='docblock-short'><p>injected channel group selection register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1fcr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1fcr mod'>flt1fcr</a></td><td class='docblock-short'><p>filter control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1jdatar/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1jdatar mod'>flt1jdatar</a></td><td class='docblock-short'><p>data register for injected group</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1rdatar/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1rdatar mod'>flt1rdatar</a></td><td class='docblock-short'><p>data register for the regular channel</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1awhtr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1awhtr mod'>flt1awhtr</a></td><td class='docblock-short'><p>analog watchdog high threshold register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1awltr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1awltr mod'>flt1awltr</a></td><td class='docblock-short'><p>analog watchdog low threshold register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1awsr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1awsr mod'>flt1awsr</a></td><td class='docblock-short'><p>analog watchdog status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1awcfr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1awcfr mod'>flt1awcfr</a></td><td class='docblock-short'><p>analog watchdog clear flag register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1exmax/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1exmax mod'>flt1exmax</a></td><td class='docblock-short'><p>Extremes detector maximum register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1exmin/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1exmin mod'>flt1exmin</a></td><td class='docblock-short'><p>Extremes detector minimum register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1cnvtimr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1cnvtimr mod'>flt1cnvtimr</a></td><td class='docblock-short'><p>conversion timer register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2isr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2isr mod'>flt2isr</a></td><td class='docblock-short'><p>interrupt and status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2icr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2icr mod'>flt2icr</a></td><td class='docblock-short'><p>interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2jchgr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2jchgr mod'>flt2jchgr</a></td><td class='docblock-short'><p>injected channel group selection register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2fcr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2fcr mod'>flt2fcr</a></td><td class='docblock-short'><p>filter control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2jdatar/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2jdatar mod'>flt2jdatar</a></td><td class='docblock-short'><p>data register for injected group</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2rdatar/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2rdatar mod'>flt2rdatar</a></td><td class='docblock-short'><p>data register for the regular channel</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2awhtr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2awhtr mod'>flt2awhtr</a></td><td class='docblock-short'><p>analog watchdog high threshold register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2awltr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2awltr mod'>flt2awltr</a></td><td class='docblock-short'><p>analog watchdog low threshold register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2awsr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2awsr mod'>flt2awsr</a></td><td class='docblock-short'><p>analog watchdog status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2awcfr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2awcfr mod'>flt2awcfr</a></td><td class='docblock-short'><p>analog watchdog clear flag register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2exmax/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2exmax mod'>flt2exmax</a></td><td class='docblock-short'><p>Extremes detector maximum register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2exmin/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2exmin mod'>flt2exmin</a></td><td class='docblock-short'><p>Extremes detector minimum register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2cnvtimr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2cnvtimr mod'>flt2cnvtimr</a></td><td class='docblock-short'><p>conversion timer register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3isr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3isr mod'>flt3isr</a></td><td class='docblock-short'><p>interrupt and status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3icr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3icr mod'>flt3icr</a></td><td class='docblock-short'><p>interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3jchgr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3jchgr mod'>flt3jchgr</a></td><td class='docblock-short'><p>injected channel group selection register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3fcr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3fcr mod'>flt3fcr</a></td><td class='docblock-short'><p>filter control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3jdatar/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3jdatar mod'>flt3jdatar</a></td><td class='docblock-short'><p>data register for injected group</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3rdatar/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3rdatar mod'>flt3rdatar</a></td><td class='docblock-short'><p>data register for the regular channel</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3awhtr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3awhtr mod'>flt3awhtr</a></td><td class='docblock-short'><p>analog watchdog high threshold register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3awltr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3awltr mod'>flt3awltr</a></td><td class='docblock-short'><p>analog watchdog low threshold register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3awsr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3awsr mod'>flt3awsr</a></td><td class='docblock-short'><p>analog watchdog status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3awcfr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3awcfr mod'>flt3awcfr</a></td><td class='docblock-short'><p>analog watchdog clear flag register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3exmax/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3exmax mod'>flt3exmax</a></td><td class='docblock-short'><p>Extremes detector maximum register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3exmin/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3exmin mod'>flt3exmin</a></td><td class='docblock-short'><p>Extremes detector minimum register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3cnvtimr/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3cnvtimr mod'>flt3cnvtimr</a></td><td class='docblock-short'><p>conversion timer register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0cr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0cr1 mod'>flt0cr1</a></td><td class='docblock-short'><p>control register 1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt0cr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt0cr2 mod'>flt0cr2</a></td><td class='docblock-short'><p>control register 2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1cr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1cr1 mod'>flt1cr1</a></td><td class='docblock-short'><p>control register 1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt1cr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt1cr2 mod'>flt1cr2</a></td><td class='docblock-short'><p>control register 2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2cr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2cr1 mod'>flt2cr1</a></td><td class='docblock-short'><p>control register 1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt2cr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt2cr2 mod'>flt2cr2</a></td><td class='docblock-short'><p>control register 2</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3cr1/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3cr1 mod'>flt3cr1</a></td><td class='docblock-short'><p>control register 1</p>
</td></tr><tr class='module-item'><td><a class="mod" href="flt3cr2/index.html" title='stm32f4xx_hal::stm32::dfsdm2::flt3cr2 mod'>flt3cr2</a></td><td class='docblock-short'><p>control register 2</p>
</td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.CH0WDATR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH0WDATR struct'>CH0WDATR</a></td><td class='docblock-short'><p>channel watchdog filter data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH0AWSCDR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH0AWSCDR struct'>CH0AWSCDR</a></td><td class='docblock-short'><p>analog watchdog and short-circuit detector register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH0DATINR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH0DATINR struct'>CH0DATINR</a></td><td class='docblock-short'><p>channel data input register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH1AWSCDR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH1AWSCDR struct'>CH1AWSCDR</a></td><td class='docblock-short'><p>AWSCD1R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH1WDATR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH1WDATR struct'>CH1WDATR</a></td><td class='docblock-short'><p>CHWDAT1R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH1DATINR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH1DATINR struct'>CH1DATINR</a></td><td class='docblock-short'><p>CHDATIN1R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH2AWSCDR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH2AWSCDR struct'>CH2AWSCDR</a></td><td class='docblock-short'><p>AWSCD2R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH2WDATR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH2WDATR struct'>CH2WDATR</a></td><td class='docblock-short'><p>CHWDAT2R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH2DATINR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH2DATINR struct'>CH2DATINR</a></td><td class='docblock-short'><p>CHDATIN2R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH3AWSCDR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH3AWSCDR struct'>CH3AWSCDR</a></td><td class='docblock-short'><p>AWSCD3R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH3WDATR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH3WDATR struct'>CH3WDATR</a></td><td class='docblock-short'><p>CHWDAT3R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH3DATINR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH3DATINR struct'>CH3DATINR</a></td><td class='docblock-short'><p>CHDATIN3R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH4AWSCDR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH4AWSCDR struct'>CH4AWSCDR</a></td><td class='docblock-short'><p>AWSCD4R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH4WDATR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH4WDATR struct'>CH4WDATR</a></td><td class='docblock-short'><p>CHWDAT4R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH4DATINR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH4DATINR struct'>CH4DATINR</a></td><td class='docblock-short'><p>CHDATIN4R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH5AWSCDR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH5AWSCDR struct'>CH5AWSCDR</a></td><td class='docblock-short'><p>AWSCD5R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH5WDATR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH5WDATR struct'>CH5WDATR</a></td><td class='docblock-short'><p>CHWDAT5R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH5DATINR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH5DATINR struct'>CH5DATINR</a></td><td class='docblock-short'><p>CHDATIN5R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH6AWSCDR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH6AWSCDR struct'>CH6AWSCDR</a></td><td class='docblock-short'><p>AWSCD6R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH6WDATR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH6WDATR struct'>CH6WDATR</a></td><td class='docblock-short'><p>CHWDAT6R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH6DATINR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH6DATINR struct'>CH6DATINR</a></td><td class='docblock-short'><p>CHDATIN6R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH7AWSCDR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH7AWSCDR struct'>CH7AWSCDR</a></td><td class='docblock-short'><p>AWSCD7R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH7WDATR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH7WDATR struct'>CH7WDATR</a></td><td class='docblock-short'><p>CHWDAT7R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH7DATINR.html" title='stm32f4xx_hal::stm32::dfsdm2::CH7DATINR struct'>CH7DATINR</a></td><td class='docblock-short'><p>CHDATIN7R</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH0CFGR1.html" title='stm32f4xx_hal::stm32::dfsdm2::CH0CFGR1 struct'>CH0CFGR1</a></td><td class='docblock-short'><p>channel configuration y register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH0CFGR2.html" title='stm32f4xx_hal::stm32::dfsdm2::CH0CFGR2 struct'>CH0CFGR2</a></td><td class='docblock-short'><p>channel configuration y register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH1CFGR1.html" title='stm32f4xx_hal::stm32::dfsdm2::CH1CFGR1 struct'>CH1CFGR1</a></td><td class='docblock-short'><p>CHCFG1R1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH1CFGR2.html" title='stm32f4xx_hal::stm32::dfsdm2::CH1CFGR2 struct'>CH1CFGR2</a></td><td class='docblock-short'><p>CHCFG1R2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH2CFGR1.html" title='stm32f4xx_hal::stm32::dfsdm2::CH2CFGR1 struct'>CH2CFGR1</a></td><td class='docblock-short'><p>CHCFG2R1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH2CFGR2.html" title='stm32f4xx_hal::stm32::dfsdm2::CH2CFGR2 struct'>CH2CFGR2</a></td><td class='docblock-short'><p>CHCFG2R2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH3CFGR1.html" title='stm32f4xx_hal::stm32::dfsdm2::CH3CFGR1 struct'>CH3CFGR1</a></td><td class='docblock-short'><p>CHCFG3R1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH3CFGR2.html" title='stm32f4xx_hal::stm32::dfsdm2::CH3CFGR2 struct'>CH3CFGR2</a></td><td class='docblock-short'><p>CHCFG3R2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH4CFGR1.html" title='stm32f4xx_hal::stm32::dfsdm2::CH4CFGR1 struct'>CH4CFGR1</a></td><td class='docblock-short'><p>CHCFG4R1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH4CFGR2.html" title='stm32f4xx_hal::stm32::dfsdm2::CH4CFGR2 struct'>CH4CFGR2</a></td><td class='docblock-short'><p>CHCFG4R2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH5CFGR1.html" title='stm32f4xx_hal::stm32::dfsdm2::CH5CFGR1 struct'>CH5CFGR1</a></td><td class='docblock-short'><p>CHCFG5R1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH5CFGR2.html" title='stm32f4xx_hal::stm32::dfsdm2::CH5CFGR2 struct'>CH5CFGR2</a></td><td class='docblock-short'><p>CHCFG5R2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH6CFGR1.html" title='stm32f4xx_hal::stm32::dfsdm2::CH6CFGR1 struct'>CH6CFGR1</a></td><td class='docblock-short'><p>CHCFG6R1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH6CFGR2.html" title='stm32f4xx_hal::stm32::dfsdm2::CH6CFGR2 struct'>CH6CFGR2</a></td><td class='docblock-short'><p>CHCFG6R2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH7CFGR1.html" title='stm32f4xx_hal::stm32::dfsdm2::CH7CFGR1 struct'>CH7CFGR1</a></td><td class='docblock-short'><p>CHCFG7R1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.CH7CFGR2.html" title='stm32f4xx_hal::stm32::dfsdm2::CH7CFGR2 struct'>CH7CFGR2</a></td><td class='docblock-short'><p>CHCFG7R2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0ISR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0ISR struct'>FLT0ISR</a></td><td class='docblock-short'><p>interrupt and status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0ICR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0ICR struct'>FLT0ICR</a></td><td class='docblock-short'><p>interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0FCR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0FCR struct'>FLT0FCR</a></td><td class='docblock-short'><p>filter control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0AWSR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0AWSR struct'>FLT0AWSR</a></td><td class='docblock-short'><p>analog watchdog status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0JCHGR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0JCHGR struct'>FLT0JCHGR</a></td><td class='docblock-short'><p>injected channel group selection register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0AWHTR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0AWHTR struct'>FLT0AWHTR</a></td><td class='docblock-short'><p>analog watchdog high threshold register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0AWLTR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0AWLTR struct'>FLT0AWLTR</a></td><td class='docblock-short'><p>analog watchdog low threshold register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0AWCFR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0AWCFR struct'>FLT0AWCFR</a></td><td class='docblock-short'><p>analog watchdog clear flag register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0EXMAX.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0EXMAX struct'>FLT0EXMAX</a></td><td class='docblock-short'><p>Extremes detector maximum register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0EXMIN.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0EXMIN struct'>FLT0EXMIN</a></td><td class='docblock-short'><p>Extremes detector minimum register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0JDATAR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0JDATAR struct'>FLT0JDATAR</a></td><td class='docblock-short'><p>data register for injected group</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0RDATAR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0RDATAR struct'>FLT0RDATAR</a></td><td class='docblock-short'><p>data register for the regular channel</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0CNVTIMR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0CNVTIMR struct'>FLT0CNVTIMR</a></td><td class='docblock-short'><p>conversion timer register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1ISR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1ISR struct'>FLT1ISR</a></td><td class='docblock-short'><p>interrupt and status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1ICR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1ICR struct'>FLT1ICR</a></td><td class='docblock-short'><p>interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1JCHGR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1JCHGR struct'>FLT1JCHGR</a></td><td class='docblock-short'><p>injected channel group selection register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1FCR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1FCR struct'>FLT1FCR</a></td><td class='docblock-short'><p>filter control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1JDATAR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1JDATAR struct'>FLT1JDATAR</a></td><td class='docblock-short'><p>data register for injected group</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1RDATAR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1RDATAR struct'>FLT1RDATAR</a></td><td class='docblock-short'><p>data register for the regular channel</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1AWHTR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1AWHTR struct'>FLT1AWHTR</a></td><td class='docblock-short'><p>analog watchdog high threshold register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1AWLTR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1AWLTR struct'>FLT1AWLTR</a></td><td class='docblock-short'><p>analog watchdog low threshold register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1AWSR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1AWSR struct'>FLT1AWSR</a></td><td class='docblock-short'><p>analog watchdog status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1AWCFR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1AWCFR struct'>FLT1AWCFR</a></td><td class='docblock-short'><p>analog watchdog clear flag register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1EXMAX.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1EXMAX struct'>FLT1EXMAX</a></td><td class='docblock-short'><p>Extremes detector maximum register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1EXMIN.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1EXMIN struct'>FLT1EXMIN</a></td><td class='docblock-short'><p>Extremes detector minimum register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1CNVTIMR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1CNVTIMR struct'>FLT1CNVTIMR</a></td><td class='docblock-short'><p>conversion timer register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2ISR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2ISR struct'>FLT2ISR</a></td><td class='docblock-short'><p>interrupt and status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2ICR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2ICR struct'>FLT2ICR</a></td><td class='docblock-short'><p>interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2JCHGR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2JCHGR struct'>FLT2JCHGR</a></td><td class='docblock-short'><p>injected channel group selection register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2FCR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2FCR struct'>FLT2FCR</a></td><td class='docblock-short'><p>filter control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2JDATAR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2JDATAR struct'>FLT2JDATAR</a></td><td class='docblock-short'><p>data register for injected group</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2RDATAR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2RDATAR struct'>FLT2RDATAR</a></td><td class='docblock-short'><p>data register for the regular channel</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2AWHTR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2AWHTR struct'>FLT2AWHTR</a></td><td class='docblock-short'><p>analog watchdog high threshold register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2AWLTR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2AWLTR struct'>FLT2AWLTR</a></td><td class='docblock-short'><p>analog watchdog low threshold register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2AWSR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2AWSR struct'>FLT2AWSR</a></td><td class='docblock-short'><p>analog watchdog status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2AWCFR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2AWCFR struct'>FLT2AWCFR</a></td><td class='docblock-short'><p>analog watchdog clear flag register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2EXMAX.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2EXMAX struct'>FLT2EXMAX</a></td><td class='docblock-short'><p>Extremes detector maximum register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2EXMIN.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2EXMIN struct'>FLT2EXMIN</a></td><td class='docblock-short'><p>Extremes detector minimum register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2CNVTIMR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2CNVTIMR struct'>FLT2CNVTIMR</a></td><td class='docblock-short'><p>conversion timer register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3ISR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3ISR struct'>FLT3ISR</a></td><td class='docblock-short'><p>interrupt and status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3ICR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3ICR struct'>FLT3ICR</a></td><td class='docblock-short'><p>interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3JCHGR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3JCHGR struct'>FLT3JCHGR</a></td><td class='docblock-short'><p>injected channel group selection register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3FCR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3FCR struct'>FLT3FCR</a></td><td class='docblock-short'><p>filter control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3JDATAR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3JDATAR struct'>FLT3JDATAR</a></td><td class='docblock-short'><p>data register for injected group</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3RDATAR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3RDATAR struct'>FLT3RDATAR</a></td><td class='docblock-short'><p>data register for the regular channel</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3AWHTR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3AWHTR struct'>FLT3AWHTR</a></td><td class='docblock-short'><p>analog watchdog high threshold register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3AWLTR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3AWLTR struct'>FLT3AWLTR</a></td><td class='docblock-short'><p>analog watchdog low threshold register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3AWSR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3AWSR struct'>FLT3AWSR</a></td><td class='docblock-short'><p>analog watchdog status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3AWCFR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3AWCFR struct'>FLT3AWCFR</a></td><td class='docblock-short'><p>analog watchdog clear flag register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3EXMAX.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3EXMAX struct'>FLT3EXMAX</a></td><td class='docblock-short'><p>Extremes detector maximum register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3EXMIN.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3EXMIN struct'>FLT3EXMIN</a></td><td class='docblock-short'><p>Extremes detector minimum register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3CNVTIMR.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3CNVTIMR struct'>FLT3CNVTIMR</a></td><td class='docblock-short'><p>conversion timer register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0CR1.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0CR1 struct'>FLT0CR1</a></td><td class='docblock-short'><p>control register 1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT0CR2.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT0CR2 struct'>FLT0CR2</a></td><td class='docblock-short'><p>control register 2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1CR1.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1CR1 struct'>FLT1CR1</a></td><td class='docblock-short'><p>control register 1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT1CR2.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT1CR2 struct'>FLT1CR2</a></td><td class='docblock-short'><p>control register 2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2CR1.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2CR1 struct'>FLT2CR1</a></td><td class='docblock-short'><p>control register 1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT2CR2.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT2CR2 struct'>FLT2CR2</a></td><td class='docblock-short'><p>control register 2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3CR1.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3CR1 struct'>FLT3CR1</a></td><td class='docblock-short'><p>control register 1</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.FLT3CR2.html" title='stm32f4xx_hal::stm32::dfsdm2::FLT3CR2 struct'>FLT3CR2</a></td><td class='docblock-short'><p>control register 2</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.RegisterBlock.html" title='stm32f4xx_hal::stm32::dfsdm2::RegisterBlock struct'>RegisterBlock</a></td><td class='docblock-short'><p>Register block</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../../";window.currentCrate = "stm32f4xx_hal";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>