<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>ECE 3700: Procedures and Assignments</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    /* The extra [class] is a hack that increases specificity enough to
       override a similar rule in reveal.js */
    ul.task-list[class]{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      font-size: inherit;
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="3700.css" />
</head>
<body>
<header id="title-block-header">
<h1 class="title">ECE 3700: Procedures and Assignments</h1>
</header>
<nav id="TOC" role="doc-toc">
<ul>
<li><a href="#course-administration"
id="toc-course-administration">Course Administration</a></li>
<li><a href="#lab-procedures-and-materials"
id="toc-lab-procedures-and-materials">Lab Procedures and
Materials</a></li>
<li><a href="#assignment-groups" id="toc-assignment-groups">Assignment
Groups:</a></li>
</ul>
</nav>
<h1 id="course-administration">Course Administration</h1>
<p>Course reading materials, lecture videos, messages and grades will be
handled using the Canvas platform. Please use Canvas Messages (not
email) to contact the instructor.</p>
<p>Assignments are grouped in a recommended weekly schedule. Planned lab
assignments will comprise about 2/3 of the course. The last 1/3 will be
devoted to student design projects.</p>
<p>There is room in the schedule to fall behind slightly on the
assignments. Any assignment can be submitted up to 1 week late with no
penalty. There will be a 10% penalty after 1 week, and a 20% penalty
after 3 weeks. Course grades will be finalized on the last day of finals
week (4/30), so everything needs to be submitted before that date.</p>
<h1 id="lab-procedures-and-materials">Lab Procedures and Materials</h1>
<p>Please see the <a href="workflows/index.html">Workflow Document</a>
for full details on laboratory procedures.</p>
<p>All assigned work for this course is laboratory in nature. At
minimum, you will need:</p>
<ul>
<li>Digilent Basys3 FPGA board (available from the ECE store)</li>
<li>Access to a computer with a terminal emulator</li>
</ul>
<p>Most of our work will be running simulations. The hardware tasks
usually go quickly, so you can share a Basys3 board with other students
if youâ€™re unable to obtain one.</p>
<h1 id="assignment-groups">Assignment Groups:</h1>
<ol type="1">
<li><a href="1_verilog">Verilog Syntax and Best Practices</a>
<ol type="1">
<li><a href="1_verilog/1_modules">Modules</a>
<ol type="1">
<li><a
href="1_verilog/1_modules/1_simple_module/assigned_tasks.html">Simple
Module</a> <a
href="1_verilog/1_modules/1_simple_module/">[files]</a></li>
<li><a href="1_verilog/1_modules/2_build/assigned_tasks.html">Build
Procedure</a> <a href="1_verilog/1_modules/2_build/">[files]</a></li>
<li><a
href="1_verilog/1_modules/3_parameters/assigned_tasks.html">Parameters</a>
<a href="1_verilog/1_modules/3_parameters/">[files]</a></li>
<li><a href="1_verilog/1_modules/4_tasks/assigned_tasks.html">Tasks</a>
<a href="1_verilog/1_modules/4_tasks/">[files]</a></li>
<li><a
href="1_verilog/1_modules/5_functions/assigned_tasks.html">Functions</a>
<a href="1_verilog/1_modules/5_functions/">[files]</a></li>
</ol></li>
<li><a href="1_verilog/2_operations">Operations</a>
<ol type="1">
<li><a href="1_verilog/2_operations/1_unary/assigned_tasks.html">Unary
Operators</a> <a href="1_verilog/2_operations/1_unary/">[files]</a></li>
<li><a
href="1_verilog/2_operations/2_bitwise/assigned_tasks.html">Bitwise
Operators</a> <a
href="1_verilog/2_operations/2_bitwise/">[files]</a></li>
<li><a
href="1_verilog/2_operations/3_logical/assigned_tasks.html">Logical
Operators</a> <a
href="1_verilog/2_operations/3_logical/">[files]</a></li>
<li><a
href="1_verilog/2_operations/4_unsigned/assigned_tasks.html">Unsigned
Arithmetic</a> <a
href="1_verilog/2_operations/4_unsigned/">[files]</a></li>
<li><a href="1_verilog/2_operations/5_signed/assigned_tasks.html">Signed
Arithmetic</a> <a
href="1_verilog/2_operations/5_signed/">[files]</a></li>
</ol></li>
<li><a href="1_verilog/3_loops_conditionals">Loops and Conditionals</a>
<ol type="1">
<li><a
href="1_verilog/3_loops_conditionals/1_for_loops/assigned_tasks.html">For
Loops</a> <a
href="1_verilog/3_loops_conditionals/1_for_loops/">[files]</a></li>
<li><a
href="1_verilog/3_loops_conditionals/2_while_loops/assigned_tasks.html">While
Loops</a> <a
href="1_verilog/3_loops_conditionals/2_while_loops/">[files]</a></li>
<li><a
href="1_verilog/3_loops_conditionals/3_generate/assigned_tasks.html">Generate
Loops</a> <a
href="1_verilog/3_loops_conditionals/3_generate/">[files]</a></li>
<li><a
href="1_verilog/3_loops_conditionals/4_case/assigned_tasks.html">Case
Statements</a> <a
href="1_verilog/3_loops_conditionals/4_case/">[files]</a></li>
<li><a
href="1_verilog/3_loops_conditionals/5_conditional/assigned_tasks.html">Conditional
Operator</a> <a
href="1_verilog/3_loops_conditionals/5_conditional/">[files]</a></li>
</ol></li>
</ol></li>
<li><a href="2_rtl">RTL Design Concepts</a>
<ol type="1">
<li><a href="2_rtl/1_state_machines">State Machines</a>
<ol type="1">
<li><a href="2_rtl/1_state_machines/1_keypad/assigned_tasks.html">Keypad
Interface</a> <a
href="2_rtl/1_state_machines/1_keypad/">[files]</a></li>
<li><a
href="2_rtl/1_state_machines/2_debouncer/assigned_tasks.html">Debouncer</a>
<a href="2_rtl/1_state_machines/2_debouncer/">[files]</a></li>
<li><a
href="2_rtl/1_state_machines/3_handshaking/assigned_tasks.html">Handshaking</a>
<a href="2_rtl/1_state_machines/3_handshaking/">[files]</a></li>
</ol></li>
<li><a href="2_rtl/2_communication/">Communication Protocols</a>
<ol type="1">
<li><a href="2_rtl/2_communication/1_SPI_READ/assigned_tasks.html">SPI
READ interface</a> [ <a
href="2_rtl/2_communication/1_SPI_READ/">files</a> ]</li>
<li><a href="2_rtl/2_communication/2_SPI_WRITE/assigned_tasks.html">SPI
WRITE interface</a> [ <a
href="2_rtl/2_communication/2_SPI_WRITE/">files</a> ]</li>
</ol></li>
<li><a href="2_rtl/3_memory">Memory</a>
<ol type="1">
<li><a href="2_rtl/3_memory/1_RAM/assigned_tasks.html">Random Access
Memory</a> [ <a href="2_rtl/3_memory/1_RAM">files</a> ]</li>
<li><a href="2_rtl/3_memory/2_sin_table/assigned_tasks.html">Sin Lookup
Table (LUT)</a> [ <a href="2_rtl/3_memory/2_sin_table">files</a> ]</li>
<li><a href="2_rtl/3_memory/3_fifo/assigned_tasks.html">FIFOs, LIFOs,
Stacks, Queues</a> [ <a href="2_rtl/3_memory/3_fifo">files</a> ]</li>
</ol></li>
</ol></li>
<li><em>Final Project</em>
<ol type="1">
<li><em>Proposal</em></li>
<li><em>Specification</em></li>
<li><em>Milestone</em></li>
<li><em>Final Demonstration</em></li>
</ol></li>
</ol>
</body>
</html>
