###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 25 12:56:36 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              394                    0
PCI_CLK/func_worst_mode          1              394                    0
PCI_CLK/test_best_mode           1              394                    0
PCI_CLK/test_worst_mode          1              394                    0
SDRAM_CLK/func_best_mode         1             2860                   34
SDRAM_CLK/func_worst_mode        1             2860                   34
SDRAM_CLK/test_best_mode         1             2860                   34
SDRAM_CLK/test_worst_mode        1             2860                   34
SYS_2x_CLK/func_best_mode        1             1928                    0
SYS_2x_CLK/func_worst_mode       1             1734                    1
SYS_2x_CLK/test_best_mode        1             1928                    0
SYS_2x_CLK/test_worst_mode       1             1734                    1
SYS_CLK/func_best_mode           1             1724                    0
SYS_CLK/func_worst_mode          1             1724                    0
SYS_CLK/test_best_mode           1             1724                    0
SYS_CLK/test_worst_mode          1             1724                    0
ate_clk/test_best_mode           1             5162                   34
ate_clk/test_worst_mode          1             4968                   35
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.719     0.849     0.836        0.016       ignored                  -         0.130              -
                            PCI_CLK/func_worst_mode           -        0.719     0.849     0.836        0.016       ignored                  -         0.130              -
                            PCI_CLK/test_best_mode            -        0.719     0.849     0.836        0.016       ignored                  -         0.130              -
                            PCI_CLK/test_worst_mode           -        0.719     0.849     0.836        0.016       ignored                  -         0.130              -
                            SDRAM_CLK/func_best_mode          -        0.968     1.105     1.075        0.028       ignored                  -         0.137              -
                            SDRAM_CLK/func_worst_mode         -        0.968     1.105     1.075        0.028       ignored                  -         0.137              -
                            SDRAM_CLK/test_best_mode          -        0.968     1.105     1.075        0.028       ignored                  -         0.137              -
                            SDRAM_CLK/test_worst_mode         -        0.968     1.105     1.075        0.028       ignored                  -         0.137              -
                            SYS_2x_CLK/func_best_mode         -        1.290     1.437     1.412        0.034       ignored                  -         0.147              -
                            SYS_2x_CLK/func_worst_mode        -        1.290     1.436     1.415        0.032       ignored                  -         0.146              -
                            SYS_2x_CLK/test_best_mode         -        1.290     1.437     1.412        0.034       ignored                  -         0.147              -
                            SYS_2x_CLK/test_worst_mode        -        1.290     1.436     1.415        0.032       ignored                  -         0.146              -
                            SYS_CLK/func_best_mode            -        1.007     1.153     1.133        0.031       ignored                  -         0.146              -
                            SYS_CLK/func_worst_mode           -        1.007     1.153     1.133        0.031       ignored                  -         0.146              -
                            SYS_CLK/test_best_mode            -        1.007     1.153     1.133        0.031       ignored                  -         0.146              -
                            SYS_CLK/test_worst_mode           -        1.007     1.153     1.133        0.031       ignored                  -         0.146              -
                            ate_clk/test_best_mode            -        0.941     1.100     1.058        0.031       ignored                  -         0.159              -
                            ate_clk/test_worst_mode           -        0.941     1.095     1.058        0.031       ignored                  -         0.154              -
worst_corner:setup.late     PCI_CLK/func_best_mode        none         0.734     0.887     0.871        0.020       auto computed        0.176         0.153    100% {0.734, 0.887}
                            PCI_CLK/func_worst_mode       none         0.734     0.887     0.871        0.020       auto computed        0.176         0.153    100% {0.734, 0.887}
                            PCI_CLK/test_best_mode        none         0.734     0.887     0.871        0.020       auto computed        0.176         0.153    100% {0.734, 0.887}
                            PCI_CLK/test_worst_mode       none         0.734     0.887     0.871        0.020       auto computed        0.176         0.153    100% {0.734, 0.887}
                            SDRAM_CLK/func_best_mode      none         0.998     1.161     1.127        0.032       auto computed        0.176         0.162    100% {0.998, 1.161}
                            SDRAM_CLK/func_worst_mode     none         0.998     1.161     1.127        0.032       auto computed        0.176         0.162    100% {0.998, 1.161}
                            SDRAM_CLK/test_best_mode      none         0.998     1.161     1.127        0.032       auto computed        0.176         0.162    100% {0.998, 1.161}
                            SDRAM_CLK/test_worst_mode     none         0.998     1.161     1.127        0.032       auto computed        0.176         0.162    100% {0.998, 1.161}
                            SYS_2x_CLK/func_best_mode     none         1.313     1.485     1.462        0.039       auto computed        0.176         0.172    100% {1.313, 1.485}
                            SYS_2x_CLK/func_worst_mode    none         1.313     1.485     1.466        0.037       auto computed        0.176         0.172    100% {1.313, 1.485}
                            SYS_2x_CLK/test_best_mode     none         1.313     1.485     1.462        0.039       auto computed        0.176         0.172    100% {1.313, 1.485}
                            SYS_2x_CLK/test_worst_mode    none         1.313     1.485     1.466        0.037       auto computed        0.176         0.172    100% {1.313, 1.485}
                            SYS_CLK/func_best_mode        none         1.036     1.199     1.181        0.035       auto computed        0.177         0.163    100% {1.036, 1.199}
                            SYS_CLK/func_worst_mode       none         1.036     1.199     1.181        0.035       auto computed        0.177         0.163    100% {1.036, 1.199}
                            SYS_CLK/test_best_mode        none         1.036     1.199     1.181        0.035       auto computed        0.177         0.163    100% {1.036, 1.199}
                            SYS_CLK/test_worst_mode       none         1.036     1.199     1.181        0.035       auto computed        0.177         0.163    100% {1.036, 1.199}
                            ate_clk/test_best_mode        none         0.964     1.136     1.105        0.033       auto computed        0.176         0.171    100% {0.964, 1.136}
                            ate_clk/test_worst_mode       none         0.964     1.136     1.106        0.033       auto computed        0.176         0.171    100% {0.964, 1.136}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.134     0.184     0.172        0.008       ignored                  -         0.050              -
                            PCI_CLK/func_worst_mode           -        0.134     0.184     0.172        0.008       ignored                  -         0.050              -
                            PCI_CLK/test_best_mode            -        0.134     0.184     0.172        0.008       ignored                  -         0.050              -
                            PCI_CLK/test_worst_mode           -        0.134     0.184     0.172        0.008       ignored                  -         0.050              -
                            SDRAM_CLK/func_best_mode          -        0.175     0.229     0.220        0.007       ignored                  -         0.053              -
                            SDRAM_CLK/func_worst_mode         -        0.175     0.229     0.220        0.007       ignored                  -         0.053              -
                            SDRAM_CLK/test_best_mode          -        0.175     0.229     0.220        0.007       ignored                  -         0.053              -
                            SDRAM_CLK/test_worst_mode         -        0.175     0.229     0.220        0.007       ignored                  -         0.053              -
                            SYS_2x_CLK/func_best_mode         -        0.234     0.360     0.292        0.018       ignored                  -         0.126              -
                            SYS_2x_CLK/func_worst_mode        -        0.234     0.294     0.287        0.008       ignored                  -         0.060              -
                            SYS_2x_CLK/test_best_mode         -        0.234     0.360     0.292        0.018       ignored                  -         0.126              -
                            SYS_2x_CLK/test_worst_mode        -        0.234     0.294     0.287        0.008       ignored                  -         0.060              -
                            SYS_CLK/func_best_mode            -        0.187     0.243     0.236        0.007       ignored                  -         0.056              -
                            SYS_CLK/func_worst_mode           -        0.187     0.243     0.236        0.007       ignored                  -         0.056              -
                            SYS_CLK/test_best_mode            -        0.187     0.243     0.236        0.007       ignored                  -         0.056              -
                            SYS_CLK/test_worst_mode           -        0.187     0.243     0.236        0.007       ignored                  -         0.056              -
                            ate_clk/test_best_mode            -        0.173     0.299     0.216        0.014       ignored                  -         0.126              -
                            ate_clk/test_worst_mode           -        0.173     0.223     0.214        0.007       ignored                  -         0.049              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.139     0.190     0.177        0.008       ignored                  -         0.051              -
                            PCI_CLK/func_worst_mode           -        0.139     0.190     0.177        0.008       ignored                  -         0.051              -
                            PCI_CLK/test_best_mode            -        0.139     0.190     0.177        0.008       ignored                  -         0.051              -
                            PCI_CLK/test_worst_mode           -        0.139     0.190     0.177        0.008       ignored                  -         0.051              -
                            SDRAM_CLK/func_best_mode          -        0.179     0.237     0.227        0.007       ignored                  -         0.058              -
                            SDRAM_CLK/func_worst_mode         -        0.179     0.237     0.227        0.007       ignored                  -         0.058              -
                            SDRAM_CLK/test_best_mode          -        0.179     0.237     0.227        0.007       ignored                  -         0.058              -
                            SDRAM_CLK/test_worst_mode         -        0.179     0.237     0.227        0.007       ignored                  -         0.058              -
                            SYS_2x_CLK/func_best_mode         -        0.240     0.366     0.299        0.018       ignored                  -         0.126              -
                            SYS_2x_CLK/func_worst_mode        -        0.240     0.301     0.294        0.008       ignored                  -         0.061              -
                            SYS_2x_CLK/test_best_mode         -        0.240     0.366     0.299        0.018       ignored                  -         0.126              -
                            SYS_2x_CLK/test_worst_mode        -        0.240     0.301     0.294        0.008       ignored                  -         0.061              -
                            SYS_CLK/func_best_mode            -        0.191     0.249     0.242        0.007       ignored                  -         0.058              -
                            SYS_CLK/func_worst_mode           -        0.191     0.249     0.242        0.007       ignored                  -         0.058              -
                            SYS_CLK/test_best_mode            -        0.191     0.249     0.242        0.007       ignored                  -         0.058              -
                            SYS_CLK/test_worst_mode           -        0.191     0.249     0.242        0.007       ignored                  -         0.058              -
                            ate_clk/test_best_mode            -        0.175     0.303     0.222        0.014       ignored                  -         0.128              -
                            ate_clk/test_worst_mode           -        0.175     0.229     0.220        0.007       ignored                  -         0.054              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.719       -       0.849       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/func_worst_mode       0.719       -       0.849       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/test_best_mode        0.719       -       0.849       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/test_worst_mode       0.719       -       0.849       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            SDRAM_CLK/func_best_mode      0.968       -       1.105       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/func_worst_mode     0.968       -       1.105       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_best_mode      0.968       -       1.105       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_worst_mode     0.968       -       1.105       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SYS_2x_CLK/func_best_mode     1.290       -       1.437       -
-    min I_PARSER/out_bus_reg_0_/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK
                            SYS_2x_CLK/func_worst_mode    1.290       -       1.436       -
-    min I_PARSER/out_bus_reg_0_/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_2x_CLK/test_best_mode     1.290       -       1.437       -
-    min I_PARSER/out_bus_reg_0_/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK
                            SYS_2x_CLK/test_worst_mode    1.290       -       1.436       -
-    min I_PARSER/out_bus_reg_0_/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_CLK/func_best_mode        1.007       -       1.153       -
-    min I_PARSER/out_bus_reg_0_/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_CLK/func_worst_mode       1.007       -       1.153       -
-    min I_PARSER/out_bus_reg_0_/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_CLK/test_best_mode        1.007       -       1.153       -
-    min I_PARSER/out_bus_reg_0_/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_CLK/test_worst_mode       1.007       -       1.153       -
-    min I_PARSER/out_bus_reg_0_/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            ate_clk/test_best_mode        0.941       -       1.100       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK
                            ate_clk/test_worst_mode       0.941       -       1.095       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.734       -       0.887       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/func_worst_mode       0.734       -       0.887       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/test_best_mode        0.734       -       0.887       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/test_worst_mode       0.734       -       0.887       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            SDRAM_CLK/func_best_mode      0.998       -       1.161       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/func_worst_mode     0.998       -       1.161       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_best_mode      0.998       -       1.161       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_worst_mode     0.998       -       1.161       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SYS_2x_CLK/func_best_mode     1.313       -       1.485       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_2x_CLK/func_worst_mode    1.313       -       1.485       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_2x_CLK/test_best_mode     1.313       -       1.485       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_2x_CLK/test_worst_mode    1.313       -       1.485       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_CLK/func_best_mode        1.036       -       1.199       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_CLK/func_worst_mode       1.036       -       1.199       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_CLK/test_best_mode        1.036       -       1.199       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_CLK/test_worst_mode       1.036       -       1.199       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            ate_clk/test_best_mode        0.964       -       1.136       -
-    min snps_clk_chain_1/U_shftreg_0/ff_0/q_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            ate_clk/test_worst_mode       0.964       -       1.136       -
-    min snps_clk_chain_1/U_shftreg_0/ff_0/q_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.134       -       0.184       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/func_worst_mode       0.134       -       0.184       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/test_best_mode        0.134       -       0.184       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/test_worst_mode       0.134       -       0.184       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            SDRAM_CLK/func_best_mode      0.175       -       0.229       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK
                            SDRAM_CLK/func_worst_mode     0.175       -       0.229       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK
                            SDRAM_CLK/test_best_mode      0.175       -       0.229       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK
                            SDRAM_CLK/test_worst_mode     0.175       -       0.229       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK
                            SYS_2x_CLK/func_best_mode     0.234       -       0.360       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/func_worst_mode    0.234       -       0.294       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_2x_CLK/test_best_mode     0.234       -       0.360       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/test_worst_mode    0.234       -       0.294       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/func_best_mode        0.187       -       0.243       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/func_worst_mode       0.187       -       0.243       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/test_best_mode        0.187       -       0.243       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/test_worst_mode       0.187       -       0.243       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            ate_clk/test_best_mode        0.173       -       0.299       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            ate_clk/test_worst_mode       0.173       -       0.223       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.139       -       0.190       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/func_worst_mode       0.139       -       0.190       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/test_best_mode        0.139       -       0.190       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/test_worst_mode       0.139       -       0.190       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            SDRAM_CLK/func_best_mode      0.179       -       0.237       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
                            SDRAM_CLK/func_worst_mode     0.179       -       0.237       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
                            SDRAM_CLK/test_best_mode      0.179       -       0.237       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
                            SDRAM_CLK/test_worst_mode     0.179       -       0.237       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
                            SYS_2x_CLK/func_best_mode     0.240       -       0.366       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/func_worst_mode    0.240       -       0.301       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_0__24_/CLK
                            SYS_2x_CLK/test_best_mode     0.240       -       0.366       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/test_worst_mode    0.240       -       0.301       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_0__24_/CLK
                            SYS_CLK/func_best_mode        0.191       -       0.249       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_0__24_/CLK
                            SYS_CLK/func_worst_mode       0.191       -       0.249       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_0__24_/CLK
                            SYS_CLK/test_best_mode        0.191       -       0.249       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_0__24_/CLK
                            SYS_CLK/test_worst_mode       0.191       -       0.249       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_0__24_/CLK
                            ate_clk/test_best_mode        0.175       -       0.303       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            ate_clk/test_worst_mode       0.175       -       0.229       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
----------------------------------------------------------------------------------------------

