

================================================================
== Vivado HLS Report for 'AXIS2GrayArray'
================================================================
* Date:           Fri May 26 21:01:37 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|    10.648|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077921|  2077921|  2077921|  2077921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|     84|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    123|    -|
|Register         |        -|      -|     143|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     143|    207|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |canny_edge_rectanbkb_U15  |canny_edge_rectanbkb  |    i0 * i1   |
    |canny_edge_rectancud_U16  |canny_edge_rectancud  | i0 + i1 * i2 |
    |canny_edge_rectandEe_U17  |canny_edge_rectandEe  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_135_p2                      |     +    |      0|  0|  13|          11|           1|
    |yi_fu_123_p2                      |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |axis_src_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln86_fu_117_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln87_fu_129_p2               |   icmp   |      0|  0|  13|          11|           9|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |phitmp318_fu_194_p3               |  select  |      0|  0|   8|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  84|          56|          34|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |axis_in_TDATA_blk_n         |   9|          2|    1|          2|
    |axis_src_data_V_0_data_out  |   9|          2|   24|         48|
    |axis_src_data_V_0_state     |  15|          3|    2|          6|
    |fifo1_blk_n                 |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |xi_0_reg_106                |   9|          2|   11|         22|
    |yi_0_reg_95                 |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 123|         26|   55|        115|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |axis_src_data_V_0_payload_A      |  24|   0|   24|          0|
    |axis_src_data_V_0_payload_B      |  24|   0|   24|          0|
    |axis_src_data_V_0_sel_rd         |   1|   0|    1|          0|
    |axis_src_data_V_0_sel_wr         |   1|   0|    1|          0|
    |axis_src_data_V_0_state          |   2|   0|    2|          0|
    |icmp_ln87_reg_235                |   1|   0|    1|          0|
    |icmp_ln87_reg_235_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln544_reg_244                |  23|   0|   23|          0|
    |phitmp318_reg_259                |   8|   0|    8|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_8_reg_254                    |   8|   0|    8|          0|
    |trunc_ln_reg_249                 |   8|   0|    8|          0|
    |xi_0_reg_106                     |  11|   0|   11|          0|
    |yi_0_reg_95                      |  11|   0|   11|          0|
    |yi_reg_230                       |  11|   0|   11|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 143|   0|  143|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_done         | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|start_out       | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|start_write     | out |    1| ap_ctrl_hs |  AXIS2GrayArray | return value |
|axis_in_TDATA   |  in |   24|    axis    | axis_src_data_V |    pointer   |
|axis_in_TVALID  |  in |    1|    axis    | axis_src_data_V |    pointer   |
|axis_in_TREADY  | out |    1|    axis    | axis_src_data_V |    pointer   |
|fifo1_din       | out |    8|   ap_fifo  |      fifo1      |    pointer   |
|fifo1_full_n    |  in |    1|   ap_fifo  |      fifo1      |    pointer   |
|fifo1_write     | out |    1|   ap_fifo  |      fifo1      |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

