---
toc: true 
draft: true
date: 2020-12-16T15:03:44-07:00
image: "/content-cover-images/coffee-phone.jpg"
summary: "Computer Architecture III, uOttawa W20, with Miodrag Bolic course
notes. Page structure based on final exam study guide."
title: "CEG4136: CompArc III"
---

# Computer Architecture III 

Course Information: 

- Taught by Professor Miodrag Bolic
- Notes are from the Winter 2020 session
- Topics covered are a continuation of higher-level computing topics from the
  previous course, Computer Architecture II

# Topics Covered

- Caches
- Processor Architectures
  - RISC (Reduced Instruction Set Computer)
  - Vector
  - VLIW (Very Long Instruction Word)
  - Superscalar
  - Multithreaded Architectures
- Interconnection Network Topologies & Performance
- Shared-Memory Architectures
- Message Passing Architectures
- Multi-Core Architectures
- Network-On-Chip
- Deep Learning
- Open-CL
- Parallel Programming
- Operating Systems

# Dynamic Interconnection Networks

## Properties

### Network Latency
### Hardware Complexity
### Blocking/Non-Blocking

## Switches

Note Permutations and Legitimate States

## Multi-Stage Interconnection Networks

Omega Network: topology, number of switches, routing protocol

## Crossbar

# Static Interconnection Networks

Prep by reading slides and assignment.

## Properties

Node degree, diameter, bisection width.

## Types

### Complete

### Star

### Tree

### Linear Array

### Ring

### Mesh

### Torus

### HyperCube

Note routing protocol.

### K-ary N-cubes


# Message Passing

## Properties

## Store-and-Forward Routing
## Wormhole Routing
## Virtual Channels
## Deterministic Routing Algorithms
## Deadlocks

# Shared Memory Systems

## Cache Coherence Policies

### Snooping Protocols
### Directory Protocols

# Parallel Programming

Example: Addition and matrix multiplication on shared memory and message passing
systems.

# Architecture Performance

## Amdahl's Law
## Speedup and Efficiency Equations
## Parallelism
## Scalability
## Parallel Program Performance
## Parallel System Classification

# Manycore Cache Coherence

Yes, _manycore_ is not a misspelling of _multicore_, it's a real thing.

## Coherence Bandwidth Requirements
## Broadcast VS Directory Protocols
## L2 Cache Read Hit/Miss Procedures

For private and shared L2 caches.

# Manycore Router Design

- Virtual channel router architecture
- Pipeline stages
- Buffer organization
- Switch organization
- Arbiters and allocators (round-robin arbiter)

# Synchronization

## Mutex
## Barrier
## ISA Implementations
- T&S
- LL & SC
