###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16250   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11490   # Number of read row buffer hits
num_read_cmds                  =        16250   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4769   # Number of ACT commands
num_pre_cmds                   =         4757   # Number of PRE commands
num_ondemand_pres              =         1053   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2728537   # Cyles of rank active rank.0
rank_active_cycles.1           =      2202534   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7271463   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7797466   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14710   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          150   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           48   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           22   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           15   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1267   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5433   # Read request latency (cycles)
read_latency[40-59]            =         4044   # Read request latency (cycles)
read_latency[60-79]            =         1675   # Read request latency (cycles)
read_latency[80-99]            =          621   # Read request latency (cycles)
read_latency[100-119]          =          551   # Read request latency (cycles)
read_latency[120-139]          =          433   # Read request latency (cycles)
read_latency[140-159]          =          333   # Read request latency (cycles)
read_latency[160-179]          =          303   # Read request latency (cycles)
read_latency[180-199]          =          263   # Read request latency (cycles)
read_latency[200-]             =         2594   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =    6.552e+07   # Read energy
act_energy                     =   1.3048e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.4903e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74278e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.70261e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.37438e+09   # Active standby energy rank.1
average_read_latency           =      128.774   # Average read request latency (cycles)
average_interarrival           =      615.263   # Average request interarrival latency (cycles)
total_energy                   =  1.10933e+10   # Total energy (pJ)
average_power                  =      1109.33   # Average power (mW)
average_bandwidth              =     0.138667   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16466   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12041   # Number of read row buffer hits
num_read_cmds                  =        16466   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4440   # Number of ACT commands
num_pre_cmds                   =         4429   # Number of PRE commands
num_ondemand_pres              =           55   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2323046   # Cyles of rank active rank.0
rank_active_cycles.1           =      2409921   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7676954   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7590079   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14937   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          176   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           49   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           26   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           12   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            8   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1233   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6008   # Read request latency (cycles)
read_latency[40-59]            =         4661   # Read request latency (cycles)
read_latency[60-79]            =         1402   # Read request latency (cycles)
read_latency[80-99]            =          657   # Read request latency (cycles)
read_latency[100-119]          =          461   # Read request latency (cycles)
read_latency[120-139]          =          286   # Read request latency (cycles)
read_latency[140-159]          =          220   # Read request latency (cycles)
read_latency[160-179]          =          238   # Read request latency (cycles)
read_latency[180-199]          =          219   # Read request latency (cycles)
read_latency[200-]             =         2314   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.63909e+07   # Read energy
act_energy                     =  1.21478e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.68494e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64324e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.44958e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.50379e+09   # Active standby energy rank.1
average_read_latency           =      117.335   # Average read request latency (cycles)
average_interarrival           =      607.191   # Average request interarrival latency (cycles)
total_energy                   =  1.10647e+10   # Total energy (pJ)
average_power                  =      1106.47   # Average power (mW)
average_bandwidth              =      0.14051   # Average bandwidth
