// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module weight_mmcpy_everyKx (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_Weight_AWVALID,
        m_axi_Weight_AWREADY,
        m_axi_Weight_AWADDR,
        m_axi_Weight_AWID,
        m_axi_Weight_AWLEN,
        m_axi_Weight_AWSIZE,
        m_axi_Weight_AWBURST,
        m_axi_Weight_AWLOCK,
        m_axi_Weight_AWCACHE,
        m_axi_Weight_AWPROT,
        m_axi_Weight_AWQOS,
        m_axi_Weight_AWREGION,
        m_axi_Weight_AWUSER,
        m_axi_Weight_WVALID,
        m_axi_Weight_WREADY,
        m_axi_Weight_WDATA,
        m_axi_Weight_WSTRB,
        m_axi_Weight_WLAST,
        m_axi_Weight_WID,
        m_axi_Weight_WUSER,
        m_axi_Weight_ARVALID,
        m_axi_Weight_ARREADY,
        m_axi_Weight_ARADDR,
        m_axi_Weight_ARID,
        m_axi_Weight_ARLEN,
        m_axi_Weight_ARSIZE,
        m_axi_Weight_ARBURST,
        m_axi_Weight_ARLOCK,
        m_axi_Weight_ARCACHE,
        m_axi_Weight_ARPROT,
        m_axi_Weight_ARQOS,
        m_axi_Weight_ARREGION,
        m_axi_Weight_ARUSER,
        m_axi_Weight_RVALID,
        m_axi_Weight_RREADY,
        m_axi_Weight_RDATA,
        m_axi_Weight_RLAST,
        m_axi_Weight_RID,
        m_axi_Weight_RUSER,
        m_axi_Weight_RRESP,
        m_axi_Weight_BVALID,
        m_axi_Weight_BREADY,
        m_axi_Weight_BRESP,
        m_axi_Weight_BID,
        m_axi_Weight_BUSER,
        Weight_offset,
        weight_memcpy_buffer_address0,
        weight_memcpy_buffer_ce0,
        weight_memcpy_buffer_we0,
        weight_memcpy_buffer_d0,
        t3_V,
        t4_V,
        next_t3_0_V_read,
        next_t4_0_V_read,
        ReadLength,
        init_enable,
        enable,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_pp0_stage0 = 11'd256;
parameter    ap_ST_fsm_state12 = 11'd512;
parameter    ap_ST_fsm_state13 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_Weight_AWVALID;
input   m_axi_Weight_AWREADY;
output  [31:0] m_axi_Weight_AWADDR;
output  [0:0] m_axi_Weight_AWID;
output  [31:0] m_axi_Weight_AWLEN;
output  [2:0] m_axi_Weight_AWSIZE;
output  [1:0] m_axi_Weight_AWBURST;
output  [1:0] m_axi_Weight_AWLOCK;
output  [3:0] m_axi_Weight_AWCACHE;
output  [2:0] m_axi_Weight_AWPROT;
output  [3:0] m_axi_Weight_AWQOS;
output  [3:0] m_axi_Weight_AWREGION;
output  [0:0] m_axi_Weight_AWUSER;
output   m_axi_Weight_WVALID;
input   m_axi_Weight_WREADY;
output  [31:0] m_axi_Weight_WDATA;
output  [3:0] m_axi_Weight_WSTRB;
output   m_axi_Weight_WLAST;
output  [0:0] m_axi_Weight_WID;
output  [0:0] m_axi_Weight_WUSER;
output   m_axi_Weight_ARVALID;
input   m_axi_Weight_ARREADY;
output  [31:0] m_axi_Weight_ARADDR;
output  [0:0] m_axi_Weight_ARID;
output  [31:0] m_axi_Weight_ARLEN;
output  [2:0] m_axi_Weight_ARSIZE;
output  [1:0] m_axi_Weight_ARBURST;
output  [1:0] m_axi_Weight_ARLOCK;
output  [3:0] m_axi_Weight_ARCACHE;
output  [2:0] m_axi_Weight_ARPROT;
output  [3:0] m_axi_Weight_ARQOS;
output  [3:0] m_axi_Weight_ARREGION;
output  [0:0] m_axi_Weight_ARUSER;
input   m_axi_Weight_RVALID;
output   m_axi_Weight_RREADY;
input  [31:0] m_axi_Weight_RDATA;
input   m_axi_Weight_RLAST;
input  [0:0] m_axi_Weight_RID;
input  [0:0] m_axi_Weight_RUSER;
input  [1:0] m_axi_Weight_RRESP;
input   m_axi_Weight_BVALID;
output   m_axi_Weight_BREADY;
input  [1:0] m_axi_Weight_BRESP;
input  [0:0] m_axi_Weight_BID;
input  [0:0] m_axi_Weight_BUSER;
input  [29:0] Weight_offset;
output  [5:0] weight_memcpy_buffer_address0;
output   weight_memcpy_buffer_ce0;
output   weight_memcpy_buffer_we0;
output  [31:0] weight_memcpy_buffer_d0;
input  [1:0] t3_V;
input  [2:0] t4_V;
input  [2:0] next_t3_0_V_read;
input  [2:0] next_t4_0_V_read;
input  [7:0] ReadLength;
input   init_enable;
input   enable;
output  [2:0] ap_return_0;
output  [2:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_Weight_ARVALID;
reg m_axi_Weight_RREADY;
reg weight_memcpy_buffer_ce0;
reg weight_memcpy_buffer_we0;
reg[2:0] ap_return_0;
reg[2:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] Woffset;
reg    Weight_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    Weight_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_reg_311;
reg   [7:0] indvar_reg_154;
reg   [7:0] indvar_reg_154_pp0_iter1_reg;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] ReadLength_cast1_fu_184_p1;
reg   [31:0] ReadLength_cast1_reg_289;
wire   [2:0] t3_V_cast_fu_188_p1;
reg   [2:0] t3_V_cast_reg_295;
wire  signed [31:0] p_Woffset_load_fu_196_p3;
reg  signed [31:0] p_Woffset_load_reg_300;
wire   [0:0] enable_read_read_fu_82_p2;
reg   [31:0] Weight_addr_reg_305;
wire   [0:0] exitcond_fu_228_p2;
reg   [0:0] exitcond_reg_311_pp0_iter1_reg;
wire   [7:0] indvar_next_fu_233_p2;
reg   [7:0] indvar_next_reg_315;
reg    ap_enable_reg_pp0_iter0;
reg   [31:0] Weight_addr_read_reg_320;
wire    ap_CS_fsm_state8;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter2;
reg   [7:0] ap_phi_mux_indvar_phi_fu_158_p4;
reg   [2:0] next_t4_0_V_write_a_reg_166;
wire    ap_CS_fsm_state12;
reg   [2:0] next_t3_0_V_write_a_reg_175;
wire   [63:0] indvar1_fu_239_p1;
wire  signed [63:0] sum_cast_fu_218_p1;
reg    ap_reg_ioackin_m_axi_Weight_ARREADY;
reg    ap_sig_ioackin_m_axi_Weight_ARREADY;
wire   [31:0] tmp_1_fu_244_p2;
wire   [0:0] p_Woffset_load_fu_196_p0;
wire  signed [32:0] tmp_cast_fu_204_p1;
wire   [32:0] sext_cast_fu_208_p1;
wire   [32:0] sum_fu_212_p2;
wire    ap_CS_fsm_state13;
reg   [2:0] ap_return_0_preg;
reg   [2:0] ap_return_1_preg;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 Woffset = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_reg_ioackin_m_axi_Weight_ARREADY = 1'b0;
#0 ap_return_0_preg = 3'd0;
#0 ap_return_1_preg = 3'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_Weight_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((ap_sig_ioackin_m_axi_Weight_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_Weight_ARREADY <= 1'b0;
            end else if ((m_axi_Weight_ARREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_Weight_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 3'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_0_preg <= next_t3_0_V_write_a_reg_175;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 3'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_1_preg <= next_t4_0_V_write_a_reg_166;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_311 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_reg_154 <= indvar_next_reg_315;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_reg_154 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((enable_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        next_t3_0_V_write_a_reg_175 <= next_t3_0_V_read;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        next_t3_0_V_write_a_reg_175 <= t3_V_cast_reg_295;
    end
end

always @ (posedge ap_clk) begin
    if (((enable_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        next_t4_0_V_write_a_reg_166 <= next_t4_0_V_read;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        next_t4_0_V_write_a_reg_166 <= t4_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ReadLength_cast1_reg_289[7 : 0] <= ReadLength_cast1_fu_184_p1[7 : 0];
        t3_V_cast_reg_295[1 : 0] <= t3_V_cast_fu_188_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_311 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Weight_addr_read_reg_320 <= m_axi_Weight_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (enable_read_read_fu_82_p2 == 1'd1))) begin
        Weight_addr_reg_305 <= sum_cast_fu_218_p1;
        p_Woffset_load_reg_300 <= p_Woffset_load_fu_196_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Woffset <= tmp_1_fu_244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_reg_311 <= exitcond_fu_228_p2;
        exitcond_reg_311_pp0_iter1_reg <= exitcond_reg_311;
        indvar_reg_154_pp0_iter1_reg <= indvar_reg_154;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_next_reg_315 <= indvar_next_fu_233_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Weight_blk_n_AR = m_axi_Weight_ARREADY;
    end else begin
        Weight_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_reg_311 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        Weight_blk_n_R = m_axi_Weight_RVALID;
    end else begin
        Weight_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_fu_228_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_311 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_phi_fu_158_p4 = indvar_next_reg_315;
    end else begin
        ap_phi_mux_indvar_phi_fu_158_p4 = indvar_reg_154;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_0 = next_t3_0_V_write_a_reg_175;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return_1 = next_t4_0_V_write_a_reg_166;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_m_axi_Weight_ARREADY == 1'b0)) begin
        ap_sig_ioackin_m_axi_Weight_ARREADY = m_axi_Weight_ARREADY;
    end else begin
        ap_sig_ioackin_m_axi_Weight_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_m_axi_Weight_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_Weight_ARVALID = 1'b1;
    end else begin
        m_axi_Weight_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_311 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_Weight_RREADY = 1'b1;
    end else begin
        m_axi_Weight_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weight_memcpy_buffer_ce0 = 1'b1;
    end else begin
        weight_memcpy_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_311_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weight_memcpy_buffer_we0 = 1'b1;
    end else begin
        weight_memcpy_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((enable_read_read_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (enable_read_read_fu_82_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_sig_ioackin_m_axi_Weight_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_fu_228_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_fu_228_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ReadLength_cast1_fu_184_p1 = ReadLength;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond_reg_311 == 1'd0) & (m_axi_Weight_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond_reg_311 == 1'd0) & (m_axi_Weight_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((exitcond_reg_311 == 1'd0) & (m_axi_Weight_RVALID == 1'b0));
end

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign enable_read_read_fu_82_p2 = enable;

assign exitcond_fu_228_p2 = ((ap_phi_mux_indvar_phi_fu_158_p4 == ReadLength) ? 1'b1 : 1'b0);

assign indvar1_fu_239_p1 = indvar_reg_154_pp0_iter1_reg;

assign indvar_next_fu_233_p2 = (ap_phi_mux_indvar_phi_fu_158_p4 + 8'd1);

assign m_axi_Weight_ARADDR = Weight_addr_reg_305;

assign m_axi_Weight_ARBURST = 2'd0;

assign m_axi_Weight_ARCACHE = 4'd0;

assign m_axi_Weight_ARID = 1'd0;

assign m_axi_Weight_ARLEN = ReadLength_cast1_reg_289;

assign m_axi_Weight_ARLOCK = 2'd0;

assign m_axi_Weight_ARPROT = 3'd0;

assign m_axi_Weight_ARQOS = 4'd0;

assign m_axi_Weight_ARREGION = 4'd0;

assign m_axi_Weight_ARSIZE = 3'd0;

assign m_axi_Weight_ARUSER = 1'd0;

assign m_axi_Weight_AWADDR = 32'd0;

assign m_axi_Weight_AWBURST = 2'd0;

assign m_axi_Weight_AWCACHE = 4'd0;

assign m_axi_Weight_AWID = 1'd0;

assign m_axi_Weight_AWLEN = 32'd0;

assign m_axi_Weight_AWLOCK = 2'd0;

assign m_axi_Weight_AWPROT = 3'd0;

assign m_axi_Weight_AWQOS = 4'd0;

assign m_axi_Weight_AWREGION = 4'd0;

assign m_axi_Weight_AWSIZE = 3'd0;

assign m_axi_Weight_AWUSER = 1'd0;

assign m_axi_Weight_AWVALID = 1'b0;

assign m_axi_Weight_BREADY = 1'b0;

assign m_axi_Weight_WDATA = 32'd0;

assign m_axi_Weight_WID = 1'd0;

assign m_axi_Weight_WLAST = 1'b0;

assign m_axi_Weight_WSTRB = 4'd0;

assign m_axi_Weight_WUSER = 1'd0;

assign m_axi_Weight_WVALID = 1'b0;

assign p_Woffset_load_fu_196_p0 = init_enable;

assign p_Woffset_load_fu_196_p3 = ((p_Woffset_load_fu_196_p0[0:0] === 1'b1) ? 32'd0 : Woffset);

assign sext_cast_fu_208_p1 = Weight_offset;

assign sum_cast_fu_218_p1 = $signed(sum_fu_212_p2);

assign sum_fu_212_p2 = ($signed(tmp_cast_fu_204_p1) + $signed(sext_cast_fu_208_p1));

assign t3_V_cast_fu_188_p1 = t3_V;

assign tmp_1_fu_244_p2 = ($signed(p_Woffset_load_reg_300) + $signed(ReadLength_cast1_reg_289));

assign tmp_cast_fu_204_p1 = p_Woffset_load_fu_196_p3;

assign weight_memcpy_buffer_address0 = indvar1_fu_239_p1;

assign weight_memcpy_buffer_d0 = Weight_addr_read_reg_320;

always @ (posedge ap_clk) begin
    ReadLength_cast1_reg_289[31:8] <= 24'b000000000000000000000000;
    t3_V_cast_reg_295[2] <= 1'b0;
end

endmodule //weight_mmcpy_everyKx
