//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	run

.visible .entry run(
	.param .u64 run_param_0,
	.param .u32 run_param_1,
	.param .u64 run_param_2,
	.param .u32 run_param_3,
	.param .u64 run_param_4,
	.param .u32 run_param_5,
	.param .u64 run_param_6,
	.param .u32 run_param_7,
	.param .u64 run_param_8,
	.param .u32 run_param_9,
	.param .u64 run_param_10,
	.param .u32 run_param_11
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<42>;


	ld.param.u64 	%rd8, [run_param_0];
	ld.param.u32 	%r25, [run_param_1];
	ld.param.u64 	%rd9, [run_param_2];
	ld.param.u32 	%r26, [run_param_3];
	ld.param.u64 	%rd10, [run_param_4];
	ld.param.u64 	%rd11, [run_param_6];
	ld.param.u64 	%rd12, [run_param_8];
	ld.param.u64 	%rd13, [run_param_10];
	cvta.to.global.u64 	%rd14, %rd12;
	mov.u32 	%r27, %nctaid.x;
	mov.u32 	%r28, %ctaid.y;
	mov.u32 	%r29, %ctaid.x;
	mad.lo.s32 	%r1, %r27, %r28, %r29;
	ldu.global.u32 	%r30, [%rd14];
	mul.lo.s32 	%r31, %r30, %r30;
	ldu.global.u32 	%r32, [%rd14+4];
	mul.lo.s32 	%r33, %r31, %r32;
	setp.ge.s32	%p1, %r1, %r33;
	@%p1 bra 	BB0_21;

	cvta.to.global.u64 	%rd15, %rd13;
	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	mov.u32 	%r83, 0;
	st.global.u32 	[%rd17], %r83;
	ld.global.u32 	%r2, [%rd14+4];
	setp.eq.s32	%p2, %r2, 1;
	cvta.to.global.u64 	%rd19, %rd10;
	ld.global.u32 	%r3, [%rd19];
	ld.global.u32 	%r4, [%rd14];
	@%p2 bra 	BB0_12;
	bra.uni 	BB0_2;

BB0_12:
	cvta.to.global.u64 	%rd34, %rd11;
	ld.global.u32 	%r64, [%rd34];
	div.s32 	%r65, %r1, %r4;
	mul.lo.s32 	%r66, %r64, %r65;
	sub.s32 	%r67, %r3, %r66;
	cvt.rn.f32.s32	%f4, %r67;
	rem.s32 	%r68, %r1, %r4;
	mul.lo.s32 	%r69, %r64, %r68;
	sub.s32 	%r15, %r3, %r69;
	setp.lt.s32	%p10, %r25, 1;
	@%p10 bra 	BB0_21;

	cvt.rn.f32.s32	%f5, %r15;
	mov.u32 	%r86, 0;
	mov.u32 	%r87, %r86;

BB0_14:
	setp.lt.s32	%p11, %r26, 1;
	@%p11 bra 	BB0_20;

	cvta.to.global.u64 	%rd35, %rd8;
	mul.wide.s32 	%rd36, %r86, 4;
	add.s64 	%rd4, %rd35, %rd36;
	cvta.to.global.u64 	%rd41, %rd9;
	mov.u32 	%r88, 0;

BB0_16:
	ld.global.u32 	%r73, [%rd41];
	ld.global.u32 	%r74, [%rd4];
	sub.s32 	%r75, %r74, %r73;
	cvt.rn.f32.s32	%f15, %r75;
	sub.f32 	%f16, %f15, %f4;
	abs.f32 	%f17, %f16;
	setp.geu.f32	%p12, %f17, 0f40A00000;
	@%p12 bra 	BB0_19;

	ld.global.u32 	%r76, [%rd41+4];
	ld.global.u32 	%r77, [%rd4+4];
	sub.s32 	%r78, %r77, %r76;
	cvt.rn.f32.s32	%f18, %r78;
	sub.f32 	%f19, %f18, %f5;
	abs.f32 	%f20, %f19;
	setp.geu.f32	%p13, %f20, 0f40A00000;
	@%p13 bra 	BB0_19;

	add.s32 	%r87, %r87, 1;
	st.global.u32 	[%rd17], %r87;

BB0_19:
	add.s64 	%rd41, %rd41, 8;
	add.s32 	%r88, %r88, 2;
	setp.lt.s32	%p14, %r88, %r26;
	@%p14 bra 	BB0_16;

BB0_20:
	add.s32 	%r86, %r86, 2;
	setp.lt.s32	%p15, %r86, %r25;
	@%p15 bra 	BB0_14;
	bra.uni 	BB0_21;

BB0_2:
	mul.lo.s32 	%r35, %r2, %r4;
	div.s32 	%r36, %r1, %r35;
	div.s32 	%r37, %r1, %r36;
	cvta.to.global.u64 	%rd20, %rd11;
	ld.global.u32 	%r38, [%rd20];
	mul.lo.s32 	%r39, %r38, %r37;
	sub.s32 	%r40, %r3, %r39;
	cvt.rn.f32.s32	%f1, %r40;
	div.s32 	%r41, %r1, %r2;
	mul.lo.s32 	%r42, %r38, %r41;
	sub.s32 	%r43, %r3, %r42;
	cvt.rn.f32.s32	%f2, %r43;
	ld.global.u32 	%r44, [%rd20+4];
	rem.s32 	%r45, %r1, %r2;
	mul.lo.s32 	%r46, %r44, %r45;
	ld.global.u32 	%r47, [%rd19+4];
	sub.s32 	%r5, %r47, %r46;
	setp.lt.s32	%p3, %r25, 1;
	@%p3 bra 	BB0_21;

	cvt.rn.f32.s32	%f3, %r5;
	mov.u32 	%r84, %r83;

BB0_4:
	setp.lt.s32	%p4, %r26, 1;
	@%p4 bra 	BB0_11;

	cvta.to.global.u64 	%rd40, %rd9;
	mov.u32 	%r85, 0;

BB0_6:
	cvta.to.global.u64 	%rd22, %rd8;
	mul.wide.s32 	%rd23, %r83, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u32 	%r51, [%rd40];
	ld.global.u32 	%r52, [%rd24];
	sub.s32 	%r53, %r52, %r51;
	cvt.rn.f32.s32	%f6, %r53;
	sub.f32 	%f7, %f6, %f1;
	abs.f32 	%f8, %f7;
	setp.geu.f32	%p5, %f8, 0f40A00000;
	@%p5 bra 	BB0_10;

	ld.global.u32 	%r54, [%rd40+4];
	ld.global.u32 	%r55, [%rd24+4];
	sub.s32 	%r56, %r55, %r54;
	cvt.rn.f32.s32	%f9, %r56;
	sub.f32 	%f10, %f9, %f2;
	abs.f32 	%f11, %f10;
	setp.geu.f32	%p6, %f11, 0f40A00000;
	@%p6 bra 	BB0_10;

	ld.global.u32 	%r57, [%rd40+8];
	ld.global.u32 	%r58, [%rd24+8];
	sub.s32 	%r59, %r58, %r57;
	cvt.rn.f32.s32	%f12, %r59;
	sub.f32 	%f13, %f12, %f3;
	abs.f32 	%f14, %f13;
	setp.geu.f32	%p7, %f14, 0f40A00000;
	@%p7 bra 	BB0_10;

	add.s32 	%r84, %r84, 1;
	st.global.u32 	[%rd17], %r84;

BB0_10:
	add.s64 	%rd40, %rd40, 12;
	add.s32 	%r85, %r85, 3;
	setp.lt.s32	%p8, %r85, %r26;
	@%p8 bra 	BB0_6;

BB0_11:
	add.s32 	%r83, %r83, 3;
	setp.lt.s32	%p9, %r83, %r25;
	@%p9 bra 	BB0_4;

BB0_21:
	ret;
}


