[14:58, 12/25/2021] Umer: ��sr9org.eclipse.gef.examples.logicdesigner.model.LogicDiagram	ZgridEnabledZrulersVisibilityZsnapToGeometryDzoom[bitst[ILchildrentLjava/util/List;LconnectionRoutertLjava/lang/Integer;L	leftRulert9Lorg/eclipse/gef/examples/logicdesigner/model/LogicRuler;LtopRulerq~xr9org.eclipse.gef.examples.logicdesigner.model.LogicSubpartZVisibilityValueIninInoutZ	resizableZ 
 selectable[TERMINALS_INt[Ljava/lang/String;[ TERMINALS_OUTq~LhorizontalGuidet9Lorg/eclipse/gef/examples/logicdesigner/model/LogicGuide;LidtLjava/lang/String;LinputstLjava/util/Hashtable;Llocationt#Lorg/eclipse/draw2d/geometry/Point;Lnameq~LoutputstLjava/util/Vector;L 
 ​pin_configq~Lsizet'Lorg/eclipse/draw2d/geometry/Dimension;[ 
 stateTablet[[ILstringq~LtempIdq~LtempNameq~L verticalGuideq~xr9org.ecli…
[14:59, 12/25/2021] Umer: ��sr9org.eclipse.gef.examples.logicdesigner.model.LogicDiagram	ZgridEnabledZrulersVisibilityZsnapToGeometryDzoom[bitst[ILchildrentLjava/util/List;LconnectionRoutertLjava/lang/Integer;L	leftRulert9Lorg/eclipse/gef/examples/logicdesigner/model/LogicRuler;LtopRulerq~xr9org.eclipse.gef.examples.logicdesigner.model.LogicSubpartZVisibilityValueIninInoutZ	resizableZ 
 selectable[TERMINALS_INt[Ljava/lang/String;[ TERMINALS_OUTq~LhorizontalGuidet9Lorg/eclipse/gef/examples/logicdesigner/model/LogicGuide;LidtLjava/lang/String;LinputstLjava/util/Hashtable;Llocationt#Lorg/eclipse/draw2d/geometry/Point;Lnameq~LoutputstLjava/util/Vector;L 
 ​pin_configq~Lsizet'Lorg/eclipse/draw2d/geometry/Dimension;[ 
 stateTablet[[ILstringq~LtempIdq~LtempNameq~L verticalGuideq~xr9org.ecli…
[15:01, 12/25/2021] Umer: ��sr9org.eclipse.gef.examples.logicdesigner.model.LogicDiagram	ZgridEnabledZrulersVisibilityZsnapToGeometryDzoom[bitst[ILchildrentLjava/util/List;LconnectionRoutertLjava/lang/Integer;L	leftRulert9Lorg/eclipse/gef/examples/logicdesigner/model/LogicRuler;LtopRulerq~xr9org.eclipse.gef.examples.logicdesigner.model.LogicSubpartZVisibilityValueIninInoutZ	resizableZ 
 selectable[TERMINALS_INt[Ljava/lang/String;[ TERMINALS_OUTq~LhorizontalGuidet9Lorg/eclipse/gef/examples/logicdesigner/model/LogicGuide;LidtLjava/lang/String;LinputstLjava/util/Hashtable;Llocationt#Lorg/eclipse/draw2d/geometry/Point;Lnameq~LoutputstLjava/util/Vector;L 
 ​pin_configq~Lsizet'Lorg/eclipse/draw2d/geometry/Dimension;[ 
 stateTablet[[ILstringq~LtempIdq~LtempNameq~L verticalGuideq~xr9org.ecli…
[15:03, 12/25/2021] UK: https://github.com/HeyyUmerr/COA-LAB-PRACTICALS/tree/main
[15:11, 12/25/2021] Umer: ��sr9org.eclipse.gef.examples.logicdesigner.model.LogicDiagram	ZgridEnabledZrulersVisibilityZsnapToGeometryDzoom[bitst[ILchildrentLjava/util/List;LconnectionRoutertLjava/lang/Integer;L	leftRulert9Lorg/eclipse/gef/examples/logicdesigner/model/LogicRuler;LtopRulerq~xr9org.eclipse.gef.examples.logicdesigner.model.LogicSubpartZVisibilityValueIninInoutZ	resizableZ 
 selectable[TERMINALS_INt[Ljava/lang/String;[ TERMINALS_OUTq~LhorizontalGuidet9Lorg/eclipse/gef/examples/logicdesigner/model/LogicGuide;LidtLjava/lang/String;LinputstLjava/util/Hashtable;Llocationt#Lorg/eclipse/draw2d/geometry/Point;Lnameq~LoutputstLjava/util/Vector;L 
 ​pin_configq~Lsizet'Lorg/eclipse/draw2d/geometry/Dimension;[ 
 stateTablet[[ILstringq~LtempIdq~LtempNameq~L verticalGuideq~xr9org.eclipse.gef.examples.logicdesigner.model.LogicElementZVisibilityValueZ 
 selectableL	listenerst"Ljava/beans/PropertyChangeSupport;xpsr java.beans.PropertyChangeSupportX��dWH`�I*propertyChangeSupportSerializedDataVersionLchildrenq~	LsourcetLjava/lang/Object;xppq~pxpppt0srjava.util.Hashtable�%!J�F 
 loadFactorI	thresholdxp?@wxsr!org.eclipse.draw2d.geometry.PointIxIyxpt Logic Diagramsrjava.util.Vectorٗ}[�;�IcapacityIncrementIelementCount[elementDatat[Ljava/lang/Object;xpur[Ljava.lang.Object;��X�s)lxpppppxpsr%org.eclipse.draw2d.geometry.DimensionIheightIwidthxpddppppp?�psrjava.util.ArrayListx����a�Isizexpwsr4org.eclipse.gef.examples.logicdesigner.model.CircuitL 
 pin_configq~xq~sq~pq~$pxpppt0sq~?@wtEsr1org.eclipse.gef.examples.logicdesigner.model.WireZVisibilityValueIvalueL 
 bendpointsq~Lsourcet;Lorg/eclipse/gef/examples/logicdesigner/model/LogicSubpart;LsourceTerminalq~Ltargetq~*LtargetTerminalq~xq~sq~pq~+pxsq~!wxsr5org.eclipse.gef.examples.logicdesigner.model.NandGateIresultxr1org.eclipse.gef.examples.logicdesigner.model.Gatexr9org.eclipse.gef.examples.logicdesigner.model.SimpleOutputxq~sq~pq~1pxpppt2sq~?@wtBsq~)sq~pq~6pxsq~!wxsq~.sq~pq~9pxpppt3sq~?@wq~5sq~)sq~pq~=pxsq~!wxsq~.sq~pq~@pxpppt0sq~?@wq~5sq~)sq~pq~Dpxsq~!wxq~$t4q~@q~5tAsq~)sq~pq~Ipxsq~!wxq~$t1q~@q~Hxsq~tNAND Gate #0sq~uq~q~=pppxpsq~ 
 ​ 
 ppptNAND Gate ##11ptOUTq~9q~5q~Hsq~)sq~pq~Tpxsq~!wxq~1q~Sq~9q~Hxsq~tNAND Gate #3sq~uq~q~6sq~)sq~pq~[pxsq~!wxq~9q~Sq~$tHppxpq~QppptNAND Gate ##19pq~Sq~1q~5q~Hsq~)sq~pq~`pxsq~!wxsq~.sq~pq~cpxpppt1sq~?@wq~5sq~)sq~pq~gpxsq~!wxsr4org.eclipse.gef.examples.logicdesigner.model.NotGateIresultxr2org.eclipse.gef.examples.logicdesigner.model.Gate2xq~0sq~pq~lpxpppt4sq~?@wq~Hsq~)sq~pq~ppxsq~!wxq~$q~Gq~lq~Hxsq~tNOT Gate #4sq~uq~q~gpppxpq~Qpppt NOT Gate ##10pq~Sq~cq~5q~Hsq~)sq~pq~xpxsq~!wxq~$q~Lq~cq~Hxsq~tNAND Gate #1sq~uq~q~`pppxpq~QppptNAND Gate ##18pq~Sq~1q~Hxsq~tNAND Gate #2sq~uq~q~Tq~+ppxpq~QppptNAND Gate ##28pq~Sq~$q~(tDsq~)sq~pq~�pxsq~!wxsr6org.eclipse.gef.examples.logicdesigner.model.DipSwitchIbitZstartedxq~sq~pq~�pxpppt3sq~?@wxsq~�Nt Bit Switch #3sq~uq~q~�pppxpsq~ppptBit Switch ##4pq~Lq~$q~�q~^q~[q~Hsq~)sq~pq~�pxsq~!wxsr9org.eclipse.gef.examples.logicdesigner.model.BusConnectorIbit[bitsq~xq~sq~pq~�pxpppt12sq~?@wq~Hsq~)sq~pq~�pxsq~!wxsr8org.eclipse.gef.examples.logicdesigner.model.ClockOutputIbitxq~sq~pq~�pxpppt0sq~?@wxsq~NtClock Input #0 sq~uq~q~�pppxpsq~/#ppptClock Input ##3pq~Lq~�q~Hxsq~l�t BUS #12 Valuesq~uq~sq~)sq~pq~�pxsq~!wxq~�q~Lsq~�sq~pq~�pxpppt13sq~?@wq~Hq~�xsq~��t BUS #13 Valuesq~uq~sq~)sq~pq~�pxsq~!wxq~�q~Lsq~�sq~pq~�pxpppt14sq~?@wq~5q~�xsq~�t BUS #14 Valuesq~uq~sq~)sq~pq~�pxsq~!wxq~�t2sq~#sq~pq~�pxpppt2sq~?@wq~(sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxsq~.sq~pq~�pxpppt12sq~?@wq~5sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxsq~.sq~pq~�pxpppt13sq~?@wq~5sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxsq~.sq~pq~�pxpppt10sq~?@wq~5sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Gq~�q~5q~Hsq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Lq~�q~Hxsq~t NAND Gate #10sq~uq~q~�pppxpsq~��������ppptNAND Gate ##22pq~Sq~�q~5q~Hsq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Sq~�q~Hxsq~t NAND Gate #13sq~uq~q~�sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Sq~�q~^ppxpsq~��������ppptNAND Gate ##30pq~Sq~�q~5q~Hsq~)sq~pq~pxsq~uq~ 
 ppppppppppxsq~.sq~pq~pxpppt11sq~?@wq~5sq~)sq~pq~pxsq~uq~ 
 ppppppppppxsq~jsq~pq~pxpppt14sq~?@wq~Hsq~)sq~pq~pxsq~uq~ 
 ppppppppppxq~�q~Gq~q~Hxsq~tNOT Gate #14sq~uq~q~pppxpsq~��������pppt NOT Gate ##23pq~Sq~q~5q~Hsq~)sq~pq~pxsq~uq~ 
 ppppppppppxq~�q~Lq~q~Hxsq~t NAND Gate #11sq~uq~q~pppxpsq~��������ppptNAND Gate ##31pq~Sq~�q~Hxsq~t NAND Gate #12sq~uq~q~�q~�ppxpsq~��������ppptNAND Gate ##33pq~Sq~�q~(q~�sq~)sq~pq~*pxsq~!wxsr3org.eclipse.gef.examples.logicdesigner.model.OrGateIresultxq~/sq~pq~.pxpppt22sq~?@wq~5sq~)sq~pq~2pxsq~!wxsr4org.eclipse.gef.examples.logicdesigner.model.AndGateIresultxq~/sq~pq~6pxpppt20sq~?@wq~5sq~)sq~pq~:pxsq~!wxsq~�sq~pq~=pxpppt2sq~?@wxsq~��t Bit Switch #2sq~uq~q~:pppxpsq~ppptBit Switch ##1pq~Lq~6q~5q~Hsq~)sq~pq~Gpxsq~!wxsq~�sq~pq~Jpxpppt1sq~?@wq~Hsq~)sq~pq~Npxsq~!wxsq~�sq~pq~Qpxpppt0sq~?@wq~Hsq~)sq~pq~Upxsq~!wxsq~jsq~pq~Xpxpppt15sq~?@wq~Hsq~)sq~pq~\pxsq~!wxsq~�sq~pq~_pxpppt0sq~?@wxsq~$Ft Bit Switch #0sq~uq~q~\sq~)sq~pq~gpxsq~!wxq~_q~Lsq~�sq~pq~jpxpppt5sq~?@wq~Hq~gxsq~��tBUS #5 Valuesq~uq~sq~)sq~pq~rpxsq~!wxq~jq~Lsq~�sq~pq~upxpppt6sq~?@wq~Hq~rxsq~�tBUS #6 Valuesq~uq~sq~)sq~pq~}pxsq~!wxq~uq~Lsq~5sq~pq~�pxpppt19sq~?@wq~5q~}q~Hsq~)sq~pq~�pxsq~!wxsq~#sq~pq~�pxpppt1sq~?@wq~(sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxsq~.sq~pq~�pxpppt7sq~?@wq~5sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxsq~.sq~pq~�pxpppt8sq~?@wq~5sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxsq~.sq~pq~�pxpppt5sq~?@wq~5sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Gq~�q~5q~Hsq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Lq~�q~Hxsq~tNAND Gate #5sq~uq~q~�pppxpsq~��������ppptNAND Gate ##20pq~Sq~�q~5q~Hsq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Sq~�q~Hxsq~tNAND Gate #8sq~uq~q~�sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Sq~�q~^ppxpsq~��������ppptNAND Gate ##29pq~Sq~�q~5q~Hsq~)sq~pq~�pxsq~uq~ 
 ppppppppppxsq~.sq~pq~�pxpppt6sq~?@wq~5sq~)sq~pq~�pxsq~uq~ 
 ppppppppppxsq~jsq~pq~�pxpppt9sq~?@wq~Hsq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Gq~�q~Hxsq~tNOT Gate #9sq~uq~q~�pppxpsq~��������pppt NOT Gate ##21pq~Sq~�q~5q~Hsq~)sq~pq~�pxsq~uq~ 
 ppppppppppxq~�q~Lq~�q~Hxsq~tNAND Gate #6sq~uq~q~�pppxpsq~��������ppptNAND Gate ##27pq~Sq~�q~Hxsq~tNAND Gate #7sq~uq~q~�q~�ppxpsq~��������ppptNAND Gate ##32pq~Sq~�q~(q~�sq~)sq~pq~�pxsq~!wxsq~-sq~pq~�pxpppt18sq~?@wq~5sq~)sq~pq~�pxsq~!wxsq~5sq~pq~�pxpppt17sq~?@wq~5sq~)sq~pq~�pxsq~!wxsq~�sq~pq~�pxpppt1sq~?@wxsq~��t Bit Switch #1sq~uq~q~�pppxpsq~ppptBit Switch ##0pq~Lq~�q~5q~Hsq~)sq~pq~pxsq~!wxq~Qq~�q~�q~Hxsq~htAND Gate #17sq~uq~q~�pppxpsq~��������ppptAND Gate ##5pq~Sq~�q~5q~Hsq~)sq~pq~ pxsq~!wxsq~5sq~pq~pxpppt16sq~?@wq~5sq~)sq~pq~pxsq~!wxq~jq~�q~q~5q~Hsq~)sq~pq~pxsq~!wxq~$t8q~q~Hxsq~1tAND Gate #16sq~uq~q~ pppxpsq~��������pppt AND Gate ##16pq~Sq~�q~Hxsq~PhtOR Gate #18sq~uq~q~�pppxpsq~��������ppptOR Gate ##12pq~Sq~�q~�q~^q~�q~Hsq~)sq~pq~'pxsq~!wxq~�q~Lq~�q~Hxsq~��t 
 Circuit #1sq~uq~q~�q~�q~�q~�q~�pppxpsq~-2ppppp?�psq~!wq~�q~�q~�q~�q~�sr7org.eclipse.gef.examples.logicdesigner.model.LogicLabelLcolort Lorg/eclipse/swt/graphics/Color;Ltextq~xq~sq~pq~2pxpppt1sq~?@wxsq~tLabel #1 Text=nullsq~uq~ppppxpsq~(-ppppppq~�xpsr7org.eclipse.gef.examples.logicdesigner.model.LogicRulerZ 
 horizontalIunitLguidesq~L	listenersq~xpsq~!wxsq~pq~<pxsq~;sq~!wxsq~pq~?pxt�D flip-flop (structural, from SR flipflop): 
 ​Case analysis: Not required 
 ​Upper Terminals:Inputs 
 ​Bottom Terminals:Outputs 
 ​Bottom Left Corner: Circle Represents pin-1 
 ​Pin Numbering:Anticlockwise 
 ​I/P: D : 5, Clk : 8 
 O/P: Q : 4, Q' : 1q~q~�q~Hxsq~=tAND Gate #19sq~uq~sq~)sq~pq~Gpxsq~!wxq~�q~Sq~.q~Hpppxpsq~��������pppt AND Gate ##25pq~5pppxpsq~ppptBUS ##15pur[IM�`&v겥xpq~Hq~ppxpsq~ppptBUS ##8puq~Nq~Hppxpsq~ppptBit Switch ##2pq~Lq~Xq~Hxsq~�BtNOT Gate #15sq~uq~q~Upppxpsq~��������ppptNOT Gate ##7pq~Sq~Qq~Hxsq~�xtBUS #0 Valuesq~uq~q~Nq~ppxpsq~ppptBUS ##14puq~Nq~Lq~Jq~Hxsq~@xtBUS #1 Valuesq~uq~q~Gpppxpsq~ppptBUS ##24puq~Nq~�q~6q~Hxsq~�tAND Gate #20sq~uq~q~2pppxpsq~��������ppptAND Gate ##6pq~Sq~.q~5q~Hq~Gxsq~phtOR Gate #22sq~uq~q~*pppxpsq~��������ppptOR Gate ##13pq~Sq~�q~�q~^q~�q~Hq~�xsq~$�t 
 Circuit #2sq~uq~q~�q~�q~q~sq~)sq~pq~ypxsq~!wxq~�q~sr1org.eclipse.gef.examples.logicdesigner.model.LED1Ibitxq~sq~pq~}pxpppt1sq~?@wq~Hq~yxsq~��tBit Display #1sq~uq~ppppxpsq~/#ppptBit Display ##34pq~Hpppxpq~.ppppp?�psq~!wq~�q~q~�q~�q~sq~0sq~pq~�pxpppt2sq~?@wxsq~tLabel #2 Text=nullsq~uq~ppppxpsq~(-ppppppq~�xpsq~;sq~!wxsq~pq~�pxsq~;sq~!wxsq~pq~�pxq~Bq~Hpppxpsq~ppptBUS ##26puq~Nq~5q~'ppxpsq~ppptBUS ##17puq~Nq~Hq~�ppxpsq~ppptBUS ##9puq~Nq~Lq~$q~Hxsq~l�t 
 Circuit #0sq~uq~q~pq~Iq~xq~Dq~pppxpq~.ppppp?�psq~!wq~@q~cq~1q~9q~lsq~0sq~pq~�pxpppt0sq~?@wxsq~tLabel #0 Text=nullsq~uq~ppppxpsq~(-ppppppq~�xpsq~;sq~!wxsq~pq~�pxsq~;sq~!wxsq~pq~�pxq~Bq~�q~�q~Xq~Qq~Jq~q~�q~�q~_q~�q~�q~6q~jq~uq~.q~=q~�q~�q~�q~�q~�q~}sr9org.eclipse.gef.examples.logicdesigner.model.LogicLabelIdLcolorq~1Ltextq~xq~sq~pq~�pxpppt0sq~?@wxsq~tLabel #0 Text=nullsq~uq~ppppxpsq~��������pppppptJatin 0108AI201024xsrjava.lang.Integer⠤���8Ivaluexrjava.lang.Number������xpsq~;sq~!wxsq~pq~�pxsq~;sq~!wxsq~pq~�px
