ğŸš€ 08 - FSM Designs (Verilog)

This folder contains 10 essential FSM-based designs, including sequence detectors, controllers, vending/lift machines, and UART Tx/Rx â€” all implemented in Verilog.

This is Part-8 of the 100 Verilog Designs Mastery Series.

## ğŸ“˜ Included Modules

| No | Design Name                | File                            | Description                                       |
| -- | -------------------------- | ------------------------------- | ------------------------------------------------- |
| 71 | Sequence Detector 1011     | `71_sequence_detector_1011.v`   | Moore/Mealy detector for detecting `1011`         |
| 72 | Sequence Detector 1101     | `72_sequence_detector_1101.v`   | Sequence detector for detecting `1101`            |
| 73 | Traffic Light Controller   | `73_traffic_light_controller.v` | 3-state traffic controller (Red â†’ Green â†’ Yellow) |
| 74 | Vending Machine FSM        | `74_vending_machine.v`          | Accepts â‚¹5/â‚¹10 coins & dispenses product          |
| 75 | Lift (Elevator) Controller | `75_lift_controller.v`          | FSM-based floor movement controller               |
| 76 | Washing Machine Controller | `76_washing_machine.v`          | Fill â†’ Wash â†’ Spin â†’ Done sequence                |
| 77 | Stopwatch Controller       | `77_stopwatch_controller.v`     | Start/Stop/Clear FSM with 16-bit counter          |
| 78 | Password Door Lock FSM     | `78_password_door_lock.v`       | 4-bit password detection FSM                      |
| 79 | UART Transmitter (TX)      | `79_uart_tx.v`                  | Serial transmitter with start/stop bits           |
| 80 | UART Receiver (RX)         | `80_uart_rx.v`                  | UART receiver with sampling FSM                   |

ğŸ§ª Unified Testbench

File: testbench.v

âœ” Testbench Validates:
ğŸ”¹ Sequence Detectors

1011 detection

1101 detection

Random bit-stream applied

Correct dout assertion

ğŸ”¹ Controllers

Traffic Light â†’ full cycle validation

Vending Machine â†’ â‚¹5 + â‚¹10 â†’ dispense check

Lift â†’ Up & Down requests

Washing Machine â†’ Fill â†’ Wash â†’ Spin â†’ Done

ğŸ”¹ Stopwatch

Start â†’ Stop â†’ Clear behavior

ğŸ”¹ Password Lock

Full password entry sequence

Unlock logic verification

ğŸ”¹ UART

TX â†’ start bit, data bits, stop bit

RX â†’ serial data sampling

rx_ready + received byte checking

âœ” Testbench Features

Clock generator

Active-low reset

Stimulus blocks for each FSM

$display for readable output

Clean structured simulation flow

Supports VCD dump (dump.vcd)

â–¶ï¸ Run Simulation (Icarus Verilog)

Compile

iverilog -o fsm_designs.out *.v

Run

vvp fsm_designs.out

Open Waveform

gtkwave dump.vcd

ğŸ“‚ Folder Structure

08_fsm_designs/
â”‚
â”œâ”€â”€ 71_sequence_detector_1011.v
â”œâ”€â”€ 72_sequence_detector_1101.v
â”œâ”€â”€ 73_traffic_light_controller.v
â”œâ”€â”€ 74_vending_machine.v
â”œâ”€â”€ 75_lift_controller.v
â”œâ”€â”€ 76_washing_machine.v
â”œâ”€â”€ 77_stopwatch_controller.v
â”œâ”€â”€ 78_password_door_lock.v
â”œâ”€â”€ 79_uart_tx.v
â”œâ”€â”€ 80_uart_rx.v
â”‚
â”œâ”€â”€ testbench.v
â””â”€â”€ README.md

ğŸ§ª Expected Simulation Output

=== Starting FSM Testbench ===

-- Sequence Detectors --
1011 Detector OK
1101 Detector OK

-- Controllers --
Traffic Light sequence OK
Vending Machine dispense OK
Lift up/down logic OK
Washing Machine cycle OK

-- Stopwatch --
Start/Stop/Clear OK

-- Password Lock --
Unlock sequence OK

-- UART --
TX transmission OK
RX reception OK

=== All FSM Tests Completed Successfully ===

ğŸ“ˆ Learning Outcomes

âœ” Learn how FSMs are designed (Mealy/Moore)
âœ” Build real-world controllers (lift, washing machine, vending machine)
âœ” Understand UART protocol implementation
âœ” Master sequence detection logic
âœ” Gain confidence in writing unified reusable testbenches
âœ” Improve debugging using waveforms

---