Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 06 09:01:03 2020
| Host         : DESKTOP-G22A6L1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   499 |
| Unused register locations in slices containing registers |  1179 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1551 |          426 |
| No           | No                    | Yes                    |             177 |           69 |
| No           | Yes                   | No                     |             905 |          316 |
| Yes          | No                    | No                     |            3255 |         1058 |
| Yes          | No                    | Yes                    |             122 |           29 |
| Yes          | Yes                   | No                     |            3219 |          982 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                    Enable Signal                                                                                                                                   |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                           | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                         | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                         | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                           |                1 |              1 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                         |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                              |                1 |              2 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]   |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]   |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                        |                1 |              3 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                2 |              3 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                3 |              3 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                     | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                      | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                  | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                2 |              4 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                          | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/axi_awready0                                                                                                                                                                                        | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                     | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                1 |              6 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                                                | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                         | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/axi_arready_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                         | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___131_n_0                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps[7]_i_1__2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/num_steps[7]_i_1__1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i___131_n_0                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps[7]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___131_n_0                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/num_steps[7]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/i                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/i___131_n_0                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP_inst/fifo_wren                                                                                                                                                                                         | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S01_AXIS_COSTMAP_inst/write_pointer[7]_i_1__0_n_0                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/p_1_in[7]                                                                                                                                                                                           | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/p_1_in[15]                                                                                                                                                                                          | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/p_1_in[23]                                                                                                                                                                                          | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/p_1_in[31]                                                                                                                                                                                          | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_1/addr[7]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                                      | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_2/addr[7]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_3/addr[7]_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_4/addr[7]_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_5/addr[7]_i_1__3_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_2_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                        |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                           | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                         |                1 |              8 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/num_steps[7]_i_1__3_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/i                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/i___131_n_0                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_2/p_0_in                                                                                                                                                                                                                     | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/cost_max_reg[9][0]                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_3/cost[9]_i_1__1_n_0                                                                                                                                                                                                         | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/state_reg[1][0]                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_5/cost[9]_i_1__3_n_0                                                                                                                                                                                                         | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/state_reg[1][0]                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_5/p_0_in                                                                                                                                                                                                                     | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/cost_max_reg[9][0]                                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/fifo_wren                                                                                                                                                                                   | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXIS_PATH_DIST_MAP_inst/clear                                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                     | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_3/p_0_in                                                                                                                                                                                                                     | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/cost_max_reg[9][0]                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                   |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_1/p_0_in                                                                                                                                                                                                                     | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/cost_max_reg[9][0]                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_2/cost[9]_i_1__0_n_0                                                                                                                                                                                                         | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/state_reg[1][0]                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_4/p_0_in                                                                                                                                                                                                                     | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/cost_max_reg[9][0]                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_1/cost[9]_i_2_n_0                                                                                                                                                                                                            | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/state_reg[1][0]                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                     | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             10 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_4/cost[9]_i_1__2_n_0                                                                                                                                                                                                         | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/state_reg[1][0]                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                           | design_1_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/cos_th                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/cos_th                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/cos_th                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/cos_th                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/cos_th                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/state_reg[1][0]                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                      |                                                                                                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/state_reg[1][0]                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/state_reg[1][0]                                                                                                                                                                                               |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/state_reg[1][0]                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/state_reg[1][0]                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |             12 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                      |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                                      | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                           | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                 |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/theta_i[13]_i_1__1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/theta_i[13]_i_1__2_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/theta_i[13]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/theta_i[13]_i_1__3_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                 |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/theta_i[13]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             14 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                             | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                    |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/theta_out_test[13]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                         | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                          |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/num_steps_reg__0__0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/num_steps_reg__0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/num_steps_reg__0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/num_steps_reg__0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                7 |             16 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                    |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                        |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                         |                4 |             16 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                   |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/num_steps_reg__0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                              |                3 |             16 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                         |                5 |             18 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_5/byte_max_buf                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               10 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_4/byte_max_buf                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               11 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_3/byte_max_buf                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               14 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                  |                                                                                                                                                                                                                                                                             |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_2/byte_max_buf                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               12 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_1/byte_max_buf                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                  |                                                                                                                                                                                                                                                                             |                3 |             18 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                      |                                                                                                                                                                                                                                                                             |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                         | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/cell_x[7]_i_1__0_n_0                                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |               12 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/cell_x[7]_i_1__3_n_0                                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |               13 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/cell_x[7]_i_1__1_n_0                                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |               11 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/cell_x[7]_i_1__2_n_0                                                                                                                                                                                                 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |               11 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                    |                                                                                                                                                                                                                                                                             |                6 |             24 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                             |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                         | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2_n_0                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                   |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                  |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/cell_x[7]_i_2_n_0                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                      | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |               12 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0] | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_2/cellx_ori                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/dx_temp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               13 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/dx_temp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_4/cellx_ori                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/x_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/x_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                                             |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_1/cellx_ori                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/x_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_5/cellx_ori                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/FootPrintCost_inst_3/cellx_ori                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               12 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                    |                                                                                                                                                                                                                                                                             |                7 |             28 |
|  dbg_hub/inst/itck_i                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/x_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/dx_temp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/x_i                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/dx_temp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               12 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/dx_temp                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |               22 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                           | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                                            | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                  | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/fpc_loopcount                                                                                                                                                                                                        | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/i___403_n_0                                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/cost_total[31]_i_1_n_0                                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/fpc_loopcount                                                                                                                                                                                                        | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/i___403_n_0                                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/path_dist_port[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/cost_total[31]_i_1__0_n_0                                                                                                                                                                                            | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                               | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/slv_reg0[0]_i_1_n_0                                                                                                                                                                          |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/cost_total[31]_i_1__1_n_0                                                                                                                                                                                            | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/fpc_loopcount                                                                                                                                                                                                        | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/i___403_n_0                                                                                                                                                                                                   |                9 |             32 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/fpc_loopcount                                                                                                                                                                                                        | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/i___403_n_0                                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/cost_total[31]_i_1__2_n_0                                                                                                                                                                                            | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/fpc_loopcount                                                                                                                                                                                                        | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/i___403_n_0                                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/cost_total[31]_i_1__3_n_0                                                                                                                                                                                            | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/SR[0]                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                   |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_n_0                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                                   |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_n_0                                                                                                                                          | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                                                   |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                             |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                             |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                               |                                                                                                                                                                                                                                                                             |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                               |                                                                                                                                                                                                                                                                             |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                       |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                       |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/baseLocalPlanner_1_v1_0_S00_AXI_CONFIG_inst/Q[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               25 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |               16 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |               19 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_1                                                                                                                                   | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                             |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_1                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                                                |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/vx_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               31 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                  |                                                                                                                                                                                                                                                                             |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/vx_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               27 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/vx_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               27 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                             |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/vx_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               25 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/vx_i                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               24 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                     | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                             |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |               19 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                        |               11 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               12 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                   |               14 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                 |               13 |             60 |
|  dbg_hub/inst/itck_i                            |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               32 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                   |               18 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                 |               19 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                   |                                                                                                                                                                                                                                                                             |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                     |                                                                                                                                                                                                                                                                             |               17 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                             |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                             |               11 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst3/vx_s_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               31 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst4/vx_s_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               27 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst1/vx_s_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               30 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst5/vx_s_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               29 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/baseLocalPlanner_1_0/U0/trajectory_generator_inst2/vx_s_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               31 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |               26 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    | design_1_i/system_ila/U0/ila_lib/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                   |               38 |            148 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |              418 |           1655 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    18 |
| 2      |                    14 |
| 3      |                    13 |
| 4      |                    39 |
| 5      |                     7 |
| 6      |                     6 |
| 7      |                    11 |
| 8      |                   128 |
| 9      |                     4 |
| 10     |                    27 |
| 11     |                     8 |
| 12     |                    11 |
| 13     |                     5 |
| 14     |                    15 |
| 15     |                     3 |
| 16+    |                   190 |
+--------+-----------------------+


