puts "Start to source [info script]"
global SLR0_DPU_V3_TOP   
set_property LOC RAMB36_X0Y0  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[0].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y4  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[1].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y8  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[2].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y12 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[3].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y16 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[4].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y20 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[5].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y24 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[6].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y28 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[7].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y32 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[8].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y36 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[9].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y40 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[10].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y44 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[11].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y48 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[12].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y52 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[13].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y56 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[14].ram_18_14_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y0  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[15].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y4  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[16].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y8  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[17].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y12 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[18].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y16 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[19].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y20 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[20].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y24 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[21].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y28 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[22].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y32 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[23].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y36 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[24].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y40 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[25].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y44 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[26].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y48 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[27].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y52 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[28].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y56 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[29].ram_18_29_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y0  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[30].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y4  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[31].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y8  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[32].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y12 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[33].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y16 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[34].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y20 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[35].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y24 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[36].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y28 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[37].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y32 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[38].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y36 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[39].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y40 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[40].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y44 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[41].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y48 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[42].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y52 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[43].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y56 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[44].ram_18_44_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y0  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[45].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y4  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[46].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y8  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[47].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y12 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[48].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y16 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[49].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y20 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[50].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y24 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[51].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y28 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[52].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y32 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[53].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y36 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[54].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y40 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[55].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y44 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[56].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y48 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[57].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y52 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[58].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y56 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[59].ram_18_59_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y0  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[60].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y4  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[61].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y8  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[62].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y12 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[63].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y16 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[64].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y20 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[65].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y24 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[66].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y28 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[67].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y32 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[68].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y36 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[69].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y40 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[70].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y44 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[71].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y48 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[72].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y52 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[73].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y56 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[74].ram_18_74_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y0  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[75].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y4  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[76].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y8  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[77].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y12 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[78].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y16 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[79].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y20 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[80].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y24 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[81].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y28 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[82].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y32 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[83].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y36 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[84].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y40 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[85].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y44 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[86].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y48 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[87].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y52 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[88].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y56 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[89].ram_18_89_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y0  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[90].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y4  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[91].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y8  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[92].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y12 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[93].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y16 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[94].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y20 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[95].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y24 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[96].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y28 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[97].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y32 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[98].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y36 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[99].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y40 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[100].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y44 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[101].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y48 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[102].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y52 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[103].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y56 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[104].ram_18_104_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y0  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[105].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y4  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[106].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y8  [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[107].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y12 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[108].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y16 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[109].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y20 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[110].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y24 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[111].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y28 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[112].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y32 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[113].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y36 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[114].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y40 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[115].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y44 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[116].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y48 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[117].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y52 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[118].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X8Y56 [get_cells $SLR0_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[119].ram_18_119_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
puts "Start to source [info script]"
global SLR0_DPU_V3_TOP   

set_property  LOC	DSP48E2_X10Y40  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y48  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y40  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y48  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y40  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y48  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y40  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y48  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y40  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y48  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y40  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y48  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y56  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y64  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y56  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y64  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
	          
set_property  LOC	DSP48E2_X11Y24  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y32  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y24  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y32  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y24  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y32  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y24  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y32  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y24  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y32  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y24  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y32  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y40  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y48  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y40  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y48  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
              
set_property  LOC	DSP48E2_X9Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y8   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y16  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y8   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y16  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y8   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y16  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y8   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y16  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y8   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y16  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y24  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y32  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
              
set_property  LOC	DSP48E2_X9Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y0   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y0   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y0   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y0   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y0   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y0   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y0   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y8   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y16  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y8   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y16  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y16  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y24  [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y0   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y8   [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]



set_property LOC DSP48E2_X0Y40   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X0Y48   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y40   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y48   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y40   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y48   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y40   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y48   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y40   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y48   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y40   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y48   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]

set_property LOC DSP48E2_X0Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X0Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y40   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y48   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y40   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y48   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]

set_property LOC DSP48E2_X0Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X0Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y32   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]

set_property LOC DSP48E2_X0Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X8Y16   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X8Y24   [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X8Y0    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X8Y8    [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]




set_property  LOC	DSP48E2_X9Y104   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y112   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
	                                                                                                                    
set_property  LOC	DSP48E2_X10Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
                                                                                                                         
set_property  LOC	DSP48E2_X9Y88    [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y96    [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y72    [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y80    [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
                                                                                                                         
set_property  LOC	DSP48E2_X12Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]


set_property  LOC	DSP48E2_X0Y104   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y112   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
	                                                                                                                     
set_property  LOC	DSP48E2_X2Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X8Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X8Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X8Y104  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X8Y112  [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
                                                                                                                         
set_property  LOC	DSP48E2_X0Y88    [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y96    [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y88   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y96   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
                                                                                                                         
set_property  LOC	DSP48E2_X0Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y56   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y64   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y72   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y80   [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
puts "Start to source [info script]"

global SLR0_DPU_V3_TOP  
set_property LOC URAM288_X0Y0 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y1 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y3 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y5 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y6 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y8 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y10 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y11 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y13 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y15 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y16 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y18 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y20 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y21 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y23 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y25 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y26 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y28 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y30 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y31 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y33 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y35 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y36 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y38 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X1Y0 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y1 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y3 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y5 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y6 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y8 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y10 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y11 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y13 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y15 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y16 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y18 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y20 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y21 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y23 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y25 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y26 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y28 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y30 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y31 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y33 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y35 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y36 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y38 [get_cells $SLR0_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]







set_property LOC URAM288_X2Y0 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y1 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y3 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y5 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y6 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y8 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y10 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y11 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y13 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y15 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y16 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y18 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y20 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y21 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y23 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y25 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y26 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y28 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y30 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y31 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y33 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y35 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y36 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y38 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X3Y0 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y1 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y3 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y5 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y6 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y8 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y10 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y11 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y13 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y15 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y16 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y18 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y20 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y21 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y23 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y25 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y26 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y28 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y30 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y31 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y33 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y35 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y36 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y38 [get_cells $SLR0_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]








set_property LOC URAM288_X0Y40 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y41 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y43 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y45 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y46 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y48 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y50 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y51 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y53 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y55 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y56 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y58 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y60 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y61 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y63 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y65 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y66 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y68 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y70 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y71 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y73 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y75 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y76 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y78 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X1Y40 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y41 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y43 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y45 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y46 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y48 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y50 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y51 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y53 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y55 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y56 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y58 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y60 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y61 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y63 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y65 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y66 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y68 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y70 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y71 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y73 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y75 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y76 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y78 [get_cells $SLR0_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]












set_property LOC URAM288_X2Y40 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y41 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y43 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y45 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y46 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y48 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y50 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y51 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y53 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y55 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y56 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y58 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y60 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y61 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y63 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y65 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y66 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y68 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y70 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y71 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y73 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y75 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y76 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y78 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X3Y40 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y41 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y43 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y45 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y46 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y48 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y50 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y51 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y53 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y55 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y56 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y58 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y60 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y61 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y63 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y65 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y66 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y68 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y70 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y71 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y73 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y75 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y76 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y78 [get_cells $SLR0_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


