{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 12:26:40 2021 " "Info: Processing started: Mon May 03 12:26:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 计组实践 -c 计组实践 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 计组实践 -c 计组实践" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/CU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gprs64.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file gprs64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPRs64 " "Info: Found entity 1: GPRs64" {  } { { "GPRs64.bdf" "" { Schematic "F:/quartus/quartus/计组实践/GPRs64.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file extu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ExtU " "Info: Found entity 1: ExtU" {  } { { "ExtU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file acu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACU " "Info: Found entity 1: ACU" {  } { { "ACU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbiu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dbiu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DBIU " "Info: Found entity 1: DBIU" {  } { { "DBIU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DBIU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Info: Found entity 1: DP" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hold.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hold.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Hold " "Info: Found entity 1: Hold" {  } { { "Hold.bdf" "" { Schematic "F:/quartus/quartus/计组实践/Hold.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ibiu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ibiu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IBIU " "Info: Found entity 1: IBIU" {  } { { "IBIU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/IBIU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "临时.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 临时.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 临时 " "Info: Found entity 1: 临时" {  } { { "临时.bdf" "" { Schematic "F:/quartus/quartus/计组实践/临时.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "F:/quartus/quartus/计组实践/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Info: Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "F:/quartus/quartus/计组实践/IMEM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Info: Found entity 1: DMEM" {  } { { "DMEM.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DMEM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostmachine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hostmachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HostMachine " "Info: Found entity 1: HostMachine" {  } { { "HostMachine.bdf" "" { Schematic "F:/quartus/quartus/计组实践/HostMachine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DP " "Info: Elaborating entity \"DP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_mux11 inst11 " "Warning: Block or symbol \"lpm_mux11\" of instance \"inst11\" overlaps another block or symbol" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 656 280 416 736 "inst11" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ExtUctr " "Warning: Pin \"ExtUctr\" is missing source" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 704 400 576 720 "ExtUctr" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "DP.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 656 1120 1296 784 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.tdf 1 1 " "Warning: Using design file lpm_add_sub0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 ALU:inst\|lpm_add_sub0:inst " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"ALU:inst\|lpm_add_sub0:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 144 176 336 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "lpm_add_sub_component" { Text "F:/quartus/quartus/计组实践/lpm_add_sub0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_irh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_irh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_irh " "Info: Found entity 1: add_sub_irh" {  } { { "db/add_sub_irh.tdf" "" { Text "F:/quartus/quartus/计组实践/db/add_sub_irh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_irh ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_irh:auto_generated " "Info: Elaborating entity \"add_sub_irh\" for hierarchy \"ALU:inst\|lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_irh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_or0.tdf 1 1 " "Warning: Using design file lpm_or0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "lpm_or0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or0 ALU:inst\|lpm_or0:inst9 " "Info: Elaborating entity \"lpm_or0\" for hierarchy \"ALU:inst\|lpm_or0:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 72 648 712 128 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component " "Info: Elaborating entity \"lpm_or\" for hierarchy \"ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component\"" {  } { { "lpm_or0.tdf" "lpm_or_component" { Text "F:/quartus/quartus/计组实践/lpm_or0.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component\"" {  } { { "lpm_or0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or0.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_or0:inst9\|lpm_or:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_or0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_or0.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 ALU:inst\|lpm_mux0:inst4 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"ALU:inst\|lpm_mux0:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 216 592 744 424 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux0.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux0.tdf" 57 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 10 " "Info: Parameter \"LPM_SIZE\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux0.tdf" 57 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9tc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_9tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9tc " "Info: Found entity 1: mux_9tc" {  } { { "db/mux_9tc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_9tc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9tc ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_9tc:auto_generated " "Info: Elaborating entity \"mux_9tc\" for hierarchy \"ALU:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_9tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and0.tdf 1 1 " "Warning: Using design file lpm_and0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and0 ALU:inst\|lpm_and0:inst1 " "Info: Elaborating entity \"lpm_and0\" for hierarchy \"ALU:inst\|lpm_and0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 304 216 280 368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component\"" {  } { { "lpm_and0.tdf" "lpm_and_component" { Text "F:/quartus/quartus/计组实践/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component\"" {  } { { "lpm_and0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_and0:inst1\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift0.tdf 1 1 " "Warning: Using design file lpm_clshift0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Info: Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 ALU:inst\|lpm_clshift0:inst2 " "Info: Elaborating entity \"lpm_clshift0\" for hierarchy \"ALU:inst\|lpm_clshift0:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 384 176 360 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "lpm_clshift_component" { Text "F:/quartus/quartus/计组实践/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Info: Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_4lb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_4lb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_4lb " "Info: Found entity 1: lpm_clshift_4lb" {  } { { "db/lpm_clshift_4lb.tdf" "" { Text "F:/quartus/quartus/计组实践/db/lpm_clshift_4lb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_4lb ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_4lb:auto_generated " "Info: Elaborating entity \"lpm_clshift_4lb\" for hierarchy \"ALU:inst\|lpm_clshift0:inst2\|lpm_clshift:lpm_clshift_component\|lpm_clshift_4lb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift1.tdf 1 1 " "Warning: Using design file lpm_clshift1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Info: Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1 ALU:inst\|lpm_clshift1:inst3 " "Info: Elaborating entity \"lpm_clshift1\" for hierarchy \"ALU:inst\|lpm_clshift1:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 488 176 360 568 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift1.tdf" "lpm_clshift_component" { Text "F:/quartus/quartus/计组实践/lpm_clshift1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Info: Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Info: Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_kuc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_kuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_kuc " "Info: Found entity 1: lpm_clshift_kuc" {  } { { "db/lpm_clshift_kuc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/lpm_clshift_kuc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_kuc ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_kuc:auto_generated " "Info: Elaborating entity \"lpm_clshift_kuc\" for hierarchy \"ALU:inst\|lpm_clshift1:inst3\|lpm_clshift:lpm_clshift_component\|lpm_clshift_kuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux8.tdf 1 1 " "Warning: Using design file lpm_mux8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Info: Found entity 1: lpm_mux8" {  } { { "lpm_mux8.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8 ALU:inst\|lpm_mux8:inst6 " "Info: Elaborating entity \"lpm_mux8\" for hierarchy \"ALU:inst\|lpm_mux8:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "F:/quartus/quartus/计组实践/ALU.bdf" { { 576 200 352 656 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux8.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux8.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux8.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux8.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux8.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux8.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_orc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_orc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_orc " "Info: Found entity 1: mux_orc" {  } { { "db/mux_orc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_orc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_orc ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\|mux_orc:auto_generated " "Info: Elaborating entity \"mux_orc\" for hierarchy \"ALU:inst\|lpm_mux8:inst6\|lpm_mux:lpm_mux_component\|mux_orc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hold Hold:inst8 " "Info: Elaborating entity \"Hold\" for hierarchy \"Hold:inst8\"" {  } { { "DP.bdf" "inst8" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 376 1120 1256 472 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux9.tdf 1 1 " "Warning: Using design file lpm_mux9.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Info: Found entity 1: lpm_mux9" {  } { { "lpm_mux9.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux9.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux9 Hold:inst8\|lpm_mux9:inst " "Info: Elaborating entity \"lpm_mux9\" for hierarchy \"Hold:inst8\|lpm_mux9:inst\"" {  } { { "Hold.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/Hold.bdf" { { 128 792 880 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux9.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux9.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux9.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux9.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux9.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux9.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6qc " "Info: Found entity 1: mux_6qc" {  } { { "db/mux_6qc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_6qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6qc Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\|mux_6qc:auto_generated " "Info: Elaborating entity \"mux_6qc\" for hierarchy \"Hold:inst8\|lpm_mux9:inst\|lpm_mux:lpm_mux_component\|mux_6qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux14.tdf 1 1 " "Warning: Using design file lpm_mux14.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux14 " "Info: Found entity 1: lpm_mux14" {  } { { "lpm_mux14.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux14.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux14 lpm_mux14:inst24 " "Info: Elaborating entity \"lpm_mux14\" for hierarchy \"lpm_mux14:inst24\"" {  } { { "DP.bdf" "inst24" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 376 1400 1536 456 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux14:inst24\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux14:inst24\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux14.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux14.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux14:inst24\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux14:inst24\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux14.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux14.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux14:inst24\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux14:inst24\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux14.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux14.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1qc " "Info: Found entity 1: mux_1qc" {  } { { "db/mux_1qc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_1qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1qc lpm_mux14:inst24\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated " "Info: Elaborating entity \"mux_1qc\" for hierarchy \"lpm_mux14:inst24\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBIU IBIU:inst7 " "Info: Elaborating entity \"IBIU\" for hierarchy \"IBIU:inst7\"" {  } { { "DP.bdf" "inst7" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 424 80 280 552 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff5.tdf 1 1 " "Warning: Using design file lpm_dff5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff5 " "Info: Found entity 1: lpm_dff5" {  } { { "lpm_dff5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff5 IBIU:inst7\|lpm_dff5:inst " "Info: Elaborating entity \"lpm_dff5\" for hierarchy \"IBIU:inst7\|lpm_dff5:inst\"" {  } { { "IBIU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/IBIU.bdf" { { 248 376 520 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff5.tdf" "lpm_ff_component" { Text "F:/quartus/quartus/计组实践/lpm_dff5.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff5.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff5.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.tdf 1 1 " "Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst10 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst10\"" {  } { { "DP.bdf" "inst10" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 496 600 744 624 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst10\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "lpm_counter_component" { Text "F:/quartus/quartus/计组实践/lpm_counter0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_counter0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_counter0.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_o7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o7j " "Info: Found entity 1: cntr_o7j" {  } { { "db/cntr_o7j.tdf" "" { Text "F:/quartus/quartus/计组实践/db/cntr_o7j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o7j lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated " "Info: Elaborating entity \"cntr_o7j\" for hierarchy \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACU ACU:inst9 " "Info: Elaborating entity \"ACU\" for hierarchy \"ACU:inst9\"" {  } { { "DP.bdf" "inst9" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 352 584 760 480 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux3.tdf 1 1 " "Warning: Using design file lpm_mux3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux3 ACU:inst9\|lpm_mux3:inst3 " "Info: Elaborating entity \"lpm_mux3\" for hierarchy \"ACU:inst9\|lpm_mux3:inst3\"" {  } { { "ACU.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { { 168 864 1016 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub1.tdf 1 1 " "Warning: Using design file lpm_add_sub1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 ACU:inst9\|lpm_add_sub1:inst " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"ACU:inst9\|lpm_add_sub1:inst\"" {  } { { "ACU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { { 136 112 272 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "lpm_add_sub_component" { Text "F:/quartus/quartus/计组实践/lpm_add_sub1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_add_sub1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ph " "Info: Found entity 1: add_sub_7ph" {  } { { "db/add_sub_7ph.tdf" "" { Text "F:/quartus/quartus/计组实践/db/add_sub_7ph.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7ph ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_7ph:auto_generated " "Info: Elaborating entity \"add_sub_7ph\" for hierarchy \"ACU:inst9\|lpm_add_sub1:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_7ph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 ACU:inst9\|lpm_add_sub1:inst1 " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"ACU:inst9\|lpm_add_sub1:inst1\"" {  } { { "ACU.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { { 352 392 552 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux4.tdf 1 1 " "Warning: Using design file lpm_mux4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 ACU:inst9\|lpm_mux4:inst4 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"ACU:inst9\|lpm_mux4:inst4\"" {  } { { "ACU.bdf" "inst4" { Schematic "F:/quartus/quartus/计组实践/ACU.bdf" { { 424 72 224 504 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux4.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux4.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 43 " "Info: Parameter \"LPM_WIDTH\" = \"43\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux4.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Info: Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_krc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_krc ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated " "Info: Elaborating entity \"mux_krc\" for hierarchy \"ACU:inst9\|lpm_mux4:inst4\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff3.tdf 1 1 " "Warning: Using design file lpm_dff3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff3 lpm_dff3:inst5 " "Info: Elaborating entity \"lpm_dff3\" for hierarchy \"lpm_dff3:inst5\"" {  } { { "DP.bdf" "inst5" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 520 1208 1352 632 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff3:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff3:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "lpm_ff_component" { Text "F:/quartus/quartus/计组实践/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff3:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff3:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff3:inst5\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff3:inst5\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff3.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff3.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst2 " "Info: Elaborating entity \"74138\" for hierarchy \"74138:inst2\"" {  } { { "DP.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 368 888 1008 528 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst2 " "Info: Elaborated megafunction instantiation \"74138:inst2\"" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 368 888 1008 528 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPRs64 GPRs64:inst1 " "Info: Elaborating entity \"GPRs64\" for hierarchy \"GPRs64:inst1\"" {  } { { "DP.bdf" "inst1" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 656 576 752 816 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux5.tdf 1 1 " "Warning: Using design file lpm_mux5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux5 GPRs64:inst1\|lpm_mux5:inst " "Info: Elaborating entity \"lpm_mux5\" for hierarchy \"GPRs64:inst1\|lpm_mux5:inst\"" {  } { { "GPRs64.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/GPRs64.bdf" { { -488 320 480 72 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux5.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux5.tdf" 79 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux5.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux5.tdf" 79 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_etc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_etc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_etc " "Info: Found entity 1: mux_etc" {  } { { "db/mux_etc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_etc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_etc GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\|mux_etc:auto_generated " "Info: Elaborating entity \"mux_etc\" for hierarchy \"GPRs64:inst1\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\|mux_etc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.tdf 1 1 " "Warning: Using design file lpm_dff2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 GPRs64:inst1\|lpm_dff2:inst3 " "Info: Elaborating entity \"lpm_dff2\" for hierarchy \"GPRs64:inst1\|lpm_dff2:inst3\"" {  } { { "GPRs64.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/GPRs64.bdf" { { 88 80 224 184 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "lpm_ff_component" { Text "F:/quartus/quartus/计组实践/lpm_dff2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"GPRs64:inst1\|lpm_dff2:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.tdf 1 1 " "Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 GPRs64:inst1\|lpm_decode0:inst16 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"GPRs64:inst1\|lpm_decode0:inst16\"" {  } { { "GPRs64.bdf" "inst16" { Schematic "F:/quartus/quartus/计组实践/GPRs64.bdf" { { -480 992 1120 80 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "lpm_decode_component" { Text "F:/quartus/quartus/计组实践/lpm_decode0.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_decode0.tdf" 79 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Info: Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_decode0.tdf" 79 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rvf " "Info: Found entity 1: decode_rvf" {  } { { "db/decode_rvf.tdf" "" { Text "F:/quartus/quartus/计组实践/db/decode_rvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rvf GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_rvf:auto_generated " "Info: Elaborating entity \"decode_rvf\" for hierarchy \"GPRs64:inst1\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_rvf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux11.tdf 1 1 " "Warning: Using design file lpm_mux11.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux11 " "Info: Found entity 1: lpm_mux11" {  } { { "lpm_mux11.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux11.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux11 lpm_mux11:inst11 " "Info: Elaborating entity \"lpm_mux11\" for hierarchy \"lpm_mux11:inst11\"" {  } { { "DP.bdf" "inst11" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 656 280 416 736 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux11:inst11\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux11:inst11\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux11.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux11.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux11:inst11\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux11:inst11\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux11.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux11.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux11:inst11\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux11:inst11\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux11.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux11.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_2qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2qc " "Info: Found entity 1: mux_2qc" {  } { { "db/mux_2qc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_2qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2qc lpm_mux11:inst11\|lpm_mux:lpm_mux_component\|mux_2qc:auto_generated " "Info: Elaborating entity \"mux_2qc\" for hierarchy \"lpm_mux11:inst11\|lpm_mux:lpm_mux_component\|mux_2qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux13.tdf 1 1 " "Warning: Using design file lpm_mux13.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux13 " "Info: Found entity 1: lpm_mux13" {  } { { "lpm_mux13.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux13.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux13 lpm_mux13:inst22 " "Info: Elaborating entity \"lpm_mux13\" for hierarchy \"lpm_mux13:inst22\"" {  } { { "DP.bdf" "inst22" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 816 456 608 912 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux13:inst22\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux13:inst22\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux13.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux13.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux13:inst22\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux13:inst22\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux13.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux13.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux13:inst22\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux13:inst22\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux13.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux13.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_prc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_prc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_prc " "Info: Found entity 1: mux_prc" {  } { { "db/mux_prc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_prc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_prc lpm_mux13:inst22\|lpm_mux:lpm_mux_component\|mux_prc:auto_generated " "Info: Elaborating entity \"mux_prc\" for hierarchy \"lpm_mux13:inst22\|lpm_mux:lpm_mux_component\|mux_prc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBIU DBIU:inst12 " "Info: Elaborating entity \"DBIU\" for hierarchy \"DBIU:inst12\"" {  } { { "DP.bdf" "inst12" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 904 1272 1472 1064 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff6.tdf 1 1 " "Warning: Using design file lpm_dff6.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff6 " "Info: Found entity 1: lpm_dff6" {  } { { "lpm_dff6.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff6.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff6 DBIU:inst12\|lpm_dff6:inst2 " "Info: Elaborating entity \"lpm_dff6\" for hierarchy \"DBIU:inst12\|lpm_dff6:inst2\"" {  } { { "DBIU.bdf" "inst2" { Schematic "F:/quartus/quartus/计组实践/DBIU.bdf" { { 24 400 544 120 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff6.tdf" "lpm_ff_component" { Text "F:/quartus/quartus/计组实践/lpm_dff6.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff6.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff6.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff6.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_dff6.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtU ExtU:inst6 " "Info: Elaborating entity \"ExtU\" for hierarchy \"ExtU:inst6\"" {  } { { "DP.bdf" "inst6" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 1016 512 704 1144 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.tdf 1 1 " "Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 ExtU:inst6\|lpm_mux1:inst " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"ExtU:inst6\|lpm_mux1:inst\"" {  } { { "ExtU.bdf" "inst" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 184 544 696 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux1.tdf" 53 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Info: Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux1.tdf" 53 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_trc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_trc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_trc " "Info: Found entity 1: mux_trc" {  } { { "db/mux_trc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_trc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_trc ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|mux_trc:auto_generated " "Info: Elaborating entity \"mux_trc\" for hierarchy \"ExtU:inst6\|lpm_mux1:inst\|lpm_mux:lpm_mux_component\|mux_trc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift2.tdf 1 1 " "Warning: Using design file lpm_clshift2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift2 " "Info: Found entity 1: lpm_clshift2" {  } { { "lpm_clshift2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_clshift2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift2 ExtU:inst6\|lpm_clshift2:inst14 " "Info: Elaborating entity \"lpm_clshift2\" for hierarchy \"ExtU:inst6\|lpm_clshift2:inst14\"" {  } { { "ExtU.bdf" "inst14" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 200 120 304 280 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and2.tdf 1 1 " "Warning: Using design file lpm_and2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and2 " "Info: Found entity 1: lpm_and2" {  } { { "lpm_and2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and2 ExtU:inst6\|lpm_and2:inst20 " "Info: Elaborating entity \"lpm_and2\" for hierarchy \"ExtU:inst6\|lpm_and2:inst20\"" {  } { { "ExtU.bdf" "inst20" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 48 368 432 112 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component\"" {  } { { "lpm_and2.tdf" "lpm_and_component" { Text "F:/quartus/quartus/计组实践/lpm_and2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component\"" {  } { { "lpm_and2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component " "Info: Instantiated megafunction \"ExtU:inst6\|lpm_and2:inst20\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 ExtU:inst6\|lpm_mux2:inst23 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"ExtU:inst6\|lpm_mux2:inst23\"" {  } { { "ExtU.bdf" "inst23" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 624 248 400 704 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "F:/quartus/quartus/计组实践/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 55 " "Info: Parameter \"LPM_WIDTH\" = \"55\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nrc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nrc " "Info: Found entity 1: mux_nrc" {  } { { "db/mux_nrc.tdf" "" { Text "F:/quartus/quartus/计组实践/db/mux_nrc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nrc ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\|mux_nrc:auto_generated " "Info: Elaborating entity \"mux_nrc\" for hierarchy \"ExtU:inst6\|lpm_mux2:inst23\|lpm_mux:lpm_mux_component\|mux_nrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and1.tdf 1 1 " "Warning: Using design file lpm_and1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and1 " "Info: Found entity 1: lpm_and1" {  } { { "lpm_and1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and1 ExtU:inst6\|lpm_and1:inst7 " "Info: Elaborating entity \"lpm_and1\" for hierarchy \"ExtU:inst6\|lpm_and1:inst7\"" {  } { { "ExtU.bdf" "inst7" { Schematic "F:/quartus/quartus/计组实践/ExtU.bdf" { { 552 168 232 608 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component " "Info: Elaborating entity \"lpm_and\" for hierarchy \"ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component\"" {  } { { "lpm_and1.tdf" "lpm_and_component" { Text "F:/quartus/quartus/计组实践/lpm_and1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component " "Info: Elaborated megafunction instantiation \"ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component\"" {  } { { "lpm_and1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component " "Info: Instantiated megafunction \"ExtU:inst6\|lpm_and1:inst7\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and1.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_and1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux7.tdf 1 1 " "Warning: Using design file lpm_mux7.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info: Found entity 1: lpm_mux7" {  } { { "lpm_mux7.tdf" "" { Text "F:/quartus/quartus/计组实践/lpm_mux7.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 lpm_mux7:inst3 " "Info: Elaborating entity \"lpm_mux7\" for hierarchy \"lpm_mux7:inst3\"" {  } { { "DP.bdf" "inst3" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 808 960 792 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[63\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[62\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[61\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[60\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[59\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[58\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[57\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[56\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[55\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[54\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[53\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[52\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[51\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[50\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[49\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[48\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[47\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[46\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[45\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[44\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[43\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[42\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[41\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[40\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[39\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[38\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[37\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[36\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[35\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[34\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[33\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[32\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[63\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[62\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[61\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[60\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[59\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[58\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[57\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[56\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[55\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[54\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[53\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[52\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[51\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[50\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[49\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[48\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[47\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[46\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[45\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[44\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[43\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[42\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[41\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[40\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[39\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[38\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[37\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[36\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[35\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[34\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[33\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[32\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[21\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[20\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[19\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[18\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[17\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[16\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch " "Warning (13310): Register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated\" and latch \"DBIU:inst12\|lpm_dff6:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[31\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[30\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[29\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[28\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[26\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[25\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[24\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\] IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch " "Warning (13310): Register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]\" is converted into an equivalent circuit using register \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~_emulated\" and latch \"IBIU:inst7\|lpm_dff5:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ExtUctr GND " "Warning (13410): Pin \"ExtUctr\" is stuck at GND" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 704 400 576 720 "ExtUctr" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ICBus\[0\] GND " "Warning (13410): Pin \"ICBus\[0\]\" is stuck at GND" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 448 -184 -8 464 "ICBus\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 32 " "Info: 32 registers lost all their fanouts during netlist optimizations. The first 32 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[63\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[62\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[61\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[60\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[59\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[58\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[57\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[56\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[55\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[54\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[53\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[52\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[51\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[50\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[49\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[48\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[47\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[46\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[45\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[44\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[43\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[42\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[41\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[40\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[39\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[38\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[37\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[36\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[35\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[34\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[33\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[32\] " "Info: Register \"lpm_counter0:inst10\|lpm_counter:lpm_counter_component\|cntr_o7j:auto_generated\|counter_reg_bit\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "clk~input " "Critical Warning: clock port is fed by virtual pin \"clk~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 0 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "538 " "Info: Design contains 538 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[63\] " "Info: Pin \"ALUout\[63\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[62\] " "Info: Pin \"ALUout\[62\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[61\] " "Info: Pin \"ALUout\[61\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[60\] " "Info: Pin \"ALUout\[60\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[59\] " "Info: Pin \"ALUout\[59\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[58\] " "Info: Pin \"ALUout\[58\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[57\] " "Info: Pin \"ALUout\[57\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[56\] " "Info: Pin \"ALUout\[56\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[55\] " "Info: Pin \"ALUout\[55\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[54\] " "Info: Pin \"ALUout\[54\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[53\] " "Info: Pin \"ALUout\[53\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[52\] " "Info: Pin \"ALUout\[52\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[51\] " "Info: Pin \"ALUout\[51\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[50\] " "Info: Pin \"ALUout\[50\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[49\] " "Info: Pin \"ALUout\[49\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[48\] " "Info: Pin \"ALUout\[48\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[47\] " "Info: Pin \"ALUout\[47\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[46\] " "Info: Pin \"ALUout\[46\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[45\] " "Info: Pin \"ALUout\[45\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[44\] " "Info: Pin \"ALUout\[44\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[43\] " "Info: Pin \"ALUout\[43\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[42\] " "Info: Pin \"ALUout\[42\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[41\] " "Info: Pin \"ALUout\[41\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[40\] " "Info: Pin \"ALUout\[40\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[39\] " "Info: Pin \"ALUout\[39\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[38\] " "Info: Pin \"ALUout\[38\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[37\] " "Info: Pin \"ALUout\[37\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[36\] " "Info: Pin \"ALUout\[36\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[35\] " "Info: Pin \"ALUout\[35\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[34\] " "Info: Pin \"ALUout\[34\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[33\] " "Info: Pin \"ALUout\[33\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[32\] " "Info: Pin \"ALUout\[32\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[31\] " "Info: Pin \"ALUout\[31\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[30\] " "Info: Pin \"ALUout\[30\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[29\] " "Info: Pin \"ALUout\[29\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[28\] " "Info: Pin \"ALUout\[28\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[27\] " "Info: Pin \"ALUout\[27\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[26\] " "Info: Pin \"ALUout\[26\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[25\] " "Info: Pin \"ALUout\[25\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[24\] " "Info: Pin \"ALUout\[24\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[23\] " "Info: Pin \"ALUout\[23\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[22\] " "Info: Pin \"ALUout\[22\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[21\] " "Info: Pin \"ALUout\[21\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[20\] " "Info: Pin \"ALUout\[20\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[19\] " "Info: Pin \"ALUout\[19\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[18\] " "Info: Pin \"ALUout\[18\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[17\] " "Info: Pin \"ALUout\[17\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[16\] " "Info: Pin \"ALUout\[16\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[15\] " "Info: Pin \"ALUout\[15\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[14\] " "Info: Pin \"ALUout\[14\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[13\] " "Info: Pin \"ALUout\[13\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[12\] " "Info: Pin \"ALUout\[12\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[11\] " "Info: Pin \"ALUout\[11\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[10\] " "Info: Pin \"ALUout\[10\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[9\] " "Info: Pin \"ALUout\[9\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[8\] " "Info: Pin \"ALUout\[8\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[7\] " "Info: Pin \"ALUout\[7\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[6\] " "Info: Pin \"ALUout\[6\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[5\] " "Info: Pin \"ALUout\[5\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[4\] " "Info: Pin \"ALUout\[4\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[3\] " "Info: Pin \"ALUout\[3\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[2\] " "Info: Pin \"ALUout\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[1\] " "Info: Pin \"ALUout\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ALUout\[0\] " "Info: Pin \"ALUout\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 792 1384 1560 808 "ALUout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[63\] " "Info: Pin \"RA\[63\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[62\] " "Info: Pin \"RA\[62\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[61\] " "Info: Pin \"RA\[61\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[60\] " "Info: Pin \"RA\[60\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[59\] " "Info: Pin \"RA\[59\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[58\] " "Info: Pin \"RA\[58\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[57\] " "Info: Pin \"RA\[57\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[56\] " "Info: Pin \"RA\[56\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[55\] " "Info: Pin \"RA\[55\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[54\] " "Info: Pin \"RA\[54\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[53\] " "Info: Pin \"RA\[53\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[52\] " "Info: Pin \"RA\[52\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[51\] " "Info: Pin \"RA\[51\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[50\] " "Info: Pin \"RA\[50\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[49\] " "Info: Pin \"RA\[49\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[48\] " "Info: Pin \"RA\[48\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[47\] " "Info: Pin \"RA\[47\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[46\] " "Info: Pin \"RA\[46\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[45\] " "Info: Pin \"RA\[45\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[44\] " "Info: Pin \"RA\[44\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[43\] " "Info: Pin \"RA\[43\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[42\] " "Info: Pin \"RA\[42\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[41\] " "Info: Pin \"RA\[41\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[40\] " "Info: Pin \"RA\[40\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[39\] " "Info: Pin \"RA\[39\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[38\] " "Info: Pin \"RA\[38\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[37\] " "Info: Pin \"RA\[37\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[36\] " "Info: Pin \"RA\[36\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[35\] " "Info: Pin \"RA\[35\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[34\] " "Info: Pin \"RA\[34\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[33\] " "Info: Pin \"RA\[33\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[32\] " "Info: Pin \"RA\[32\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[31\] " "Info: Pin \"RA\[31\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[30\] " "Info: Pin \"RA\[30\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[29\] " "Info: Pin \"RA\[29\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[28\] " "Info: Pin \"RA\[28\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[27\] " "Info: Pin \"RA\[27\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[26\] " "Info: Pin \"RA\[26\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[25\] " "Info: Pin \"RA\[25\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[24\] " "Info: Pin \"RA\[24\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[23\] " "Info: Pin \"RA\[23\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[22\] " "Info: Pin \"RA\[22\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[21\] " "Info: Pin \"RA\[21\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[20\] " "Info: Pin \"RA\[20\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[19\] " "Info: Pin \"RA\[19\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[18\] " "Info: Pin \"RA\[18\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[17\] " "Info: Pin \"RA\[17\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[16\] " "Info: Pin \"RA\[16\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[15\] " "Info: Pin \"RA\[15\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[14\] " "Info: Pin \"RA\[14\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[13\] " "Info: Pin \"RA\[13\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[12\] " "Info: Pin \"RA\[12\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[11\] " "Info: Pin \"RA\[11\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[10\] " "Info: Pin \"RA\[10\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[9\] " "Info: Pin \"RA\[9\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[8\] " "Info: Pin \"RA\[8\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[7\] " "Info: Pin \"RA\[7\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[6\] " "Info: Pin \"RA\[6\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[5\] " "Info: Pin \"RA\[5\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[4\] " "Info: Pin \"RA\[4\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[3\] " "Info: Pin \"RA\[3\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[2\] " "Info: Pin \"RA\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[1\] " "Info: Pin \"RA\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RA\[0\] " "Info: Pin \"RA\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 664 1448 1624 680 "RA\[63..0\]" "" } { 656 759 776 711 "RA\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[63\] " "Info: Pin \"GPRWr\[63\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[62\] " "Info: Pin \"GPRWr\[62\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[61\] " "Info: Pin \"GPRWr\[61\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[60\] " "Info: Pin \"GPRWr\[60\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[59\] " "Info: Pin \"GPRWr\[59\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[58\] " "Info: Pin \"GPRWr\[58\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[57\] " "Info: Pin \"GPRWr\[57\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[56\] " "Info: Pin \"GPRWr\[56\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[55\] " "Info: Pin \"GPRWr\[55\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[54\] " "Info: Pin \"GPRWr\[54\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[53\] " "Info: Pin \"GPRWr\[53\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[52\] " "Info: Pin \"GPRWr\[52\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[51\] " "Info: Pin \"GPRWr\[51\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[50\] " "Info: Pin \"GPRWr\[50\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[49\] " "Info: Pin \"GPRWr\[49\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[48\] " "Info: Pin \"GPRWr\[48\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[47\] " "Info: Pin \"GPRWr\[47\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[46\] " "Info: Pin \"GPRWr\[46\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[45\] " "Info: Pin \"GPRWr\[45\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[44\] " "Info: Pin \"GPRWr\[44\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[43\] " "Info: Pin \"GPRWr\[43\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[42\] " "Info: Pin \"GPRWr\[42\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[41\] " "Info: Pin \"GPRWr\[41\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[40\] " "Info: Pin \"GPRWr\[40\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[39\] " "Info: Pin \"GPRWr\[39\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[38\] " "Info: Pin \"GPRWr\[38\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[37\] " "Info: Pin \"GPRWr\[37\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[36\] " "Info: Pin \"GPRWr\[36\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[35\] " "Info: Pin \"GPRWr\[35\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[34\] " "Info: Pin \"GPRWr\[34\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[33\] " "Info: Pin \"GPRWr\[33\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[32\] " "Info: Pin \"GPRWr\[32\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[31\] " "Info: Pin \"GPRWr\[31\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[30\] " "Info: Pin \"GPRWr\[30\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[29\] " "Info: Pin \"GPRWr\[29\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[28\] " "Info: Pin \"GPRWr\[28\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[27\] " "Info: Pin \"GPRWr\[27\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[26\] " "Info: Pin \"GPRWr\[26\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[25\] " "Info: Pin \"GPRWr\[25\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[24\] " "Info: Pin \"GPRWr\[24\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[23\] " "Info: Pin \"GPRWr\[23\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[22\] " "Info: Pin \"GPRWr\[22\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[21\] " "Info: Pin \"GPRWr\[21\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[20\] " "Info: Pin \"GPRWr\[20\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[19\] " "Info: Pin \"GPRWr\[19\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[18\] " "Info: Pin \"GPRWr\[18\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[17\] " "Info: Pin \"GPRWr\[17\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[16\] " "Info: Pin \"GPRWr\[16\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[15\] " "Info: Pin \"GPRWr\[15\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[14\] " "Info: Pin \"GPRWr\[14\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[13\] " "Info: Pin \"GPRWr\[13\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[12\] " "Info: Pin \"GPRWr\[12\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[11\] " "Info: Pin \"GPRWr\[11\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[10\] " "Info: Pin \"GPRWr\[10\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[9\] " "Info: Pin \"GPRWr\[9\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[8\] " "Info: Pin \"GPRWr\[8\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[7\] " "Info: Pin \"GPRWr\[7\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[6\] " "Info: Pin \"GPRWr\[6\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[5\] " "Info: Pin \"GPRWr\[5\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[4\] " "Info: Pin \"GPRWr\[4\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[3\] " "Info: Pin \"GPRWr\[3\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[2\] " "Info: Pin \"GPRWr\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[1\] " "Info: Pin \"GPRWr\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "GPRWr\[0\] " "Info: Pin \"GPRWr\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 712 1448 1624 728 "GPRWr\[63..0\]" "" } { 792 320 389 808 "GPRWr\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[31\] " "Info: Pin \"DABus\[31\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[30\] " "Info: Pin \"DABus\[30\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[29\] " "Info: Pin \"DABus\[29\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[28\] " "Info: Pin \"DABus\[28\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[27\] " "Info: Pin \"DABus\[27\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[26\] " "Info: Pin \"DABus\[26\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[25\] " "Info: Pin \"DABus\[25\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[24\] " "Info: Pin \"DABus\[24\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[23\] " "Info: Pin \"DABus\[23\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[22\] " "Info: Pin \"DABus\[22\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[21\] " "Info: Pin \"DABus\[21\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[20\] " "Info: Pin \"DABus\[20\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[19\] " "Info: Pin \"DABus\[19\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[18\] " "Info: Pin \"DABus\[18\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[17\] " "Info: Pin \"DABus\[17\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[16\] " "Info: Pin \"DABus\[16\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[15\] " "Info: Pin \"DABus\[15\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[14\] " "Info: Pin \"DABus\[14\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[13\] " "Info: Pin \"DABus\[13\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[12\] " "Info: Pin \"DABus\[12\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[11\] " "Info: Pin \"DABus\[11\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[10\] " "Info: Pin \"DABus\[10\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[9\] " "Info: Pin \"DABus\[9\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[8\] " "Info: Pin \"DABus\[8\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[7\] " "Info: Pin \"DABus\[7\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[6\] " "Info: Pin \"DABus\[6\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[5\] " "Info: Pin \"DABus\[5\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[4\] " "Info: Pin \"DABus\[4\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[3\] " "Info: Pin \"DABus\[3\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[2\] " "Info: Pin \"DABus\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[1\] " "Info: Pin \"DABus\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DABus\[0\] " "Info: Pin \"DABus\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 944 1560 1736 960 "DABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DCBus\[2\] " "Info: Pin \"DCBus\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 928 1560 1736 944 "DCBus\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DCBus\[1\] " "Info: Pin \"DCBus\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 928 1560 1736 944 "DCBus\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "DCBus\[0\] " "Info: Pin \"DCBus\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 928 1560 1736 944 "DCBus\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[63\] " "Info: Pin \"Dout\[63\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[62\] " "Info: Pin \"Dout\[62\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[61\] " "Info: Pin \"Dout\[61\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[60\] " "Info: Pin \"Dout\[60\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[59\] " "Info: Pin \"Dout\[59\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[58\] " "Info: Pin \"Dout\[58\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[57\] " "Info: Pin \"Dout\[57\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[56\] " "Info: Pin \"Dout\[56\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[55\] " "Info: Pin \"Dout\[55\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[54\] " "Info: Pin \"Dout\[54\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[53\] " "Info: Pin \"Dout\[53\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[52\] " "Info: Pin \"Dout\[52\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[51\] " "Info: Pin \"Dout\[51\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[50\] " "Info: Pin \"Dout\[50\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[49\] " "Info: Pin \"Dout\[49\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[48\] " "Info: Pin \"Dout\[48\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[47\] " "Info: Pin \"Dout\[47\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[46\] " "Info: Pin \"Dout\[46\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[45\] " "Info: Pin \"Dout\[45\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[44\] " "Info: Pin \"Dout\[44\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[43\] " "Info: Pin \"Dout\[43\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[42\] " "Info: Pin \"Dout\[42\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[41\] " "Info: Pin \"Dout\[41\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[40\] " "Info: Pin \"Dout\[40\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[39\] " "Info: Pin \"Dout\[39\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[38\] " "Info: Pin \"Dout\[38\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[37\] " "Info: Pin \"Dout\[37\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[36\] " "Info: Pin \"Dout\[36\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[35\] " "Info: Pin \"Dout\[35\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[34\] " "Info: Pin \"Dout\[34\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[33\] " "Info: Pin \"Dout\[33\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[32\] " "Info: Pin \"Dout\[32\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[31\] " "Info: Pin \"Dout\[31\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[30\] " "Info: Pin \"Dout\[30\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[29\] " "Info: Pin \"Dout\[29\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[28\] " "Info: Pin \"Dout\[28\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[27\] " "Info: Pin \"Dout\[27\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[26\] " "Info: Pin \"Dout\[26\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[25\] " "Info: Pin \"Dout\[25\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[24\] " "Info: Pin \"Dout\[24\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[23\] " "Info: Pin \"Dout\[23\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[22\] " "Info: Pin \"Dout\[22\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[21\] " "Info: Pin \"Dout\[21\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[20\] " "Info: Pin \"Dout\[20\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[19\] " "Info: Pin \"Dout\[19\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[18\] " "Info: Pin \"Dout\[18\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[17\] " "Info: Pin \"Dout\[17\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[16\] " "Info: Pin \"Dout\[16\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[15\] " "Info: Pin \"Dout\[15\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[14\] " "Info: Pin \"Dout\[14\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[13\] " "Info: Pin \"Dout\[13\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[12\] " "Info: Pin \"Dout\[12\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[11\] " "Info: Pin \"Dout\[11\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[10\] " "Info: Pin \"Dout\[10\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[9\] " "Info: Pin \"Dout\[9\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[8\] " "Info: Pin \"Dout\[8\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[7\] " "Info: Pin \"Dout\[7\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[6\] " "Info: Pin \"Dout\[6\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[5\] " "Info: Pin \"Dout\[5\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[4\] " "Info: Pin \"Dout\[4\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[3\] " "Info: Pin \"Dout\[3\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[2\] " "Info: Pin \"Dout\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[1\] " "Info: Pin \"Dout\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Dout\[0\] " "Info: Pin \"Dout\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 976 1536 1712 992 "Dout\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[31\] " "Info: Pin \"I\[31\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[30\] " "Info: Pin \"I\[30\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[29\] " "Info: Pin \"I\[29\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[28\] " "Info: Pin \"I\[28\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[27\] " "Info: Pin \"I\[27\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[26\] " "Info: Pin \"I\[26\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[25\] " "Info: Pin \"I\[25\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[24\] " "Info: Pin \"I\[24\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[23\] " "Info: Pin \"I\[23\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[22\] " "Info: Pin \"I\[22\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[21\] " "Info: Pin \"I\[21\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[20\] " "Info: Pin \"I\[20\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[19\] " "Info: Pin \"I\[19\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[18\] " "Info: Pin \"I\[18\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[17\] " "Info: Pin \"I\[17\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[16\] " "Info: Pin \"I\[16\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[15\] " "Info: Pin \"I\[15\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[14\] " "Info: Pin \"I\[14\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[13\] " "Info: Pin \"I\[13\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[12\] " "Info: Pin \"I\[12\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[11\] " "Info: Pin \"I\[11\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[10\] " "Info: Pin \"I\[10\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[9\] " "Info: Pin \"I\[9\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[8\] " "Info: Pin \"I\[8\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[7\] " "Info: Pin \"I\[7\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[6\] " "Info: Pin \"I\[6\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[5\] " "Info: Pin \"I\[5\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[4\] " "Info: Pin \"I\[4\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[3\] " "Info: Pin \"I\[3\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[2\] " "Info: Pin \"I\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[1\] " "Info: Pin \"I\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "I\[0\] " "Info: Pin \"I\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 648 -64 112 664 "I\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[31\] " "Info: Pin \"IABus\[31\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[30\] " "Info: Pin \"IABus\[30\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[29\] " "Info: Pin \"IABus\[29\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[28\] " "Info: Pin \"IABus\[28\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[27\] " "Info: Pin \"IABus\[27\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[26\] " "Info: Pin \"IABus\[26\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[25\] " "Info: Pin \"IABus\[25\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[24\] " "Info: Pin \"IABus\[24\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[23\] " "Info: Pin \"IABus\[23\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[22\] " "Info: Pin \"IABus\[22\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[21\] " "Info: Pin \"IABus\[21\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[20\] " "Info: Pin \"IABus\[20\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[19\] " "Info: Pin \"IABus\[19\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[18\] " "Info: Pin \"IABus\[18\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[17\] " "Info: Pin \"IABus\[17\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[16\] " "Info: Pin \"IABus\[16\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[15\] " "Info: Pin \"IABus\[15\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[14\] " "Info: Pin \"IABus\[14\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[13\] " "Info: Pin \"IABus\[13\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[12\] " "Info: Pin \"IABus\[12\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[11\] " "Info: Pin \"IABus\[11\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[10\] " "Info: Pin \"IABus\[10\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[9\] " "Info: Pin \"IABus\[9\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[8\] " "Info: Pin \"IABus\[8\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[7\] " "Info: Pin \"IABus\[7\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[6\] " "Info: Pin \"IABus\[6\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[5\] " "Info: Pin \"IABus\[5\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[4\] " "Info: Pin \"IABus\[4\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[3\] " "Info: Pin \"IABus\[3\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[2\] " "Info: Pin \"IABus\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[1\] " "Info: Pin \"IABus\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "IABus\[0\] " "Info: Pin \"IABus\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 464 -184 -8 480 "IABus\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ICBus\[2\] " "Info: Pin \"ICBus\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 448 -184 -8 464 "ICBus\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ICBus\[1\] " "Info: Pin \"ICBus\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 448 -184 -8 464 "ICBus\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ICBus\[0\] " "Info: Pin \"ICBus\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 448 -184 -8 464 "ICBus\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[63\] " "Info: Pin \"RB\[63\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[62\] " "Info: Pin \"RB\[62\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[61\] " "Info: Pin \"RB\[61\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[60\] " "Info: Pin \"RB\[60\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[59\] " "Info: Pin \"RB\[59\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[58\] " "Info: Pin \"RB\[58\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[57\] " "Info: Pin \"RB\[57\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[56\] " "Info: Pin \"RB\[56\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[55\] " "Info: Pin \"RB\[55\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[54\] " "Info: Pin \"RB\[54\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[53\] " "Info: Pin \"RB\[53\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[52\] " "Info: Pin \"RB\[52\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[51\] " "Info: Pin \"RB\[51\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[50\] " "Info: Pin \"RB\[50\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[49\] " "Info: Pin \"RB\[49\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[48\] " "Info: Pin \"RB\[48\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[47\] " "Info: Pin \"RB\[47\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[46\] " "Info: Pin \"RB\[46\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[45\] " "Info: Pin \"RB\[45\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[44\] " "Info: Pin \"RB\[44\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[43\] " "Info: Pin \"RB\[43\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[42\] " "Info: Pin \"RB\[42\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[41\] " "Info: Pin \"RB\[41\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[40\] " "Info: Pin \"RB\[40\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[39\] " "Info: Pin \"RB\[39\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[38\] " "Info: Pin \"RB\[38\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[37\] " "Info: Pin \"RB\[37\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[36\] " "Info: Pin \"RB\[36\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[35\] " "Info: Pin \"RB\[35\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[34\] " "Info: Pin \"RB\[34\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[33\] " "Info: Pin \"RB\[33\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[32\] " "Info: Pin \"RB\[32\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[31\] " "Info: Pin \"RB\[31\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[30\] " "Info: Pin \"RB\[30\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[29\] " "Info: Pin \"RB\[29\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[28\] " "Info: Pin \"RB\[28\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[27\] " "Info: Pin \"RB\[27\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[26\] " "Info: Pin \"RB\[26\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[25\] " "Info: Pin \"RB\[25\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[24\] " "Info: Pin \"RB\[24\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[23\] " "Info: Pin \"RB\[23\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[22\] " "Info: Pin \"RB\[22\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[21\] " "Info: Pin \"RB\[21\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[20\] " "Info: Pin \"RB\[20\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[19\] " "Info: Pin \"RB\[19\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[18\] " "Info: Pin \"RB\[18\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[17\] " "Info: Pin \"RB\[17\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[16\] " "Info: Pin \"RB\[16\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[15\] " "Info: Pin \"RB\[15\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[14\] " "Info: Pin \"RB\[14\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[13\] " "Info: Pin \"RB\[13\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[12\] " "Info: Pin \"RB\[12\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[11\] " "Info: Pin \"RB\[11\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[10\] " "Info: Pin \"RB\[10\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[9\] " "Info: Pin \"RB\[9\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[8\] " "Info: Pin \"RB\[8\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[7\] " "Info: Pin \"RB\[7\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[6\] " "Info: Pin \"RB\[6\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[5\] " "Info: Pin \"RB\[5\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[4\] " "Info: Pin \"RB\[4\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[3\] " "Info: Pin \"RB\[3\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[2\] " "Info: Pin \"RB\[2\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[1\] " "Info: Pin \"RB\[1\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RB\[0\] " "Info: Pin \"RB\[0\]\" is virtual output pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 824 832 1008 840 "RB\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "ALUctr\[3\] " "Info: Pin \"ALUctr\[3\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 256 424 592 272 "ALUctr\[3..0\]" "" } { 248 592 652 264 "ALUctr\[3..0\]" "" } { 704 1064 1134 720 "ALUctr\[3..0\]" "" } { 392 840 897 408 "ALUctr\[0\]" "" } { 408 840 897 424 "ALUctr\[1\]" "" } { 424 840 897 440 "ALUctr\[2\]" "" } { 477 847 864 528 "ALUctr\[3\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "ALUctr\[2\] " "Info: Pin \"ALUctr\[2\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 256 424 592 272 "ALUctr\[3..0\]" "" } { 248 592 652 264 "ALUctr\[3..0\]" "" } { 704 1064 1134 720 "ALUctr\[3..0\]" "" } { 392 840 897 408 "ALUctr\[0\]" "" } { 408 840 897 424 "ALUctr\[1\]" "" } { 424 840 897 440 "ALUctr\[2\]" "" } { 477 847 864 528 "ALUctr\[3\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "ExtCtr\[0\] " "Info: Pin \"ExtCtr\[0\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 304 424 592 320 "ExtCtr\[2..0\]" "" } { 296 592 649 312 "ExtCtr\[2..0\]" "" } { 1032 448 515 1048 "ExtCtr\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "ExtCtr\[2\] " "Info: Pin \"ExtCtr\[2\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 304 424 592 320 "ExtCtr\[2..0\]" "" } { 296 592 649 312 "ExtCtr\[2..0\]" "" } { 1032 448 515 1048 "ExtCtr\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "ExtCtr\[1\] " "Info: Pin \"ExtCtr\[1\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 304 424 592 320 "ExtCtr\[2..0\]" "" } { 296 592 649 312 "ExtCtr\[2..0\]" "" } { 1032 448 515 1048 "ExtCtr\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "ALUBsrc " "Info: Pin \"ALUBsrc\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 224 840 1008 240 "ALUBsrc" "" } { 792 888 992 808 "ALUBsrc" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "ALUctr\[0\] " "Info: Pin \"ALUctr\[0\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 256 424 592 272 "ALUctr\[3..0\]" "" } { 248 592 652 264 "ALUctr\[3..0\]" "" } { 704 1064 1134 720 "ALUctr\[3..0\]" "" } { 392 840 897 408 "ALUctr\[0\]" "" } { 408 840 897 424 "ALUctr\[1\]" "" } { 424 840 897 440 "ALUctr\[2\]" "" } { 477 847 864 528 "ALUctr\[3\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "condSrc " "Info: Pin \"condSrc\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 320 1160 1328 336 "condSrc" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "ALUctr\[1\] " "Info: Pin \"ALUctr\[1\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 256 424 592 272 "ALUctr\[3..0\]" "" } { 248 592 652 264 "ALUctr\[3..0\]" "" } { 704 1064 1134 720 "ALUctr\[3..0\]" "" } { 392 840 897 408 "ALUctr\[0\]" "" } { 408 840 897 424 "ALUctr\[1\]" "" } { 424 840 897 440 "ALUctr\[2\]" "" } { 477 847 864 528 "ALUctr\[3\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDsrc\[1\] " "Info: Pin \"RegDsrc\[1\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 224 1072 1240 240 "RegDsrc\[1..0\]" "" } { 944 336 528 960 "RegDsrc\[1..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDsrc\[0\] " "Info: Pin \"RegDsrc\[0\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 224 1072 1240 240 "RegDsrc\[1..0\]" "" } { 944 336 528 960 "RegDsrc\[1..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "clk " "Info: Pin \"clk\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 224 424 592 240 "clk" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "MemRd " "Info: Pin \"MemRd\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 1104 1088 1256 1120 "MemRd" "" } { 936 1192 1272 952 "MemRd" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "MemWr " "Info: Pin \"MemWr\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 1136 1088 1256 1152 "MemWr" "" } { 952 1192 1272 968 "MemWr" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMRd " "Info: Pin \"IMRd\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 304 88 256 320 "IMRd" "" } { 456 280 344 472 "IMRd" "" } { 296 256 288 312 "IMRd" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[31\] " "Info: Pin \"IMin\[31\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[30\] " "Info: Pin \"IMin\[30\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[29\] " "Info: Pin \"IMin\[29\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[28\] " "Info: Pin \"IMin\[28\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[27\] " "Info: Pin \"IMin\[27\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[26\] " "Info: Pin \"IMin\[26\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[25\] " "Info: Pin \"IMin\[25\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[24\] " "Info: Pin \"IMin\[24\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[23\] " "Info: Pin \"IMin\[23\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[22\] " "Info: Pin \"IMin\[22\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegAsrc " "Info: Pin \"RegAsrc\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 248 1072 1240 264 "RegAsrc" "" } { 752 296 352 768 "RegAsrc" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[20\] " "Info: Pin \"IMin\[20\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[9\] " "Info: Pin \"IMin\[9\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "regWr " "Info: Pin \"regWr\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 280 424 592 296 "regWr" "" } { 272 592 631 288 "regWr" "" } { 744 520 576 756 "regWr" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[6\] " "Info: Pin \"IMin\[6\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[5\] " "Info: Pin \"IMin\[5\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[7\] " "Info: Pin \"IMin\[7\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[8\] " "Info: Pin \"IMin\[8\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[3\] " "Info: Pin \"IMin\[3\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[15\] " "Info: Pin \"IMin\[15\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "clr " "Info: Pin \"clr\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 296 840 1008 312 "clr" "" } { 512 744 808 528 "clr" "" } { 536 1136 1208 552 "clr" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[1\] " "Info: Pin \"IMin\[1\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[13\] " "Info: Pin \"IMin\[13\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[2\] " "Info: Pin \"IMin\[2\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[14\] " "Info: Pin \"IMin\[14\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[0\] " "Info: Pin \"IMin\[0\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[12\] " "Info: Pin \"IMin\[12\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[11\] " "Info: Pin \"IMin\[11\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[10\] " "Info: Pin \"IMin\[10\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[17\] " "Info: Pin \"IMin\[17\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[16\] " "Info: Pin \"IMin\[16\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[19\] " "Info: Pin \"IMin\[19\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[18\] " "Info: Pin \"IMin\[18\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[21\] " "Info: Pin \"IMin\[21\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[63\] " "Info: Pin \"DBUS\[63\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[62\] " "Info: Pin \"DBUS\[62\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[61\] " "Info: Pin \"DBUS\[61\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[60\] " "Info: Pin \"DBUS\[60\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[59\] " "Info: Pin \"DBUS\[59\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[58\] " "Info: Pin \"DBUS\[58\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[57\] " "Info: Pin \"DBUS\[57\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[56\] " "Info: Pin \"DBUS\[56\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[55\] " "Info: Pin \"DBUS\[55\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[54\] " "Info: Pin \"DBUS\[54\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[53\] " "Info: Pin \"DBUS\[53\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[52\] " "Info: Pin \"DBUS\[52\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[51\] " "Info: Pin \"DBUS\[51\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[50\] " "Info: Pin \"DBUS\[50\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[49\] " "Info: Pin \"DBUS\[49\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[48\] " "Info: Pin \"DBUS\[48\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[47\] " "Info: Pin \"DBUS\[47\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[46\] " "Info: Pin \"DBUS\[46\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[45\] " "Info: Pin \"DBUS\[45\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[44\] " "Info: Pin \"DBUS\[44\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[43\] " "Info: Pin \"DBUS\[43\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[42\] " "Info: Pin \"DBUS\[42\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[41\] " "Info: Pin \"DBUS\[41\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[40\] " "Info: Pin \"DBUS\[40\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[39\] " "Info: Pin \"DBUS\[39\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[38\] " "Info: Pin \"DBUS\[38\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[37\] " "Info: Pin \"DBUS\[37\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[36\] " "Info: Pin \"DBUS\[36\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[35\] " "Info: Pin \"DBUS\[35\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[34\] " "Info: Pin \"DBUS\[34\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[33\] " "Info: Pin \"DBUS\[33\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[32\] " "Info: Pin \"DBUS\[32\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[31\] " "Info: Pin \"DBUS\[31\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[30\] " "Info: Pin \"DBUS\[30\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[29\] " "Info: Pin \"DBUS\[29\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[28\] " "Info: Pin \"DBUS\[28\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[27\] " "Info: Pin \"DBUS\[27\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[26\] " "Info: Pin \"DBUS\[26\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[25\] " "Info: Pin \"DBUS\[25\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[24\] " "Info: Pin \"DBUS\[24\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[23\] " "Info: Pin \"DBUS\[23\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[22\] " "Info: Pin \"DBUS\[22\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[21\] " "Info: Pin \"DBUS\[21\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[20\] " "Info: Pin \"DBUS\[20\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[19\] " "Info: Pin \"DBUS\[19\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[18\] " "Info: Pin \"DBUS\[18\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[17\] " "Info: Pin \"DBUS\[17\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[16\] " "Info: Pin \"DBUS\[16\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[15\] " "Info: Pin \"DBUS\[15\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[14\] " "Info: Pin \"DBUS\[14\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[13\] " "Info: Pin \"DBUS\[13\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[12\] " "Info: Pin \"DBUS\[12\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[11\] " "Info: Pin \"DBUS\[11\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[10\] " "Info: Pin \"DBUS\[10\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[9\] " "Info: Pin \"DBUS\[9\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[8\] " "Info: Pin \"DBUS\[8\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[7\] " "Info: Pin \"DBUS\[7\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[6\] " "Info: Pin \"DBUS\[6\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[5\] " "Info: Pin \"DBUS\[5\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[4\] " "Info: Pin \"DBUS\[4\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[3\] " "Info: Pin \"DBUS\[3\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[2\] " "Info: Pin \"DBUS\[2\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[1\] " "Info: Pin \"DBUS\[1\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "DBUS\[0\] " "Info: Pin \"DBUS\[0\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 992 1008 1176 1008 "DBUS\[63..0\]" "" } { 984 1176 1272 1000 "DBUS\[63..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "IMin\[4\] " "Info: Pin \"IMin\[4\]\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 264 88 256 280 "IMin\[31..0\]" "" } { 488 280 352 504 "IMin\[31..0\]" "" } { 256 256 307 272 "IMin\[31..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "Bcond " "Info: Pin \"Bcond\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 248 840 1008 264 "Bcond" "" } { 368 520 584 384 "Bcond" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "PCplus " "Info: Pin \"PCplus\" is virtual input pin" {  } { { "DP.bdf" "" { Schematic "F:/quartus/quartus/计组实践/DP.bdf" { { 272 840 1008 288 "PCplus" "" } { 528 744 816 544 "PCplus" "" } } } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "1236 " "Warning: Ignored 1236 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[38\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[7\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[22\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[33\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[33\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[63\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[32\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[32\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[33\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[3\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[6\] " "Warning: Ignored Virtual Pin assignment to \"out\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[23\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[19\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[15\] " "Warning: Ignored Virtual Pin assignment to \"Din\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[60\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[16\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[53\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[35\] " "Warning: Ignored Virtual Pin assignment to \"B\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[34\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[32\] " "Warning: Ignored Virtual Pin assignment to \"A\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[61\] " "Warning: Ignored Virtual Pin assignment to \"B\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[5\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[46\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[39\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[42\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[41\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[0\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din " "Warning: Ignored Virtual Pin assignment to \"Din\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[48\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[51\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[46\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[3\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[22\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[16\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[22\] " "Warning: Ignored Virtual Pin assignment to \"out\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[39\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[43\] " "Warning: Ignored Virtual Pin assignment to \"Din\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[22\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW " "Warning: Ignored Virtual Pin assignment to \"RW\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[35\] " "Warning: Ignored Virtual Pin assignment to \"out\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[62\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[33\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[33\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[30\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[34\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[4\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[53\] " "Warning: Ignored Virtual Pin assignment to \"B\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[0\] " "Warning: Ignored Virtual Pin assignment to \"A\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[23\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[34\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[6\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[48\] " "Warning: Ignored Virtual Pin assignment to \"out\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[0\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[33\] " "Warning: Ignored Virtual Pin assignment to \"A\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[61\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[20\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[16\] " "Warning: Ignored Virtual Pin assignment to \"Din\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[17\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[54\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[23\] " "Warning: Ignored Virtual Pin assignment to \"out\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[35\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[6\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[47\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[36\] " "Warning: Ignored Virtual Pin assignment to \"B\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[7\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[43\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[62\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[42\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[4\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[49\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[9\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[41\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[34\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[34\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[40\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[31\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[35\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[23\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[5\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[17\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[1\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[44\] " "Warning: Ignored Virtual Pin assignment to \"Din\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[23\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[16\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[29\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[34\] " "Warning: Ignored Virtual Pin assignment to \"A\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[0\] " "Warning: Ignored Virtual Pin assignment to \"RW\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[24\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[35\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[49\] " "Warning: Ignored Virtual Pin assignment to \"out\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[63\] " "Warning: Ignored Virtual Pin assignment to \"B\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[5\] " "Warning: Ignored Virtual Pin assignment to \"Din\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[5\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[5\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[31\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[9\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[53\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[62\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUout " "Warning: Ignored Virtual Pin assignment to \"ALUout\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[21\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[17\] " "Warning: Ignored Virtual Pin assignment to \"Din\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[54\] " "Warning: Ignored Virtual Pin assignment to \"B\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[1\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[5\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[55\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[36\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[48\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[44\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[52\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[17\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[18\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[63\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[35\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[43\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[35\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[36\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[31\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[6\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[10\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[41\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[2\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[50\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[32\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[30\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[35\] " "Warning: Ignored Virtual Pin assignment to \"A\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[24\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[18\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[50\] " "Warning: Ignored Virtual Pin assignment to \"out\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[45\] " "Warning: Ignored Virtual Pin assignment to \"Din\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[24\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[54\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[12\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[1\] " "Warning: Ignored Virtual Pin assignment to \"RW\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[25\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[36\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[34\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op\[2\] " "Warning: Ignored Virtual Pin assignment to \"op\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[8\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[63\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[6\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[4\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[7\] " "Warning: Ignored Virtual Pin assignment to \"out\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[22\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[18\] " "Warning: Ignored Virtual Pin assignment to \"Din\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[55\] " "Warning: Ignored Virtual Pin assignment to \"B\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[6\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[36\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[6\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[2\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[36\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[55\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[37\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[56\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[7\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[37\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[49\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[45\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[3\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[18\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[51\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[19\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[42\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[36\] " "Warning: Ignored Virtual Pin assignment to \"A\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[30\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[11\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[49\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[33\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[25\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[54\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[19\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[22\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[15\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[35\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[46\] " "Warning: Ignored Virtual Pin assignment to \"Din\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[25\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[17\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[26\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[37\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[7\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[37\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[7\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[37\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[38\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[7\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[8\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[58\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[3\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[4\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[8\] " "Warning: Ignored Virtual Pin assignment to \"out\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[19\] " "Warning: Ignored Virtual Pin assignment to \"Din\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[56\] " "Warning: Ignored Virtual Pin assignment to \"B\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[24\] " "Warning: Ignored Virtual Pin assignment to \"out\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[57\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[37\] " "Warning: Ignored Virtual Pin assignment to \"A\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[32\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[43\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[23\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[50\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[0\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[46\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[2\] " "Warning: Ignored Virtual Pin assignment to \"RW\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[36\] " "Warning: Ignored Virtual Pin assignment to \"out\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[20\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[52\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[38\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[12\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[29\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[56\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[50\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[18\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[3\] " "Warning: Ignored Virtual Pin assignment to \"RW\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[26\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[55\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[4\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[34\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[38\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[47\] " "Warning: Ignored Virtual Pin assignment to \"Din\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[38\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[39\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[26\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[9\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CBus\[1\] " "Warning: Ignored Virtual Pin assignment to \"CBus\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[33\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[20\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[5\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[10\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[0\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[61\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[27\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[38\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[8\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[38\] " "Warning: Ignored Virtual Pin assignment to \"A\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[13\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[19\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[2\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[23\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[20\] " "Warning: Ignored Virtual Pin assignment to \"Din\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[57\] " "Warning: Ignored Virtual Pin assignment to \"B\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[44\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[58\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[47\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CBus " "Warning: Ignored Virtual Pin assignment to \"CBus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[24\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[51\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[57\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[37\] " "Warning: Ignored Virtual Pin assignment to \"out\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[18\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[53\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[39\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[51\] " "Warning: Ignored Virtual Pin assignment to \"out\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[21\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[39\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[39\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[28\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[40\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[10\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[27\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CBus\[2\] " "Warning: Ignored Virtual Pin assignment to \"CBus\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[56\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[6\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[11\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DBUS " "Warning: Ignored Virtual Pin assignment to \"DBUS\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[5\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM " "Warning: Ignored Virtual Pin assignment to \"IMEM\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[48\] " "Warning: Ignored Virtual Pin assignment to \"Din\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[27\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[39\] " "Warning: Ignored Virtual Pin assignment to \"A\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[24\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[36\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[35\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[1\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[1\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[28\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[39\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[36\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[9\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[59\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[0\] " "Warning: Ignored Virtual Pin assignment to \"B\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[45\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[1\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[21\] " "Warning: Ignored Virtual Pin assignment to \"Din\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[58\] " "Warning: Ignored Virtual Pin assignment to \"B\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[3\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[48\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RW\[4\] " "Warning: Ignored Virtual Pin assignment to \"RW\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[25\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[52\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[40\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[54\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[40\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[41\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[19\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[11\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[40\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[0\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[52\] " "Warning: Ignored Virtual Pin assignment to \"out\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[5\] " "Warning: Ignored Virtual Pin assignment to \"A\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[7\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[24\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[40\] " "Warning: Ignored Virtual Pin assignment to \"A\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[27\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[2\] " "Warning: Ignored Virtual Pin assignment to \"B\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[28\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[57\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[2\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[6\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[1\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[49\] " "Warning: Ignored Virtual Pin assignment to \"Din\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[28\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[20\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB " "Warning: Ignored Virtual Pin assignment to \"DataB\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[29\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[40\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[10\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op\[3\] " "Warning: Ignored Virtual Pin assignment to \"op\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[46\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[60\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[59\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[1\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[41\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[9\] " "Warning: Ignored Virtual Pin assignment to \"out\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[41\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[42\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[59\] " "Warning: Ignored Virtual Pin assignment to \"B\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[22\] " "Warning: Ignored Virtual Pin assignment to \"Din\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[12\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[0\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[4\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[29\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[14\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[53\] " "Warning: Ignored Virtual Pin assignment to \"out\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[2\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[6\] " "Warning: Ignored Virtual Pin assignment to \"A\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[8\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[2\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[49\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[26\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[53\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[41\] " "Warning: Ignored Virtual Pin assignment to \"A\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[20\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[13\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[41\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[37\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[49\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus " "Warning: Ignored Virtual Pin assignment to \"DIBus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[5\] " "Warning: Ignored Virtual Pin assignment to \"B\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[0\] " "Warning: Ignored Virtual Pin assignment to \"out\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[51\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[55\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[3\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[26\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[58\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[25\] " "Warning: Ignored Virtual Pin assignment to \"out\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[50\] " "Warning: Ignored Virtual Pin assignment to \"Din\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[29\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[21\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[47\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[42\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[3\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[42\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[43\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[13\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[11\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[60\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[25\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[61\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[3\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[2\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[7\] " "Warning: Ignored Virtual Pin assignment to \"A\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[9\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[10\] " "Warning: Ignored Virtual Pin assignment to \"out\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CF " "Warning: Ignored Virtual Pin assignment to \"CF\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[60\] " "Warning: Ignored Virtual Pin assignment to \"B\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[42\] " "Warning: Ignored Virtual Pin assignment to \"A\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[23\] " "Warning: Ignored Virtual Pin assignment to \"Din\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[15\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[50\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[50\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[25\] " "Warning: Ignored Virtual Pin assignment to \"B\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[27\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[54\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[8\] " "Warning: Ignored Virtual Pin assignment to \"B\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[41\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[38\] " "Warning: Ignored Virtual Pin assignment to \"out\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus " "Warning: Ignored Virtual Pin assignment to \"ABus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[0\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[14\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[42\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[32\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[38\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "SF " "Warning: Ignored Virtual Pin assignment to \"SF\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[52\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[56\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[31\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[7\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[25\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[43\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[59\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[43\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[26\] " "Warning: Ignored Virtual Pin assignment to \"out\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[14\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[48\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[51\] " "Warning: Ignored Virtual Pin assignment to \"Din\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[30\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[8\] " "Warning: Ignored Virtual Pin assignment to \"A\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[10\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[30\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[17\] " "Warning: Ignored Virtual Pin assignment to \"B\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[44\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ZF " "Warning: Ignored Virtual Pin assignment to \"ZF\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[4\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[11\] " "Warning: Ignored Virtual Pin assignment to \"out\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[43\] " "Warning: Ignored Virtual Pin assignment to \"A\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[62\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[12\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ExtCtr " "Warning: Ignored Virtual Pin assignment to \"ExtCtr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[3\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[4\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[33\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[43\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[42\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[24\] " "Warning: Ignored Virtual Pin assignment to \"Din\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[1\] " "Warning: Ignored Virtual Pin assignment to \"A\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[16\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[11\] " "Warning: Ignored Virtual Pin assignment to \"B\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[63\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[51\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[51\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[48\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[28\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "WrEn " "Warning: Ignored Virtual Pin assignment to \"WrEn\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[26\] " "Warning: Ignored Virtual Pin assignment to \"B\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[55\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[39\] " "Warning: Ignored Virtual Pin assignment to \"out\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[8\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[1\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[43\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[26\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[8\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[54\] " "Warning: Ignored Virtual Pin assignment to \"out\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[44\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[44\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[15\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[29\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[42\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[57\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[9\] " "Warning: Ignored Virtual Pin assignment to \"A\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[11\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[45\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[49\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[60\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[24\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[44\] " "Warning: Ignored Virtual Pin assignment to \"A\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[5\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[15\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[52\] " "Warning: Ignored Virtual Pin assignment to \"Din\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[31\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[31\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[18\] " "Warning: Ignored Virtual Pin assignment to \"B\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD " "Warning: Ignored Virtual Pin assignment to \"RWD\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[30\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[5\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[63\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[13\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[62\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[34\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[4\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[5\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[14\] " "Warning: Ignored Virtual Pin assignment to \"B\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[16\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[44\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[43\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[9\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[25\] " "Warning: Ignored Virtual Pin assignment to \"Din\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[17\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[52\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[43\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[45\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[49\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[45\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[33\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[29\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[56\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[16\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[2\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[10\] " "Warning: Ignored Virtual Pin assignment to \"A\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[44\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[52\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[12\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CP " "Warning: Ignored Virtual Pin assignment to \"CP\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[46\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[55\] " "Warning: Ignored Virtual Pin assignment to \"out\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B " "Warning: Ignored Virtual Pin assignment to \"B\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[45\] " "Warning: Ignored Virtual Pin assignment to \"A\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[16\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[27\] " "Warning: Ignored Virtual Pin assignment to \"B\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[50\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[58\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[19\] " "Warning: Ignored Virtual Pin assignment to \"B\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[61\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[6\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[23\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[63\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[53\] " "Warning: Ignored Virtual Pin assignment to \"Din\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[22\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[32\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[17\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[10\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[0\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[14\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[39\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[1\] " "Warning: Ignored Virtual Pin assignment to \"out\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[5\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[6\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[46\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[46\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[34\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[17\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[12\] " "Warning: Ignored Virtual Pin assignment to \"out\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[45\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[44\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[26\] " "Warning: Ignored Virtual Pin assignment to \"Din\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[11\] " "Warning: Ignored Virtual Pin assignment to \"A\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[6\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[47\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[46\] " "Warning: Ignored Virtual Pin assignment to \"A\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[28\] " "Warning: Ignored Virtual Pin assignment to \"B\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[57\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[53\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[3\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[45\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[44\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[18\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[30\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[13\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[13\] " "Warning: Ignored Virtual Pin assignment to \"out\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[51\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[53\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[30\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[53\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[59\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[20\] " "Warning: Ignored Virtual Pin assignment to \"B\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[62\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[0\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[11\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[54\] " "Warning: Ignored Virtual Pin assignment to \"Din\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[22\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[37\] " "Warning: Ignored Virtual Pin assignment to \"B\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[23\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[47\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[33\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[47\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[18\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[46\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[40\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[12\] " "Warning: Ignored Virtual Pin assignment to \"A\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[48\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[6\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[7\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[0\] " "Warning: Ignored Virtual Pin assignment to \"Din\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[32\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[47\] " "Warning: Ignored Virtual Pin assignment to \"A\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[35\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[46\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[1\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[45\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[27\] " "Warning: Ignored Virtual Pin assignment to \"Din\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[7\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[27\] " "Warning: Ignored Virtual Pin assignment to \"out\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[18\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[14\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[21\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[45\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[58\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[52\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[54\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[4\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[19\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[41\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[12\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[19\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[36\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout " "Warning: Ignored Virtual Pin assignment to \"Iout\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[31\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[54\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[60\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[48\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[21\] " "Warning: Ignored Virtual Pin assignment to \"B\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[48\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[19\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[13\] " "Warning: Ignored Virtual Pin assignment to \"A\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[55\] " "Warning: Ignored Virtual Pin assignment to \"Din\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[49\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[38\] " "Warning: Ignored Virtual Pin assignment to \"B\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[21\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[40\] " "Warning: Ignored Virtual Pin assignment to \"out\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[48\] " "Warning: Ignored Virtual Pin assignment to \"A\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[1\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[1\] " "Warning: Ignored Virtual Pin assignment to \"B\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA " "Warning: Ignored Virtual Pin assignment to \"DataA\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[63\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[15\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[7\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[8\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[14\] " "Warning: Ignored Virtual Pin assignment to \"out\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[36\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[2\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[47\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[17\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[46\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[28\] " "Warning: Ignored Virtual Pin assignment to \"Din\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[46\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[8\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[2\] " "Warning: Ignored Virtual Pin assignment to \"A\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[28\] " "Warning: Ignored Virtual Pin assignment to \"out\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[37\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[1\] " "Warning: Ignored Virtual Pin assignment to \"Din\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[53\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[20\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[59\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[55\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[5\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[15\] " "Warning: Ignored Virtual Pin assignment to \"out\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[49\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[20\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[22\] " "Warning: Ignored Virtual Pin assignment to \"B\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[49\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[56\] " "Warning: Ignored Virtual Pin assignment to \"out\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[20\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[14\] " "Warning: Ignored Virtual Pin assignment to \"A\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[32\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[50\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[61\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[47\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[49\] " "Warning: Ignored Virtual Pin assignment to \"A\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[7\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[14\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[56\] " "Warning: Ignored Virtual Pin assignment to \"Din\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[39\] " "Warning: Ignored Virtual Pin assignment to \"B\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[41\] " "Warning: Ignored Virtual Pin assignment to \"out\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[20\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[37\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[20\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[2\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[21\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[9\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[15\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[16\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[3\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[48\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[38\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[54\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[47\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[29\] " "Warning: Ignored Virtual Pin assignment to \"Din\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[50\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[2\] " "Warning: Ignored Virtual Pin assignment to \"Din\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[21\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[21\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[60\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[15\] " "Warning: Ignored Virtual Pin assignment to \"A\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[56\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[51\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[24\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "OF " "Warning: Ignored Virtual Pin assignment to \"OF\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[6\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[50\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[23\] " "Warning: Ignored Virtual Pin assignment to \"B\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[8\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[57\] " "Warning: Ignored Virtual Pin assignment to \"out\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[50\] " "Warning: Ignored Virtual Pin assignment to \"A\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[9\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[33\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[62\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[48\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[21\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[47\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[8\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[8\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[4\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[3\] " "Warning: Ignored Virtual Pin assignment to \"B\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[57\] " "Warning: Ignored Virtual Pin assignment to \"Din\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[40\] " "Warning: Ignored Virtual Pin assignment to \"B\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[13\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[0\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[16\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[17\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[19\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[3\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[24\] " "Warning: Ignored Virtual Pin assignment to \"B\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[62\] " "Warning: Ignored Virtual Pin assignment to \"B\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[2\] " "Warning: Ignored Virtual Pin assignment to \"out\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[51\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ALUctr " "Warning: Ignored Virtual Pin assignment to \"ALUctr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[39\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[3\] " "Warning: Ignored Virtual Pin assignment to \"Din\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[22\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[49\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[5\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[38\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[4\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[16\] " "Warning: Ignored Virtual Pin assignment to \"A\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[55\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[52\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[48\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[30\] " "Warning: Ignored Virtual Pin assignment to \"Din\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[9\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[51\] " "Warning: Ignored Virtual Pin assignment to \"A\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[10\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain " "Warning: Ignored Virtual Pin assignment to \"Ain\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[22\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[57\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[10\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[25\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[51\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[42\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[7\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[4\] " "Warning: Ignored Virtual Pin assignment to \"B\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[34\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[55\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[48\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[16\] " "Warning: Ignored Virtual Pin assignment to \"out\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[49\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[22\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[61\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[17\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[18\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[9\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[52\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[58\] " "Warning: Ignored Virtual Pin assignment to \"Din\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[41\] " "Warning: Ignored Virtual Pin assignment to \"B\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[23\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[23\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[1\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus " "Warning: Ignored Virtual Pin assignment to \"DABus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[40\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[4\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[17\] " "Warning: Ignored Virtual Pin assignment to \"A\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CBus\[0\] " "Warning: Ignored Virtual Pin assignment to \"CBus\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[53\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[18\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[4\] " "Warning: Ignored Virtual Pin assignment to \"Din\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[52\] " "Warning: Ignored Virtual Pin assignment to \"A\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[56\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[5\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[50\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[39\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[31\] " "Warning: Ignored Virtual Pin assignment to \"Din\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[29\] " "Warning: Ignored Virtual Pin assignment to \"out\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[10\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[58\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[11\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[24\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus " "Warning: Ignored Virtual Pin assignment to \"DOBus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[52\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[62\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[18\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[19\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[9\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[49\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[8\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[63\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[53\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[35\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[27\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[56\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[24\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[50\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[23\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[11\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[18\] " "Warning: Ignored Virtual Pin assignment to \"A\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[54\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[19\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[10\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[59\] " "Warning: Ignored Virtual Pin assignment to \"Din\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[41\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[42\] " "Warning: Ignored Virtual Pin assignment to \"B\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[53\] " "Warning: Ignored Virtual Pin assignment to \"A\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op " "Warning: Ignored Virtual Pin assignment to \"op\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[2\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DCBus " "Warning: Ignored Virtual Pin assignment to \"DCBus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[40\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[5\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[57\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A " "Warning: Ignored Virtual Pin assignment to \"A\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[17\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[58\] " "Warning: Ignored Virtual Pin assignment to \"out\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[6\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[38\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[31\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[32\] " "Warning: Ignored Virtual Pin assignment to \"Din\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[30\] " "Warning: Ignored Virtual Pin assignment to \"out\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[11\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[51\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[19\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[20\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[36\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout " "Warning: Ignored Virtual Pin assignment to \"EXTUout\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[59\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[12\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[54\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[42\] " "Warning: Ignored Virtual Pin assignment to \"out\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[6\] " "Warning: Ignored Virtual Pin assignment to \"B\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[50\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[25\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[53\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[12\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[63\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[24\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[19\] " "Warning: Ignored Virtual Pin assignment to \"A\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[55\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[20\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[9\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[36\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[54\] " "Warning: Ignored Virtual Pin assignment to \"A\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[26\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[51\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[11\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[60\] " "Warning: Ignored Virtual Pin assignment to \"Din\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[43\] " "Warning: Ignored Virtual Pin assignment to \"B\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[58\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[24\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[32\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[3\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Dout " "Warning: Ignored Virtual Pin assignment to \"Dout\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[41\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[6\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[59\] " "Warning: Ignored Virtual Pin assignment to \"out\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[28\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[16\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[6\] " "Warning: Ignored Virtual Pin assignment to \"Din\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[20\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[21\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[55\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[33\] " "Warning: Ignored Virtual Pin assignment to \"Din\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[7\] " "Warning: Ignored Virtual Pin assignment to \"B\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[52\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[26\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[10\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[12\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[20\] " "Warning: Ignored Virtual Pin assignment to \"A\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[51\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[56\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[60\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[13\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[26\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op\[0\] " "Warning: Ignored Virtual Pin assignment to \"op\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[55\] " "Warning: Ignored Virtual Pin assignment to \"A\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[27\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[54\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[25\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[7\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[10\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[21\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[38\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM " "Warning: Ignored Virtual Pin assignment to \"DMEM\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[37\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[52\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "GPRWr " "Warning: Ignored Virtual Pin assignment to \"GPRWr\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[59\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[12\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[61\] " "Warning: Ignored Virtual Pin assignment to \"Din\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[44\] " "Warning: Ignored Virtual Pin assignment to \"B\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[21\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[22\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[0\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[44\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[13\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz " "Warning: Ignored Virtual Pin assignment to \"zlz\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[25\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[33\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[4\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[42\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[7\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[56\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[27\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[43\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[3\] " "Warning: Ignored Virtual Pin assignment to \"out\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[7\] " "Warning: Ignored Virtual Pin assignment to \"Din\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[15\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[21\] " "Warning: Ignored Virtual Pin assignment to \"A\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[17\] " "Warning: Ignored Virtual Pin assignment to \"out\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[56\] " "Warning: Ignored Virtual Pin assignment to \"A\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[34\] " "Warning: Ignored Virtual Pin assignment to \"Din\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[52\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[53\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[57\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[11\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[13\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[8\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[61\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[39\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[14\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[27\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[55\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[29\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[26\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[25\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[11\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout " "Warning: Ignored Virtual Pin assignment to \"RAout\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[22\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[38\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[22\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[57\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[23\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[60\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[45\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[53\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus " "Warning: Ignored Virtual Pin assignment to \"IABus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[60\] " "Warning: Ignored Virtual Pin assignment to \"out\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[57\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[13\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[28\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[62\] " "Warning: Ignored Virtual Pin assignment to \"Din\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[45\] " "Warning: Ignored Virtual Pin assignment to \"B\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[1\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[22\] " "Warning: Ignored Virtual Pin assignment to \"A\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[14\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[34\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[8\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[9\] " "Warning: Ignored Virtual Pin assignment to \"B\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[57\] " "Warning: Ignored Virtual Pin assignment to \"A\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[58\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[44\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[35\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[53\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[53\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[14\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[18\] " "Warning: Ignored Virtual Pin assignment to \"out\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[28\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[35\] " "Warning: Ignored Virtual Pin assignment to \"Din\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ICBus " "Warning: Ignored Virtual Pin assignment to \"ICBus\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[54\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[31\] " "Warning: Ignored Virtual Pin assignment to \"out\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[14\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[62\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[26\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[9\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[15\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[43\] " "Warning: Ignored Virtual Pin assignment to \"out\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[23\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[24\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[19\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[56\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[8\] " "Warning: Ignored Virtual Pin assignment to \"Din\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[26\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[27\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[61\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[35\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[58\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[12\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[23\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[29\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[39\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[41\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[58\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[46\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[23\] " "Warning: Ignored Virtual Pin assignment to \"A\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[54\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMin " "Warning: Ignored Virtual Pin assignment to \"IMin\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[10\] " "Warning: Ignored Virtual Pin assignment to \"B\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[58\] " "Warning: Ignored Virtual Pin assignment to \"A\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[37\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[59\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[63\] " "Warning: Ignored Virtual Pin assignment to \"Din\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[34\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[2\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[35\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[30\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[9\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out " "Warning: Ignored Virtual Pin assignment to \"out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[54\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[54\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[27\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[13\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[40\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[55\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[36\] " "Warning: Ignored Virtual Pin assignment to \"Din\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[24\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[25\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[46\] " "Warning: Ignored Virtual Pin assignment to \"B\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[22\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[32\] " "Warning: Ignored Virtual Pin assignment to \"out\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[15\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[15\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[63\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[59\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[10\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[30\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[16\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[44\] " "Warning: Ignored Virtual Pin assignment to \"out\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[42\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[42\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[62\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[24\] " "Warning: Ignored Virtual Pin assignment to \"A\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[57\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[61\] " "Warning: Ignored Virtual Pin assignment to \"out\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[28\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[55\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[59\] " "Warning: Ignored Virtual Pin assignment to \"A\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[13\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[40\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[60\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[9\] " "Warning: Ignored Virtual Pin assignment to \"Din\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[47\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[29\] " "Warning: Ignored Virtual Pin assignment to \"B\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[55\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[55\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[24\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[12\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[35\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[3\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[36\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[10\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[25\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[26\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[47\] " "Warning: Ignored Virtual Pin assignment to \"B\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[62\] " "Warning: Ignored Virtual Pin assignment to \"out\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[25\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[60\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[56\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[12\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[37\] " "Warning: Ignored Virtual Pin assignment to \"Din\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[32\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[25\] " "Warning: Ignored Virtual Pin assignment to \"A\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[16\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[16\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[28\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[11\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[63\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[60\] " "Warning: Ignored Virtual Pin assignment to \"A\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[61\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[17\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[29\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[43\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[12\] " "Warning: Ignored Virtual Pin assignment to \"B\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[58\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[29\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[14\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[10\] " "Warning: Ignored Virtual Pin assignment to \"Din\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[48\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[30\] " "Warning: Ignored Virtual Pin assignment to \"B\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[56\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[44\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[25\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[0\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[41\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[23\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[26\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[27\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[13\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[12\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[36\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[37\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[61\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[28\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[11\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[45\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[26\] " "Warning: Ignored Virtual Pin assignment to \"A\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[48\] " "Warning: Ignored Virtual Pin assignment to \"B\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[4\] " "Warning: Ignored Virtual Pin assignment to \"out\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[33\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[61\] " "Warning: Ignored Virtual Pin assignment to \"A\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[62\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[19\] " "Warning: Ignored Virtual Pin assignment to \"out\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[57\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[38\] " "Warning: Ignored Virtual Pin assignment to \"Din\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[11\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[13\] " "Warning: Ignored Virtual Pin assignment to \"B\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[17\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[17\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[27\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[29\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[18\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[30\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[44\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[59\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[30\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[27\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[15\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[28\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDsrc " "Warning: Ignored Virtual Pin assignment to \"RegDsrc\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[11\] " "Warning: Ignored Virtual Pin assignment to \"Din\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[45\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[34\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[59\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[49\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[31\] " "Warning: Ignored Virtual Pin assignment to \"B\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[57\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[62\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[26\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[1\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[42\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[31\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[27\] " "Warning: Ignored Virtual Pin assignment to \"A\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[38\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[37\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[62\] " "Warning: Ignored Virtual Pin assignment to \"A\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[63\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[12\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[46\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[49\] " "Warning: Ignored Virtual Pin assignment to \"B\[49\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[28\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[56\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[56\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[58\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[20\] " "Warning: Ignored Virtual Pin assignment to \"out\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[31\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[39\] " "Warning: Ignored Virtual Pin assignment to \"Din\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[0\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[10\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[33\] " "Warning: Ignored Virtual Pin assignment to \"out\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[18\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[18\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[30\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[28\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[29\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[45\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[19\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[45\] " "Warning: Ignored Virtual Pin assignment to \"out\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[60\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[63\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[14\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[31\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[16\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[3\] " "Warning: Ignored Virtual Pin assignment to \"A\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[28\] " "Warning: Ignored Virtual Pin assignment to \"A\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[12\] " "Warning: Ignored Virtual Pin assignment to \"Din\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[60\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[34\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[50\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[32\] " "Warning: Ignored Virtual Pin assignment to \"B\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[58\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[35\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[35\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[13\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[63\] " "Warning: Ignored Virtual Pin assignment to \"A\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[27\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ " "Warning: Ignored Virtual Pin assignment to \"RBQ\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[2\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[43\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[34\] " "Warning: Ignored Virtual Pin assignment to \"out\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[39\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[47\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[38\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[38\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[15\] " "Warning: Ignored Virtual Pin assignment to \"B\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[13\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[57\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[57\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[29\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[30\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[59\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[0\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[50\] " "Warning: Ignored Virtual Pin assignment to \"B\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[40\] " "Warning: Ignored Virtual Pin assignment to \"Din\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[19\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[31\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[9\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[4\] " "Warning: Ignored Virtual Pin assignment to \"A\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[29\] " "Warning: Ignored Virtual Pin assignment to \"A\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[46\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[20\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[46\] " "Warning: Ignored Virtual Pin assignment to \"out\[46\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[61\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[61\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[37\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[22\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[36\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[36\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[17\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[13\] " "Warning: Ignored Virtual Pin assignment to \"Din\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[48\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[48\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[63\] " "Warning: Ignored Virtual Pin assignment to \"out\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[33\] " "Warning: Ignored Virtual Pin assignment to \"B\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[14\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[51\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[59\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[32\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[28\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[0\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[3\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[44\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[44\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[40\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[39\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[39\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[58\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[58\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[16\] " "Warning: Ignored Virtual Pin assignment to \"B\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[47\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[30\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[31\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[1\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[14\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ " "Warning: Ignored Virtual Pin assignment to \"RAQ\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[60\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[30\] " "Warning: Ignored Virtual Pin assignment to \"A\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[47\] " "Warning: Ignored Virtual Pin assignment to \"out\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[51\] " "Warning: Ignored Virtual Pin assignment to \"B\[51\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[62\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[41\] " "Warning: Ignored Virtual Pin assignment to \"Din\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[20\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[15\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataA\[29\] " "Warning: Ignored Virtual Pin assignment to \"DataA\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "zlz\[8\] " "Warning: Ignored Virtual Pin assignment to \"zlz\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[40\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[21\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[32\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "op\[1\] " "Warning: Ignored Virtual Pin assignment to \"op\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[62\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[62\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IABus\[37\] " "Warning: Ignored Virtual Pin assignment to \"IABus\[37\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[1\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[5\] " "Warning: Ignored Virtual Pin assignment to \"out\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[18\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[14\] " "Warning: Ignored Virtual Pin assignment to \"Din\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[14\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DataB\[32\] " "Warning: Ignored Virtual Pin assignment to \"DataB\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[34\] " "Warning: Ignored Virtual Pin assignment to \"B\[34\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[15\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[52\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[60\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[60\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[33\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[33\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[31\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ABus\[31\] " "Warning: Ignored Virtual Pin assignment to \"ABus\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAQ\[32\] " "Warning: Ignored Virtual Pin assignment to \"RAQ\[32\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "B\[52\] " "Warning: Ignored Virtual Pin assignment to \"B\[52\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[4\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DABus\[59\] " "Warning: Ignored Virtual Pin assignment to \"DABus\[59\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RWD\[45\] " "Warning: Ignored Virtual Pin assignment to \"RWD\[45\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RBQ\[2\] " "Warning: Ignored Virtual Pin assignment to \"RBQ\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[16\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "EXTUout\[41\] " "Warning: Ignored Virtual Pin assignment to \"EXTUout\[41\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[40\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[40\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "A\[31\] " "Warning: Ignored Virtual Pin assignment to \"A\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[63\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[63\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RAout\[47\] " "Warning: Ignored Virtual Pin assignment to \"RAout\[47\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DOBus\[61\] " "Warning: Ignored Virtual Pin assignment to \"DOBus\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Iout\[15\] " "Warning: Ignored Virtual Pin assignment to \"Iout\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[15\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DIBus\[21\] " "Warning: Ignored Virtual Pin assignment to \"DIBus\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "out\[21\] " "Warning: Ignored Virtual Pin assignment to \"out\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DMEM\[61\] " "Warning: Ignored Virtual Pin assignment to \"DMEM\[61\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Din\[42\] " "Warning: Ignored Virtual Pin assignment to \"Din\[42\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[43\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[43\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "IMEM\[21\] " "Warning: Ignored Virtual Pin assignment to \"IMEM\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[50\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[50\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Ain\[2\] " "Warning: Ignored Virtual Pin assignment to \"Ain\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7667 " "Info: Implemented 7667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Info: Implemented 0 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7662 " "Info: Implemented 7662 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1431 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1431 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 12:27:27 2021 " "Info: Processing ended: Mon May 03 12:27:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Info: Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Info: Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
