	component Tarea1_CPU is
		port (
			btn_export      : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			buzzer_export   : out std_logic;                                       -- export
			clk_clk         : in  std_logic                    := 'X';             -- clk
			leds_export     : out std_logic_vector(4 downto 0);                    -- export
			seg_0_export    : out std_logic_vector(6 downto 0);                    -- export
			seg_1_export    : out std_logic_vector(6 downto 0);                    -- export
			seg_2_export    : out std_logic_vector(6 downto 0);                    -- export
			seg_3_export    : out std_logic_vector(6 downto 0);                    -- export
			switches_export : in  std_logic_vector(3 downto 0) := (others => 'X')  -- export
		);
	end component Tarea1_CPU;

