F_GER = 0
F_SOV = 1

# logic is not complete