$date
	Sun Oct 23 07:01:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#162487
b101 !
1"
#162490
b101 &
b101 %
1$
#162491
0"
#162494
b10000 &
b10000 %
#162498
b1000 &
b1000 %
#162502
b100 &
b100 %
#162506
b10 &
b10 %
#162510
b1 &
1#
b1 %
#162514
b0 &
b0 %
0#
0$
#1210738
b1101 &
b1101 %
1$
b1101 !
1"
#1210739
0"
#1210742
b101000 &
b101000 %
#1210746
b10100 &
b10100 %
#1210750
b1010 &
b1010 %
#1210754
b101 &
b101 %
#1210758
b10000 &
b10000 %
#1210762
b1000 &
b1000 %
#1210766
b100 &
b100 %
#1210770
b10 &
b10 %
#1210774
b1 &
1#
b1 %
#1210778
b0 &
b0 %
0#
0$
#2185450
b10111 &
b10111 %
1$
b10111 !
1"
#2185451
0"
#2185454
b1000110 &
b1000110 %
#2185458
b100011 &
b100011 %
#2185462
b1101010 &
b1101010 %
#2185466
b110101 &
b110101 %
#2185470
b10100000 &
b10100000 %
#2185474
b1010000 &
b1010000 %
#2185478
b101000 &
b101000 %
#2185482
b10100 &
b10100 %
#2185486
b1010 &
b1010 %
#2185490
b101 &
b101 %
#2185494
b10000 &
b10000 %
#2185498
b1000 &
b1000 %
#2185502
b100 &
b100 %
#2185506
b10 &
b10 %
#2185510
b1 &
1#
b1 %
#2185514
b0 &
b0 %
0#
0$
#4500012
