	component system is
		port (
			clk_clk       : in  std_logic := 'X'; -- clk
			reset_reset_n : in  std_logic := 'X'; -- reset_n
			uart_out_rxd  : in  std_logic := 'X'; -- rxd
			uart_out_txd  : out std_logic         -- txd
		);
	end component system;

