
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : processor.tcl                           */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
analyze -f sverilog [list "../sys_defs.svh" "../ISA.svh" "../verilog/alu.sv" "../verilog/branch.sv"	"../verilog/btb.sv"	"../verilog/cache_arbiter.sv" "../verilog/cdb.sv"  "../verilog/dcache.sv" "../verilog/decoder.sv" "../verilog/icache.sv" "../verilog/if_id_stage.sv" "../verilog/load_store_queue.sv"	"../verilog/predictor.sv" "../verilog/prf.sv" "../verilog/processor.sv" "../verilog/psel_gen.sv" "../verilog/rat.sv" "../verilog/rob.sv" "../verilog/rrat.sv" "../verilog/rs_alu.sv" "../verilog/rs_branch.sv" "../verilog/rs_mul.sv" "../verilog/rs_lb.sv" "../verilog/rs_sq.sv" "../verilog/top_level.sv" "../verilog/wand_sel.sv" "../verilog/mul/pipe_mul.v"]
Running PRESTO HDLC
Compiling source file ../sys_defs.svh
Compiling source file ../ISA.svh
Compiling source file ../verilog/alu.sv
Compiling source file ../verilog/branch.sv
Compiling source file ../verilog/btb.sv
Compiling source file ../verilog/cache_arbiter.sv
Compiling source file ../verilog/cdb.sv
Compiling source file ../verilog/dcache.sv
Warning:  ../verilog/dcache.sv:236: the undeclared symbol 'load_buffer_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../verilog/decoder.sv
Warning:  ../verilog/decoder.sv:199: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Warning:  ../verilog/decoder.sv:204: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Warning:  ../verilog/decoder.sv:214: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Compiling source file ../verilog/icache.sv
Compiling source file ../verilog/if_id_stage.sv
Compiling source file ../verilog/load_store_queue.sv
Compiling source file ../verilog/predictor.sv
Compiling source file ../verilog/prf.sv
Compiling source file ../verilog/processor.sv
Compiling source file ../verilog/psel_gen.sv
Compiling source file ../verilog/rat.sv
Compiling source file ../verilog/rob.sv
Compiling source file ../verilog/rrat.sv
Compiling source file ../verilog/rs_alu.sv
Compiling source file ../verilog/rs_branch.sv
Compiling source file ../verilog/rs_mul.sv
Compiling source file ../verilog/rs_lb.sv
Compiling source file ../verilog/rs_sq.sv
Compiling source file ../verilog/top_level.sv
Warning:  ../verilog/top_level.sv:379: the undeclared symbol 'store_enable' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../verilog/wand_sel.sv
Compiling source file ../verilog/mul/pipe_mul.v
Presto compilation completed successfully.
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
1
elaborate processor
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'processor'.
Information: Building the design 'if_id_stage'. (HDL-193)

Statistics for case statements in always block at line 142 in file
	'../verilog/if_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           143            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine if_id_stage line 156 in file
		'../verilog/if_id_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PC_reg_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| if_id_stage/133  |   4    |    1    |      2       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'icache'. (HDL-193)

Inferred memory devices in process
	in routine icache line 67 in file
		'../verilog/icache.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     last_tag_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   curr_mem_tag_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  icache_blocks_reg   | Flip-flop | 2336  |  Y  | N  | N  | N  | N  | N  | N  |
| miss_outstanding_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    last_index_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    icache/51     |   32   |   64    |      5       |
|    icache/52     |   32   |    1    |      5       |
|    icache/52     |   32   |    8    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'cache_arbiter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'top_level'. (HDL-193)
Warning:  ../verilog/top_level.sv:439: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)
Warning:  ../verilog/top_level.sv:440: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)
Warning:  ../verilog/top_level.sv:753: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)

Statistics for case statements in always block at line 429 in file
	'../verilog/top_level.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           432            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 446 in file
	'../verilog/top_level.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           452            |     no/auto      |
|           468            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'predictor'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'btb'. (HDL-193)

Inferred memory devices in process
	in routine btb line 38 in file
		'../verilog/btb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   btb_packets_reg   | Flip-flop | 16384 |  Y  | N  | N  | N  | N  | N  | N  |
|   btb_packets_reg   | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      btb/34      |  256   |    1    |      8       |
|      btb/34      |  256   |   64    |      8       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'decoder'. (HDL-193)

Statistics for case statements in always block at line 48 in file
	'../verilog/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'rat'. (HDL-193)

Inferred memory devices in process
	in routine rat line 45 in file
		'../verilog/rat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rat_packets_reg   | Flip-flop |  160  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rat/41      |   32   |    5    |      5       |
|      rat/42      |   32   |    5    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'rrat'. (HDL-193)
Warning:  ../verilog/rrat.sv:56: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/rrat.sv:69: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/rrat.sv:71: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rrat line 50 in file
		'../verilog/rrat.sv'.
================================================================================================
|            Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================================
| rrat_free_preg_queue_tail_backup_reg | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
| rrat_free_preg_queue_tail_backup_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|           rrat_packets_reg           | Flip-flop |  160  |  Y  | N  | N  | N  | Y  | N  | N  |
|         rrat_free_backup_reg         | Flip-flop |  31   |  Y  | N  | N  | N  | N  | Y  | N  |
|         rrat_free_backup_reg         | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|        rrat_valid_backup_reg         | Flip-flop |  31   |  Y  | N  | N  | N  | Y  | N  | N  |
|        rrat_valid_backup_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|   rrat_free_preg_queue_backup_reg    | Flip-flop |  80   |  Y  | N  | N  | N  | N  | Y  | N  |
|   rrat_free_preg_queue_backup_reg    | Flip-flop |  80   |  Y  | N  | N  | N  | Y  | N  | N  |
| rrat_free_preg_queue_head_backup_reg | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
| rrat_free_preg_queue_head_backup_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
================================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     rrat/47      |   32   |    5    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'rob'. (HDL-193)
Warning:  ../verilog/rob.sv:120: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/rob.sv:123: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rob line 93 in file
		'../verilog/rob.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rob_packets_reg   | Flip-flop |  672  |  Y  | N  | N  | N  | N  | N  | N  |
|    rob_head_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    rob_tail_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|   rob_counter_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rob/74      |   8    |   10    |      3       |
|      rob/76      |   8    |   10    |      3       |
|      rob/79      |   8    |   64    |      3       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'prf'. (HDL-193)
Warning:  ../verilog/prf.sv:80: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/prf.sv:101: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/prf.sv:107: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine prf line 75 in file
		'../verilog/prf.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| free_preg_queue_tail_reg | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
| free_preg_queue_tail_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|       prf_free_reg       | Flip-flop |  31   |  Y  | N  | N  | N  | N  | Y  | N  |
|       prf_free_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      prf_valid_reg       | Flip-flop |  31   |  Y  | N  | N  | N  | Y  | N  | N  |
|      prf_valid_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      prf_values_reg      | Flip-flop | 1024  |  Y  | N  | N  | N  | Y  | N  | N  |
|   free_preg_queue_reg    | Flip-flop |  80   |  Y  | N  | N  | N  | N  | Y  | N  |
|   free_preg_queue_reg    | Flip-flop |  80   |  Y  | N  | N  | N  | Y  | N  | N  |
| free_preg_queue_head_reg | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
| free_preg_queue_head_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
====================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      prf/66      |   32   |    5    |      5       |
|      prf/67      |   32   |   32    |      5       |
|      prf/69      |   32   |   32    |      5       |
|      prf/71      |   32   |    1    |      5       |
|      prf/72      |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'rs_alu'. (HDL-193)
Warning:  ../verilog/rs_alu.sv:76: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/rs_alu.sv:102: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rs_alu line 108 in file
		'../verilog/rs_alu.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  rs_alu_packet_reg   | Flip-flop |  143  |  Y  | N  | N  | N  | N  | N  | N  |
|   rs_alu_free_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | Y  | N  |
|  rs_alu_counter_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
| rs_alu_out_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  rs_alu_packets_reg  | Flip-flop | 1144  |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    rs_alu/135    |   8    |   143   |      3       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)
Warning:  ../verilog/alu.sv:17: unsigned to signed assignment occurs. (VER-318)
Warning:  ../verilog/alu.sv:18: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 24 in file
	'../verilog/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'rs_mul'. (HDL-193)
Warning:  ../verilog/rs_mul.sv:75: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/rs_mul.sv:103: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rs_mul line 109 in file
		'../verilog/rs_mul.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  rs_mul_packet_reg   | Flip-flop |  143  |  Y  | N  | N  | N  | N  | N  | N  |
|   rs_mul_free_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | Y  | N  |
|  rs_mul_counter_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
| rs_mul_out_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  rs_mul_packets_reg  | Flip-flop |  572  |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    rs_mul/136    |   4    |   143   |      2       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'mult2cdb'. (HDL-193)

Statistics for case statements in always block at line 131 in file
	'../verilog/mul/pipe_mul.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mult2cdb line 143 in file
		'../verilog/mul/pipe_mul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mul_free_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rs_lb'. (HDL-193)
Warning:  ../verilog/rs_lb.sv:71: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/rs_lb.sv:97: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rs_lb line 102 in file
		'../verilog/rs_lb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        t_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|   rs_lb_free_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rs_lb_counter_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| rs_lb_out_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  rs_lb_packets_reg  | Flip-flop |  492  |  Y  | N  | N  | N  | N  | N  | N  |
|  rs_lb_packet_reg   | Flip-flop |  123  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    rs_lb/128     |   4    |   123   |      2       |
|    rs_lb/137     |   4    |    1    |      2       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'rs_sq'. (HDL-193)
Warning:  ../verilog/rs_sq.sv:77: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/rs_sq.sv:103: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rs_sq line 108 in file
		'../verilog/rs_sq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rs_sq_packet_reg   | Flip-flop |  150  |  Y  | N  | N  | N  | N  | N  | N  |
|   rs_sq_free_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rs_sq_counter_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| rs_sq_out_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  rs_sq_packets_reg  | Flip-flop |  600  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    rs_sq/134     |   4    |   150   |      2       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'load_store_queue'. (HDL-193)
Warning:  ../verilog/load_store_queue.sv:109: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:136: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:137: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:138: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:176: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:176: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:204: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:232: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:338: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/load_store_queue.sv:355: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 148 in file
	'../verilog/load_store_queue.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           186            |    auto/auto     |
|           214            |    auto/auto     |
|           242            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine load_store_queue line 148 in file
		'../verilog/load_store_queue.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       LB_reg        | Latch |  256  |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine load_store_queue line 274 in file
		'../verilog/load_store_queue.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       LB_reg        | Flip-flop |  632  |  Y  | N  | N  | N  | N  | N  | N  |
| assigned_lb_idx_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine load_store_queue line 321 in file
		'../verilog/load_store_queue.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sq_counter_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       SQ_reg        | Flip-flop |  806  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================
|   block name/line    | Inputs | Outputs | # sel inputs |
==========================================================
| load_store_queue/113 |   8    |    1    |      3       |
| load_store_queue/118 |   8    |   64    |      3       |
| load_store_queue/120 |   8    |    5    |      3       |
| load_store_queue/121 |   8    |    1    |      3       |
| load_store_queue/125 |   8    |   100   |      3       |
| load_store_queue/127 |   8    |   110   |      3       |
| load_store_queue/294 |   8    |    1    |      3       |
| load_store_queue/342 |   8    |    1    |      3       |
==========================================================
Warning:  ../verilog/load_store_queue.sv:148: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'rs_branch'. (HDL-193)
Warning:  ../verilog/rs_branch.sv:81: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/rs_branch.sv:108: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rs_branch line 114 in file
		'../verilog/rs_branch.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  rs_branch_packet_reg   | Flip-flop |  211  |  Y  | N  | N  | N  | N  | N  | N  |
|   rs_branch_free_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | Y  | N  |
|  rs_branch_counter_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
| rs_branch_out_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  rs_branch_packets_reg  | Flip-flop |  844  |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  rs_branch/150   |   4    |   211   |      2       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'branch'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cdb'. (HDL-193)
Warning:  ../verilog/cdb.sv:146: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:153: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:172: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:179: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:191: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:201: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:223: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:233: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/cdb.sv:243: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 118 in file
	'../verilog/cdb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cdb line 118 in file
		'../verilog/cdb.sv'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|        cdb_rob_idx_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    cdb_broadcast_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   cdb_broadcast_inst_PC_reg   | Flip-flop |  22   |  Y  | N  | N  | N  | N  | Y  | N  |
|   cdb_broadcast_inst_PC_reg   | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|       cdb_mis_pred_reg        | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     cdb_br_direction_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     cdb_br_target_PC_reg      | Flip-flop |  22   |  Y  | N  | N  | N  | N  | Y  | N  |
|     cdb_br_target_PC_reg      | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
| cdb_local_pred_direction_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| cdb_global_pred_direction_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    cdb_alu_queue_head_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|    cdb_alu_queue_tail_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|    cdb_mul_queue_head_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|    cdb_mul_queue_tail_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|     cdb_br_queue_head_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|     cdb_br_queue_tail_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|   cdb_dcache_queue_head_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|   cdb_dcache_queue_tail_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|     cdb_sq_queue_head_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|     cdb_sq_queue_tail_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | Y  | N  | N  |
|       cdb_alu_queue_reg       | Flip-flop | 9216  |  Y  | N  | N  | N  | N  | N  | N  |
|       cdb_mul_queue_reg       | Flip-flop | 9216  |  Y  | N  | N  | N  | N  | N  | N  |
|       cdb_br_queue_reg        | Flip-flop | 13824 |  Y  | N  | N  | N  | N  | N  | N  |
|     cdb_dcache_queue_reg      | Flip-flop | 9216  |  Y  | N  | N  | N  | N  | N  | N  |
|       cdb_sq_queue_reg        | Flip-flop | 9216  |  Y  | N  | N  | N  | N  | N  | N  |
|     cdb_dest_preg_idx_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    cdb_broadcast_value_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     cdb/185      |  128   |    5    |      7       |
|     cdb/186      |  128   |   64    |      7       |
|     cdb/187      |  128   |    3    |      7       |
|     cdb/195      |  128   |    5    |      7       |
|     cdb/196      |  128   |   64    |      7       |
|     cdb/197      |  128   |    3    |      7       |
|     cdb/205      |  128   |    5    |      7       |
|     cdb/207      |  128   |   96    |      7       |
|     cdb/209      |  128   |    3    |      7       |
|     cdb/213      |  128   |    4    |      7       |
|     cdb/227      |  128   |    5    |      7       |
|     cdb/228      |  128   |   64    |      7       |
|     cdb/229      |  128   |    3    |      7       |
|     cdb/237      |  128   |    5    |      7       |
|     cdb/238      |  128   |   64    |      7       |
|     cdb/239      |  128   |    3    |      7       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'dcache'. (HDL-193)
Warning:  ../verilog/dcache.sv:229: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/dcache.sv:306: signed to unsigned assignment occurs. (VER-318)
Warning:  ../verilog/dcache.sv:384: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/dcache.sv:390: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/dcache.sv:403: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/dcache.sv:403: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/dcache.sv:413: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/dcache.sv:413: signed to unsigned conversion occurs. (VER-318)
Warning:  ../verilog/dcache.sv:425: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 255 in file
	'../verilog/dcache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           260            |    auto/auto     |
|           276            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 341 in file
	'../verilog/dcache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           430            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine dcache line 297 in file
		'../verilog/dcache.sv'.
===============================================================================
|      Register Name      | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| store_cache_hit_way_reg | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|   store_cache_hit_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
| store_cache_hit_set_reg | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
===============================================================================

Inferred memory devices in process
	in routine dcache line 341 in file
		'../verilog/dcache.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| load_buffer_tail_ptr_reg | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|    dcache_blocks_reg     | Flip-flop | 2368  |  Y  | N  | N  | N  | N  | N  | N  |
|    dcache_blocks_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     load_buffer_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
|     load_buffer_reg      | Flip-flop | 2384  |  Y  | N  | N  | N  | N  | N  | N  |
| load_buffer_head_ptr_reg | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
| load_buffer_send_ptr_reg | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
====================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    dcache/227    |   8    |    4    |      3       |
|    dcache/227    |   8    |   40    |      3       |
|    dcache/236    |   16   |    4    |      4       |
|    dcache/243    |   4    |   64    |      2       |
|    dcache/244    |   4    |   16    |      2       |
|    dcache/245    |   8    |    8    |      3       |
|    dcache/251    |   16   |   64    |      4       |
|    dcache/252    |   16   |    6    |      4       |
|    dcache/252    |   4    |   16    |      2       |
|    dcache/253    |   16   |    9    |      4       |
|    dcache/253    |   8    |    8    |      3       |
|    dcache/283    |   16   |   32    |      4       |
|    dcache/284    |   16   |    5    |      4       |
|    dcache/304    |   8    |    4    |      3       |
|    dcache/304    |   8    |   40    |      3       |
|    dcache/313    |   16   |    2    |      4       |
|    dcache/315    |   16   |   32    |      4       |
|    dcache/394    |   16   |   10    |      4       |
|    dcache/243    |   8    |   256   |      3       |
======================================================
Warning:  ../verilog/dcache.sv:297: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'local_predictor' instantiated from design 'predictor' with
	the parameters "local_offset_length=8,local_offset_pow=256,local_history_length=8,local_history_pow=256". (HDL-193)

Inferred memory devices in process
	in routine local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256 line 148 in file
		'../verilog/predictor.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|  local_history_table_reg   | Flip-flop | 2048  |  Y  | N  | N  | N  | Y  | N  | N  |
| local_prediction_table_reg | Flip-flop |  256  |  Y  | N  | N  | N  | N  | Y  | N  |
| local_prediction_table_reg | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
======================================================================================
Statistics for MUX_OPs
=============================================================================================================================================
|                                            block name/line                                              | Inputs | Outputs | # sel inputs |
=============================================================================================================================================
| local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256/145 |  256   |    8    |      8       |
| local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256/145 |  256   |    2    |      8       |
| local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256/159 |  256   |    7    |      8       |
| local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256/160 |  256   |    8    |      8       |
| local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256/160 |  256   |    2    |      8       |
| local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256/161 |  256   |    2    |      8       |
| local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256/163 |  256   |    2    |      8       |
| local_predictor_local_offset_length8_local_offset_pow256_local_history_length8_local_history_pow256/164 |  256   |    2    |      8       |
=============================================================================================================================================
Presto compilation completed successfully.
Information: Building the design 'global_predictor' instantiated from design 'predictor' with
	the parameters "global_history_length=8,global_history_pow=256". (HDL-193)

Inferred memory devices in process
	in routine global_predictor_global_history_length8_global_history_pow256 line 196 in file
		'../verilog/predictor.sv'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| global_prediction_table_reg | Flip-flop |  256  |  Y  | N  | N  | N  | N  | Y  | N  |
| global_prediction_table_reg | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
|     global_history_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
=======================================================================================
Statistics for MUX_OPs
=======================================================================================================
|                         block name/line                           | Inputs | Outputs | # sel inputs |
=======================================================================================================
| global_predictor_global_history_length8_global_history_pow256/193 |  256   |    2    |      8       |
| global_predictor_global_history_length8_global_history_pow256/206 |  256   |    2    |      8       |
| global_predictor_global_history_length8_global_history_pow256/207 |  256   |    2    |      8       |
| global_predictor_global_history_length8_global_history_pow256/209 |  256   |    2    |      8       |
| global_predictor_global_history_length8_global_history_pow256/210 |  256   |    2    |      8       |
=======================================================================================================
Presto compilation completed successfully.
Information: Building the design 'tournament_selector'. (HDL-193)

Inferred memory devices in process
	in routine tournament_selector line 101 in file
		'../verilog/predictor.sv'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| tournament_prediction_table_reg | Flip-flop |  256  |  Y  | N  | N  | N  | N  | Y  | N  |
| tournament_prediction_table_reg | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
===========================================================================================
Statistics for MUX_OPs
=============================================================
|    block name/line      | Inputs | Outputs | # sel inputs |
=============================================================
| tournament_selector/98  |  256   |    2    |      8       |
| tournament_selector/111 |  256   |    2    |      8       |
=============================================================
Presto compilation completed successfully.
Information: Building the design 'psel_gen' instantiated from design 'rs_alu' with
	the parameters "WIDTH=8,REQS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'psel_gen' instantiated from design 'rs_mul' with
	the parameters "WIDTH=4,REQS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mult'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'brcond'. (HDL-193)
Warning:  ../verilog/branch.sv:10: unsigned to signed assignment occurs. (VER-318)
Warning:  ../verilog/branch.sv:11: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 12 in file
	'../verilog/branch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |     no/auto      |
===============================================
Presto compilation completed successfully.
Information: Building the design 'psel_gen' instantiated from design 'cdb' with
	the parameters "WIDTH=5,REQS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tree_plru'. (HDL-193)

Statistics for case statements in always block at line 106 in file
	'../verilog/dcache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 120 in file
	'../verilog/dcache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           126            |    auto/auto     |
|           134            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine tree_plru line 120 in file
		'../verilog/dcache.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| status_bit_table_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  tree_plru/107   |   8    |    3    |      3       |
|  tree_plru/127   |   8    |    2    |      3       |
|  tree_plru/135   |   8    |    2    |      3       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_REQS1_WIDTH8' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_REQS1_WIDTH4' with
	the parameters "4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mult_stage'. (HDL-193)

Inferred memory devices in process
	in routine mult_stage line 24 in file
		'../verilog/mul/pipe_mul.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   prod_in_reg_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| partial_prod_reg_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    mplier_out_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    mcand_out_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine mult_stage line 32 in file
		'../verilog/mul/pipe_mul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_REQS1_WIDTH5' with
	the parameters "5". (HDL-193)
Presto compilation completed successfully.
1
set design_name processor
processor
set clock_name clock
clock
set CLK_PERIOD 100
100
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
set compile_seqmap_synchronous_extraction "true"
true
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./processor.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./processor.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./processor.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./processor.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'processor'.

  Linking design 'processor'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (36 designs)              /afs/umich.edu/user/s/h/shiyuliu/Desktop/group8w20/synth/processor.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Current design is 'processor'.
Information: Uniquified 3 instances of design 'psel_gen_REQS1_WIDTH8'. (OPT-1056)
Information: Uniquified 4 instances of design 'psel_gen_REQS1_WIDTH4'. (OPT-1056)
Information: Uniquified 3 instances of design 'wand_sel_WIDTH8'. (OPT-1056)
Information: Uniquified 4 instances of design 'wand_sel_WIDTH4'. (OPT-1056)
Information: Uniquified 8 instances of design 'mult_stage'. (OPT-1056)
Information: Updating graph... (UID-83)
Warning: Design 'processor' contains 219 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 901 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'processor'
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][31]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][30]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][29]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][28]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][27]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][26]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][25]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][24]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][23]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][22]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][21]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][20]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][19]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][18]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][17]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][16]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][15]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][14]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][13]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][12]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][11]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][10]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][9]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][8]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][7]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][6]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][5]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][4]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][3]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][2]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][1]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[NPC][0]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[opa_ready]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[opb_ready]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_branch0/rs_branch_packet_reg[br_pred_direction]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][31]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][30]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][29]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][28]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][27]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][26]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][25]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][24]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][23]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][22]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][21]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][20]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][19]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][18]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][17]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][16]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][15]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][14]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][13]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][12]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][11]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][10]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][9]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][8]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][7]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][6]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][5]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][4]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][3]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][2]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][1]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[NPC][0]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[base_ready]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[src_ready]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[rob_idx][2]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_sq0/rs_sq_packet_reg[rob_idx][1]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][31]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][30]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][29]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][28]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][27]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][26]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][25]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][24]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][23]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][22]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][21]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][20]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][19]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][18]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][17]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][16]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][15]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][14]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][13]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][12]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][11]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][10]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][9]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][8]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][7]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][6]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][5]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][4]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][3]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][2]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][1]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[NPC][0]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[base_ready]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[rob_idx][2]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_lb0/rs_lb_packet_reg[rob_idx][1]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[15]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[14]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[13]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[12]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[11]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[10]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[9]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[8]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[7]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[6]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[5]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[4]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[3]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[2]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[1]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mplier_out_reg[0]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[15]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[14]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[13]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[12]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[11]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[10]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[9]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[8]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[7]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[6]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[5]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[4]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[3]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[2]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[1]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[7]/mcand_out_reg[0]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[15]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[14]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[13]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[12]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[11]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[10]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[9]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[6]/mplier_out_reg[8]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[5]/mplier_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[4]/mplier_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[3]/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[2]/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[1]/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[0]/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[0]/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[0]/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[0]/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[0]/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[0]/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[0]/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'top_level0/mult2cdb0/mult0/mstage[0]/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][31]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][30]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][29]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][28]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][27]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][26]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][25]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][24]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][23]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][22]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][21]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][20]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][19]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][18]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][17]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][16]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][15]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][14]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][13]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][12]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][11]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][10]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][9]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][8]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][7]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][6]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][5]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][4]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][3]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][2]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][1]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[NPC][0]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[opa_ready]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_mul0/rs_mul_packet_reg[opb_ready]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][31]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][30]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][29]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][28]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][27]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][26]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][25]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][24]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][23]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][22]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][21]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][20]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][19]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][18]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][17]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][16]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][15]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][14]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][13]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][12]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][11]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][10]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][9]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][8]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][7]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][6]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][5]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][4]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][3]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][2]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][1]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[NPC][0]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[opa_ready]' will be removed. (OPT-1207)
Information: The register 'top_level0/rs_alu0/rs_alu_packet_reg[opb_ready]' will be removed. (OPT-1207)
