{"vcs1":{"timestamp_begin":1686127560.393040774, "rt":2.21, "ut":0.40, "st":0.07}}
{"vcselab":{"timestamp_begin":1686127562.652319076, "rt":0.75, "ut":0.20, "st":0.02}}
{"link":{"timestamp_begin":1686127563.425536593, "rt":0.13, "ut":0.11, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1686127560.139597394}
{"VCS_COMP_START_TIME": 1686127560.139597394}
{"VCS_COMP_END_TIME": 1686127569.389156091}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv LASER_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+LASER.fsdb -v /cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 23883}}
{"stitch_vcselab": {"peak_mem": 23926}}
