#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Fri May 23 15:54:55 2025
# Process ID: 279005
# Current directory: /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On        :ares
# Platform          :Linuxmint
# Operating System  :Linux Mint 21.2
# Processor Detail  :Intel(R) Core(TM) i5-4200U CPU @ 1.60GHz
# CPU Frequency     :2095.237 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8217 MB
# Swap memory       :2147 MB
# Total Virtual     :10364 MB
# Available Virtual :4211 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 40583
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.879 ; gain = 0.023 ; free physical = 396 ; free virtual = 3571
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ares/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z010clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 279031
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2134.715 ; gain = 403.594 ; free physical = 129 ; free virtual = 2712
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D.v:9]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_axil_conv2D_Pipeline_loop_k' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_axil_conv2D_Pipeline_loop_k.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_mul_8ns_8s_16_1_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mul_8ns_8s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_mul_8ns_8s_16_1_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mul_8ns_8s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.v:62]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.v:62]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_flow_control_loop_pipe_sequential_init' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_flow_control_loop_pipe_sequential_init' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_axil_conv2D_Pipeline_loop_k' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_axil_conv2D_Pipeline_loop_k.v:9]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_BUS1_s_axi' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_BUS1_s_axi_ram' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:644]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_BUS1_s_axi_ram' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:644]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_BUS1_s_axi_ram__parameterized0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:644]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_BUS1_s_axi_ram__parameterized0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:644]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D_BUS1_s_axi_ram__parameterized1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:644]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_BUS1_s_axi_ram__parameterized1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:644]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:330]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D_BUS1_s_axi' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_BUS1_s_axi.v:400]
WARNING: [Synth 8-7129] Port we0[3] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module axil_conv2D_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module axil_conv2D_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2223.684 ; gain = 492.562 ; free physical = 158 ; free virtual = 2584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2238.527 ; gain = 507.406 ; free physical = 129 ; free virtual = 2543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2238.527 ; gain = 507.406 ; free physical = 131 ; free virtual = 2543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2238.527 ; gain = 0.000 ; free physical = 169 ; free virtual = 2521
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/axil_conv2D_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/axil_conv2D_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.277 ; gain = 0.000 ; free physical = 146 ; free virtual = 2520
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2389.277 ; gain = 0.000 ; free physical = 142 ; free virtual = 2516
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 167 ; free virtual = 2488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 150 ; free virtual = 2471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 139 ; free virtual = 2460
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "axil_conv2D_BUS1_s_axi_ram__parameterized1:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 150 ; free virtual = 2458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 29    
+---RAMs : 
	              60K Bit	(1936 X 32 bit)          RAMs := 1     
	              57K Bit	(1849 X 32 bit)          RAMs := 1     
	               96 Bit	(3 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 28    
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c639/hdl/verilog/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.v:44]
DSP Report: Generating DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x58)')')'.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/m is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/ad is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/weights_load_1_reg_567_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product.
DSP Report: operator grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m is absorbed into DSP grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3971] The signal "inst/BUS1_s_axi_U/int_image_out/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module axil_conv2D.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 144 ; free virtual = 2450
---------------------------------------------------------------------------------
 Sort Area is  grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 1205 1205 : Used 1 time 0
 Sort Area is  grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 1145 1145 : Used 1 time 0
 Sort Area is  grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1016 1016 : Used 1 time 0
 Sort Area is  grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product_2 : 0 0 : 519 519 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | BUS1_s_axi_U/int_image_in/mem_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | BUS1_s_axi_U/int_image_out/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------+-----------+----------------------+----------------+
|inst        | BUS1_s_axi_U/int_weights/mem_reg | Implied   | 4 x 32               | RAM16X1D x 32  | 
+------------+----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axil_conv2D | (C'+((D+A2)*(B:0x58)')')' | 8      | 13     | 8      | 3      | 13     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|axil_conv2D | A2*B2                     | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axil_conv2D | (C+(A''*B'')')'           | 17     | 9      | 16     | -      | 17     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|axil_conv2D | (C+(A''*B'')')'           | 18     | 9      | 17     | -      | 18     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 218 ; free virtual = 2534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 218 ; free virtual = 2531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | BUS1_s_axi_U/int_image_in/mem_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | BUS1_s_axi_U/int_image_out/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+----------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------+-----------+----------------------+----------------+
|inst        | BUS1_s_axi_U/int_weights/mem_reg | Implied   | 4 x 32               | RAM16X1D x 32  | 
+------------+----------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_image_in/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_image_in/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_image_out/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_image_out/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_image_out/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_image_out/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:19 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 222 ; free virtual = 2529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 210 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:32 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 210 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 210 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 210 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 210 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 210 ; free virtual = 2524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axil_conv2D | (C'+((D+A')'*B')')' | 7      | 7      | 7      | 2      | 13     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|axil_conv2D | (C+(A''*B'')')'     | 8      | 18     | 48     | -      | 17     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|axil_conv2D | (C+(A''*B'')')'     | 8      | 18     | 48     | -      | 18     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|axil_conv2D | A'*B'               | 8      | 18     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |DSP48E1  |     4|
|5     |LUT1     |    10|
|6     |LUT2     |    60|
|7     |LUT3     |   100|
|8     |LUT4     |    50|
|9     |LUT5     |    70|
|10    |LUT6     |   150|
|11    |RAM16X1D |    32|
|12    |RAMB36E1 |     4|
|14    |FDRE     |   370|
|15    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2389.277 ; gain = 658.156 ; free physical = 210 ; free virtual = 2524
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2389.277 ; gain = 507.406 ; free physical = 212 ; free virtual = 2526
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 2389.285 ; gain = 658.156 ; free physical = 212 ; free virtual = 2526
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2389.285 ; gain = 0.000 ; free physical = 449 ; free virtual = 2763
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.285 ; gain = 0.000 ; free physical = 446 ; free virtual = 2760
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

Synth Design complete | Checksum: 990b094
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:48 . Memory (MB): peak = 2389.285 ; gain = 960.406 ; free physical = 446 ; free virtual = 2753
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1919.102; main = 1571.055; forked = 397.004
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3423.434; main = 2389.281; forked = 1034.152
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2413.289 ; gain = 0.000 ; free physical = 497 ; free virtual = 2810
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c4e60008ee790419
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.289 ; gain = 0.000 ; free physical = 431 ; free virtual = 2747
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/3ip_conv_hls/axil_conv2D/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 23 15:57:19 2025...
