-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CvtColor is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_src_data_stream_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    img_src_data_stream_2_empty_n : IN STD_LOGIC;
    img_src_data_stream_2_read : OUT STD_LOGIC;
    img_src_data_stream_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    img_src_data_stream_1_empty_n : IN STD_LOGIC;
    img_src_data_stream_1_read : OUT STD_LOGIC;
    img_src_data_stream_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    img_src_data_stream_s_empty_n : IN STD_LOGIC;
    img_src_data_stream_s_read : OUT STD_LOGIC;
    img_hsv_data_stream_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_hsv_data_stream_2_full_n : IN STD_LOGIC;
    img_hsv_data_stream_2_write : OUT STD_LOGIC;
    img_hsv_data_stream_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_hsv_data_stream_1_full_n : IN STD_LOGIC;
    img_hsv_data_stream_1_write : OUT STD_LOGIC;
    img_hsv_data_stream_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_hsv_data_stream_s_full_n : IN STD_LOGIC;
    img_hsv_data_stream_s_write : OUT STD_LOGIC );
end;


architecture behav of CvtColor is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv20_80000 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_78 : STD_LOGIC_VECTOR (7 downto 0) := "01111000";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv37_40000 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv37_5A00000 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000101101000000000000000000000";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal img_src_data_stream_2_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_i_reg_1002 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_src_data_stream_1_blk_n : STD_LOGIC;
    signal img_src_data_stream_s_blk_n : STD_LOGIC;
    signal img_hsv_data_stream_2_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal exitcond_i_reg_1002_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal img_hsv_data_stream_1_blk_n : STD_LOGIC;
    signal img_hsv_data_stream_s_blk_n : STD_LOGIC;
    signal j_i_reg_254 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond1_i_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_293_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_997 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond_i_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_i_reg_1002_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_reg_1002_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_305_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_21_reg_1011 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_1011_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_1011_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_reg_1021 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_reg_1021_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_reg_1021_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_1033_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_1033_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_i_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_1045 : STD_LOGIC_VECTOR (0 downto 0);
    signal G_1_fu_327_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_1_reg_1050 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_tmp_6_load_i_fu_338_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_tmp_6_load_i_reg_1056 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_1_i_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_i_reg_1061 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter27_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter28_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter29_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter30_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter31_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter32_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter33_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter34_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter35_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter36_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter37_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter38_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter39_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter40_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter41_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter42_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1066_pp0_iter43_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_load_2_min_1_1_fu_369_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_load_2_min_1_1_reg_1076 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_i_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_reg_1082 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_i_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_i_reg_1088 : STD_LOGIC_VECTOR (0 downto 0);
    signal diff_fu_386_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093 : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter27_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter28_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter29_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter30_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter31_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter32_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter33_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter34_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter35_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter36_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal diff_reg_1093_pp0_iter37_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_i_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1099_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_V_fu_444_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter12_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter13_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter14_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter15_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter16_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter17_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter18_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter19_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter20_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter21_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter22_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter23_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter24_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter25_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter26_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter27_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter28_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_V_reg_1103_pp0_iter29_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_23_i_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1108_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_reg_1114_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_91_reg_1124_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_465_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_reg_1133 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_29_i_fu_509_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_29_i_reg_1138 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_479_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_5_reg_1153 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_521_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_30_i_reg_1158 : STD_LOGIC_VECTOR (35 downto 0);
    signal H_V_1_fu_558_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal H_V_1_reg_1163 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1168 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1168_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_lshr_f_i_reg_1173 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_lshr_f_i_reg_1173_pp0_iter38_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_lshr_i_reg_1188 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_31_i_fu_615_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_31_i_reg_1193 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_13_reg_1198 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1198_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1198_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_987_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_6_reg_1203 : STD_LOGIC_VECTOR (27 downto 0);
    signal H_V_2_fu_630_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal H_V_2_reg_1209 : STD_LOGIC_VECTOR (36 downto 0);
    signal ret_V_fu_633_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal ret_V_reg_1214 : STD_LOGIC_VECTOR (36 downto 0);
    signal H_V_3_fu_654_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal H_V_3_reg_1219 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Result_s_reg_1224 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1224_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_reg_1231 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_i_i_i_reg_1236 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_8_fu_701_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_8_reg_1242 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Result_2_reg_1247 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_1247_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_reg_1254 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_1259 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1264 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_5_fu_753_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_reg_1270 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_demorgan_i_i_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_demorgan_i_i_reg_1276 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_110_demorgan_i_i_i_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_110_demorgan_i_i_i_reg_1282 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_817_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_reg_1288 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_demorgan_i_i_1_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_demorgan_i_i_1_reg_1294 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_110_demorgan_i_i68_s_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_110_demorgan_i_i68_s_reg_1300 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_fu_921_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_reg_1306 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_979_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1311 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal i_i_reg_243 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter29_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter26_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter27_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter28_p_0608_0_i_i_reg_265 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter7_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter8_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter9_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter10_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter11_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter12_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter13_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter15_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter16_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter17_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter18_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter19_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter20_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter21_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter22_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter23_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter24_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter25_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter26_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter27_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter28_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter29_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter30_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter31_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter32_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter33_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter34_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter35_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter36_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter37_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal R_tmp_6_load_2_i_fu_317_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_1_i_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_2_i_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal G_2_fu_359_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_2_i_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_fu_394_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_11_i_fu_397_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_16_i_fu_406_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp1_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_i_fu_400_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_i_fu_415_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_i_fu_409_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp4_fu_437_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_22_i_fu_431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_465_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_479_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_i_fu_485_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl2_i_fu_497_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl1_cast_i_fu_493_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl2_cast_i_fu_505_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_4_fu_527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_cast_fu_531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_538_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal H_V_fu_546_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal H_V_1_cast_i_fu_554_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_neg_i_fu_588_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_2_fu_603_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_neg_t_i_fu_606_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_3_fu_612_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_10_fu_639_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_cast_cast_fu_646_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_shl_i_fu_690_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_shl_cast_i_fu_697_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_34_cast76_i_fu_687_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_7_i_i_cast_i_fu_750_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_788_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_i_cast_i_fu_814_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_822_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_807_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_3_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_i_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_not_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_i_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_i_i_i_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_3_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_i_fu_907_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i_i_fu_914_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_i_i66_i_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_not_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i70_i_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_i_i71_i_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_src_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i72_i_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i73_i_fu_965_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_i75_i_fu_972_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_987_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_987_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_465_ce : STD_LOGIC;
    signal grp_fu_479_ce : STD_LOGIC;
    signal grp_fu_521_ce : STD_LOGIC;
    signal grp_fu_987_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_465_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_479_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_987_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_987_p10 : STD_LOGIC_VECTOR (27 downto 0);

    component color_detect_udivbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component color_detect_mul_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component color_detect_mul_dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;



begin
    color_detect_udivbkb_U29 : component color_detect_udivbkb
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_465_p1,
        ce => grp_fu_465_ce,
        dout => grp_fu_465_p2);

    color_detect_udivbkb_U30 : component color_detect_udivbkb
    generic map (
        ID => 1,
        NUM_STAGE => 24,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv20_80000,
        din1 => grp_fu_479_p1,
        ce => grp_fu_479_ce,
        dout => grp_fu_479_p2);

    color_detect_mul_cud_U31 : component color_detect_mul_cud
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 9,
        din1_WIDTH => 27,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_V_reg_1103_pp0_iter29_reg,
        din1 => tmp_29_i_reg_1138,
        ce => grp_fu_521_ce,
        dout => grp_fu_521_p2);

    color_detect_mul_dEe_U32 : component color_detect_mul_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_987_p0,
        din1 => grp_fu_987_p1,
        ce => grp_fu_987_ce,
        dout => grp_fu_987_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond1_i_fu_287_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond1_i_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                elsif (((exitcond1_i_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((exitcond_i_reg_1002_pp0_iter12_reg = ap_const_lv1_0) and (tmp_i_91_fu_471_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter13_p_0598_0_i_i_reg_276;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter37 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((tmp_i_91_reg_1124_pp0_iter36_reg = ap_const_lv1_0) and (exitcond_i_reg_1002_pp0_iter36_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276 <= r_V_5_reg_1153;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter37_p_0598_0_i_i_reg_276;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((exitcond_i_reg_1002_pp0_iter3_reg = ap_const_lv1_0) and (tmp_3_i_fu_390_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter4_p_0608_0_i_i_reg_265;
                end if;
            end if; 
        end if;
    end process;

    i_i_reg_243_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                i_i_reg_243 <= i_reg_997;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_i_reg_243 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_i_reg_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_fu_299_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                j_i_reg_254 <= j_fu_305_p2;
            elsif (((exitcond1_i_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_i_reg_254 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                G_1_reg_1050 <= G_1_fu_327_p3;
                R_tmp_6_load_i_reg_1056 <= R_tmp_6_load_i_fu_338_p3;
                tmp_17_1_i_reg_1061 <= tmp_17_1_i_fu_344_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter36_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                H_V_1_reg_1163 <= H_V_1_fu_558_p2;
                p_lshr_f_i_reg_1173 <= H_V_1_fu_558_p2(35 downto 1);
                tmp_reg_1168 <= H_V_1_fu_558_p2(35 downto 35);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter39_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                H_V_2_reg_1209 <= H_V_2_fu_630_p1;
                r_V_6_reg_1203 <= grp_fu_987_p2;
                ret_V_reg_1214 <= ret_V_fu_633_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter40_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                H_V_3_reg_1219 <= H_V_3_fu_654_p2;
                p_Result_2_reg_1247 <= r_V_8_fu_701_p2(36 downto 36);
                p_Result_7_i_i_i_reg_1236 <= H_V_3_fu_654_p2(36 downto 27);
                p_Result_s_reg_1224 <= H_V_3_fu_654_p2(36 downto 36);
                p_Val2_4_reg_1231 <= H_V_3_fu_654_p2(26 downto 19);
                p_Val2_8_reg_1254 <= r_V_8_fu_701_p2(26 downto 19);
                r_V_8_reg_1242 <= r_V_8_fu_701_p2;
                tmp_17_reg_1259 <= r_V_8_fu_701_p2(18 downto 18);
                tmp_s_reg_1264 <= r_V_8_fu_701_p2(36 downto 27);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter9_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter10_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter9_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter10_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter11_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter10_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter11_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter12_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter11_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter12_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter13_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter12_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter13_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter15_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter14_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter15_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter16_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter15_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter16_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter17_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter16_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter17_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter18_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter17_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter18_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter19_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter18_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter0_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter1_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter0_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter19_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter20_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter19_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter20_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter21_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter20_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter21_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter22_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter21_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter22_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter23_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter22_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter23_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter24_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter23_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter25_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter24_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter25_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter24_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter26_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter25_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter26_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter25_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter27_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter26_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter27_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter26_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter28_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter27_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter28_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter27_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter28 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter29_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter28_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter29_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter28_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter1_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter2_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter1_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter29 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter30_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter29_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter30 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter31_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter30_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter31 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter32_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter31_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter32 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter33_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter32_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter33 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter34_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter33_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter34 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter35_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter34_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter35 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter36_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter35_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter36 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter37_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter36_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter2_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter3_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter2_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter3_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter4_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter3_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter4_p_0598_0_i_i_reg_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter5_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter6_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter6_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter7_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter6_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter7_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter8_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter7_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter8_p_0598_0_i_i_reg_276;
                ap_phi_reg_pp0_iter9_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter8_p_0608_0_i_i_reg_265;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                diff_reg_1093 <= diff_fu_386_p2;
                sub_V_reg_1103 <= sub_V_fu_444_p3;
                tmp_23_i_reg_1108 <= tmp_23_i_fu_452_p2;
                tmp_24_i_reg_1114 <= tmp_24_i_fu_457_p2;
                tmp_3_i_reg_1099 <= tmp_3_i_fu_390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                diff_reg_1093_pp0_iter10_reg <= diff_reg_1093_pp0_iter9_reg;
                diff_reg_1093_pp0_iter11_reg <= diff_reg_1093_pp0_iter10_reg;
                diff_reg_1093_pp0_iter12_reg <= diff_reg_1093_pp0_iter11_reg;
                diff_reg_1093_pp0_iter13_reg <= diff_reg_1093_pp0_iter12_reg;
                diff_reg_1093_pp0_iter14_reg <= diff_reg_1093_pp0_iter13_reg;
                diff_reg_1093_pp0_iter15_reg <= diff_reg_1093_pp0_iter14_reg;
                diff_reg_1093_pp0_iter16_reg <= diff_reg_1093_pp0_iter15_reg;
                diff_reg_1093_pp0_iter17_reg <= diff_reg_1093_pp0_iter16_reg;
                diff_reg_1093_pp0_iter18_reg <= diff_reg_1093_pp0_iter17_reg;
                diff_reg_1093_pp0_iter19_reg <= diff_reg_1093_pp0_iter18_reg;
                diff_reg_1093_pp0_iter20_reg <= diff_reg_1093_pp0_iter19_reg;
                diff_reg_1093_pp0_iter21_reg <= diff_reg_1093_pp0_iter20_reg;
                diff_reg_1093_pp0_iter22_reg <= diff_reg_1093_pp0_iter21_reg;
                diff_reg_1093_pp0_iter23_reg <= diff_reg_1093_pp0_iter22_reg;
                diff_reg_1093_pp0_iter24_reg <= diff_reg_1093_pp0_iter23_reg;
                diff_reg_1093_pp0_iter25_reg <= diff_reg_1093_pp0_iter24_reg;
                diff_reg_1093_pp0_iter26_reg <= diff_reg_1093_pp0_iter25_reg;
                diff_reg_1093_pp0_iter27_reg <= diff_reg_1093_pp0_iter26_reg;
                diff_reg_1093_pp0_iter28_reg <= diff_reg_1093_pp0_iter27_reg;
                diff_reg_1093_pp0_iter29_reg <= diff_reg_1093_pp0_iter28_reg;
                diff_reg_1093_pp0_iter30_reg <= diff_reg_1093_pp0_iter29_reg;
                diff_reg_1093_pp0_iter31_reg <= diff_reg_1093_pp0_iter30_reg;
                diff_reg_1093_pp0_iter32_reg <= diff_reg_1093_pp0_iter31_reg;
                diff_reg_1093_pp0_iter33_reg <= diff_reg_1093_pp0_iter32_reg;
                diff_reg_1093_pp0_iter34_reg <= diff_reg_1093_pp0_iter33_reg;
                diff_reg_1093_pp0_iter35_reg <= diff_reg_1093_pp0_iter34_reg;
                diff_reg_1093_pp0_iter36_reg <= diff_reg_1093_pp0_iter35_reg;
                diff_reg_1093_pp0_iter37_reg <= diff_reg_1093_pp0_iter36_reg;
                diff_reg_1093_pp0_iter5_reg <= diff_reg_1093;
                diff_reg_1093_pp0_iter6_reg <= diff_reg_1093_pp0_iter5_reg;
                diff_reg_1093_pp0_iter7_reg <= diff_reg_1093_pp0_iter6_reg;
                diff_reg_1093_pp0_iter8_reg <= diff_reg_1093_pp0_iter7_reg;
                diff_reg_1093_pp0_iter9_reg <= diff_reg_1093_pp0_iter8_reg;
                exitcond_i_reg_1002_pp0_iter10_reg <= exitcond_i_reg_1002_pp0_iter9_reg;
                exitcond_i_reg_1002_pp0_iter11_reg <= exitcond_i_reg_1002_pp0_iter10_reg;
                exitcond_i_reg_1002_pp0_iter12_reg <= exitcond_i_reg_1002_pp0_iter11_reg;
                exitcond_i_reg_1002_pp0_iter13_reg <= exitcond_i_reg_1002_pp0_iter12_reg;
                exitcond_i_reg_1002_pp0_iter14_reg <= exitcond_i_reg_1002_pp0_iter13_reg;
                exitcond_i_reg_1002_pp0_iter15_reg <= exitcond_i_reg_1002_pp0_iter14_reg;
                exitcond_i_reg_1002_pp0_iter16_reg <= exitcond_i_reg_1002_pp0_iter15_reg;
                exitcond_i_reg_1002_pp0_iter17_reg <= exitcond_i_reg_1002_pp0_iter16_reg;
                exitcond_i_reg_1002_pp0_iter18_reg <= exitcond_i_reg_1002_pp0_iter17_reg;
                exitcond_i_reg_1002_pp0_iter19_reg <= exitcond_i_reg_1002_pp0_iter18_reg;
                exitcond_i_reg_1002_pp0_iter20_reg <= exitcond_i_reg_1002_pp0_iter19_reg;
                exitcond_i_reg_1002_pp0_iter21_reg <= exitcond_i_reg_1002_pp0_iter20_reg;
                exitcond_i_reg_1002_pp0_iter22_reg <= exitcond_i_reg_1002_pp0_iter21_reg;
                exitcond_i_reg_1002_pp0_iter23_reg <= exitcond_i_reg_1002_pp0_iter22_reg;
                exitcond_i_reg_1002_pp0_iter24_reg <= exitcond_i_reg_1002_pp0_iter23_reg;
                exitcond_i_reg_1002_pp0_iter25_reg <= exitcond_i_reg_1002_pp0_iter24_reg;
                exitcond_i_reg_1002_pp0_iter26_reg <= exitcond_i_reg_1002_pp0_iter25_reg;
                exitcond_i_reg_1002_pp0_iter27_reg <= exitcond_i_reg_1002_pp0_iter26_reg;
                exitcond_i_reg_1002_pp0_iter28_reg <= exitcond_i_reg_1002_pp0_iter27_reg;
                exitcond_i_reg_1002_pp0_iter29_reg <= exitcond_i_reg_1002_pp0_iter28_reg;
                exitcond_i_reg_1002_pp0_iter2_reg <= exitcond_i_reg_1002_pp0_iter1_reg;
                exitcond_i_reg_1002_pp0_iter30_reg <= exitcond_i_reg_1002_pp0_iter29_reg;
                exitcond_i_reg_1002_pp0_iter31_reg <= exitcond_i_reg_1002_pp0_iter30_reg;
                exitcond_i_reg_1002_pp0_iter32_reg <= exitcond_i_reg_1002_pp0_iter31_reg;
                exitcond_i_reg_1002_pp0_iter33_reg <= exitcond_i_reg_1002_pp0_iter32_reg;
                exitcond_i_reg_1002_pp0_iter34_reg <= exitcond_i_reg_1002_pp0_iter33_reg;
                exitcond_i_reg_1002_pp0_iter35_reg <= exitcond_i_reg_1002_pp0_iter34_reg;
                exitcond_i_reg_1002_pp0_iter36_reg <= exitcond_i_reg_1002_pp0_iter35_reg;
                exitcond_i_reg_1002_pp0_iter37_reg <= exitcond_i_reg_1002_pp0_iter36_reg;
                exitcond_i_reg_1002_pp0_iter38_reg <= exitcond_i_reg_1002_pp0_iter37_reg;
                exitcond_i_reg_1002_pp0_iter39_reg <= exitcond_i_reg_1002_pp0_iter38_reg;
                exitcond_i_reg_1002_pp0_iter3_reg <= exitcond_i_reg_1002_pp0_iter2_reg;
                exitcond_i_reg_1002_pp0_iter40_reg <= exitcond_i_reg_1002_pp0_iter39_reg;
                exitcond_i_reg_1002_pp0_iter41_reg <= exitcond_i_reg_1002_pp0_iter40_reg;
                exitcond_i_reg_1002_pp0_iter42_reg <= exitcond_i_reg_1002_pp0_iter41_reg;
                exitcond_i_reg_1002_pp0_iter43_reg <= exitcond_i_reg_1002_pp0_iter42_reg;
                exitcond_i_reg_1002_pp0_iter4_reg <= exitcond_i_reg_1002_pp0_iter3_reg;
                exitcond_i_reg_1002_pp0_iter5_reg <= exitcond_i_reg_1002_pp0_iter4_reg;
                exitcond_i_reg_1002_pp0_iter6_reg <= exitcond_i_reg_1002_pp0_iter5_reg;
                exitcond_i_reg_1002_pp0_iter7_reg <= exitcond_i_reg_1002_pp0_iter6_reg;
                exitcond_i_reg_1002_pp0_iter8_reg <= exitcond_i_reg_1002_pp0_iter7_reg;
                exitcond_i_reg_1002_pp0_iter9_reg <= exitcond_i_reg_1002_pp0_iter8_reg;
                p_Result_2_reg_1247_pp0_iter42_reg <= p_Result_2_reg_1247;
                p_Result_s_reg_1224_pp0_iter42_reg <= p_Result_s_reg_1224;
                p_lshr_f_i_reg_1173_pp0_iter38_reg <= p_lshr_f_i_reg_1173;
                sub_V_reg_1103_pp0_iter10_reg <= sub_V_reg_1103_pp0_iter9_reg;
                sub_V_reg_1103_pp0_iter11_reg <= sub_V_reg_1103_pp0_iter10_reg;
                sub_V_reg_1103_pp0_iter12_reg <= sub_V_reg_1103_pp0_iter11_reg;
                sub_V_reg_1103_pp0_iter13_reg <= sub_V_reg_1103_pp0_iter12_reg;
                sub_V_reg_1103_pp0_iter14_reg <= sub_V_reg_1103_pp0_iter13_reg;
                sub_V_reg_1103_pp0_iter15_reg <= sub_V_reg_1103_pp0_iter14_reg;
                sub_V_reg_1103_pp0_iter16_reg <= sub_V_reg_1103_pp0_iter15_reg;
                sub_V_reg_1103_pp0_iter17_reg <= sub_V_reg_1103_pp0_iter16_reg;
                sub_V_reg_1103_pp0_iter18_reg <= sub_V_reg_1103_pp0_iter17_reg;
                sub_V_reg_1103_pp0_iter19_reg <= sub_V_reg_1103_pp0_iter18_reg;
                sub_V_reg_1103_pp0_iter20_reg <= sub_V_reg_1103_pp0_iter19_reg;
                sub_V_reg_1103_pp0_iter21_reg <= sub_V_reg_1103_pp0_iter20_reg;
                sub_V_reg_1103_pp0_iter22_reg <= sub_V_reg_1103_pp0_iter21_reg;
                sub_V_reg_1103_pp0_iter23_reg <= sub_V_reg_1103_pp0_iter22_reg;
                sub_V_reg_1103_pp0_iter24_reg <= sub_V_reg_1103_pp0_iter23_reg;
                sub_V_reg_1103_pp0_iter25_reg <= sub_V_reg_1103_pp0_iter24_reg;
                sub_V_reg_1103_pp0_iter26_reg <= sub_V_reg_1103_pp0_iter25_reg;
                sub_V_reg_1103_pp0_iter27_reg <= sub_V_reg_1103_pp0_iter26_reg;
                sub_V_reg_1103_pp0_iter28_reg <= sub_V_reg_1103_pp0_iter27_reg;
                sub_V_reg_1103_pp0_iter29_reg <= sub_V_reg_1103_pp0_iter28_reg;
                sub_V_reg_1103_pp0_iter5_reg <= sub_V_reg_1103;
                sub_V_reg_1103_pp0_iter6_reg <= sub_V_reg_1103_pp0_iter5_reg;
                sub_V_reg_1103_pp0_iter7_reg <= sub_V_reg_1103_pp0_iter6_reg;
                sub_V_reg_1103_pp0_iter8_reg <= sub_V_reg_1103_pp0_iter7_reg;
                sub_V_reg_1103_pp0_iter9_reg <= sub_V_reg_1103_pp0_iter8_reg;
                tmp_13_reg_1198_pp0_iter40_reg <= tmp_13_reg_1198;
                tmp_13_reg_1198_pp0_iter41_reg <= tmp_13_reg_1198_pp0_iter40_reg;
                tmp_21_reg_1011_pp0_iter2_reg <= tmp_21_reg_1011;
                tmp_21_reg_1011_pp0_iter3_reg <= tmp_21_reg_1011_pp0_iter2_reg;
                tmp_22_reg_1021_pp0_iter2_reg <= tmp_22_reg_1021;
                tmp_22_reg_1021_pp0_iter3_reg <= tmp_22_reg_1021_pp0_iter2_reg;
                tmp_23_i_reg_1108_pp0_iter10_reg <= tmp_23_i_reg_1108_pp0_iter9_reg;
                tmp_23_i_reg_1108_pp0_iter11_reg <= tmp_23_i_reg_1108_pp0_iter10_reg;
                tmp_23_i_reg_1108_pp0_iter12_reg <= tmp_23_i_reg_1108_pp0_iter11_reg;
                tmp_23_i_reg_1108_pp0_iter13_reg <= tmp_23_i_reg_1108_pp0_iter12_reg;
                tmp_23_i_reg_1108_pp0_iter14_reg <= tmp_23_i_reg_1108_pp0_iter13_reg;
                tmp_23_i_reg_1108_pp0_iter15_reg <= tmp_23_i_reg_1108_pp0_iter14_reg;
                tmp_23_i_reg_1108_pp0_iter16_reg <= tmp_23_i_reg_1108_pp0_iter15_reg;
                tmp_23_i_reg_1108_pp0_iter17_reg <= tmp_23_i_reg_1108_pp0_iter16_reg;
                tmp_23_i_reg_1108_pp0_iter18_reg <= tmp_23_i_reg_1108_pp0_iter17_reg;
                tmp_23_i_reg_1108_pp0_iter19_reg <= tmp_23_i_reg_1108_pp0_iter18_reg;
                tmp_23_i_reg_1108_pp0_iter20_reg <= tmp_23_i_reg_1108_pp0_iter19_reg;
                tmp_23_i_reg_1108_pp0_iter21_reg <= tmp_23_i_reg_1108_pp0_iter20_reg;
                tmp_23_i_reg_1108_pp0_iter22_reg <= tmp_23_i_reg_1108_pp0_iter21_reg;
                tmp_23_i_reg_1108_pp0_iter23_reg <= tmp_23_i_reg_1108_pp0_iter22_reg;
                tmp_23_i_reg_1108_pp0_iter24_reg <= tmp_23_i_reg_1108_pp0_iter23_reg;
                tmp_23_i_reg_1108_pp0_iter25_reg <= tmp_23_i_reg_1108_pp0_iter24_reg;
                tmp_23_i_reg_1108_pp0_iter26_reg <= tmp_23_i_reg_1108_pp0_iter25_reg;
                tmp_23_i_reg_1108_pp0_iter27_reg <= tmp_23_i_reg_1108_pp0_iter26_reg;
                tmp_23_i_reg_1108_pp0_iter28_reg <= tmp_23_i_reg_1108_pp0_iter27_reg;
                tmp_23_i_reg_1108_pp0_iter29_reg <= tmp_23_i_reg_1108_pp0_iter28_reg;
                tmp_23_i_reg_1108_pp0_iter30_reg <= tmp_23_i_reg_1108_pp0_iter29_reg;
                tmp_23_i_reg_1108_pp0_iter31_reg <= tmp_23_i_reg_1108_pp0_iter30_reg;
                tmp_23_i_reg_1108_pp0_iter32_reg <= tmp_23_i_reg_1108_pp0_iter31_reg;
                tmp_23_i_reg_1108_pp0_iter33_reg <= tmp_23_i_reg_1108_pp0_iter32_reg;
                tmp_23_i_reg_1108_pp0_iter34_reg <= tmp_23_i_reg_1108_pp0_iter33_reg;
                tmp_23_i_reg_1108_pp0_iter35_reg <= tmp_23_i_reg_1108_pp0_iter34_reg;
                tmp_23_i_reg_1108_pp0_iter36_reg <= tmp_23_i_reg_1108_pp0_iter35_reg;
                tmp_23_i_reg_1108_pp0_iter5_reg <= tmp_23_i_reg_1108;
                tmp_23_i_reg_1108_pp0_iter6_reg <= tmp_23_i_reg_1108_pp0_iter5_reg;
                tmp_23_i_reg_1108_pp0_iter7_reg <= tmp_23_i_reg_1108_pp0_iter6_reg;
                tmp_23_i_reg_1108_pp0_iter8_reg <= tmp_23_i_reg_1108_pp0_iter7_reg;
                tmp_23_i_reg_1108_pp0_iter9_reg <= tmp_23_i_reg_1108_pp0_iter8_reg;
                tmp_23_reg_1033_pp0_iter2_reg <= tmp_23_reg_1033;
                tmp_23_reg_1033_pp0_iter3_reg <= tmp_23_reg_1033_pp0_iter2_reg;
                tmp_24_i_reg_1114_pp0_iter10_reg <= tmp_24_i_reg_1114_pp0_iter9_reg;
                tmp_24_i_reg_1114_pp0_iter11_reg <= tmp_24_i_reg_1114_pp0_iter10_reg;
                tmp_24_i_reg_1114_pp0_iter12_reg <= tmp_24_i_reg_1114_pp0_iter11_reg;
                tmp_24_i_reg_1114_pp0_iter13_reg <= tmp_24_i_reg_1114_pp0_iter12_reg;
                tmp_24_i_reg_1114_pp0_iter14_reg <= tmp_24_i_reg_1114_pp0_iter13_reg;
                tmp_24_i_reg_1114_pp0_iter15_reg <= tmp_24_i_reg_1114_pp0_iter14_reg;
                tmp_24_i_reg_1114_pp0_iter16_reg <= tmp_24_i_reg_1114_pp0_iter15_reg;
                tmp_24_i_reg_1114_pp0_iter17_reg <= tmp_24_i_reg_1114_pp0_iter16_reg;
                tmp_24_i_reg_1114_pp0_iter18_reg <= tmp_24_i_reg_1114_pp0_iter17_reg;
                tmp_24_i_reg_1114_pp0_iter19_reg <= tmp_24_i_reg_1114_pp0_iter18_reg;
                tmp_24_i_reg_1114_pp0_iter20_reg <= tmp_24_i_reg_1114_pp0_iter19_reg;
                tmp_24_i_reg_1114_pp0_iter21_reg <= tmp_24_i_reg_1114_pp0_iter20_reg;
                tmp_24_i_reg_1114_pp0_iter22_reg <= tmp_24_i_reg_1114_pp0_iter21_reg;
                tmp_24_i_reg_1114_pp0_iter23_reg <= tmp_24_i_reg_1114_pp0_iter22_reg;
                tmp_24_i_reg_1114_pp0_iter24_reg <= tmp_24_i_reg_1114_pp0_iter23_reg;
                tmp_24_i_reg_1114_pp0_iter25_reg <= tmp_24_i_reg_1114_pp0_iter24_reg;
                tmp_24_i_reg_1114_pp0_iter26_reg <= tmp_24_i_reg_1114_pp0_iter25_reg;
                tmp_24_i_reg_1114_pp0_iter27_reg <= tmp_24_i_reg_1114_pp0_iter26_reg;
                tmp_24_i_reg_1114_pp0_iter28_reg <= tmp_24_i_reg_1114_pp0_iter27_reg;
                tmp_24_i_reg_1114_pp0_iter29_reg <= tmp_24_i_reg_1114_pp0_iter28_reg;
                tmp_24_i_reg_1114_pp0_iter30_reg <= tmp_24_i_reg_1114_pp0_iter29_reg;
                tmp_24_i_reg_1114_pp0_iter31_reg <= tmp_24_i_reg_1114_pp0_iter30_reg;
                tmp_24_i_reg_1114_pp0_iter32_reg <= tmp_24_i_reg_1114_pp0_iter31_reg;
                tmp_24_i_reg_1114_pp0_iter33_reg <= tmp_24_i_reg_1114_pp0_iter32_reg;
                tmp_24_i_reg_1114_pp0_iter34_reg <= tmp_24_i_reg_1114_pp0_iter33_reg;
                tmp_24_i_reg_1114_pp0_iter35_reg <= tmp_24_i_reg_1114_pp0_iter34_reg;
                tmp_24_i_reg_1114_pp0_iter36_reg <= tmp_24_i_reg_1114_pp0_iter35_reg;
                tmp_24_i_reg_1114_pp0_iter5_reg <= tmp_24_i_reg_1114;
                tmp_24_i_reg_1114_pp0_iter6_reg <= tmp_24_i_reg_1114_pp0_iter5_reg;
                tmp_24_i_reg_1114_pp0_iter7_reg <= tmp_24_i_reg_1114_pp0_iter6_reg;
                tmp_24_i_reg_1114_pp0_iter8_reg <= tmp_24_i_reg_1114_pp0_iter7_reg;
                tmp_24_i_reg_1114_pp0_iter9_reg <= tmp_24_i_reg_1114_pp0_iter8_reg;
                tmp_3_i_reg_1099_pp0_iter10_reg <= tmp_3_i_reg_1099_pp0_iter9_reg;
                tmp_3_i_reg_1099_pp0_iter11_reg <= tmp_3_i_reg_1099_pp0_iter10_reg;
                tmp_3_i_reg_1099_pp0_iter12_reg <= tmp_3_i_reg_1099_pp0_iter11_reg;
                tmp_3_i_reg_1099_pp0_iter13_reg <= tmp_3_i_reg_1099_pp0_iter12_reg;
                tmp_3_i_reg_1099_pp0_iter14_reg <= tmp_3_i_reg_1099_pp0_iter13_reg;
                tmp_3_i_reg_1099_pp0_iter15_reg <= tmp_3_i_reg_1099_pp0_iter14_reg;
                tmp_3_i_reg_1099_pp0_iter16_reg <= tmp_3_i_reg_1099_pp0_iter15_reg;
                tmp_3_i_reg_1099_pp0_iter17_reg <= tmp_3_i_reg_1099_pp0_iter16_reg;
                tmp_3_i_reg_1099_pp0_iter18_reg <= tmp_3_i_reg_1099_pp0_iter17_reg;
                tmp_3_i_reg_1099_pp0_iter19_reg <= tmp_3_i_reg_1099_pp0_iter18_reg;
                tmp_3_i_reg_1099_pp0_iter20_reg <= tmp_3_i_reg_1099_pp0_iter19_reg;
                tmp_3_i_reg_1099_pp0_iter21_reg <= tmp_3_i_reg_1099_pp0_iter20_reg;
                tmp_3_i_reg_1099_pp0_iter22_reg <= tmp_3_i_reg_1099_pp0_iter21_reg;
                tmp_3_i_reg_1099_pp0_iter23_reg <= tmp_3_i_reg_1099_pp0_iter22_reg;
                tmp_3_i_reg_1099_pp0_iter24_reg <= tmp_3_i_reg_1099_pp0_iter23_reg;
                tmp_3_i_reg_1099_pp0_iter25_reg <= tmp_3_i_reg_1099_pp0_iter24_reg;
                tmp_3_i_reg_1099_pp0_iter26_reg <= tmp_3_i_reg_1099_pp0_iter25_reg;
                tmp_3_i_reg_1099_pp0_iter27_reg <= tmp_3_i_reg_1099_pp0_iter26_reg;
                tmp_3_i_reg_1099_pp0_iter28_reg <= tmp_3_i_reg_1099_pp0_iter27_reg;
                tmp_3_i_reg_1099_pp0_iter5_reg <= tmp_3_i_reg_1099;
                tmp_3_i_reg_1099_pp0_iter6_reg <= tmp_3_i_reg_1099_pp0_iter5_reg;
                tmp_3_i_reg_1099_pp0_iter7_reg <= tmp_3_i_reg_1099_pp0_iter6_reg;
                tmp_3_i_reg_1099_pp0_iter8_reg <= tmp_3_i_reg_1099_pp0_iter7_reg;
                tmp_3_i_reg_1099_pp0_iter9_reg <= tmp_3_i_reg_1099_pp0_iter8_reg;
                tmp_9_reg_1066_pp0_iter10_reg <= tmp_9_reg_1066_pp0_iter9_reg;
                tmp_9_reg_1066_pp0_iter11_reg <= tmp_9_reg_1066_pp0_iter10_reg;
                tmp_9_reg_1066_pp0_iter12_reg <= tmp_9_reg_1066_pp0_iter11_reg;
                tmp_9_reg_1066_pp0_iter13_reg <= tmp_9_reg_1066_pp0_iter12_reg;
                tmp_9_reg_1066_pp0_iter14_reg <= tmp_9_reg_1066_pp0_iter13_reg;
                tmp_9_reg_1066_pp0_iter15_reg <= tmp_9_reg_1066_pp0_iter14_reg;
                tmp_9_reg_1066_pp0_iter16_reg <= tmp_9_reg_1066_pp0_iter15_reg;
                tmp_9_reg_1066_pp0_iter17_reg <= tmp_9_reg_1066_pp0_iter16_reg;
                tmp_9_reg_1066_pp0_iter18_reg <= tmp_9_reg_1066_pp0_iter17_reg;
                tmp_9_reg_1066_pp0_iter19_reg <= tmp_9_reg_1066_pp0_iter18_reg;
                tmp_9_reg_1066_pp0_iter20_reg <= tmp_9_reg_1066_pp0_iter19_reg;
                tmp_9_reg_1066_pp0_iter21_reg <= tmp_9_reg_1066_pp0_iter20_reg;
                tmp_9_reg_1066_pp0_iter22_reg <= tmp_9_reg_1066_pp0_iter21_reg;
                tmp_9_reg_1066_pp0_iter23_reg <= tmp_9_reg_1066_pp0_iter22_reg;
                tmp_9_reg_1066_pp0_iter24_reg <= tmp_9_reg_1066_pp0_iter23_reg;
                tmp_9_reg_1066_pp0_iter25_reg <= tmp_9_reg_1066_pp0_iter24_reg;
                tmp_9_reg_1066_pp0_iter26_reg <= tmp_9_reg_1066_pp0_iter25_reg;
                tmp_9_reg_1066_pp0_iter27_reg <= tmp_9_reg_1066_pp0_iter26_reg;
                tmp_9_reg_1066_pp0_iter28_reg <= tmp_9_reg_1066_pp0_iter27_reg;
                tmp_9_reg_1066_pp0_iter29_reg <= tmp_9_reg_1066_pp0_iter28_reg;
                tmp_9_reg_1066_pp0_iter30_reg <= tmp_9_reg_1066_pp0_iter29_reg;
                tmp_9_reg_1066_pp0_iter31_reg <= tmp_9_reg_1066_pp0_iter30_reg;
                tmp_9_reg_1066_pp0_iter32_reg <= tmp_9_reg_1066_pp0_iter31_reg;
                tmp_9_reg_1066_pp0_iter33_reg <= tmp_9_reg_1066_pp0_iter32_reg;
                tmp_9_reg_1066_pp0_iter34_reg <= tmp_9_reg_1066_pp0_iter33_reg;
                tmp_9_reg_1066_pp0_iter35_reg <= tmp_9_reg_1066_pp0_iter34_reg;
                tmp_9_reg_1066_pp0_iter36_reg <= tmp_9_reg_1066_pp0_iter35_reg;
                tmp_9_reg_1066_pp0_iter37_reg <= tmp_9_reg_1066_pp0_iter36_reg;
                tmp_9_reg_1066_pp0_iter38_reg <= tmp_9_reg_1066_pp0_iter37_reg;
                tmp_9_reg_1066_pp0_iter39_reg <= tmp_9_reg_1066_pp0_iter38_reg;
                tmp_9_reg_1066_pp0_iter40_reg <= tmp_9_reg_1066_pp0_iter39_reg;
                tmp_9_reg_1066_pp0_iter41_reg <= tmp_9_reg_1066_pp0_iter40_reg;
                tmp_9_reg_1066_pp0_iter42_reg <= tmp_9_reg_1066_pp0_iter41_reg;
                tmp_9_reg_1066_pp0_iter43_reg <= tmp_9_reg_1066_pp0_iter42_reg;
                tmp_9_reg_1066_pp0_iter4_reg <= tmp_9_reg_1066;
                tmp_9_reg_1066_pp0_iter5_reg <= tmp_9_reg_1066_pp0_iter4_reg;
                tmp_9_reg_1066_pp0_iter6_reg <= tmp_9_reg_1066_pp0_iter5_reg;
                tmp_9_reg_1066_pp0_iter7_reg <= tmp_9_reg_1066_pp0_iter6_reg;
                tmp_9_reg_1066_pp0_iter8_reg <= tmp_9_reg_1066_pp0_iter7_reg;
                tmp_9_reg_1066_pp0_iter9_reg <= tmp_9_reg_1066_pp0_iter8_reg;
                tmp_i_91_reg_1124_pp0_iter14_reg <= tmp_i_91_reg_1124;
                tmp_i_91_reg_1124_pp0_iter15_reg <= tmp_i_91_reg_1124_pp0_iter14_reg;
                tmp_i_91_reg_1124_pp0_iter16_reg <= tmp_i_91_reg_1124_pp0_iter15_reg;
                tmp_i_91_reg_1124_pp0_iter17_reg <= tmp_i_91_reg_1124_pp0_iter16_reg;
                tmp_i_91_reg_1124_pp0_iter18_reg <= tmp_i_91_reg_1124_pp0_iter17_reg;
                tmp_i_91_reg_1124_pp0_iter19_reg <= tmp_i_91_reg_1124_pp0_iter18_reg;
                tmp_i_91_reg_1124_pp0_iter20_reg <= tmp_i_91_reg_1124_pp0_iter19_reg;
                tmp_i_91_reg_1124_pp0_iter21_reg <= tmp_i_91_reg_1124_pp0_iter20_reg;
                tmp_i_91_reg_1124_pp0_iter22_reg <= tmp_i_91_reg_1124_pp0_iter21_reg;
                tmp_i_91_reg_1124_pp0_iter23_reg <= tmp_i_91_reg_1124_pp0_iter22_reg;
                tmp_i_91_reg_1124_pp0_iter24_reg <= tmp_i_91_reg_1124_pp0_iter23_reg;
                tmp_i_91_reg_1124_pp0_iter25_reg <= tmp_i_91_reg_1124_pp0_iter24_reg;
                tmp_i_91_reg_1124_pp0_iter26_reg <= tmp_i_91_reg_1124_pp0_iter25_reg;
                tmp_i_91_reg_1124_pp0_iter27_reg <= tmp_i_91_reg_1124_pp0_iter26_reg;
                tmp_i_91_reg_1124_pp0_iter28_reg <= tmp_i_91_reg_1124_pp0_iter27_reg;
                tmp_i_91_reg_1124_pp0_iter29_reg <= tmp_i_91_reg_1124_pp0_iter28_reg;
                tmp_i_91_reg_1124_pp0_iter30_reg <= tmp_i_91_reg_1124_pp0_iter29_reg;
                tmp_i_91_reg_1124_pp0_iter31_reg <= tmp_i_91_reg_1124_pp0_iter30_reg;
                tmp_i_91_reg_1124_pp0_iter32_reg <= tmp_i_91_reg_1124_pp0_iter31_reg;
                tmp_i_91_reg_1124_pp0_iter33_reg <= tmp_i_91_reg_1124_pp0_iter32_reg;
                tmp_i_91_reg_1124_pp0_iter34_reg <= tmp_i_91_reg_1124_pp0_iter33_reg;
                tmp_i_91_reg_1124_pp0_iter35_reg <= tmp_i_91_reg_1124_pp0_iter34_reg;
                tmp_i_91_reg_1124_pp0_iter36_reg <= tmp_i_91_reg_1124_pp0_iter35_reg;
                tmp_reg_1168_pp0_iter38_reg <= tmp_reg_1168;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_i_reg_1002 <= exitcond_i_fu_299_p2;
                exitcond_i_reg_1002_pp0_iter1_reg <= exitcond_i_reg_1002;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_997 <= i_fu_293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter41_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_110_demorgan_i_i68_s_reg_1300 <= p_110_demorgan_i_i68_s_fu_866_p2;
                p_110_demorgan_i_i_i_reg_1282 <= p_110_demorgan_i_i_i_fu_802_p2;
                p_Val2_5_reg_1270 <= p_Val2_5_fu_753_p2;
                p_Val2_9_reg_1288 <= p_Val2_9_fu_817_p2;
                phitmp_demorgan_i_i_1_reg_1294 <= phitmp_demorgan_i_i_1_fu_860_p2;
                phitmp_demorgan_i_i_reg_1276 <= phitmp_demorgan_i_i_fu_796_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter42_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_11_reg_1306 <= p_Val2_11_fu_921_p3;
                p_Val2_s_reg_1311 <= p_Val2_s_fu_979_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter37_reg = ap_const_lv1_0) and (tmp_reg_1168 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_lshr_i_reg_1188 <= p_neg_i_fu_588_p2(35 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_91_reg_1124_pp0_iter35_reg = ap_const_lv1_0) and (exitcond_i_reg_1002_pp0_iter35_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_5_reg_1153 <= grp_fu_479_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_i_reg_1099_pp0_iter27_reg = ap_const_lv1_0) and (exitcond_i_reg_1002_pp0_iter27_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_7_reg_1133 <= grp_fu_465_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_13_i_reg_1088 <= tmp_13_i_fu_381_p2;
                tmp_5_i_reg_1082 <= tmp_5_i_fu_376_p2;
                tmp_6_load_2_min_1_1_reg_1076 <= tmp_6_load_2_min_1_1_fu_369_p3;
                tmp_9_reg_1066 <= tmp_9_fu_353_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter38_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_13_reg_1198 <= tmp_31_i_fu_615_p3(18 downto 18);
                tmp_31_i_reg_1193 <= tmp_31_i_fu_615_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_14_i_reg_1045 <= tmp_14_i_fu_311_p2;
                tmp_21_reg_1011 <= img_src_data_stream_2_dout;
                tmp_22_reg_1021 <= img_src_data_stream_1_dout;
                tmp_23_reg_1033 <= img_src_data_stream_s_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter28_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    tmp_29_i_reg_1138(26 downto 2) <= tmp_29_i_fu_509_p2(26 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter35_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_30_i_reg_1158 <= grp_fu_521_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_reg_1002_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_91_reg_1124 <= tmp_i_91_fu_471_p2;
            end if;
        end if;
    end process;
    tmp_29_i_reg_1138(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter44, exitcond1_i_fu_287_p2, ap_CS_fsm_state2, exitcond_i_fu_299_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter43)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond1_i_fu_287_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond_i_fu_299_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1)) or ((exitcond_i_fu_299_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    G_1_fu_327_p3 <= 
        tmp_22_reg_1021 when (tmp_14_1_i_fu_322_p2(0) = '1') else 
        R_tmp_6_load_2_i_fu_317_p3;
    G_2_fu_359_p3 <= 
        tmp_22_reg_1021_pp0_iter2_reg when (tmp_17_1_i_reg_1061(0) = '1') else 
        R_tmp_6_load_i_reg_1056;
    H_V_1_cast_i_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(H_V_fu_546_p3),36));
    H_V_1_fu_558_p2 <= std_logic_vector(unsigned(H_V_1_cast_i_fu_554_p1) + unsigned(tmp_30_i_reg_1158));
        H_V_2_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_i_reg_1193),37));

    H_V_3_fu_654_p2 <= std_logic_vector(signed(H_V_2_reg_1209) + signed(tmp_5_cast_cast_fu_646_p3));
    H_V_fu_546_p3 <= (tmp_1_fu_538_p3 & ap_const_lv19_0);
    R_tmp_6_load_2_i_fu_317_p3 <= 
        tmp_21_reg_1011 when (tmp_14_i_reg_1045(0) = '1') else 
        tmp_23_reg_1033;
    R_tmp_6_load_i_fu_338_p3 <= 
        tmp_21_reg_1011 when (tmp_17_i_fu_334_p2(0) = '1') else 
        tmp_23_reg_1033;
    Range1_all_ones_1_fu_842_p2 <= "1" when (tmp_s_reg_1264 = ap_const_lv10_3FF) else "0";
    Range1_all_ones_fu_778_p2 <= "1" when (p_Result_7_i_i_i_reg_1236 = ap_const_lv10_3FF) else "0";
    Range1_all_zeros_1_fu_847_p2 <= "1" when (tmp_s_reg_1264 = ap_const_lv10_0) else "0";
    Range1_all_zeros_fu_783_p2 <= "1" when (p_Result_7_i_i_i_reg_1236 = ap_const_lv10_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state48 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(img_src_data_stream_2_empty_n, img_src_data_stream_1_empty_n, img_src_data_stream_s_empty_n, img_hsv_data_stream_2_full_n, img_hsv_data_stream_1_full_n, img_hsv_data_stream_s_full_n, ap_enable_reg_pp0_iter1, exitcond_i_reg_1002, ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter44 = ap_const_logic_1) and (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_s_full_n = ap_const_logic_0)) or ((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_1_full_n = ap_const_logic_0)) or ((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_2_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_1_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_2_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_s_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(img_src_data_stream_2_empty_n, img_src_data_stream_1_empty_n, img_src_data_stream_s_empty_n, img_hsv_data_stream_2_full_n, img_hsv_data_stream_1_full_n, img_hsv_data_stream_s_full_n, ap_enable_reg_pp0_iter1, exitcond_i_reg_1002, ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter44 = ap_const_logic_1) and (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_s_full_n = ap_const_logic_0)) or ((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_1_full_n = ap_const_logic_0)) or ((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_2_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_1_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_2_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_s_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(img_src_data_stream_2_empty_n, img_src_data_stream_1_empty_n, img_src_data_stream_s_empty_n, img_hsv_data_stream_2_full_n, img_hsv_data_stream_1_full_n, img_hsv_data_stream_s_full_n, ap_enable_reg_pp0_iter1, exitcond_i_reg_1002, ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter44 = ap_const_logic_1) and (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_s_full_n = ap_const_logic_0)) or ((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_1_full_n = ap_const_logic_0)) or ((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_2_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_1_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_2_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_s_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state47_pp0_stage0_iter44_assign_proc : process(img_hsv_data_stream_2_full_n, img_hsv_data_stream_1_full_n, img_hsv_data_stream_s_full_n, exitcond_i_reg_1002_pp0_iter43_reg)
    begin
                ap_block_state47_pp0_stage0_iter44 <= (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_s_full_n = ap_const_logic_0)) or ((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_1_full_n = ap_const_logic_0)) or ((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (img_hsv_data_stream_2_full_n = ap_const_logic_0)));
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(img_src_data_stream_2_empty_n, img_src_data_stream_1_empty_n, img_src_data_stream_s_empty_n, exitcond_i_reg_1002)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_1_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_2_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_1002 = ap_const_lv1_0) and (img_src_data_stream_s_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_i_fu_299_p2)
    begin
        if ((exitcond_i_fu_299_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond1_i_fu_287_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond1_i_fu_287_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43)
    begin
        if (((ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_i_reg_1002_pp0_iter28_reg, tmp_3_i_reg_1099_pp0_iter28_reg, r_V_7_reg_1133, ap_enable_reg_pp0_iter29, ap_phi_reg_pp0_iter29_p_0608_0_i_i_reg_265)
    begin
        if (((tmp_3_i_reg_1099_pp0_iter28_reg = ap_const_lv1_0) and (exitcond_i_reg_1002_pp0_iter28_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1))) then 
            ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4 <= r_V_7_reg_1133;
        else 
            ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4 <= ap_phi_reg_pp0_iter29_p_0608_0_i_i_reg_265;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_0598_0_i_i_reg_276 <= "XXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0608_0_i_i_reg_265 <= "XXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(exitcond1_i_fu_287_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond1_i_fu_287_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_i72_i_fu_959_p2 <= (p_not_i_i70_i_fu_949_p2 or overflow_1_fu_939_p2);
    brmerge_i_i_i_fu_901_p2 <= (p_not_i_i_i_fu_891_p2 or overflow_fu_881_p2);
    brmerge_not_i_i71_i_fu_954_p2 <= (p_not_i_i70_i_fu_949_p2 and p_110_demorgan_i_i68_s_reg_1300);
    brmerge_not_i_i_i_fu_896_p2 <= (p_not_i_i_i_fu_891_p2 and p_110_demorgan_i_i_i_reg_1282);
    carry_1_fu_772_p2 <= (rev_fu_766_p2 and p_Result_1_fu_743_p3);
    carry_3_fu_836_p2 <= (rev1_fu_830_p2 and p_Result_3_fu_807_p3);
    deleted_zeros_1_fu_852_p3 <= 
        Range1_all_ones_1_fu_842_p2 when (carry_3_fu_836_p2(0) = '1') else 
        Range1_all_zeros_1_fu_847_p2;
    deleted_zeros_fu_788_p3 <= 
        Range1_all_ones_fu_778_p2 when (carry_1_fu_772_p2(0) = '1') else 
        Range1_all_zeros_fu_783_p2;
    diff_fu_386_p2 <= std_logic_vector(unsigned(tmp_9_reg_1066) - unsigned(tmp_6_load_2_min_1_1_reg_1076));
    exitcond1_i_fu_287_p2 <= "1" when (i_i_reg_243 = ap_const_lv10_2D0) else "0";
    exitcond_i_fu_299_p2 <= "1" when (j_i_reg_254 = ap_const_lv11_500) else "0";

    grp_fu_465_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_465_ce <= ap_const_logic_1;
        else 
            grp_fu_465_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_465_p1 <= grp_fu_465_p10(8 - 1 downto 0);
    grp_fu_465_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_1093),20));

    grp_fu_479_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_479_ce <= ap_const_logic_1;
        else 
            grp_fu_479_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_479_p1 <= grp_fu_479_p10(8 - 1 downto 0);
    grp_fu_479_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_1066_pp0_iter12_reg),20));

    grp_fu_521_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_521_ce <= ap_const_logic_1;
        else 
            grp_fu_521_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_987_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_987_ce <= ap_const_logic_1;
        else 
            grp_fu_987_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_987_p0 <= grp_fu_987_p00(20 - 1 downto 0);
    grp_fu_987_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276),28));
    grp_fu_987_p1 <= grp_fu_987_p10(8 - 1 downto 0);
    grp_fu_987_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_reg_1093_pp0_iter37_reg),28));
    i_fu_293_p2 <= std_logic_vector(unsigned(i_i_reg_243) + unsigned(ap_const_lv10_1));

    img_hsv_data_stream_1_blk_n_assign_proc : process(img_hsv_data_stream_1_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg)
    begin
        if (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))) then 
            img_hsv_data_stream_1_blk_n <= img_hsv_data_stream_1_full_n;
        else 
            img_hsv_data_stream_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_hsv_data_stream_1_din <= p_Val2_s_reg_1311;

    img_hsv_data_stream_1_write_assign_proc : process(ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_hsv_data_stream_1_write <= ap_const_logic_1;
        else 
            img_hsv_data_stream_1_write <= ap_const_logic_0;
        end if; 
    end process;


    img_hsv_data_stream_2_blk_n_assign_proc : process(img_hsv_data_stream_2_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg)
    begin
        if (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))) then 
            img_hsv_data_stream_2_blk_n <= img_hsv_data_stream_2_full_n;
        else 
            img_hsv_data_stream_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_hsv_data_stream_2_din <= p_Val2_11_reg_1306;

    img_hsv_data_stream_2_write_assign_proc : process(ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_hsv_data_stream_2_write <= ap_const_logic_1;
        else 
            img_hsv_data_stream_2_write <= ap_const_logic_0;
        end if; 
    end process;


    img_hsv_data_stream_s_blk_n_assign_proc : process(img_hsv_data_stream_s_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg)
    begin
        if (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))) then 
            img_hsv_data_stream_s_blk_n <= img_hsv_data_stream_s_full_n;
        else 
            img_hsv_data_stream_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_hsv_data_stream_s_din <= tmp_9_reg_1066_pp0_iter43_reg;

    img_hsv_data_stream_s_write_assign_proc : process(ap_enable_reg_pp0_iter44, exitcond_i_reg_1002_pp0_iter43_reg, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_i_reg_1002_pp0_iter43_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_hsv_data_stream_s_write <= ap_const_logic_1;
        else 
            img_hsv_data_stream_s_write <= ap_const_logic_0;
        end if; 
    end process;


    img_src_data_stream_1_blk_n_assign_proc : process(img_src_data_stream_1_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_i_reg_1002)
    begin
        if (((exitcond_i_reg_1002 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            img_src_data_stream_1_blk_n <= img_src_data_stream_1_empty_n;
        else 
            img_src_data_stream_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_src_data_stream_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_1002, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_i_reg_1002 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_src_data_stream_1_read <= ap_const_logic_1;
        else 
            img_src_data_stream_1_read <= ap_const_logic_0;
        end if; 
    end process;


    img_src_data_stream_2_blk_n_assign_proc : process(img_src_data_stream_2_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_i_reg_1002)
    begin
        if (((exitcond_i_reg_1002 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            img_src_data_stream_2_blk_n <= img_src_data_stream_2_empty_n;
        else 
            img_src_data_stream_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_src_data_stream_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_1002, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_i_reg_1002 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_src_data_stream_2_read <= ap_const_logic_1;
        else 
            img_src_data_stream_2_read <= ap_const_logic_0;
        end if; 
    end process;


    img_src_data_stream_s_blk_n_assign_proc : process(img_src_data_stream_s_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_i_reg_1002)
    begin
        if (((exitcond_i_reg_1002 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            img_src_data_stream_s_blk_n <= img_src_data_stream_s_empty_n;
        else 
            img_src_data_stream_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_src_data_stream_s_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_1002, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_i_reg_1002 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_src_data_stream_s_read <= ap_const_logic_1;
        else 
            img_src_data_stream_s_read <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_305_p2 <= std_logic_vector(unsigned(j_i_reg_254) + unsigned(ap_const_lv11_1));
    neg_src_3_fu_876_p2 <= (phitmp_i_i_i_fu_871_p2 and p_Result_s_reg_1224_pp0_iter42_reg);
    neg_src_fu_934_p2 <= (phitmp_i_i66_i_fu_929_p2 and p_Result_2_reg_1247_pp0_iter42_reg);
    overflow_1_fu_939_p2 <= (p_110_demorgan_i_i68_s_reg_1300 xor ap_const_lv1_1);
    overflow_fu_881_p2 <= (p_110_demorgan_i_i_i_reg_1282 xor ap_const_lv1_1);
    p_110_demorgan_i_i68_s_fu_866_p2 <= (p_Result_2_reg_1247 or deleted_zeros_1_fu_852_p3);
    p_110_demorgan_i_i_i_fu_802_p2 <= (p_Result_s_reg_1224 or deleted_zeros_fu_788_p3);
    p_Result_1_fu_743_p3 <= H_V_3_reg_1219(26 downto 26);
    p_Result_2_not_fu_944_p2 <= (p_Result_2_reg_1247_pp0_iter42_reg xor ap_const_lv1_1);
    p_Result_3_fu_807_p3 <= r_V_8_reg_1242(26 downto 26);
    p_Result_not_fu_886_p2 <= (p_Result_s_reg_1224_pp0_iter42_reg xor ap_const_lv1_1);
    p_Val2_11_fu_921_p3 <= 
        p_mux_i_i_i_fu_907_p3 when (brmerge_i_i_i_fu_901_p2(0) = '1') else 
        p_i_i_i_fu_914_p3;
    p_Val2_5_fu_753_p2 <= std_logic_vector(unsigned(tmp_7_i_i_cast_i_fu_750_p1) + unsigned(p_Val2_4_reg_1231));
    p_Val2_9_fu_817_p2 <= std_logic_vector(unsigned(tmp_3_i_i_cast_i_fu_814_p1) + unsigned(p_Val2_8_reg_1254));
    p_Val2_s_fu_979_p3 <= 
        p_mux_i_i73_i_fu_965_p3 when (brmerge_i_i72_i_fu_959_p2(0) = '1') else 
        p_i_i75_i_fu_972_p3;
    p_i_i75_i_fu_972_p3 <= 
        ap_const_lv8_0 when (neg_src_fu_934_p2(0) = '1') else 
        p_Val2_9_reg_1288;
    p_i_i_i_fu_914_p3 <= 
        ap_const_lv8_0 when (neg_src_3_fu_876_p2(0) = '1') else 
        p_Val2_5_reg_1270;
    p_mux_i_i73_i_fu_965_p3 <= 
        p_Val2_9_reg_1288 when (brmerge_not_i_i71_i_fu_954_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_mux_i_i_i_fu_907_p3 <= 
        p_Val2_5_reg_1270 when (brmerge_not_i_i_i_fu_896_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_neg_i_fu_588_p2 <= std_logic_vector(unsigned(ap_const_lv36_0) - unsigned(H_V_1_reg_1163));
    p_neg_t_i_fu_606_p2 <= std_logic_vector(unsigned(ap_const_lv36_0) - unsigned(tmp_2_fu_603_p1));
    p_not_i_i70_i_fu_949_p2 <= (phitmp_demorgan_i_i_1_reg_1294 or p_Result_2_not_fu_944_p2);
    p_not_i_i_i_fu_891_p2 <= (phitmp_demorgan_i_i_reg_1276 or p_Result_not_fu_886_p2);
    p_shl1_cast_i_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_i_fu_485_p3),27));
    p_shl1_i_fu_485_p3 <= (ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4 & ap_const_lv6_0);
    p_shl2_cast_i_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_i_fu_497_p3),27));
    p_shl2_i_fu_497_p3 <= (ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4 & ap_const_lv2_0);
    p_shl_cast_i_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_i_fu_690_p3),37));
    p_shl_i_fu_690_p3 <= (r_V_6_reg_1203 & ap_const_lv8_0);
    phitmp_demorgan_i_i_1_fu_860_p2 <= (carry_3_fu_836_p2 and Range1_all_ones_1_fu_842_p2);
    phitmp_demorgan_i_i_fu_796_p2 <= (carry_1_fu_772_p2 and Range1_all_ones_fu_778_p2);
    phitmp_i_i66_i_fu_929_p2 <= (phitmp_demorgan_i_i_1_reg_1294 xor ap_const_lv1_1);
    phitmp_i_i_i_fu_871_p2 <= (phitmp_demorgan_i_i_reg_1276 xor ap_const_lv1_1);
    r_V_8_fu_701_p2 <= std_logic_vector(unsigned(p_shl_cast_i_fu_697_p1) - unsigned(tmp_34_cast76_i_fu_687_p1));
    ret_V_fu_633_p2 <= std_logic_vector(unsigned(ap_const_lv37_40000) + unsigned(H_V_2_fu_630_p1));
    rev1_fu_830_p2 <= (tmp_18_fu_822_p3 xor ap_const_lv1_1);
    rev_fu_766_p2 <= (tmp_14_fu_758_p3 xor ap_const_lv1_1);
    sel_tmp1_fu_421_p2 <= (tmp_5_i_reg_1082 xor ap_const_lv1_1);
    sel_tmp2_fu_426_p2 <= (tmp_13_i_reg_1088 and sel_tmp1_fu_421_p2);
    sel_tmp4_fu_437_p3 <= 
        tmp_12_i_fu_400_p2 when (tmp_5_i_reg_1082(0) = '1') else 
        tmp_21_i_fu_415_p2;
    sub_V_fu_444_p3 <= 
        tmp_18_i_fu_409_p2 when (sel_tmp2_fu_426_p2(0) = '1') else 
        sel_tmp4_fu_437_p3;
    tmp_10_fu_639_p3 <= ret_V_reg_1214(36 downto 36);
    tmp_10_i_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_1021_pp0_iter3_reg),9));
    tmp_11_i_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_1033_pp0_iter3_reg),9));
    tmp_12_i_fu_400_p2 <= std_logic_vector(unsigned(tmp_10_i_fu_394_p1) - unsigned(tmp_11_i_fu_397_p1));
    tmp_13_i_fu_381_p2 <= "1" when (tmp_9_fu_353_p3 = tmp_22_reg_1021_pp0_iter2_reg) else "0";
    tmp_14_1_i_fu_322_p2 <= "1" when (unsigned(tmp_22_reg_1021) > unsigned(R_tmp_6_load_2_i_fu_317_p3)) else "0";
    tmp_14_2_i_fu_349_p2 <= "1" when (unsigned(tmp_23_reg_1033_pp0_iter2_reg) > unsigned(G_1_reg_1050)) else "0";
    tmp_14_fu_758_p3 <= p_Val2_5_fu_753_p2(7 downto 7);
    tmp_14_i_fu_311_p2 <= "1" when (unsigned(img_src_data_stream_2_dout) > unsigned(img_src_data_stream_s_dout)) else "0";
    tmp_15_cast_fu_531_p3 <= 
        ap_const_lv8_0 when (tmp_23_i_reg_1108_pp0_iter36_reg(0) = '1') else 
        ap_const_lv8_78;
    tmp_16_i_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_reg_1011_pp0_iter3_reg),9));
    tmp_17_1_i_fu_344_p2 <= "1" when (unsigned(tmp_22_reg_1021) < unsigned(R_tmp_6_load_i_fu_338_p3)) else "0";
    tmp_17_2_i_fu_364_p2 <= "1" when (unsigned(tmp_23_reg_1033_pp0_iter2_reg) < unsigned(G_2_fu_359_p3)) else "0";
    tmp_17_i_fu_334_p2 <= "1" when (unsigned(tmp_21_reg_1011) < unsigned(tmp_23_reg_1033)) else "0";
    tmp_18_fu_822_p3 <= p_Val2_9_fu_817_p2(7 downto 7);
    tmp_18_i_fu_409_p2 <= std_logic_vector(unsigned(tmp_11_i_fu_397_p1) - unsigned(tmp_16_i_fu_406_p1));
    tmp_1_fu_538_p3 <= 
        tmp_15_cast_fu_531_p3 when (tmp_4_fu_527_p2(0) = '1') else 
        ap_const_lv8_F0;
    tmp_21_i_fu_415_p2 <= std_logic_vector(unsigned(tmp_16_i_fu_406_p1) - unsigned(tmp_10_i_fu_394_p1));
    tmp_22_i_fu_431_p3 <= 
        tmp_22_reg_1021_pp0_iter3_reg when (sel_tmp2_fu_426_p2(0) = '1') else 
        tmp_9_reg_1066;
    tmp_23_i_fu_452_p2 <= "1" when (tmp_22_i_fu_431_p3 = tmp_21_reg_1011_pp0_iter3_reg) else "0";
    tmp_24_i_fu_457_p2 <= "1" when (tmp_22_i_fu_431_p3 = tmp_22_reg_1021_pp0_iter3_reg) else "0";
    tmp_29_i_fu_509_p2 <= std_logic_vector(unsigned(p_shl1_cast_i_fu_493_p1) - unsigned(p_shl2_cast_i_fu_505_p1));
    tmp_2_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_i_reg_1188),36));
    tmp_31_i_fu_615_p3 <= 
        p_neg_t_i_fu_606_p2 when (tmp_reg_1168_pp0_iter38_reg(0) = '1') else 
        tmp_3_fu_612_p1;
    tmp_34_cast76_i_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_6_reg_1203),37));
    tmp_3_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_f_i_reg_1173_pp0_iter38_reg),36));
    tmp_3_i_fu_390_p2 <= "1" when (tmp_9_reg_1066 = tmp_6_load_2_min_1_1_reg_1076) else "0";
    tmp_3_i_i_cast_i_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_1259),8));
    tmp_4_fu_527_p2 <= (tmp_24_i_reg_1114_pp0_iter36_reg or tmp_23_i_reg_1108_pp0_iter36_reg);
    tmp_5_cast_cast_fu_646_p3 <= 
        ap_const_lv37_5A00000 when (tmp_10_fu_639_p3(0) = '1') else 
        ap_const_lv37_0;
    tmp_5_i_fu_376_p2 <= "1" when (tmp_9_fu_353_p3 = tmp_21_reg_1011_pp0_iter2_reg) else "0";
    tmp_6_load_2_min_1_1_fu_369_p3 <= 
        tmp_23_reg_1033_pp0_iter2_reg when (tmp_17_2_i_fu_364_p2(0) = '1') else 
        G_2_fu_359_p3;
    tmp_7_i_i_cast_i_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_1198_pp0_iter41_reg),8));
    tmp_9_fu_353_p3 <= 
        tmp_23_reg_1033_pp0_iter2_reg when (tmp_14_2_i_fu_349_p2(0) = '1') else 
        G_1_reg_1050;
    tmp_i_91_fu_471_p2 <= "1" when (tmp_9_reg_1066_pp0_iter12_reg = ap_const_lv8_0) else "0";
end behav;
