{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 10:02:56 2020 " "Info: Processing started: Tue Dec 08 10:02:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../aaa.vhd 8 4 " "Info: Found 8 design units, including 4 entities, in source file ../aaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aaa-structural " "Info: Found design unit 1: aaa-structural" {  } { { "../aaa.vhd" "" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND2_gate-behavioral " "Info: Found design unit 2: AND2_gate-behavioral" {  } { { "../aaa.vhd" "" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR3_gate-behavioral " "Info: Found design unit 3: OR3_gate-behavioral" {  } { { "../aaa.vhd" "" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 89 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 EXOR2_gate-behavioral " "Info: Found design unit 4: EXOR2_gate-behavioral" {  } { { "../aaa.vhd" "" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 105 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 aaa " "Info: Found entity 1: aaa" {  } { { "../aaa.vhd" "" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 AND2_gate " "Info: Found entity 2: AND2_gate" {  } { { "../aaa.vhd" "" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 OR3_gate " "Info: Found entity 3: OR3_gate" {  } { { "../aaa.vhd" "" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 EXOR2_gate " "Info: Found entity 4: EXOR2_gate" {  } { { "../aaa.vhd" "" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "aaa " "Info: Elaborating entity \"aaa\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2_gate AND2_gate:C001 " "Info: Elaborating entity \"AND2_gate\" for hierarchy \"AND2_gate:C001\"" {  } { { "../aaa.vhd" "C001" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR3_gate OR3_gate:C003 " "Info: Elaborating entity \"OR3_gate\" for hierarchy \"OR3_gate:C003\"" {  } { { "../aaa.vhd" "C003" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXOR2_gate EXOR2_gate:C041 " "Info: Elaborating entity \"EXOR2_gate\" for hierarchy \"EXOR2_gate:C041\"" {  } { { "../aaa.vhd" "C041" { Text "E:/projects/LAB10/structural/logic circuit/aaa.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Info: Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4418 " "Info: Allocated 4418 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 10:03:10 2020 " "Info: Processing ended: Tue Dec 08 10:03:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
