

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Fri Apr  4 16:22:33 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        fir
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir                            |     -|  0.48|       50|  250.000|         -|       51|     -|        no|     -|  3 (~0%)|  195 (~0%)|  333 (~0%)|    -|
    | + fir_Pipeline_VITIS_LOOP_9_1   |     -|  2.24|       21|  105.000|         -|       21|     -|        no|     -|        -|   13 (~0%)|   59 (~0%)|    -|
    |  o VITIS_LOOP_9_1               |     -|  3.65|       19|   95.000|         2|        1|    19|       yes|     -|        -|          -|          -|    -|
    | + fir_Pipeline_VITIS_LOOP_14_2  |     -|  0.48|       24|  120.000|         -|       24|     -|        no|     -|  3 (~0%)|  142 (~0%)|  127 (~0%)|    -|
    |  o VITIS_LOOP_14_2              |     -|  3.65|       22|  110.000|         4|        1|    20|       yes|     -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| taps_address0 | 5        |
| taps_q0       | 32       |
+---------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| input_r   | ap_none | 32       |
| output_r  | ap_vld  | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | int      |
| output   | out       | int*     |
| taps     | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| input    | input_r         | port    |          |
| output   | output_r        | port    |          |
| output   | output_r_ap_vld | port    |          |
| taps     | taps_address0   | port    | offset   |
| taps     | taps_ce0        | port    |          |
| taps     | taps_q0         | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------+-----+--------+----------+-----+--------+---------+
| + fir                           | 3   |        |          |     |        |         |
|  + fir_Pipeline_VITIS_LOOP_9_1  | 0   |        |          |     |        |         |
|    add_ln9_fu_72_p2             | -   |        | add_ln9  | add | fabric | 0       |
|  + fir_Pipeline_VITIS_LOOP_14_2 | 3   |        |          |     |        |         |
|    add_ln14_fu_100_p2           | -   |        | add_ln14 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U2        | 3   |        | mul_ln15 | mul | auto   | 0       |
|    result_1_fu_124_p2           | -   |        | result_1 | add | fabric | 0       |
+---------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + fir          | 0    | 0    |        |            |         |      |         |
|   delay_lane_U | -    | -    |        | delay_lane | ram_s2p | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

