# Makefile for Verilator model of RI5CY

# Copyright (C) 2017 Embecosm Limited <www.embecosm.com>

# Contributor: Jeremy Bennett <jeremy.bennett@embecosm.com>

# This program is free software: you can redistribute it and/or modify it under
# the terms of the GNU General Public License as published by the Free Software
# Foundation, either version 3 of the License, or (at your option) any later
# version.

# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of  MERCHANTABILITY or FITNESS
# FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

# You should have received a copy of the GNU General Public License along with
# this program.  If not, see <http://www.gnu.org/licenses/>.

VSRC = include/riscv_defines.sv        \
       include/riscv_tracer_defines.sv \
       alu.sv                          \
       alu_div.sv                      \
       cluster_clock_gating.sv         \
       compressed_decoder.sv           \
       controller.sv                   \
       cs_registers.sv                 \
       debug_unit.sv                   \
       decoder.sv                      \
       exc_controller.sv               \
       ex_stage.sv                     \
       hwloop_controller.sv            \
       hwloop_regs.sv                  \
       id_stage.sv                     \
       if_stage.sv                     \
       load_store_unit.sv              \
       mult.sv                         \
       prefetch_buffer.sv              \
       prefetch_L0_buffer.sv           \
       riscv_core.sv                   \
       register_file_ff.sv

VINC = include

.PHONY: all
all: $(VSRC)
	verilator -Wno-CASEINCOMPLETE -Wno-LITENDIAN -Wno-UNOPT \
	          -Wno-UNOPTFLAT -Wno-WIDTH -Wno-fatal \
	          -DPULP_FPGA_EMUL -cc +incdir+$(VINC) $(VSRC)

.PHONY: clean
clean:
	$(RM) -r obj_dir
