

================================================================
== Synthesis Summary Report of 'viterbi'
================================================================
+ General Information: 
    * Date:           Sat Apr  5 07:04:52 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-------------+-------------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |             |             |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-------------+-------------+-----+
    |+ viterbi                                    |     -|  0.03|   303421|  1.517e+06|         -|   303422|     -|        no|  58 (1%)|  15 (~0%)|  26024 (~0%)|   30873 (2%)|    -|
    | + viterbi_Pipeline_L_init                   |     -|  0.04|       72|    360.000|         -|       72|     -|        no|        -|         -|    228 (~0%)|    114 (~0%)|    -|
    |  o L_init                                   |     -|  3.65|       70|    350.000|         8|        1|    64|       yes|        -|         -|            -|            -|    -|
    | + viterbi_Pipeline_L_timestep_L_curr_state  |     -|  0.03|   284781|  1.424e+06|         -|   284781|     -|        no|        -|   9 (~0%)|  15868 (~0%)|   15447 (1%)|    -|
    |  o L_timestep_L_curr_state                  |    II|  3.65|   284779|  1.424e+06|       140|       32|  8896|       yes|        -|         -|            -|            -|    -|
    | + viterbi_Pipeline_L_end                    |     -|  0.67|       68|    340.000|         -|       68|     -|        no|        -|         -|    433 (~0%)|    324 (~0%)|    -|
    |  o L_end                                    |     -|  3.65|       66|    330.000|         5|        1|    63|       yes|        -|         -|            -|            -|    -|
    | + viterbi_Pipeline_L_backtrack              |     -|  0.27|    18489|  9.244e+04|         -|    18489|     -|        no|        -|         -|   8493 (~0%)|  13021 (~0%)|    -|
    |  o L_backtrack                              |    II|  3.65|    18487|  9.244e+04|       134|      133|   139|       yes|        -|         -|            -|            -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------+----------+
| Interface           | Bitwidth |
+---------------------+----------+
| emission_address0   | 12       |
| emission_q0         | 64       |
| init_address0       | 6        |
| init_q0             | 64       |
| obs_address0        | 8        |
| obs_q0              | 8        |
| path_address0       | 8        |
| path_address1       | 8        |
| path_d0             | 8        |
| path_q1             | 8        |
| transition_address0 | 12       |
| transition_address1 | 12       |
| transition_q0       | 64       |
| transition_q1       | 64       |
+---------------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------------+
| Argument   | Direction | Datatype       |
+------------+-----------+----------------+
| obs        | in        | unsigned char* |
| init       | in        | double*        |
| transition | in        | double*        |
| emission   | in        | double*        |
| path       | inout     | unsigned char* |
| return     | out       | int            |
+------------+-----------+----------------+

* SW-to-HW Mapping
+------------+---------------------+---------+----------+
| Argument   | HW Interface        | HW Type | HW Usage |
+------------+---------------------+---------+----------+
| obs        | obs_address0        | port    | offset   |
| obs        | obs_ce0             | port    |          |
| obs        | obs_q0              | port    |          |
| init       | init_address0       | port    | offset   |
| init       | init_ce0            | port    |          |
| init       | init_q0             | port    |          |
| transition | transition_address0 | port    | offset   |
| transition | transition_ce0      | port    |          |
| transition | transition_q0       | port    |          |
| transition | transition_address1 | port    | offset   |
| transition | transition_ce1      | port    |          |
| transition | transition_q1       | port    |          |
| emission   | emission_address0   | port    | offset   |
| emission   | emission_ce0        | port    |          |
| emission   | emission_q0         | port    |          |
| path       | path_address0       | port    | offset   |
| path       | path_ce0            | port    |          |
| path       | path_we0            | port    |          |
| path       | path_d0             | port    |          |
| path       | path_address1       | port    | offset   |
| path       | path_ce1            | port    |          |
| path       | path_q1             | port    |          |
| return     | ap_return           | port    |          |
+------------+---------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                        | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+---------------------------------------------+-----+--------+-------------+------+---------+---------+
| + viterbi                                   | 15  |        |             |      |         |         |
|  + viterbi_Pipeline_L_init                  | 0   |        |             |      |         |         |
|    add_ln13_fu_117_p2                       | -   |        | add_ln13    | add  | fabric  | 0       |
|    add_ln14_fu_135_p2                       | -   |        | add_ln14    | add  | fabric  | 0       |
|  + viterbi_Pipeline_L_timestep_L_curr_state | 9   |        |             |      |         |         |
|    add_ln18_1_fu_1716_p2                    | -   |        | add_ln18_1  | add  | fabric  | 0       |
|    add_ln18_fu_1728_p2                      | -   |        | add_ln18    | add  | fabric  | 0       |
|    empty_11_fu_1756_p2                      | -   |        | empty_11    | add  | fabric  | 0       |
|    add_ln33_fu_8061_p2                      | -   |        | add_ln33    | add  | fabric  | 0       |
|    add_ln24_fu_1852_p2                      | -   |        | add_ln24    | add  | fabric  | 0       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | p_1         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | p_4         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_10     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10       | 3   |        | add3_11     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_12     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10       | 3   |        | add3_13     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_14     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_15     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_16     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_17     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_18     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_19     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_20     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_21     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_22     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_23     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_24     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_25     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_26     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_27     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_28     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_29     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_30     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_31     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_32     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_33     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_34     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_35     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_36     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_37     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_38     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_39     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_40     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_41     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_42     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_43     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_44     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_45     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_46     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_47     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_48     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_49     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_50     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_51     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_52     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_53     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_54     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | p_54        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_55     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10       | 3   |        | p_55        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_56     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | p_56        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_57     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10       | 3   |        | p_57        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_58     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | p_58        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | add3_59     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9        | 3   |        | p_59        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | add3_60     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8        | 3   |        | p_60        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10       | 3   |        | add3_61     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10       | 3   |        | p_61        | dadd | fulldsp | 4       |
|    add_ln19_fu_4191_p2                      | -   |        | add_ln19    | add  | fabric  | 0       |
|  + viterbi_Pipeline_L_end                   | 0   |        |             |      |         |         |
|    add_ln41_fu_118_p2                       | -   |        | add_ln41    | add  | fabric  | 0       |
|    add_ln40_fu_128_p2                       | -   |        | add_ln40    | add  | fabric  | 0       |
|  + viterbi_Pipeline_L_backtrack             | 0   |        |             |      |         |         |
|    add_ln52_fu_1666_p2                      | -   |        | add_ln52    | add  | fabric  | 0       |
|    add_ln54_fu_1725_p2                      | -   |        | add_ln54    | add  | fabric  | 0       |
|    add_ln54_1_fu_1756_p2                    | -   |        | add_ln54_1  | add  | fabric  | 0       |
|    add_ln54_2_fu_1766_p2                    | -   |        | add_ln54_2  | add  | fabric  | 0       |
|    add_ln54_3_fu_1821_p2                    | -   |        | add_ln54_3  | add  | fabric  | 0       |
|    add_ln54_4_fu_1862_p2                    | -   |        | add_ln54_4  | add  | fabric  | 0       |
|    add_ln54_5_fu_1872_p2                    | -   |        | add_ln54_5  | add  | fabric  | 0       |
|    add_ln54_6_fu_1924_p2                    | -   |        | add_ln54_6  | add  | fabric  | 0       |
|    add_ln54_7_fu_1964_p2                    | -   |        | add_ln54_7  | add  | fabric  | 0       |
|    add_ln54_8_fu_1974_p2                    | -   |        | add_ln54_8  | add  | fabric  | 0       |
|    add_ln54_9_fu_2025_p2                    | -   |        | add_ln54_9  | add  | fabric  | 0       |
|    add_ln54_10_fu_2066_p2                   | -   |        | add_ln54_10 | add  | fabric  | 0       |
|    add_ln54_11_fu_2076_p2                   | -   |        | add_ln54_11 | add  | fabric  | 0       |
|    add_ln54_12_fu_2220_p2                   | -   |        | add_ln54_12 | add  | fabric  | 0       |
|    add_ln54_13_fu_2260_p2                   | -   |        | add_ln54_13 | add  | fabric  | 0       |
|    add_ln54_14_fu_2270_p2                   | -   |        | add_ln54_14 | add  | fabric  | 0       |
|    add_ln54_15_fu_2412_p2                   | -   |        | add_ln54_15 | add  | fabric  | 0       |
|    add_ln54_16_fu_2452_p2                   | -   |        | add_ln54_16 | add  | fabric  | 0       |
|    add_ln54_17_fu_2462_p2                   | -   |        | add_ln54_17 | add  | fabric  | 0       |
|    add_ln54_18_fu_2809_p2                   | -   |        | add_ln54_18 | add  | fabric  | 0       |
|    add_ln54_19_fu_2850_p2                   | -   |        | add_ln54_19 | add  | fabric  | 0       |
|    add_ln54_20_fu_2860_p2                   | -   |        | add_ln54_20 | add  | fabric  | 0       |
|    add_ln54_21_fu_3026_p2                   | -   |        | add_ln54_21 | add  | fabric  | 0       |
|    add_ln54_22_fu_3066_p2                   | -   |        | add_ln54_22 | add  | fabric  | 0       |
|    add_ln54_23_fu_3076_p2                   | -   |        | add_ln54_23 | add  | fabric  | 0       |
|    add_ln54_24_fu_3218_p2                   | -   |        | add_ln54_24 | add  | fabric  | 0       |
|    add_ln54_25_fu_3258_p2                   | -   |        | add_ln54_25 | add  | fabric  | 0       |
|    add_ln54_26_fu_3268_p2                   | -   |        | add_ln54_26 | add  | fabric  | 0       |
|    add_ln54_27_fu_3430_p2                   | -   |        | add_ln54_27 | add  | fabric  | 0       |
|    add_ln54_28_fu_3470_p2                   | -   |        | add_ln54_28 | add  | fabric  | 0       |
|    add_ln54_29_fu_3480_p2                   | -   |        | add_ln54_29 | add  | fabric  | 0       |
|    add_ln54_30_fu_3622_p2                   | -   |        | add_ln54_30 | add  | fabric  | 0       |
|    add_ln54_31_fu_3662_p2                   | -   |        | add_ln54_31 | add  | fabric  | 0       |
|    add_ln54_32_fu_3672_p2                   | -   |        | add_ln54_32 | add  | fabric  | 0       |
|    add_ln54_33_fu_4400_p2                   | -   |        | add_ln54_33 | add  | fabric  | 0       |
|    add_ln54_34_fu_4438_p2                   | -   |        | add_ln54_34 | add  | fabric  | 0       |
|    add_ln50_fu_9313_p2                      | -   |        | add_ln50    | add  | fabric  | 0       |
+---------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + viterbi | 58   | 0    |        |          |         |      |         |
|   llike_U | 58   | -    |        | llike    | rom_np  | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

