INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/bridge_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'EXE_DIV' redefined [D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v:88]
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ctrl.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'EXE_DIV' redefined [D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/defines.v:80]
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/d_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/d_sram_to_sram_like.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_sram_to_sram_like
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ex.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/i_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/i_sram_to_sram_like.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_sram_to_sram_like
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2458] undeclared symbol imm_sll2_signedext, assumed default net type wire [D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/id.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mips_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
WARNING: [VRFC 10-3380] identifier 'stall' is used before its declaration [D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/openmips.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/practice_code/subject/hardware_design/axi/axi_cache/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
