Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: DataPath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DataPath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DataPath"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : DataPath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "PC.v" in library work
Compiling verilog file "Mux2x1_32b.v" in library work
Module <PCCount> compiled
Compiling verilog file "Immediate_Gen.v" in library work
Module <Mux2x1_32b> compiled
Compiling verilog file "BranchSelect.v" in library work
Module <Immediate_Gen> compiled
Compiling verilog file "ALU.v" in library work
Module <BranchSelect> compiled
Module <ALU> compiled
ERROR:HDLCompilers:26 - "ALU.v" line 72 unexpected token: 'assign'
ERROR:HDLCompilers:26 - "ALU.v" line 72 expecting ';', found ':'
Module <ControlUnit> compiled
ERROR:HDLCompilers:26 - "ALU.v" line 72 expecting 'endmodule', found '12'
ERROR:HDLCompilers:26 - "ALU.v" line 75 unexpected token: ')'
ERROR:HDLCompilers:26 - "ALU.v" line 146 unexpected token: 'out'
ERROR:HDLCompilers:26 - "ALU.v" line 147 unexpected token: 'rst'
ERROR:HDLCompilers:26 - "ALU.v" line 148 unexpected token: 'R2'
WARNING:HDLCompilers:171 - "ALU.v" line 150 Attribute 'rs2' redefined
ERROR:HDLCompilers:26 - "ALU.v" line 150 unexpected token: 'rd'
Compiling verilog file "DataPath.v" in library work
WARNING:HDLCompilers:171 - "DataPath.v" line 22 Attribute 'rst' redefined
WARNING:HDLCompilers:171 - "DataPath.v" line 23 Attribute 'view' redefined
ERROR:HDLCompilers:26 - "DataPath.v" line 24 unexpected token: 'out'
ERROR:HDLCompilers:26 - "DataPath.v" line 26 unexpected token: 'rst'
ERROR:HDLCompilers:26 - "DataPath.v" line 27 unexpected token: 'ALUSourceB'
ERROR:HDLCompilers:26 - "DataPath.v" line 28 unexpected token: 'WillBranchSignal'
ERROR:HDLCompilers:26 - "DataPath.v" line 55 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 62 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 63 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 64 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 65 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 66 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 67 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 68 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 69 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 70 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 71 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 76 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 77 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 78 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 79 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 80 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 81 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 82 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 83 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 84 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 85 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 90 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 91 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 92 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 93 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 98 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 99 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 100 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 101 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 102 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 108 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 109 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 110 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 115 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 116 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 117 unexpected token: '.'
ERROR:HDLCompilers:26 - "DataPath.v" line 121 expecting '*)', found 'EOF'
ERROR:HDLCompilers:26 - "DataPath.v" line 121 unexpected token: 'EOF'
Analysis of file <"DataPath.prj"> failed.
--> 

Total memory usage is 245228 kilobytes

Number of errors   :   50 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

