#define HDMIRX_P0_PKT_DEP_1_BASE 0x170C00
//Page P0_HDMIRX_PKT_DEP_1
#define REG_0040_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x20)//0x170c_10h
    #define REG_0040_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0044_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x22)//0x170c_11h
    #define REG_0044_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0048_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x24)//0x170c_12h
    #define REG_0048_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_004C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x26)//0x170c_13h
    #define REG_004C_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0050_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x28)//0x170c_14h
    #define REG_0050_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0054_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x2a)//0x170c_15h
    #define REG_0054_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0058_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x2c)//0x170c_16h
    #define REG_0058_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_005C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x2e)//0x170c_17h
    #define REG_005C_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_7 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0060_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x30)//0x170c_18h
    #define REG_0060_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_8 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0064_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x32)//0x170c_19h
    #define REG_0064_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_9 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0068_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x34)//0x170c_1ah
    #define REG_0068_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_10 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_006C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x36)//0x170c_1bh
    #define REG_006C_P0_HDMIRX_PKT_DEP_1_REG_HDMI_CS_11 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0080_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x40)//0x170c_20h
    #define REG_0080_P0_HDMIRX_PKT_DEP_1_REG_SD_CONTROL1 Fld(2,6,AC_MSKB0)//[7:6]
#define REG_0088_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x44)//0x170c_22h
    #define REG_0088_P0_HDMIRX_PKT_DEP_1_REG_CTS_FRAC_SEL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_008C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x46)//0x170c_23h
    #define REG_008C_P0_HDMIRX_PKT_DEP_1_REG_N_FRAC_SEL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0090_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x48)//0x170c_24h
    #define REG_0090_P0_HDMIRX_PKT_DEP_1_REG_HDMI_AUD_STAT_ORI Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0090_P0_HDMIRX_PKT_DEP_1_REG_HDMI_RX2TX_PKT_DATA_PIPE_SEL Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0090_P0_HDMIRX_PKT_DEP_1_REG_CTSN_LK_CLR Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0090_P0_HDMIRX_PKT_DEP_1_REG_CTSN_LK_TH Fld(3,0,AC_MSKB0)//[2:0]
#define REG_00A0_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x50)//0x170c_28h
    #define REG_00A0_P0_HDMIRX_PKT_DEP_1_REG_DEPACK_IRQ_MASK_0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A4_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x52)//0x170c_29h
    #define REG_00A4_P0_HDMIRX_PKT_DEP_1_REG_DEPACK_IRQ_MASK_0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A8_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x54)//0x170c_2ah
    #define REG_00A8_P0_HDMIRX_PKT_DEP_1_REG_DEPACK_IRQ_STATUS_0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00AC_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x56)//0x170c_2bh
    #define REG_00AC_P0_HDMIRX_PKT_DEP_1_REG_DEPACK_IRQ_STATUS_0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B0_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x58)//0x170c_2ch
    #define REG_00B0_P0_HDMIRX_PKT_DEP_1_REG_DEPACK_IRQ_FORCE_0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B4_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x5a)//0x170c_2dh
    #define REG_00B4_P0_HDMIRX_PKT_DEP_1_REG_DEPACK_IRQ_FORCE_0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C0_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x60)//0x170c_30h
    #define REG_00C0_P0_HDMIRX_PKT_DEP_1_REG_VBI_HDR1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C0_P0_HDMIRX_PKT_DEP_1_REG_VBI_HDR2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C4_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x62)//0x170c_31h
    #define REG_00C4_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB00 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C4_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB01 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C8_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x64)//0x170c_32h
    #define REG_00C8_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB02 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C8_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB03 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00CC_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x66)//0x170c_33h
    #define REG_00CC_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB04 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00CC_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB05 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D0_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x68)//0x170c_34h
    #define REG_00D0_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB06 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D0_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB07 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D4_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x6a)//0x170c_35h
    #define REG_00D4_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB08 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D4_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB09 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D8_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x6c)//0x170c_36h
    #define REG_00D8_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D8_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00DC_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x6e)//0x170c_37h
    #define REG_00DC_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00DC_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E0_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x70)//0x170c_38h
    #define REG_00E0_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E0_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E4_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x72)//0x170c_39h
    #define REG_00E4_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E4_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E8_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x74)//0x170c_3ah
    #define REG_00E8_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E8_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00EC_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x76)//0x170c_3bh
    #define REG_00EC_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00EC_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F0_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x78)//0x170c_3ch
    #define REG_00F0_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F0_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F4_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x7a)//0x170c_3dh
    #define REG_00F4_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F4_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F8_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x7c)//0x170c_3eh
    #define REG_00F8_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F8_P0_HDMIRX_PKT_DEP_1_REG_VBI_PB27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0100_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x80)//0x170c_40h
    #define REG_0100_P0_HDMIRX_PKT_DEP_1_REG_HDR_HDR1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0100_P0_HDMIRX_PKT_DEP_1_REG_HDR_HDR2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0104_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x82)//0x170c_41h
    #define REG_0104_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB00 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0104_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB01 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0108_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x84)//0x170c_42h
    #define REG_0108_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB02 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0108_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB03 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_010C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x86)//0x170c_43h
    #define REG_010C_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB04 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_010C_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB05 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0110_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x88)//0x170c_44h
    #define REG_0110_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB06 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0110_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB07 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0114_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x8a)//0x170c_45h
    #define REG_0114_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB08 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0114_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB09 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0118_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x8c)//0x170c_46h
    #define REG_0118_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0118_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_011C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x8e)//0x170c_47h
    #define REG_011C_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_011C_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0120_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x90)//0x170c_48h
    #define REG_0120_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0120_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0124_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x92)//0x170c_49h
    #define REG_0124_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0124_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0128_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x94)//0x170c_4ah
    #define REG_0128_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0128_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_012C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x96)//0x170c_4bh
    #define REG_012C_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_012C_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0130_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x98)//0x170c_4ch
    #define REG_0130_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0130_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0134_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x9a)//0x170c_4dh
    #define REG_0134_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0x9c)//0x170c_4eh
    #define REG_0138_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0138_P0_HDMIRX_PKT_DEP_1_REG_HDR_PB27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0140_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xa0)//0x170c_50h
    #define REG_0140_P0_HDMIRX_PKT_DEP_1_REG_AUDIO_AVMUTE_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0144_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xa2)//0x170c_51h
    #define REG_0144_P0_HDMIRX_PKT_DEP_1_REG_DC_DEPACK_SW_RESET Fld(16,0,AC_FULLW10)//[15:0]
#define REG_016C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xb6)//0x170c_5bh
    #define REG_016C_P0_HDMIRX_PKT_DEP_1_REG_AUD_HEAD_VALID_SEL Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0170_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xb8)//0x170c_5ch
    #define REG_0170_P0_HDMIRX_PKT_DEP_1_REG_AUD_HEAD_RSV_PKT_TYPE Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0178_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xbc)//0x170c_5eh
    #define REG_0178_P0_HDMIRX_PKT_DEP_1_REG_DIS_VBI_PKT Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0178_P0_HDMIRX_PKT_DEP_1_REG_DIS_HDR_PKT Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0178_P0_HDMIRX_PKT_DEP_1_REG_DISCHKSUM_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0178_P0_HDMIRX_PKT_DEP_1_REG_VBI_PKT_TYPE Fld(8,0,AC_FULLB0)//[7:0]
#define REG_017C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xbe)//0x170c_5fh
    #define REG_017C_P0_HDMIRX_PKT_DEP_1_REG_HDR_PKT_TYPE Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0180_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xc0)//0x170c_60h
    #define REG_0180_P0_HDMIRX_PKT_DEP_1_REG_ACP_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xc2)//0x170c_61h
    #define REG_0184_P0_HDMIRX_PKT_DEP_1_REG_ACR_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xc4)//0x170c_62h
    #define REG_0188_P0_HDMIRX_PKT_DEP_1_REG_AUDIF_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xc6)//0x170c_63h
    #define REG_018C_P0_HDMIRX_PKT_DEP_1_REG_AM_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xc8)//0x170c_64h
    #define REG_0190_P0_HDMIRX_PKT_DEP_1_REG_GBD_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0194_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xca)//0x170c_65h
    #define REG_0194_P0_HDMIRX_PKT_DEP_1_REG_ISRC1_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0198_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xcc)//0x170c_66h
    #define REG_0198_P0_HDMIRX_PKT_DEP_1_REG_ISRC2_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xce)//0x170c_67h
    #define REG_019C_P0_HDMIRX_PKT_DEP_1_REG_MPEG_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xd0)//0x170c_68h
    #define REG_01A0_P0_HDMIRX_PKT_DEP_1_REG_VBI_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xd2)//0x170c_69h
    #define REG_01A4_P0_HDMIRX_PKT_DEP_1_REG_HDR_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xd4)//0x170c_6ah
    #define REG_01A8_P0_HDMIRX_PKT_DEP_1_REG_VSIF_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xd6)//0x170c_6bh
    #define REG_01AC_P0_HDMIRX_PKT_DEP_1_REG_VSP_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B0_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xd8)//0x170c_6ch
    #define REG_01B0_P0_HDMIRX_PKT_DEP_1_REG_VSIF_ORD_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B4_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xda)//0x170c_6dh
    #define REG_01B4_P0_HDMIRX_PKT_DEP_1_REG_VSIF_HDR_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B8_P0_HDMIRX_PKT_DEP_1 (HDMIRX_P0_PKT_DEP_1_BASE +0xdc)//0x170c_6eh
    #define REG_01B8_P0_HDMIRX_PKT_DEP_1_REG_VSIF_HF_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]

