<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>EDA电子设计自动化实验（软实验）——实验1 加法器设计 | wen's Blog</title><meta name="author" content="ziwenlo"><meta name="copyright" content="ziwenlo"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="referrer" content="no-referrer"><meta name="description" content="实验内容 设计一个16位二进制全加器模块。 用层次化设计方法，设计一个16位二进制全加器模块。 设计一个16位二进制超前进位全加器模块。 设计一个16-bit 8421-BCD码全加器模块。  1. 设计一个16位二进制全加器模块实验原理：使用并位符“&amp;”使输入成为17位标准逻辑矢量，用于方便得到进位输出，即输入相加得到的结果的最高位即为进位输出，低16位即为相加结果。 实验模块代码： 1">
<meta property="og:type" content="article">
<meta property="og:title" content="EDA电子设计自动化实验（软实验）——实验1 加法器设计">
<meta property="og:url" content="https://jiwen77.github.io/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E8%BD%AF%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E/index.html">
<meta property="og:site_name" content="wen&#39;s Blog">
<meta property="og:description" content="实验内容 设计一个16位二进制全加器模块。 用层次化设计方法，设计一个16位二进制全加器模块。 设计一个16位二进制超前进位全加器模块。 设计一个16-bit 8421-BCD码全加器模块。  1. 设计一个16位二进制全加器模块实验原理：使用并位符“&amp;”使输入成为17位标准逻辑矢量，用于方便得到进位输出，即输入相加得到的结果的最高位即为进位输出，低16位即为相加结果。 实验模块代码： 1">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://wen-typora.oss-cn-beijing.aliyuncs.com/blog/txw.jpg">
<meta property="article:published_time" content="2022-02-12T06:47:40.000Z">
<meta property="article:modified_time" content="2024-05-08T09:10:48.029Z">
<meta property="article:author" content="ziwenlo">
<meta property="article:tag" content="EDA">
<meta property="article:tag" content="VHDL">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://wen-typora.oss-cn-beijing.aliyuncs.com/blog/txw.jpg"><link rel="shortcut icon" href="https://wen-typora.oss-cn-beijing.aliyuncs.com/blog/image/%E6%A9%99%E5%AD%902.svg"><link rel="canonical" href="https://jiwen77.github.io/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E8%BD%AF%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.13.0"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"简"},
  noticeOutdate: {"limitDay":365,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: true
  },
  runtime: '天',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: ziwenlo","link":"链接: ","source":"来源: wen's Blog","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: true
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'EDA电子设计自动化实验（软实验）——实验1 加法器设计',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-05-08 17:10:48'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          const isDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches
          const isLightMode = window.matchMedia('(prefers-color-scheme: light)').matches
          const isNotSpecified = window.matchMedia('(prefers-color-scheme: no-preference)').matches
          const hasNoSupport = !isDarkMode && !isLightMode && !isNotSpecified

          if (t === undefined) {
            if (isLightMode) activateLightMode()
            else if (isDarkMode) activateDarkMode()
            else if (isNotSpecified || hasNoSupport) {
              const now = new Date()
              const hour = now.getHours()
              const isNight = hour <= 8 || hour >= 22
              isNight ? activateDarkMode() : activateLightMode()
            }
            window.matchMedia('(prefers-color-scheme: dark)').addListener(e => {
              if (saveToLocal.get('theme') === undefined) {
                e.matches ? activateDarkMode() : activateLightMode()
              }
            })
          } else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.2.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://wen-typora.oss-cn-beijing.aliyuncs.com/blog/txw.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">69</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">19</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">6</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-battery-full"></i><span> 充能</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li><li><a class="site-page child" href="/gallery/"><i class="fa-fw fas fa-images"></i><span> 图库</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="not-top-img" id="page-header"><nav id="nav"><span id="blog-info"><a href="/" title="wen's Blog"><img class="site-icon" src="/img/orange.svg"/><span class="site-name">wen's Blog</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-battery-full"></i><span> 充能</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li><li><a class="site-page child" href="/gallery/"><i class="fa-fw fas fa-images"></i><span> 图库</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav></header><main class="layout" id="content-inner"><div id="post"><div id="post-info"><h1 class="post-title">EDA电子设计自动化实验（软实验）——实验1 加法器设计</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-02-12T06:47:40.000Z" title="发表于 2022-02-12 14:47:40">2022-02-12</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-05-08T09:10:48.029Z" title="更新于 2024-05-08 17:10:48">2024-05-08</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E8%AF%BE%E7%A8%8B%E5%AD%A6%E4%B9%A0/">课程学习</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E8%AF%BE%E7%A8%8B%E5%AD%A6%E4%B9%A0/%E7%A1%AC/">硬</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="EDA电子设计自动化实验（软实验）——实验1 加法器设计"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div><article class="post-content" id="article-container"><h2 id="实验内容"><a href="#实验内容" class="headerlink" title="实验内容"></a>实验内容</h2><ol>
<li>设计一个16位二进制全加器模块。</li>
<li>用层次化设计方法，设计一个16位二进制全加器模块。</li>
<li>设计一个16位二进制超前进位全加器模块。</li>
<li>设计一个16-bit 8421-BCD码全加器模块。</li>
</ol>
<h2 id="1-设计一个16位二进制全加器模块"><a href="#1-设计一个16位二进制全加器模块" class="headerlink" title="1. 设计一个16位二进制全加器模块"></a>1. 设计一个16位二进制全加器模块</h2><p>实验原理：使用并位符“&amp;”使输入成为17位标准逻辑矢量，用于方便得到进位输出，即输入相加得到的结果的最高位即为进位输出，低16位即为相加结果。</p>
<p>实验模块代码：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGNED.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_ARITH.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> ADD16B <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span> (AIN,BIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">            CIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span> ;</span><br><span class="line">            COUT : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">            SUM : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> ADD16B;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> ADD <span class="keyword">OF</span> ADD16B <span class="keyword">IS</span> </span><br><span class="line"><span class="keyword">SIGNAL</span> DATA : <span class="built_in">STD_LOGIC_VECTOR</span> (<span class="number">16</span> <span class="keyword">DOWNTO</span> <span class="number">0</span> );</span><br><span class="line">    <span class="keyword">BEGIN</span> </span><br><span class="line">            DATA &lt;= (<span class="string">&#x27;0&#x27;</span>&amp; AIN) + (<span class="string">&#x27;0&#x27;</span> &amp; BIN) + (CONV_STD_LOGIC_VECTOR(<span class="number">0</span>,<span class="number">16</span>) &amp; CIN);</span><br><span class="line">            COUT &lt;= DATA(<span class="number">16</span>);</span><br><span class="line">            SUM &lt;= DATA(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> ADD;</span><br></pre></td></tr></table></figure>

<p>TestBench：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> ieee;                                               </span><br><span class="line"><span class="keyword">USE</span> ieee.std_logic_1164.<span class="keyword">all</span>;                                </span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_ARITH.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">ENTITY</span> ADD16B_vhd_tst <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">END</span> ADD16B_vhd_tst;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> ADD16B_arch <span class="keyword">OF</span> ADD16B_vhd_tst <span class="keyword">IS</span></span><br><span class="line"><span class="comment">-- constants                                                 </span></span><br><span class="line"><span class="comment">-- signals                                                   </span></span><br><span class="line"><span class="keyword">SIGNAL</span> AIN : <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) :=CONV_STD_LOGIC_VECTOR(<span class="number">12</span>,<span class="number">16</span>);</span><br><span class="line"><span class="keyword">SIGNAL</span> BIN : <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) :=CONV_STD_LOGIC_VECTOR(<span class="number">1</span>,<span class="number">16</span>);</span><br><span class="line"><span class="keyword">SIGNAL</span> CIN : <span class="built_in">STD_LOGIC</span> :=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line"><span class="keyword">SIGNAL</span> COUT : <span class="built_in">STD_LOGIC</span> ;</span><br><span class="line"><span class="keyword">SIGNAL</span> SUM : <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">COMPONENT</span> ADD16B</span><br><span class="line">    <span class="keyword">PORT</span> (</span><br><span class="line">    AIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) ;</span><br><span class="line">    BIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) ;</span><br><span class="line">    CIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">    COUT : <span class="keyword">BUFFER</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">    SUM : <span class="keyword">BUFFER</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) </span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">COMPONENT</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line"></span><br><span class="line">    AIN &lt;= CONV_STD_LOGIC_VECTOR(<span class="number">12</span>,<span class="number">16</span>),    CONV_STD_LOGIC_VECTOR(<span class="number">13</span>,<span class="number">16</span>) <span class="keyword">AFTER</span> <span class="number">100</span> NS, CONV_STD_LOGIC_VECTOR(<span class="number">51000</span>,<span class="number">16</span>) <span class="keyword">AFTER</span> <span class="number">200</span> NS;</span><br><span class="line">    BIN &lt;= CONV_STD_LOGIC_VECTOR(<span class="number">1</span>,<span class="number">16</span>),     CONV_STD_LOGIC_VECTOR(<span class="number">30</span>,<span class="number">16</span>) <span class="keyword">AFTER</span> <span class="number">150</span> NS, CONV_STD_LOGIC_VECTOR(<span class="number">20000</span>,<span class="number">16</span>)  <span class="keyword">AFTER</span> <span class="number">200</span> NS;</span><br><span class="line">    CIN &lt;=<span class="string">&#x27;0&#x27;</span>, <span class="string">&#x27;1&#x27;</span> <span class="keyword">AFTER</span> <span class="number">150</span> NS, <span class="string">&#x27;0&#x27;</span> <span class="keyword">AFTER</span> <span class="number">300</span> NS;</span><br><span class="line">    </span><br><span class="line">    U1 : ADD16B</span><br><span class="line">    <span class="keyword">PORT</span> <span class="keyword">MAP</span> (</span><br><span class="line">    AIN =&gt; AIN,</span><br><span class="line">    BIN =&gt; BIN,</span><br><span class="line">    CIN =&gt; CIN,</span><br><span class="line">    COUT =&gt; COUT,</span><br><span class="line">    SUM =&gt; SUM</span><br><span class="line">    );</span><br><span class="line">                                                                                     </span><br><span class="line"><span class="keyword">END</span> ADD16B_arch;</span><br></pre></td></tr></table></figure>

<p>仿真波形如下：</p>
<p><img src="https://wen-typora.oss-cn-beijing.aliyuncs.com/image/202202111321220.jpg" alt="img"></p>
<p>结果：输出结果正常，进位正常。</p>
<h2 id="2-用层次化设计方法，设计一个16位二进制全加器模块"><a href="#2-用层次化设计方法，设计一个16位二进制全加器模块" class="headerlink" title="2. 用层次化设计方法，设计一个16位二进制全加器模块"></a>2. 用层次化设计方法，设计一个16位二进制全加器模块</h2><p>实验原理：通过元件例化语句实现多层调用，可以将小位数的加法器连接成大位数的加法器。</p>
<p>四位加法器模块：</p>
<p>ADD4.vhd</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> add4 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">port</span>(a,b:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">        ci:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">        s:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">        co:<span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span>;</span><br><span class="line">        <span class="keyword">architecture</span> add_4 <span class="keyword">of</span> add4 <span class="keyword">is</span></span><br><span class="line">        <span class="keyword">SIGNAL</span> c0,c1,c2:<span class="built_in">std_logic</span>;</span><br><span class="line">        <span class="keyword">begin</span>   </span><br><span class="line">            s(<span class="number">0</span>) &lt;= a (<span class="number">0</span>) <span class="keyword">xor</span> b(<span class="number">0</span>) <span class="keyword">xor</span> ci;</span><br><span class="line">            c0&lt;= (a(<span class="number">0</span>) <span class="keyword">and</span> b(<span class="number">0</span>)) <span class="keyword">or</span> (a(<span class="number">0</span>) <span class="keyword">and</span> ci) <span class="keyword">or</span> (b(<span class="number">0</span>) <span class="keyword">and</span> ci);</span><br><span class="line">            </span><br><span class="line">            s(<span class="number">1</span>) &lt;= a (<span class="number">1</span>) <span class="keyword">xor</span> b(<span class="number">1</span>) <span class="keyword">xor</span> c0;</span><br><span class="line">            c1&lt;= (a(<span class="number">1</span>) <span class="keyword">and</span> b(<span class="number">1</span>)) <span class="keyword">or</span> (a(<span class="number">1</span>) <span class="keyword">and</span> c0) <span class="keyword">or</span> (b(<span class="number">1</span>) <span class="keyword">and</span> c0);</span><br><span class="line">            </span><br><span class="line">            s(<span class="number">2</span>) &lt;= a (<span class="number">2</span>) <span class="keyword">xor</span> b(<span class="number">2</span>) <span class="keyword">xor</span> c1;</span><br><span class="line">            c2&lt;= (a(<span class="number">2</span>) <span class="keyword">and</span> b(<span class="number">2</span>)) <span class="keyword">or</span> (a(<span class="number">2</span>) <span class="keyword">and</span> c1) <span class="keyword">or</span> (b(<span class="number">2</span>) <span class="keyword">and</span> c1);</span><br><span class="line">            </span><br><span class="line">            s(<span class="number">3</span>) &lt;= a (<span class="number">3</span>) <span class="keyword">xor</span> b(<span class="number">3</span>) <span class="keyword">xor</span> c2;</span><br><span class="line">            co&lt;= (a(<span class="number">3</span>) <span class="keyword">and</span> b(<span class="number">3</span>)) <span class="keyword">or</span> (a(<span class="number">3</span>) <span class="keyword">and</span> c2) <span class="keyword">or</span> (b(<span class="number">3</span>) <span class="keyword">and</span> c2);</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">architecture</span> add_4;</span><br></pre></td></tr></table></figure>

<p>八位加法器模块（例化两个4位加法器）：</p>
<p>ADD8.vhd</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_unsigned.<span class="keyword">all</span>;</span><br><span class="line"><span class="keyword">entity</span> add8 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">port</span>(a8,b8:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">        ci8:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">        s8:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">        co8:<span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span>;</span><br><span class="line">        <span class="keyword">architecture</span> add_8 <span class="keyword">of</span> add8 <span class="keyword">is</span></span><br><span class="line">        <span class="keyword">component</span> add4 <span class="keyword">is</span></span><br><span class="line">        <span class="keyword">port</span>(a,b:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">        ci:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">        s:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">        co:<span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">component</span>;</span><br><span class="line">        </span><br><span class="line">        </span><br><span class="line">        <span class="keyword">signal</span> c:<span class="built_in">std_logic</span>;</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">        add8_1: add4</span><br><span class="line">        <span class="keyword">port</span> <span class="keyword">map</span>(a=&gt;a8(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>),b=&gt;b8(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>),s=&gt;s8(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>),ci=&gt;ci8,co=&gt;c);</span><br><span class="line">        </span><br><span class="line">        add8_2:add4</span><br><span class="line">        <span class="keyword">port</span> <span class="keyword">map</span>(a=&gt;a8(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">4</span>),b=&gt;b8(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">4</span>),s=&gt;s8(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">4</span>),ci=&gt;c,co=&gt;co8);</span><br><span class="line"></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">architecture</span> add_8;</span><br></pre></td></tr></table></figure>

<p>十六位加法器模块（例化两个8位加法器）:</p>
<p>ADD16B_CM.vhd</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> ADD16B_CM <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">PORT</span> (AIN,BIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    CIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span> ;</span><br><span class="line">    COUT : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">    SUM : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">END</span> ADD16B_CM;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> BEHAV <span class="keyword">OF</span> ADD16B_CM <span class="keyword">IS</span> </span><br><span class="line"><span class="keyword">COMPONENT</span> add8</span><br><span class="line"><span class="keyword">port</span>(a8,b8:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">ci8:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">s8:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">co8:<span class="keyword">out</span> <span class="built_in">std_logic</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">COMPONENT</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">SIGNAL</span> DATA : <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">16</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">SIGNAL</span> C : <span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">BEGIN</span> </span><br><span class="line">add16_1: add8</span><br><span class="line"><span class="keyword">port</span> <span class="keyword">map</span>(a8=&gt;AIN(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>),b8=&gt;BIN(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>),s8=&gt;SUM(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>),ci8=&gt;CIN,co8=&gt;C);</span><br><span class="line">add16_2:add8</span><br><span class="line"><span class="keyword">port</span> <span class="keyword">map</span>(a8=&gt;AIN(<span class="number">15</span> <span class="keyword">downto</span> <span class="number">8</span>),b8=&gt;BIN(<span class="number">15</span> <span class="keyword">downto</span> <span class="number">8</span>),s8=&gt;SUM(<span class="number">15</span> <span class="keyword">downto</span> <span class="number">8</span>),ci8=&gt;C,co8=&gt;COUT);</span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span> BEHAV;</span><br></pre></td></tr></table></figure>

<p>TestBench：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> ieee;                                               </span><br><span class="line"><span class="keyword">USE</span> ieee.std_logic_1164.<span class="keyword">all</span>;       </span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_UNSIGNED.<span class="keyword">ALL</span>;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_ARITH.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> ADD16B_CMtb_vhd_tst <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">END</span> ADD16B_CMtb_vhd_tst;</span><br><span class="line"><span class="keyword">ARCHITECTURE</span> ADD16B_CM_arch <span class="keyword">OF</span> ADD16B_CMtb_vhd_tst <span class="keyword">IS</span></span><br><span class="line">                                               </span><br><span class="line"><span class="keyword">SIGNAL</span> AIN : <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) :=CONV_STD_LOGIC_VECTOR(<span class="number">0</span>,<span class="number">16</span>);</span><br><span class="line"><span class="keyword">SIGNAL</span> BIN : <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) :=CONV_STD_LOGIC_VECTOR(<span class="number">0</span>,<span class="number">16</span>);</span><br><span class="line"><span class="keyword">SIGNAL</span> CIN : <span class="built_in">STD_LOGIC</span> :=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line"><span class="keyword">SIGNAL</span> COUT : <span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">SIGNAL</span> SUM : <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">COMPONENT</span> ADD16B_CM</span><br><span class="line">    <span class="keyword">PORT</span> (</span><br><span class="line">    AIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    BIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    CIN : <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">    COUT : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">    SUM : <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">15</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">COMPONENT</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    U1 : ADD16B_CM</span><br><span class="line">    <span class="keyword">PORT</span> <span class="keyword">MAP</span> (</span><br><span class="line"></span><br><span class="line">    AIN =&gt; AIN,</span><br><span class="line">    BIN =&gt; BIN,</span><br><span class="line">    CIN =&gt; CIN,</span><br><span class="line">    COUT =&gt; COUT,</span><br><span class="line">    SUM =&gt; SUM</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    AIN &lt;= CONV_STD_LOGIC_VECTOR(<span class="number">12</span>,<span class="number">16</span>),    CONV_STD_LOGIC_VECTOR(<span class="number">13</span>,<span class="number">16</span>) <span class="keyword">AFTER</span> <span class="number">100</span> NS, CONV_STD_LOGIC_VECTOR(<span class="number">50000</span>,<span class="number">16</span>) <span class="keyword">AFTER</span> <span class="number">200</span> NS;</span><br><span class="line">    BIN &lt;= CONV_STD_LOGIC_VECTOR(<span class="number">1</span>,<span class="number">16</span>),     CONV_STD_LOGIC_VECTOR(<span class="number">30</span>,<span class="number">16</span>) <span class="keyword">AFTER</span> <span class="number">150</span> NS, CONV_STD_LOGIC_VECTOR(<span class="number">20000</span>,<span class="number">16</span>)  <span class="keyword">AFTER</span> <span class="number">200</span> NS;</span><br><span class="line">    CIN &lt;=<span class="string">&#x27;0&#x27;</span>, <span class="string">&#x27;1&#x27;</span> <span class="keyword">AFTER</span> <span class="number">150</span> NS, <span class="string">&#x27;0&#x27;</span> <span class="keyword">AFTER</span> <span class="number">300</span> NS;</span><br><span class="line">    </span><br><span class="line">                                      </span><br><span class="line"><span class="keyword">END</span> ADD16B_CM_arch;</span><br></pre></td></tr></table></figure>

<p>仿真波形：</p>
<p><img src="https://wen-typora.oss-cn-beijing.aliyuncs.com/image/202202111326558.jpg" alt="img"></p>
<p>结果：输出结果正常，进位正常。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://jiwen77.github.io">ziwenlo</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://jiwen77.github.io/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E8%BD%AF%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E/">https://jiwen77.github.io/2022/02/12/山东大学eda电子设计自动化实验（软实验）-实/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://jiwen77.github.io" target="_blank">wen's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/EDA/">EDA</a><a class="post-meta__tags" href="/tags/VHDL/">VHDL</a></div><div class="post_share"><div class="social-share" data-image="https://wen-typora.oss-cn-beijing.aliyuncs.com/blog/txw.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6%E5%BE%AE%E5%A4%84%E7%90%86%E5%99%A8%E5%8E%9F%E7%90%86%E4%B8%8E%E5%BA%94%E7%94%A8%E5%AE%9E%E9%AA%8C%EF%BC%8851%E5%8D%95%E7%89%87%E6%9C%BA%E9%83%A8%E5%88%86-10/" title="微处理器原理与应用实验（51单片机部分）——实验4.9 LCD12864显示实验（要求显示自己的姓名和学号）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">微处理器原理与应用实验（51单片机部分）——实验4.9 LCD12864显示实验（要求显示自己的姓名和学号）</div></div></a></div><div class="next-post pull-right"><a href="/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E8%BD%AF%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E-2/" title="EDA电子设计自动化实验（软实验）——实验2 编码器和译码器设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">EDA电子设计自动化实验（软实验）——实验2 编码器和译码器设计</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E7%A1%AC%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E-3/" title="EDA电子设计自动化实验（硬实验）——实验3 时序电路设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-05-08</div><div class="title">EDA电子设计自动化实验（硬实验）——实验3 时序电路设计</div></div></a></div><div><a href="/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E7%A1%AC%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E-2/" title="EDA电子设计自动化实验（硬实验）——实验2 组合电路设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-05-08</div><div class="title">EDA电子设计自动化实验（硬实验）——实验2 组合电路设计</div></div></a></div><div><a href="/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E7%A1%AC%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E/" title="EDA电子设计自动化实验（硬实验）——实验1 入门设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-05-08</div><div class="title">EDA电子设计自动化实验（硬实验）——实验1 入门设计</div></div></a></div><div><a href="/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E8%BD%AF%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E-2/" title="EDA电子设计自动化实验（软实验）——实验2 编码器和译码器设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-05-08</div><div class="title">EDA电子设计自动化实验（软实验）——实验2 编码器和译码器设计</div></div></a></div><div><a href="/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E8%BD%AF%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E-3/" title="EDA电子设计自动化实验（软实验）——实验4 有限状态机设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-05-08</div><div class="title">EDA电子设计自动化实验（软实验）——实验4 有限状态机设计</div></div></a></div><div><a href="/2022/02/12/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6eda%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%EF%BC%88%E8%BD%AF%E5%AE%9E%E9%AA%8C%EF%BC%89-%E5%AE%9E%E9%AA%8C3/" title="EDA电子设计自动化实验（软实验）——实验3 乘法器和除法器设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="fas fa-history fa-fw"></i> 2024-05-08</div><div class="title">EDA电子设计自动化实验（软实验）——实验3 乘法器和除法器设计</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E5%86%85%E5%AE%B9"><span class="toc-number">1.</span> <span class="toc-text">实验内容</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-%E8%AE%BE%E8%AE%A1%E4%B8%80%E4%B8%AA16%E4%BD%8D%E4%BA%8C%E8%BF%9B%E5%88%B6%E5%85%A8%E5%8A%A0%E5%99%A8%E6%A8%A1%E5%9D%97"><span class="toc-number">2.</span> <span class="toc-text">1. 设计一个16位二进制全加器模块</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-%E7%94%A8%E5%B1%82%E6%AC%A1%E5%8C%96%E8%AE%BE%E8%AE%A1%E6%96%B9%E6%B3%95%EF%BC%8C%E8%AE%BE%E8%AE%A1%E4%B8%80%E4%B8%AA16%E4%BD%8D%E4%BA%8C%E8%BF%9B%E5%88%B6%E5%85%A8%E5%8A%A0%E5%99%A8%E6%A8%A1%E5%9D%97"><span class="toc-number">3.</span> <span class="toc-text">2. 用层次化设计方法，设计一个16位二进制全加器模块</span></a></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024 By ziwenlo</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.13.0"></script><script src="/js/main.js?v=4.13.0"></script><script src="/js/tw_cn.js?v=4.13.0"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>(() => {
  const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaid.length === 0) return
  const runMermaid = () => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from($mermaid).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const loadMermaid = () => {
    window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid@10.8.0/dist/mermaid.min.js').then(runMermaid)
  }

  btf.addGlobalFn('themeChange', runMermaid, 'mermaid')

  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>