--
--	Conversion of PioneerKit_P5LP_USB_Audio.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Aug 28 18:40:26 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__PSOC_I2S_SCLK_net_0 : bit;
SIGNAL Net_2585 : bit;
SIGNAL tmpFB_0__PSOC_I2S_SCLK_net_0 : bit;
SIGNAL tmpIO_0__PSOC_I2S_SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_I2S_SCLK_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__PSOC_I2S_SCLK_net_0 : bit;
SIGNAL I2Sclk : bit;
SIGNAL \I2S:op_clk\ : bit;
SIGNAL \I2S:ctrl_7\ : bit;
SIGNAL \I2S:ctrl_6\ : bit;
SIGNAL \I2S:ctrl_5\ : bit;
SIGNAL \I2S:ctrl_4\ : bit;
SIGNAL \I2S:ctrl_3\ : bit;
SIGNAL \I2S:ctrl_2\ : bit;
SIGNAL \I2S:ctrl_1\ : bit;
SIGNAL \I2S:ctrl_0\ : bit;
SIGNAL \I2S:enable\ : bit;
SIGNAL \I2S:reset\ : bit;
SIGNAL \I2S:count_6\ : bit;
SIGNAL \I2S:count_5\ : bit;
SIGNAL \I2S:count_4\ : bit;
SIGNAL \I2S:count_3\ : bit;
SIGNAL \I2S:count_2\ : bit;
SIGNAL \I2S:count_1\ : bit;
SIGNAL \I2S:count_0\ : bit;
SIGNAL \I2S:channel\ : bit;
SIGNAL Net_2586 : bit;
SIGNAL \I2S:data_trunc\ : bit;
SIGNAL \I2S:tx_status_0\ : bit;
SIGNAL \I2S:tx_underflow\ : bit;
SIGNAL \I2S:tx_status_1\ : bit;
SIGNAL \I2S:tx_f0_not_full_stat\ : bit;
SIGNAL \I2S:tx_status_2\ : bit;
SIGNAL \I2S:tx_status_6\ : bit;
SIGNAL \I2S:tx_status_5\ : bit;
SIGNAL \I2S:tx_status_4\ : bit;
SIGNAL \I2S:tx_status_3\ : bit;
SIGNAL Net_3087 : bit;
SIGNAL Net_3491 : bit;
SIGNAL Net_3085 : bit;
SIGNAL \I2S:tx_f1_not_full_stat\ : bit;
SIGNAL \I2S:tx_state_1\ : bit;
SIGNAL \I2S:tx_state_0\ : bit;
SIGNAL \I2S:tx_f0_empty_stat\ : bit;
SIGNAL \I2S:tx_underflow_sticky\ : bit;
SIGNAL \I2S:txenable\ : bit;
SIGNAL Net_2161 : bit;
SIGNAL \I2S:tx_data_out\ : bit;
SIGNAL \I2S:tx_dp_addr_2\ : bit;
SIGNAL \I2S:tx_dp_addr_1\ : bit;
SIGNAL \I2S:tx_dp_addr_0\ : bit;
SIGNAL \I2S:Tx:dpTx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ce0\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:cl0\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:cl0\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:z0\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:z0\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ff0\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ce1\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:cl1\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:cl1\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:z1\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:z1\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ff1\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:co_msb\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:cmsb\:SIGNAL IS 2;
SIGNAL \I2S:tx_f1_empty_stat\ : bit;
SIGNAL \I2S:Tx:dpTx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:so_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:Tx:dpTx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:Tx:dpTx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_3096 : bit;
SIGNAL cydff_1 : bit;
SIGNAL GenClock : bit;
ATTRIBUTE clock_driver of GenClock:SIGNAL IS "GenClock";
SIGNAL Net_3095 : bit;
SIGNAL Net_55 : bit;
SIGNAL \AudioClkGen:Net_29\ : bit;
SIGNAL \AudioClkGen:Net_10\ : bit;
SIGNAL \AudioClkGen:Net_44\ : bit;
SIGNAL Net_3097 : bit;
SIGNAL \AudioClkGen:Net_43\ : bit;
SIGNAL Net_3093 : bit;
SIGNAL \AudioClkGen:UDB_ACG:clk_async\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:addr_2\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:state_2\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:addr_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:state_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:addr_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:state_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:sofPulse\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:lastSof\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:value\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:so_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync_done\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:state_3\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:counterZ1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:counterZ0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:transfer\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync_ready\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:counterAddr_2\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:counterAddr_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:counterAddr_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ce0_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ce0_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cl0_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cl0_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:z0_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:z0_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ff0_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ff0_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ce1_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ce1_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cl1_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cl1_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:z1_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:z1_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ff1_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ff1_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ov_msb_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:co_msb_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cmsb_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:so_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:z0_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:z1_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:so_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:sh_right\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:sh_left\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:msb\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_eq_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_eq_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_lt_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_lt_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_zero_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_zero_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_ff_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_ff_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cap_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cap_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cfb\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ce0_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ce0_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cl0_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cl0_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:z0_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:z0_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ff0_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ff0_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ce1_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ce1_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cl1_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cl1_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:z1_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:z1_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ff1_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ff1_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ov_msb_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:co_msb_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cmsb_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:z0_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:z1_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:so_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:SofCounter:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:SofCounter:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ce0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ce0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:cl0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:cl0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ff0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ff0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ce1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ce1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:cl1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:cl1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ff1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ff1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ov_msb\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:co_msb\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:co_msb\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:cmsb\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:cmsb\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:so\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:so\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ce0_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:cl0_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:z0_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ff0_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ce1_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:cl1_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:z1_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ff1_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:so_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:so_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:sync:Counter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:sync:Counter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:state_2\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:state_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:state_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:trigger_shaper\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:cl0_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:delta\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ce0_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ce0_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:cl0_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:z0_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:z0_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ff0_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ff0_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ce1_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ce1_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cl1_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cl1_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:z1_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:z1_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ff1_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ff1_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ov_msb_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:co_msb_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cmsb_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:so_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:so_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:z0_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:z1_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:so_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:carry\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:sh_right\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:sh_left\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:msb\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmp_eq_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmp_eq_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmp_lt_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmp_lt_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmp_zero_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmp_zero_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmp_ff_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmp_ff_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cap_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cap_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cfb\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ce0_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ce0_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:z0_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:z0_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ff0_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ff0_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ce1_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ce1_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cl1_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cl1_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:z1_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:z1_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ff1_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ff1_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ov_msb_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:co_msb_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cmsb_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:so_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:so_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:z0_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:z1_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:so_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:shaper:Div:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:shaper:Div:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:ce1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:state_1\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:state_0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:deltaReg\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:ce0\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:cs_addr_2\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:cl0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:cl0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:z0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:z0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:ff0\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:ff0\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:cl1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:cl1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:z1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:z1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:ff1\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:ff1\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:ov_msb\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:ov_msb\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:co_msb\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:co_msb\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:cmsb\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:cmsb\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:so\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:so\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:ce0_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:cl0_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:z0_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:z0_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:ff0_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:ce1_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:cl1_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:z1_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:z1_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:ff1_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:co_msb_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:cmsb_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:so_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:so_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \AudioClkGen:UDB_ACG:div:Div:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \AudioClkGen:UDB_ACG:div:Div:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL tmpOE__PSOC_CODEC_RST_net_0 : bit;
SIGNAL tmpFB_0__PSOC_CODEC_RST_net_0 : bit;
SIGNAL tmpIO_0__PSOC_CODEC_RST_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_CODEC_RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_CODEC_RST_net_0 : bit;
SIGNAL Net_2986 : bit;
SIGNAL Net_2611 : bit;
SIGNAL tmpOE__PSOC_I2S_SDTO_net_0 : bit;
SIGNAL tmpFB_0__PSOC_I2S_SDTO_net_0 : bit;
SIGNAL tmpIO_0__PSOC_I2S_SDTO_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_I2S_SDTO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_I2S_SDTO_net_0 : bit;
SIGNAL Net_2599 : bit;
SIGNAL Net_2837 : bit;
SIGNAL tmpOE__PSOC_I2S_MCLK_net_0 : bit;
SIGNAL tmpFB_0__PSOC_I2S_MCLK_net_0 : bit;
SIGNAL tmpIO_0__PSOC_I2S_MCLK_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_I2S_MCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_I2S_MCLK_net_0 : bit;
SIGNAL Net_3510 : bit;
SIGNAL \I2C_Master:sda_x_wire\ : bit;
SIGNAL \I2C_Master:Net_643_1\ : bit;
SIGNAL \I2C_Master:Net_697\ : bit;
SIGNAL \I2C_Master:bus_clk\ : bit;
SIGNAL \I2C_Master:Net_1109_0\ : bit;
SIGNAL \I2C_Master:Net_1109_1\ : bit;
SIGNAL \I2C_Master:Net_643_0\ : bit;
SIGNAL \I2C_Master:Net_643_2\ : bit;
SIGNAL \I2C_Master:scl_x_wire\ : bit;
SIGNAL \I2C_Master:Net_969\ : bit;
SIGNAL \I2C_Master:Net_968\ : bit;
SIGNAL \I2C_Master:udb_clk\ : bit;
SIGNAL Net_3437 : bit;
SIGNAL \I2C_Master:Net_973\ : bit;
SIGNAL Net_3438 : bit;
SIGNAL \I2C_Master:Net_974\ : bit;
SIGNAL \I2C_Master:scl_yfb\ : bit;
SIGNAL \I2C_Master:sda_yfb\ : bit;
SIGNAL \I2C_Master:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_3434 : bit;
SIGNAL \I2C_Master:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_3433 : bit;
SIGNAL \I2C_Master:timeout_clk\ : bit;
SIGNAL Net_3443 : bit;
SIGNAL \I2C_Master:Net_975\ : bit;
SIGNAL Net_3441 : bit;
SIGNAL Net_3442 : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL Net_3100 : bit;
SIGNAL Net_3362 : bit;
SIGNAL tmpOE__PSOC_SW_net_0 : bit;
SIGNAL tmpFB_0__PSOC_SW_net_0 : bit;
SIGNAL tmpIO_0__PSOC_SW_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_SW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_SW_net_0 : bit;
SIGNAL tmpOE__PSOC_STATUS_LED_net_0 : bit;
SIGNAL tmpFB_0__PSOC_STATUS_LED_net_0 : bit;
SIGNAL tmpIO_0__PSOC_STATUS_LED_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_STATUS_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_STATUS_LED_net_0 : bit;
SIGNAL Net_3528 : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL tmpOE__PSOC_I2S_LRCLK_net_0 : bit;
SIGNAL tmpFB_0__PSOC_I2S_LRCLK_net_0 : bit;
SIGNAL tmpIO_0__PSOC_I2S_LRCLK_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_I2S_LRCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_I2S_LRCLK_net_0 : bit;
SIGNAL Net_3103 : bit;
SIGNAL tmpOE__PSOC_PDM_DataIn_net_0 : bit;
SIGNAL Net_3512 : bit;
SIGNAL tmpIO_0__PSOC_PDM_DataIn_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_PDM_DataIn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_PDM_DataIn_net_0 : bit;
SIGNAL \ByteSwap_Tx:ctrl_7\ : bit;
SIGNAL \ByteSwap_Tx:ctrl_6\ : bit;
SIGNAL \ByteSwap_Tx:ctrl_5\ : bit;
SIGNAL \ByteSwap_Tx:ctrl_4\ : bit;
SIGNAL \ByteSwap_Tx:ctrl_3\ : bit;
SIGNAL \ByteSwap_Tx:ctrl_2\ : bit;
SIGNAL \ByteSwap_Tx:ctrl_1\ : bit;
SIGNAL \ByteSwap_Tx:ctrl_0\ : bit;
SIGNAL \ByteSwap_Tx:enable\ : bit;
SIGNAL \ByteSwap_Tx:resolution_ctrl\ : bit;
SIGNAL Net_2731 : bit;
SIGNAL \ByteSwap_Tx:f0_not_full_stat\ : bit;
SIGNAL Net_3112 : bit;
SIGNAL \ByteSwap_Tx:f1_not_empty_stat\ : bit;
SIGNAL \ByteSwap_Tx:State_4\ : bit;
SIGNAL \ByteSwap_Tx:State_3\ : bit;
SIGNAL \ByteSwap_Tx:State_2\ : bit;
SIGNAL \ByteSwap_Tx:State_1\ : bit;
SIGNAL \ByteSwap_Tx:State_0\ : bit;
SIGNAL \ByteSwap_Tx:f0_blk_stat\ : bit;
SIGNAL \ByteSwap_Tx:f1_blk_stat\ : bit;
SIGNAL \ByteSwap_Tx:f1_load\ : bit;
SIGNAL \ByteSwap_Tx:d0_load\ : bit;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ce0\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ce0\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:cl0\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:cl0\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:z0\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:z0\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ff0\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ff0\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ce1\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ce1\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:cl1\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:cl1\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:z1\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:z1\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ff1\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ff1\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ov_msb\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:co_msb\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:co_msb\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:cmsb\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:cmsb\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:so\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:so\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ce0_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:cl0_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:z0_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ff0_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ce1_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:cl1_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:z1_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ff1_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:so_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:so_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ByteSwap_Tx:dp_ByteSwap:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ByteSwap_Tx:dp_ByteSwap:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_3495 : bit;
SIGNAL Net_85 : bit;
SIGNAL Net_3125 : bit;
SIGNAL Net_3513 : bit;
SIGNAL Net_3506 : bit;
SIGNAL Net_3129 : bit;
SIGNAL tmpOE__PSOC_PDM_ClkOut_net_0 : bit;
SIGNAL Net_3458 : bit;
SIGNAL tmpFB_0__PSOC_PDM_ClkOut_net_0 : bit;
SIGNAL tmpIO_0__PSOC_PDM_ClkOut_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_PDM_ClkOut_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_PDM_ClkOut_net_0 : bit;
SIGNAL \Droop_Filter:Net_38\ : bit;
SIGNAL \Droop_Filter:in_1\ : bit;
SIGNAL \Droop_Filter:in_2\ : bit;
SIGNAL Net_3136 : bit;
SIGNAL Net_3137 : bit;
SIGNAL Net_3533 : bit;
SIGNAL Net_3138 : bit;
SIGNAL Net_3133 : bit;
SIGNAL Net_3555 : bit;
SIGNAL tmpOE__PSOC_PDM_LR_SEL_net_0 : bit;
SIGNAL tmpFB_0__PSOC_PDM_LR_SEL_net_0 : bit;
SIGNAL tmpIO_0__PSOC_PDM_LR_SEL_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_PDM_LR_SEL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_PDM_LR_SEL_net_0 : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ : bit;
SIGNAL \PDM_CIC:Net_2670\ : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_1\ : bit;
SIGNAL \PDM_CIC:wire_idle_r\ : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\ : bit;
SIGNAL \PDM_CIC:wire_int_ready_r\ : bit;
SIGNAL \PDM_CIC:wire_bus_clk\ : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_R_reg_0\ : bit;
SIGNAL \PDM_CIC:wire_comb_clk\ : bit;
SIGNAL \PDM_CIC:wire_int_clk\ : bit;
SIGNAL \PDM_CIC:wire_int_ready_l\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_bus_stat_l_3\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_bus_stat_r_3\ : bit;
SIGNAL \PDM_CIC:Integrator:reset\ : bit;
SIGNAL \PDM_CIC:wire_int_en\ : bit;
SIGNAL \PDM_CIC:Integrator:cnt_enable\ : bit;
SIGNAL \PDM_CIC:Integrator:cnt_tc\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_2\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_1\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_0\ : bit;
SIGNAL \PDM_CIC:Integrator:first_count_1\ : bit;
SIGNAL \PDM_CIC:Integrator:first_count_0\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_load\ : bit;
SIGNAL Net_3458R : bit;
SIGNAL Net_3458S : bit;
SIGNAL \PDM_CIC:Integrator:cnt_enable\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:cnt_enable\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:first_count_1\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:first_count_1\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:first_count_0\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:first_count_0\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_load\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_load\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_2\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_2\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_1\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_1\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_0\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_0\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:f1_load\ : bit;
SIGNAL \PDM_CIC:Integrator:f1_load\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:f1_load\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:pdm_data_reg_l\ : bit;
SIGNAL \PDM_CIC:Integrator:out_fifo_full_l\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_blk_stat_l_3\ : bit;
SIGNAL \PDM_CIC:Net_3007\ : bit;
SIGNAL \PDM_CIC:Integrator:pdm_data_reg_l\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:pdm_data_reg_l\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:out_fifo_full_l\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:out_fifo_full_l\\S\ : bit;
SIGNAL \PDM_CIC:Net_3007\\R\ : bit;
SIGNAL \PDM_CIC:Net_3007\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:so_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:so_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:f0_bus_stat_l_0\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_blk_stat_l_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:so_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:carry0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:sh_right0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:sh_left0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:msb0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cap0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cap0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cfb0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:so_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:so_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:f0_bus_stat_l_1\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_blk_stat_l_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:so_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:carry1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:sh_right1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:sh_left1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:msb1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cap1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cap1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cfb1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:so_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:so_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:f0_bus_stat_l_2\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_blk_stat_l_2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:so_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:carry2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:sh_right2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:sh_left2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:msb2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cap2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cap2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cfb2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:so_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:so_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:z1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:so_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk2:dp32_l:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:pdm_data_reg_r\ : bit;
SIGNAL \PDM_CIC:Integrator:out_fifo_full_r\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_blk_stat_r_3\ : bit;
SIGNAL \PDM_CIC:Net_3010\ : bit;
SIGNAL \PDM_CIC:Integrator:pdm_data_reg_r\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:pdm_data_reg_r\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:out_fifo_full_r\\R\ : bit;
SIGNAL \PDM_CIC:Integrator:out_fifo_full_r\\S\ : bit;
SIGNAL \PDM_CIC:Net_3010\\R\ : bit;
SIGNAL \PDM_CIC:Net_3010\\S\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:so_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:so_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:f0_bus_stat_r_0\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_blk_stat_r_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:so_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:carry0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:sh_right0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:sh_left0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:msb0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cap0_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cap0_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cfb0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:so_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:so_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:f0_bus_stat_r_1\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_blk_stat_r_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:so_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:carry1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:sh_right1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:sh_left1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:msb1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cap1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cap1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cfb1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:so_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:so_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:f0_bus_stat_r_2\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_blk_stat_r_2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:so_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:carry2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:sh_right2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:sh_left2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:msb2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cap2_1\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cap2_0\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cfb2\ : bit;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:so_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:so_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:z1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:so_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Integrator:genblk3:dp32_r:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_31\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_30\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_29\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_28\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_27\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_26\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_25\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_24\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_23\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_22\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_21\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_20\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_19\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_18\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_17\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_16\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_15\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_14\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_13\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_12\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_11\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_10\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_9\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_8\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_7\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_6\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_5\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_4\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_3\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_2\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_1\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:b_0\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PDM_CIC:Integrator:MODIN1_1\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PDM_CIC:Integrator:MODIN1_0\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_bus_stat_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_load\ : bit;
SIGNAL \PDM_CIC:Comb_R:d0_reg_updated\ : bit;
SIGNAL \PDM_CIC:Comb_R:reset\ : bit;
SIGNAL \PDM_CIC:wire_comb_en\ : bit;
SIGNAL \PDM_CIC:Comb_R:first_count_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:first_count_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:first_count_1\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:first_count_1\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:first_count_0\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:first_count_0\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:comb_loop_count_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:comb_loop_count_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_0\ : bit;
SIGNAL \PDM_CIC:Net_2664\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_2\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_2\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_1\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_1\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_0\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_0\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_load\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_load\\S\ : bit;
SIGNAL add_vi_vv_MODGEN_3_3 : bit;
SIGNAL add_vi_vv_MODGEN_3_2 : bit;
SIGNAL add_vi_vv_MODGEN_3_1 : bit;
SIGNAL add_vi_vv_MODGEN_3_0 : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_3\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_3\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_2\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_2\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_1\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_1\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_0\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_0\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL MODIN3_3 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL MODIN3_2 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL add_vi_vv_MODGEN_3_31 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL add_vi_vv_MODGEN_3_30 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL add_vi_vv_MODGEN_3_29 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL add_vi_vv_MODGEN_3_28 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL add_vi_vv_MODGEN_3_27 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL add_vi_vv_MODGEN_3_26 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL add_vi_vv_MODGEN_3_25 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL add_vi_vv_MODGEN_3_24 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL add_vi_vv_MODGEN_3_23 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL add_vi_vv_MODGEN_3_22 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL add_vi_vv_MODGEN_3_21 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL add_vi_vv_MODGEN_3_20 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL add_vi_vv_MODGEN_3_19 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL add_vi_vv_MODGEN_3_18 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL add_vi_vv_MODGEN_3_17 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL add_vi_vv_MODGEN_3_16 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL add_vi_vv_MODGEN_3_15 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL add_vi_vv_MODGEN_3_14 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL add_vi_vv_MODGEN_3_13 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL add_vi_vv_MODGEN_3_12 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL add_vi_vv_MODGEN_3_11 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL add_vi_vv_MODGEN_3_10 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL add_vi_vv_MODGEN_3_9 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL add_vi_vv_MODGEN_3_8 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL add_vi_vv_MODGEN_3_7 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL add_vi_vv_MODGEN_3_6 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL add_vi_vv_MODGEN_3_5 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL add_vi_vv_MODGEN_3_4 : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PDM_CIC:Net_2665\ : bit;
SIGNAL \PDM_CIC:Comb_R:d0_reg_updated\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:d0_reg_updated\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:f1_load\ : bit;
SIGNAL \PDM_CIC:Net_2666\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:out_fifo_full\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_blk_stat_3\ : bit;
SIGNAL \PDM_CIC:wire_comb_ov_r\ : bit;
SIGNAL \PDM_CIC:Comb_R:comb_loop_count_1\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:comb_loop_count_1\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:comb_loop_count_0\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:comb_loop_count_0\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:f1_load\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:f1_load\\S\ : bit;
SIGNAL \PDM_CIC:Net_2666\\R\ : bit;
SIGNAL \PDM_CIC:Net_2666\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:out_fifo_full\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:out_fifo_full\\S\ : bit;
SIGNAL \PDM_CIC:wire_comb_ov_r\\R\ : bit;
SIGNAL \PDM_CIC:wire_comb_ov_r\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:right_shift_msb\ : bit;
SIGNAL \PDM_CIC:Comb_R:ce1_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:right_shift_msb\\R\ : bit;
SIGNAL \PDM_CIC:Comb_R:right_shift_msb\\S\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:ce1_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:co_msb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cmsb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:so_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:so_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:f0_bus_stat_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_blk_stat_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:so_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:carry0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:sh_right0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:sh_left0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:msb0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq0_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq0_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt0_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt0_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero0_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero0_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff0_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff0_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cap0_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cap0_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cfb0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:ce1_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:co_msb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cmsb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:so_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:so_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:f0_bus_stat_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_blk_stat_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:so_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:carry1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:sh_right1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:sh_left1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:msb1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq1_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq1_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt1_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt1_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero1_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero1_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff1_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff1_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cap1_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cap1_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cfb1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:ce1_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:co_msb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cmsb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:so_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:so_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:f0_bus_stat_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_blk_stat_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:so_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:carry2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:sh_right2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:sh_left2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:msb2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq2_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq2_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt2_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt2_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero2_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero2_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff2_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff2_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cap2_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cap2_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cfb2\ : bit;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:co_msb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cmsb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:so_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:so_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:z1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:so_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_R:genblk2:dp32:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODIN2_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODIN2_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODIN4_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODIN4_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ : bit;
SIGNAL \PDM_CIC:Net_2583\ : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_1\ : bit;
SIGNAL \PDM_CIC:wire_idle_l\ : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_0\ : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_L_reg_0\ : bit;
SIGNAL \PDM_CIC:Net_2669\ : bit;
SIGNAL \PDM_CIC:Net_2537\ : bit;
SIGNAL \PDM_CIC:Net_2651\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:clk\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:rst\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_out_0\ : bit;
SIGNAL \PDM_CIC:Net_2959\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_out_1\ : bit;
SIGNAL \PDM_CIC:Net_2960\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_out_2\ : bit;
SIGNAL \PDM_CIC:Net_2961\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_out_3\ : bit;
SIGNAL \PDM_CIC:Net_2962\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_out_4\ : bit;
SIGNAL \PDM_CIC:Net_2963\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_out_5\ : bit;
SIGNAL \PDM_CIC:Net_2964\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_out_6\ : bit;
SIGNAL \PDM_CIC:Net_2965\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_out_7\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_7\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_6\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_5\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_4\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_3\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_2\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_1\ : bit;
SIGNAL \PDM_CIC:Int_Ctrl_Reg:control_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_bus_stat_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_load\ : bit;
SIGNAL \PDM_CIC:Comb_L:d0_reg_updated\ : bit;
SIGNAL \PDM_CIC:Comb_L:reset\ : bit;
SIGNAL \PDM_CIC:Comb_L:first_count_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:first_count_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:first_count_1\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:first_count_1\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:first_count_0\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:first_count_0\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:comb_loop_count_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:comb_loop_count_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_0\ : bit;
SIGNAL \PDM_CIC:Net_2548\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_2\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_2\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_1\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_1\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_0\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_0\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_load\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_load\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_3\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_3\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_2\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_2\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_1\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_1\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_0\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_0\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODIN6_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODIN6_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODIN6_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODIN6_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PDM_CIC:Net_2654\ : bit;
SIGNAL \PDM_CIC:Comb_L:d0_reg_updated\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:d0_reg_updated\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:f1_load\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:out_fifo_full\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_blk_stat_3\ : bit;
SIGNAL \PDM_CIC:wire_comb_ov_l\ : bit;
SIGNAL \PDM_CIC:Net_2537\\R\ : bit;
SIGNAL \PDM_CIC:Net_2537\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:comb_loop_count_1\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:comb_loop_count_1\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:comb_loop_count_0\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:comb_loop_count_0\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:f1_load\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:f1_load\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:out_fifo_full\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:out_fifo_full\\S\ : bit;
SIGNAL \PDM_CIC:wire_comb_ov_l\\R\ : bit;
SIGNAL \PDM_CIC:wire_comb_ov_l\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:right_shift_msb\ : bit;
SIGNAL \PDM_CIC:Comb_L:ce1_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:right_shift_msb\\R\ : bit;
SIGNAL \PDM_CIC:Comb_L:right_shift_msb\\S\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff0_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:ce1_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff1_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:co_msb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cmsb_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:so_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:so_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:f0_bus_stat_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_blk_stat_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:so_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:carry0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:sh_right0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:sh_left0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:msb0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq0_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq0_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt0_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt0_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero0_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero0_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff0_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff0_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cap0_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cap0_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cfb0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff0_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:ce1_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff1_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:co_msb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cmsb_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:so_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:so_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:f0_bus_stat_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_blk_stat_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:so_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:carry1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:sh_right1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:sh_left1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:msb1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq1_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq1_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt1_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt1_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero1_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero1_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff1_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff1_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cap1_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cap1_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cfb1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff0_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff0_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:ce1_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff1_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff1_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:co_msb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cmsb_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:so_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:so_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:f0_bus_stat_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_blk_stat_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:so_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:carry2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:sh_right2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:sh_left2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:msb2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq2_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq2_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt2_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt2_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero2_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero2_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff2_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff2_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cap2_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cap2_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cfb2\ : bit;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff0_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff0_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff1_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff1_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:co_msb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cmsb_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:so_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:so_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:z1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:so_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PDM_CIC:Comb_L:genblk2:dp32:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODIN5_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODIN5_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODIN7_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODIN7_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PDM_CIC:Status_Reg:status_0\ : bit;
SIGNAL \PDM_CIC:Net_2383\ : bit;
SIGNAL \PDM_CIC:Status_Reg:status_1\ : bit;
SIGNAL \PDM_CIC:Net_2384\ : bit;
SIGNAL \PDM_CIC:Status_Reg:status_2\ : bit;
SIGNAL \PDM_CIC:Net_2385\ : bit;
SIGNAL \PDM_CIC:Status_Reg:status_3\ : bit;
SIGNAL \PDM_CIC:Net_2386\ : bit;
SIGNAL \PDM_CIC:Status_Reg:status_4\ : bit;
SIGNAL \PDM_CIC:Status_Reg:status_5\ : bit;
SIGNAL \PDM_CIC:Status_Reg:status_6\ : bit;
SIGNAL \PDM_CIC:Status_Reg:status_7\ : bit;
SIGNAL \PDM_CIC:Net_3097\ : bit;
SIGNAL \PDM_CIC:Net_3098\ : bit;
SIGNAL \PDM_CIC:Net_2608\ : bit;
SIGNAL \PDM_CIC:Net_2567\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_L:out_pulse\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ : bit;
SIGNAL \PDM_CIC:Net_2625\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_L:out_pulse\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_R:out_pulse\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ : bit;
SIGNAL \PDM_CIC:Net_2680\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_R:out_pulse\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ : bit;
SIGNAL Net_3515 : bit;
TERMINAL Net_3584 : bit;
TERMINAL Net_3581 : bit;
TERMINAL Net_3590 : bit;
TERMINAL Net_3591 : bit;
TERMINAL Net_3592 : bit;
TERMINAL Net_3593 : bit;
TERMINAL Net_3594 : bit;
TERMINAL Net_3595 : bit;
TERMINAL Net_3596 : bit;
TERMINAL Net_3597 : bit;
TERMINAL Net_3598 : bit;
TERMINAL Net_3599 : bit;
TERMINAL Net_3582 : bit;
TERMINAL Net_3600 : bit;
TERMINAL Net_3583 : bit;
TERMINAL Net_3585 : bit;
TERMINAL Net_3586 : bit;
TERMINAL Net_3587 : bit;
TERMINAL Net_3588 : bit;
TERMINAL Net_3589 : bit;
TERMINAL \USBFS:Net_1000\ : bit;
TERMINAL \USBFS:Net_597\ : bit;
SIGNAL \USBFS:Net_79\ : bit;
SIGNAL \USBFS:Net_81\ : bit;
SIGNAL \USBFS:ept_int_8\ : bit;
SIGNAL \USBFS:ept_int_7\ : bit;
SIGNAL \USBFS:ept_int_6\ : bit;
SIGNAL \USBFS:ept_int_5\ : bit;
SIGNAL \USBFS:ept_int_4\ : bit;
SIGNAL \USBFS:ept_int_3\ : bit;
SIGNAL \USBFS:ept_int_2\ : bit;
SIGNAL \USBFS:ept_int_1\ : bit;
SIGNAL \USBFS:ept_int_0\ : bit;
SIGNAL \USBFS:Net_95\ : bit;
SIGNAL \USBFS:dma_req_7\ : bit;
SIGNAL \USBFS:dma_req_6\ : bit;
SIGNAL \USBFS:dma_req_5\ : bit;
SIGNAL \USBFS:dma_req_4\ : bit;
SIGNAL \USBFS:dma_req_3\ : bit;
SIGNAL \USBFS:dma_req_2\ : bit;
SIGNAL \USBFS:dma_req_1\ : bit;
SIGNAL \USBFS:dma_req_0\ : bit;
SIGNAL \USBFS:Net_824\ : bit;
SIGNAL \USBFS:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__Dp_net_0\ : bit;
SIGNAL \USBFS:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL \USBFS:Net_1010\ : bit;
SIGNAL \USBFS:Net_1019\ : bit;
SIGNAL \USBFS:Net_1017\ : bit;
SIGNAL \USBFS:Net_1015\ : bit;
SIGNAL \I2S:reset\\D\ : bit;
SIGNAL \I2S:channel\\D\ : bit;
SIGNAL \I2S:tx_state_1\\D\ : bit;
SIGNAL \I2S:tx_state_0\\D\ : bit;
SIGNAL \I2S:tx_underflow_sticky\\D\ : bit;
SIGNAL \I2S:txenable\\D\ : bit;
SIGNAL Net_2161D : bit;
SIGNAL cydff_1D : bit;
SIGNAL \AudioClkGen:Net_10\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:state_2\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:state_1\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:state_0\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:lastSof\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync:state_3\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:transfer\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:sync_ready\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:state_2\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:state_1\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:shaper:state_0\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:delta\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:state_1\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:state_0\\D\ : bit;
SIGNAL \AudioClkGen:UDB_ACG:div:deltaReg\\D\ : bit;
SIGNAL \ByteSwap_Tx:enable\\D\ : bit;
SIGNAL \ByteSwap_Tx:resolution_ctrl\\D\ : bit;
SIGNAL \ByteSwap_Tx:State_4\\D\ : bit;
SIGNAL \ByteSwap_Tx:State_3\\D\ : bit;
SIGNAL \ByteSwap_Tx:State_2\\D\ : bit;
SIGNAL \ByteSwap_Tx:State_1\\D\ : bit;
SIGNAL \ByteSwap_Tx:State_0\\D\ : bit;
SIGNAL Net_3458D : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_R_reg_0\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:cnt_enable\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_2\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_1\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:cs_addr_0\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:first_count_1\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:first_count_0\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:f0_load\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:f1_load\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:pdm_data_reg_l\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:out_fifo_full_l\\D\ : bit;
SIGNAL \PDM_CIC:Net_3007\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:pdm_data_reg_r\\D\ : bit;
SIGNAL \PDM_CIC:Integrator:out_fifo_full_r\\D\ : bit;
SIGNAL \PDM_CIC:Net_3010\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_2\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_1\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:cs_addr_0\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:f0_load\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:d0_reg_updated\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:first_count_1\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:first_count_0\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:comb_loop_count_1\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:comb_loop_count_0\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_3\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_2\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_1\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:shift_count_reg_0\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:f1_load\\D\ : bit;
SIGNAL \PDM_CIC:Net_2666\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:out_fifo_full\\D\ : bit;
SIGNAL \PDM_CIC:wire_comb_ov_r\\D\ : bit;
SIGNAL \PDM_CIC:Comb_R:right_shift_msb\\D\ : bit;
SIGNAL \PDM_CIC:tmp__LUT_DmaThrottle_L_reg_0\\D\ : bit;
SIGNAL \PDM_CIC:Net_2537\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_2\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_1\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:cs_addr_0\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:f0_load\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:d0_reg_updated\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:first_count_1\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:first_count_0\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:comb_loop_count_1\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:comb_loop_count_0\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_3\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_2\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_1\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:shift_count_reg_0\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:f1_load\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:out_fifo_full\\D\ : bit;
SIGNAL \PDM_CIC:wire_comb_ov_l\\D\ : bit;
SIGNAL \PDM_CIC:Comb_L:right_shift_msb\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_L:out_pulse\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_L:out_pulse\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_R:out_pulse\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_R:out_pulse\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\\D\ : bit;
SIGNAL \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__PSOC_I2S_SCLK_net_0 <=  ('1') ;

\I2S:reset\\D\ <= (not \I2S:ctrl_2\);

\I2S:channel\\D\ <= ((not \I2S:reset\ and not \I2S:count_6\));

\I2S:tx_status_0\ <= ((not \I2S:tx_state_0\ and \I2S:tx_state_1\ and \I2S:tx_f0_empty_stat\));

\I2S:tx_underflow_sticky\\D\ <= ((not \I2S:tx_state_0\ and \I2S:ctrl_0\ and \I2S:tx_state_1\ and \I2S:tx_f0_empty_stat\)
	OR (\I2S:ctrl_0\ and \I2S:tx_underflow_sticky\));

\I2S:txenable\\D\ <= ((not Net_2585 and not \I2S:count_6\ and not \I2S:count_5\ and not \I2S:count_4\ and not \I2S:count_3\ and not \I2S:count_2\ and not \I2S:count_1\ and not \I2S:tx_underflow_sticky\ and \I2S:ctrl_0\)
	OR (not \I2S:tx_underflow_sticky\ and Net_2585 and \I2S:ctrl_2\ and \I2S:txenable\)
	OR (not \I2S:tx_underflow_sticky\ and \I2S:ctrl_2\ and \I2S:count_1\ and \I2S:txenable\)
	OR (not \I2S:tx_underflow_sticky\ and \I2S:ctrl_2\ and \I2S:count_2\ and \I2S:txenable\)
	OR (not \I2S:tx_underflow_sticky\ and \I2S:ctrl_2\ and \I2S:count_3\ and \I2S:txenable\)
	OR (not \I2S:tx_underflow_sticky\ and \I2S:ctrl_2\ and \I2S:count_4\ and \I2S:txenable\)
	OR (not \I2S:tx_underflow_sticky\ and \I2S:ctrl_2\ and \I2S:count_5\ and \I2S:txenable\)
	OR (not \I2S:tx_underflow_sticky\ and \I2S:ctrl_2\ and \I2S:count_6\ and \I2S:txenable\));

\I2S:tx_state_1\\D\ <= ((Net_2585 and \I2S:count_4\ and \I2S:count_3\ and \I2S:count_2\ and \I2S:count_1\)
	OR (Net_2585 and \I2S:count_5\ and \I2S:count_3\ and \I2S:count_2\ and \I2S:count_1\)
	OR not \I2S:txenable\);

\I2S:tx_state_0\\D\ <= ((not \I2S:count_5\ and not \I2S:count_4\ and Net_2585)
	OR (not \I2S:count_1\ and Net_2585)
	OR (not \I2S:count_2\ and Net_2585)
	OR (not \I2S:count_3\ and Net_2585)
	OR not \I2S:txenable\);

\AudioClkGen:UDB_ACG:sync:state_3\\D\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and not \AudioClkGen:UDB_ACG:transfer\ and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_0\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:transfer\ and \AudioClkGen:UDB_ACG:sync:state_3\));

\AudioClkGen:UDB_ACG:sync:state_2\\D\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:counterZ0\)
	OR (\AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:lastSof\)
	OR (not Net_3097 and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:sync:counterZ1\ and \AudioClkGen:UDB_ACG:sync:addr_2\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:transfer\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:addr_2\)
	OR (\AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:transfer\)
	OR (\AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:state_3\)
	OR (\AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:state_3\));

\AudioClkGen:UDB_ACG:sync:state_1\\D\ <= ((\AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:state_3\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:sync:counterZ0\ and \AudioClkGen:UDB_ACG:sync:addr_0\)
	OR (\AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:lastSof\)
	OR (not Net_3097 and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:sync:counterZ1\ and \AudioClkGen:UDB_ACG:sync:addr_1\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:addr_1\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:transfer\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\)
	OR (\AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:transfer\)
	OR (\AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:state_3\));

\AudioClkGen:UDB_ACG:sync:state_0\\D\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:sync:lastSof\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and Net_3097)
	OR (\AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:state_3\)
	OR (\AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:lastSof\)
	OR (not Net_3097 and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:sync:counterZ0\ and \AudioClkGen:UDB_ACG:sync:addr_1\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:addr_2\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:addr_1\)
	OR (\AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:sync:state_3\));

\AudioClkGen:UDB_ACG:sync_ready\\D\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync:addr_2\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync_ready\)
	OR (\AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync_ready\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync_ready\));

\AudioClkGen:UDB_ACG:sync:counterAddr_2\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\));

\AudioClkGen:UDB_ACG:sync:counterAddr_1\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_0\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:addr_0\));

\AudioClkGen:UDB_ACG:sync:counterAddr_0\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync:addr_1\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_0\));

\AudioClkGen:UDB_ACG:transfer\\D\ <= ((not \AudioClkGen:UDB_ACG:shaper:state_2\ and \AudioClkGen:UDB_ACG:sync_ready\ and \AudioClkGen:UDB_ACG:shaper:state_1\ and \AudioClkGen:UDB_ACG:shaper:state_0\));

\AudioClkGen:UDB_ACG:shaper:state_2\\D\ <= ((not \AudioClkGen:UDB_ACG:shaper:state_2\ and \AudioClkGen:UDB_ACG:sync_ready\ and \AudioClkGen:UDB_ACG:shaper:state_1\ and \AudioClkGen:UDB_ACG:shaper:state_0\)
	OR (not \AudioClkGen:UDB_ACG:sync:counterZ1\ and not \AudioClkGen:UDB_ACG:shaper:state_1\ and not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:shaper:state_2\)
	OR (not \AudioClkGen:UDB_ACG:shaper:state_1\ and not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:shaper:state_2\)
	OR (not \AudioClkGen:UDB_ACG:shaper:state_1\ and not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:sync:addr_0\ and \AudioClkGen:UDB_ACG:shaper:state_2\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_1\ and not \AudioClkGen:UDB_ACG:shaper:state_1\ and not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:shaper:state_2\)
	OR (not \AudioClkGen:UDB_ACG:sync:addr_2\ and not \AudioClkGen:UDB_ACG:shaper:state_1\ and not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:shaper:state_2\));

\AudioClkGen:UDB_ACG:shaper:state_1\\D\ <= ((not \AudioClkGen:UDB_ACG:shaper:state_2\ and not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:shaper:state_1\)
	OR (not \AudioClkGen:UDB_ACG:shaper:state_2\ and not \AudioClkGen:UDB_ACG:shaper:state_1\ and \AudioClkGen:UDB_ACG:shaper:state_0\));

\AudioClkGen:UDB_ACG:shaper:state_0\\D\ <= ((not \AudioClkGen:UDB_ACG:shaper:state_2\ and not \AudioClkGen:UDB_ACG:shaper:state_1\ and \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:shaper:cl0_1\)
	OR (not \AudioClkGen:UDB_ACG:shaper:state_2\ and not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:trigger_shaper\)
	OR (not \AudioClkGen:UDB_ACG:shaper:state_2\ and not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:shaper:state_1\));

\AudioClkGen:UDB_ACG:delta\\D\ <= ((not \AudioClkGen:UDB_ACG:shaper:state_2\ and not \AudioClkGen:UDB_ACG:shaper:state_1\ and not \AudioClkGen:UDB_ACG:shaper:cl0_1\ and \AudioClkGen:UDB_ACG:shaper:state_0\)
	OR (not \AudioClkGen:UDB_ACG:shaper:state_0\ and \AudioClkGen:UDB_ACG:delta\)
	OR (\AudioClkGen:UDB_ACG:shaper:state_1\ and \AudioClkGen:UDB_ACG:delta\)
	OR (\AudioClkGen:UDB_ACG:shaper:state_2\ and \AudioClkGen:UDB_ACG:delta\));

\AudioClkGen:Net_10\\D\ <= ((\AudioClkGen:UDB_ACG:div:state_1\ and \AudioClkGen:UDB_ACG:div:state_0\));

\AudioClkGen:UDB_ACG:div:state_1\\D\ <= ((not \AudioClkGen:UDB_ACG:div:state_0\ and not \AudioClkGen:UDB_ACG:div:deltaReg\)
	OR (not \AudioClkGen:UDB_ACG:trigger_shaper\ and \AudioClkGen:UDB_ACG:div:state_0\)
	OR (not \AudioClkGen:UDB_ACG:div:state_0\ and \AudioClkGen:UDB_ACG:div:state_1\)
	OR (not \AudioClkGen:UDB_ACG:div:state_1\ and \AudioClkGen:UDB_ACG:div:state_0\));

\AudioClkGen:UDB_ACG:div:state_0\\D\ <= ((not \AudioClkGen:UDB_ACG:div:state_1\ and not \AudioClkGen:UDB_ACG:div:state_0\ and \AudioClkGen:UDB_ACG:div:deltaReg\)
	OR (not \AudioClkGen:UDB_ACG:trigger_shaper\ and \AudioClkGen:UDB_ACG:div:state_1\ and \AudioClkGen:UDB_ACG:div:state_0\)
	OR (not \AudioClkGen:UDB_ACG:div:state_0\ and \AudioClkGen:UDB_ACG:div:state_1\ and \AudioClkGen:UDB_ACG:div:ce0\));

\AudioClkGen:UDB_ACG:div:deltaReg\\D\ <= ((\AudioClkGen:UDB_ACG:trigger_shaper\ and \AudioClkGen:UDB_ACG:delta\ and \AudioClkGen:UDB_ACG:div:state_1\ and \AudioClkGen:UDB_ACG:div:state_0\)
	OR (not \AudioClkGen:UDB_ACG:div:state_0\ and \AudioClkGen:UDB_ACG:div:deltaReg\)
	OR (not \AudioClkGen:UDB_ACG:div:state_1\ and \AudioClkGen:UDB_ACG:div:deltaReg\)
	OR (not \AudioClkGen:UDB_ACG:trigger_shaper\ and \AudioClkGen:UDB_ACG:div:deltaReg\));

Net_2731 <= ((\ByteSwap_Tx:enable\ and \ByteSwap_Tx:f0_not_full_stat\));

\ByteSwap_Tx:State_4\\D\ <= ((\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:f1_blk_stat\)
	OR (not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:f0_blk_stat\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_2\)
	OR (not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:State_0\)
	OR (\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:f1_blk_stat\)
	OR (not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_2\)
	OR (not \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_1\)
	OR (not \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_2\)
	OR (\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_0\));

\ByteSwap_Tx:State_3\\D\ <= ((not \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:f0_blk_stat\)
	OR (not \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_0\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:State_1\)
	OR (\ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:f1_blk_stat\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:State_0\)
	OR (not \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_2\)
	OR (not \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_1\)
	OR (\ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_0\)
	OR not \ByteSwap_Tx:enable\);

\ByteSwap_Tx:State_2\\D\ <= ((not \ByteSwap_Tx:State_1\ and not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_2\)
	OR (not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:f0_blk_stat\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_2\ and not \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_0\)
	OR (not \ByteSwap_Tx:State_1\ and not \ByteSwap_Tx:State_0\ and not \ByteSwap_Tx:f1_blk_stat\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_3\)
	OR (not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_1\ and not \ByteSwap_Tx:State_0\ and not \ByteSwap_Tx:f0_blk_stat\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_1\)
	OR (\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_0\)
	OR (\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_2\));

\ByteSwap_Tx:State_1\\D\ <= ((not \ByteSwap_Tx:State_2\ and not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_1\)
	OR (not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:f1_blk_stat\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_2\ and not \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_0\)
	OR (not \ByteSwap_Tx:State_2\ and not \ByteSwap_Tx:State_0\ and not \ByteSwap_Tx:f1_blk_stat\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_3\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_2\ and not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:resolution_ctrl\ and \ByteSwap_Tx:State_3\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_0\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_2\)
	OR (\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:State_0\)
	OR (\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_1\));

\ByteSwap_Tx:State_0\\D\ <= ((not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_2\ and not \ByteSwap_Tx:State_1\ and not \ByteSwap_Tx:State_0\ and not \ByteSwap_Tx:f0_blk_stat\ and \ByteSwap_Tx:enable\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:f0_blk_stat\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_1\)
	OR (not \ByteSwap_Tx:f1_blk_stat\ and \ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_1\)
	OR (\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_0\)
	OR (\ByteSwap_Tx:enable\ and \ByteSwap_Tx:State_4\ and \ByteSwap_Tx:State_0\));

\ByteSwap_Tx:f1_load\ <= ((not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_0\)
	OR (not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_1\));

\ByteSwap_Tx:d0_load\ <= ((not \ByteSwap_Tx:State_4\ and not \ByteSwap_Tx:State_3\ and not \ByteSwap_Tx:State_2\ and \ByteSwap_Tx:State_1\ and \ByteSwap_Tx:State_0\));

\PDM_CIC:tmp__LUT_DmaThrottle_R_reg_0\\D\ <= ((not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:cs_addr_1\ and not \PDM_CIC:Comb_R:f0_load\ and \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\ and \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:d0_reg_updated\)
	OR (not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:cs_addr_1\ and not \PDM_CIC:Comb_R:f0_load\ and \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ and \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:d0_reg_updated\));

\PDM_CIC:Integrator:reset\ <= (not \PDM_CIC:wire_int_en\);

Net_3458D <= ((not \PDM_CIC:Integrator:cs_addr_2\ and \PDM_CIC:Integrator:cs_addr_1\ and \PDM_CIC:Integrator:cs_addr_0\)
	OR (not \PDM_CIC:Integrator:cs_addr_1\ and Net_3458)
	OR (Net_3458 and \PDM_CIC:Integrator:cs_addr_0\)
	OR (not \PDM_CIC:Integrator:cs_addr_2\ and Net_3458));

\PDM_CIC:Integrator:first_count_1\\D\ <= (\PDM_CIC:Integrator:first_count_0\
	OR \PDM_CIC:Integrator:first_count_1\);

\PDM_CIC:Integrator:first_count_0\\D\ <= (not \PDM_CIC:Integrator:first_count_0\
	OR \PDM_CIC:Integrator:first_count_1\);

\PDM_CIC:Integrator:cnt_enable\\D\ <= ((not \PDM_CIC:Integrator:cs_addr_1\ and \PDM_CIC:Integrator:cs_addr_2\ and \PDM_CIC:Integrator:cs_addr_0\)
	OR (not \PDM_CIC:Integrator:first_count_0\ and \PDM_CIC:Integrator:first_count_1\));

\PDM_CIC:Integrator:f0_load\\D\ <= ((not \PDM_CIC:Integrator:cs_addr_0\ and \PDM_CIC:Integrator:cnt_tc\ and \PDM_CIC:Integrator:cs_addr_2\ and \PDM_CIC:Integrator:cs_addr_1\));

\PDM_CIC:Integrator:cs_addr_2\\D\ <= ((not \PDM_CIC:Integrator:cs_addr_2\ and \PDM_CIC:Integrator:cs_addr_1\ and \PDM_CIC:Integrator:cs_addr_0\)
	OR (not \PDM_CIC:Integrator:cs_addr_1\ and \PDM_CIC:Integrator:cs_addr_2\));

\PDM_CIC:Integrator:cs_addr_1\\D\ <= ((not \PDM_CIC:Integrator:cs_addr_2\ and not \PDM_CIC:Integrator:cs_addr_0\ and \PDM_CIC:Integrator:cs_addr_1\)
	OR (not \PDM_CIC:Integrator:cs_addr_1\ and \PDM_CIC:Integrator:cs_addr_0\));

\PDM_CIC:Integrator:cs_addr_0\\D\ <= ((not \PDM_CIC:Integrator:cs_addr_0\ and \PDM_CIC:Integrator:first_count_1\ and \PDM_CIC:Integrator:first_count_0\)
	OR (not \PDM_CIC:Integrator:cs_addr_0\ and \PDM_CIC:Integrator:cs_addr_1\)
	OR (not \PDM_CIC:Integrator:cs_addr_0\ and \PDM_CIC:Integrator:cs_addr_2\));

\PDM_CIC:Integrator:f1_load\\D\ <= (not \PDM_CIC:Integrator:cs_addr_0\
	OR \PDM_CIC:Integrator:cs_addr_1\
	OR \PDM_CIC:Integrator:cs_addr_2\);

\PDM_CIC:Integrator:pdm_data_reg_l\\D\ <= ((not \PDM_CIC:Integrator:cs_addr_0\ and Net_3512 and \PDM_CIC:Integrator:cs_addr_2\ and \PDM_CIC:Integrator:cs_addr_1\)
	OR (\PDM_CIC:Integrator:cs_addr_0\ and \PDM_CIC:Integrator:pdm_data_reg_l\)
	OR (not \PDM_CIC:Integrator:cs_addr_1\ and \PDM_CIC:Integrator:pdm_data_reg_l\)
	OR (not \PDM_CIC:Integrator:cs_addr_2\ and \PDM_CIC:Integrator:pdm_data_reg_l\));

\PDM_CIC:Net_3007\\D\ <= ((\PDM_CIC:Integrator:f0_load\ and \PDM_CIC:Integrator:out_fifo_full_l\));

\PDM_CIC:Integrator:pdm_data_reg_r\\D\ <= ((not \PDM_CIC:Integrator:cs_addr_2\ and Net_3512 and \PDM_CIC:Integrator:cs_addr_1\ and \PDM_CIC:Integrator:cs_addr_0\)
	OR (not \PDM_CIC:Integrator:cs_addr_0\ and \PDM_CIC:Integrator:pdm_data_reg_r\)
	OR (not \PDM_CIC:Integrator:cs_addr_1\ and \PDM_CIC:Integrator:pdm_data_reg_r\)
	OR (\PDM_CIC:Integrator:cs_addr_2\ and \PDM_CIC:Integrator:pdm_data_reg_r\));

\PDM_CIC:Net_3010\\D\ <= ((\PDM_CIC:Integrator:f0_load\ and \PDM_CIC:Integrator:out_fifo_full_r\));

\PDM_CIC:Comb_R:first_count_1\\D\ <= (\PDM_CIC:Comb_R:first_count_0\
	OR \PDM_CIC:Comb_R:first_count_1\);

\PDM_CIC:Comb_R:first_count_0\\D\ <= (not \PDM_CIC:Comb_R:first_count_0\
	OR \PDM_CIC:Comb_R:first_count_1\);

\PDM_CIC:Comb_R:cs_addr_2\\D\ <= ((not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:comb_loop_count_0\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:comb_loop_count_1\)
	OR (\PDM_CIC:Comb_R:cs_addr_2\ and MODIN3_0)
	OR (not MODIN3_1 and \PDM_CIC:Comb_R:cs_addr_2\)
	OR (\PDM_CIC:Comb_R:cs_addr_2\ and MODIN3_2)
	OR (\PDM_CIC:Comb_R:cs_addr_2\ and MODIN3_3)
	OR (not \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:cs_addr_2\)
	OR (not \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_2\));

\PDM_CIC:Comb_R:cs_addr_1\\D\ <= ((\PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_3)
	OR (\PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_2)
	OR (not MODIN3_1 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_0\)
	OR (\PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_0)
	OR (not \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:comb_loop_count_0\)
	OR (not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:comb_loop_count_1\ and \PDM_CIC:Comb_R:cs_addr_1\)
	OR (not \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Net_2664\)
	OR (not \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:cs_addr_1\)
	OR (not \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_0\));

\PDM_CIC:Comb_R:cs_addr_0\\D\ <= ((not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:cs_addr_1\ and not \PDM_CIC:Net_2664\ and \PDM_CIC:Comb_R:cs_addr_0\)
	OR (not \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:first_count_1\ and \PDM_CIC:Comb_R:first_count_0\)
	OR (\PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:comb_loop_count_0\)
	OR (not \PDM_CIC:Comb_R:comb_loop_count_1\ and \PDM_CIC:Comb_R:cs_addr_1\)
	OR (not \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:cs_addr_2\)
	OR (\PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\)
	OR (not \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:cs_addr_1\));

\PDM_CIC:Comb_R:f0_load\\D\ <= ((not MODIN3_3 and not MODIN3_2 and not MODIN3_0 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_1));

\PDM_CIC:Comb_R:shift_count_reg_3\\D\ <= ((not MODIN3_3 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_2 and MODIN3_1 and MODIN3_0)
	OR (not MODIN3_0 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_3)
	OR (not MODIN3_1 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_3)
	OR (not MODIN3_2 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_3));

\PDM_CIC:Comb_R:shift_count_reg_2\\D\ <= ((not MODIN3_2 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_1 and MODIN3_0)
	OR (not MODIN3_0 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_2)
	OR (not MODIN3_1 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_2));

\PDM_CIC:Comb_R:shift_count_reg_1\\D\ <= ((not MODIN3_0 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_1)
	OR (not MODIN3_1 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and MODIN3_0));

\PDM_CIC:Comb_R:shift_count_reg_0\\D\ <= ((not MODIN3_0 and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\));

\PDM_CIC:Comb_R:d0_reg_updated\\D\ <= ((not \PDM_CIC:Comb_R:d0_reg_updated\ and \PDM_CIC:Net_2665\)
	OR (\PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:d0_reg_updated\)
	OR (\PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:d0_reg_updated\)
	OR (not \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:d0_reg_updated\));

\PDM_CIC:Comb_R:f1_load\\D\ <= ((not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:cs_addr_0\)
	OR (not \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\));

\PDM_CIC:Net_2666\\D\ <= ((not \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\));

\PDM_CIC:Comb_R:comb_loop_count_1\\D\ <= ((not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:comb_loop_count_0\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:comb_loop_count_1\)
	OR (not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:comb_loop_count_1\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:comb_loop_count_0\));

\PDM_CIC:Comb_R:comb_loop_count_0\\D\ <= ((not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:comb_loop_count_0\ and \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:cs_addr_0\));

\PDM_CIC:wire_comb_ov_r\\D\ <= ((\PDM_CIC:Comb_R:f0_load\ and \PDM_CIC:Comb_R:out_fifo_full\));

\PDM_CIC:Comb_R:right_shift_msb\\D\ <= ((not \PDM_CIC:Comb_R:cs_addr_0\ and not \PDM_CIC:Comb_R:ce1_3\ and \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:cs_addr_1\)
	OR (\PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:right_shift_msb\)
	OR (not \PDM_CIC:Comb_R:cs_addr_1\ and \PDM_CIC:Comb_R:right_shift_msb\)
	OR (not \PDM_CIC:Comb_R:cs_addr_2\ and \PDM_CIC:Comb_R:right_shift_msb\));

\PDM_CIC:tmp__LUT_DmaThrottle_L_reg_0\\D\ <= ((not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:cs_addr_1\ and not \PDM_CIC:Comb_L:f0_load\ and \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:d0_reg_updated\)
	OR (not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:cs_addr_1\ and not \PDM_CIC:Comb_L:f0_load\ and \PDM_CIC:wire_int_ready_l\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:d0_reg_updated\));

\PDM_CIC:Comb_L:first_count_1\\D\ <= (\PDM_CIC:Comb_L:first_count_0\
	OR \PDM_CIC:Comb_L:first_count_1\);

\PDM_CIC:Comb_L:first_count_0\\D\ <= (not \PDM_CIC:Comb_L:first_count_0\
	OR \PDM_CIC:Comb_L:first_count_1\);

\PDM_CIC:Comb_L:cs_addr_2\\D\ <= ((not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:comb_loop_count_0\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:comb_loop_count_1\)
	OR (\PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:shift_count_reg_0\)
	OR (not \PDM_CIC:Comb_L:shift_count_reg_1\ and \PDM_CIC:Comb_L:cs_addr_2\)
	OR (\PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:shift_count_reg_2\)
	OR (\PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:shift_count_reg_3\)
	OR (not \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:cs_addr_2\)
	OR (not \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_2\));

\PDM_CIC:Comb_L:cs_addr_1\\D\ <= ((\PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_3\)
	OR (\PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_2\)
	OR (not \PDM_CIC:Comb_L:shift_count_reg_1\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_0\)
	OR (\PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_0\)
	OR (not \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:comb_loop_count_0\)
	OR (not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:comb_loop_count_1\ and \PDM_CIC:Comb_L:cs_addr_1\)
	OR (not \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Net_2548\)
	OR (not \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:cs_addr_1\)
	OR (not \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_0\));

\PDM_CIC:Comb_L:cs_addr_0\\D\ <= ((not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:cs_addr_1\ and not \PDM_CIC:Net_2548\ and \PDM_CIC:Comb_L:cs_addr_0\)
	OR (not \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:first_count_1\ and \PDM_CIC:Comb_L:first_count_0\)
	OR (\PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:comb_loop_count_0\)
	OR (not \PDM_CIC:Comb_L:comb_loop_count_1\ and \PDM_CIC:Comb_L:cs_addr_1\)
	OR (not \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:cs_addr_2\)
	OR (\PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\)
	OR (not \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:cs_addr_1\));

\PDM_CIC:Comb_L:f0_load\\D\ <= ((not \PDM_CIC:Comb_L:shift_count_reg_3\ and not \PDM_CIC:Comb_L:shift_count_reg_2\ and not \PDM_CIC:Comb_L:shift_count_reg_0\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_1\));

\PDM_CIC:Comb_L:shift_count_reg_3\\D\ <= ((not \PDM_CIC:Comb_L:shift_count_reg_3\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_2\ and \PDM_CIC:Comb_L:shift_count_reg_1\ and \PDM_CIC:Comb_L:shift_count_reg_0\)
	OR (not \PDM_CIC:Comb_L:shift_count_reg_0\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_3\)
	OR (not \PDM_CIC:Comb_L:shift_count_reg_1\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_3\)
	OR (not \PDM_CIC:Comb_L:shift_count_reg_2\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_3\));

\PDM_CIC:Comb_L:shift_count_reg_2\\D\ <= ((not \PDM_CIC:Comb_L:shift_count_reg_2\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_1\ and \PDM_CIC:Comb_L:shift_count_reg_0\)
	OR (not \PDM_CIC:Comb_L:shift_count_reg_0\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_2\)
	OR (not \PDM_CIC:Comb_L:shift_count_reg_1\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_2\));

\PDM_CIC:Comb_L:shift_count_reg_1\\D\ <= ((not \PDM_CIC:Comb_L:shift_count_reg_0\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_1\)
	OR (not \PDM_CIC:Comb_L:shift_count_reg_1\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:shift_count_reg_0\));

\PDM_CIC:Comb_L:shift_count_reg_0\\D\ <= ((not \PDM_CIC:Comb_L:shift_count_reg_0\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\));

\PDM_CIC:Comb_L:d0_reg_updated\\D\ <= ((not \PDM_CIC:Comb_L:d0_reg_updated\ and \PDM_CIC:Net_2654\)
	OR (\PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:d0_reg_updated\)
	OR (\PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:d0_reg_updated\)
	OR (not \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:d0_reg_updated\));

\PDM_CIC:Comb_L:f1_load\\D\ <= ((not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:cs_addr_0\)
	OR (not \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\));

\PDM_CIC:Net_2537\\D\ <= ((not \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\));

\PDM_CIC:Comb_L:comb_loop_count_1\\D\ <= ((not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:comb_loop_count_0\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:comb_loop_count_1\)
	OR (not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:comb_loop_count_1\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:comb_loop_count_0\));

\PDM_CIC:Comb_L:comb_loop_count_0\\D\ <= ((not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:comb_loop_count_0\ and \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:cs_addr_0\));

\PDM_CIC:wire_comb_ov_l\\D\ <= ((\PDM_CIC:Comb_L:f0_load\ and \PDM_CIC:Comb_L:out_fifo_full\));

\PDM_CIC:Comb_L:right_shift_msb\\D\ <= ((not \PDM_CIC:Comb_L:cs_addr_0\ and not \PDM_CIC:Comb_L:ce1_3\ and \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:cs_addr_1\)
	OR (\PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:right_shift_msb\)
	OR (not \PDM_CIC:Comb_L:cs_addr_1\ and \PDM_CIC:Comb_L:right_shift_msb\)
	OR (not \PDM_CIC:Comb_L:cs_addr_2\ and \PDM_CIC:Comb_L:right_shift_msb\));

\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\\D\ <= ((not \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ and \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\)
	OR \PDM_CIC:Net_2625\);

\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\\D\ <= ((not \PDM_CIC:Net_2548\ and not \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ and \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\)
	OR \PDM_CIC:Net_2625\);

\PDM_CIC:PulseConvert_IntDmaNrq_L:out_pulse\\D\ <= ((not \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ and \PDM_CIC:Net_2625\)
	OR (not \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ and \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\));

\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\\D\ <= ((not \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ and \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\)
	OR \PDM_CIC:Net_2651\);

\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\\D\ <= ((not \PDM_CIC:Net_2654\ and not \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ and \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\)
	OR \PDM_CIC:Net_2651\);

\PDM_CIC:PulseConvert_D0DmaNrq_L:out_pulse\\D\ <= ((not \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ and \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\)
	OR (not \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ and \PDM_CIC:Net_2651\));

\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\\D\ <= ((not \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ and \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\)
	OR \PDM_CIC:Net_2680\);

\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\\D\ <= ((not \PDM_CIC:Net_2664\ and not \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ and \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\)
	OR \PDM_CIC:Net_2680\);

\PDM_CIC:PulseConvert_IntDmaNrq_R:out_pulse\\D\ <= ((not \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ and \PDM_CIC:Net_2680\)
	OR (not \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ and \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\));

\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\\D\ <= ((not \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ and \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\)
	OR \PDM_CIC:Net_2669\);

\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\\D\ <= ((not \PDM_CIC:Net_2665\ and not \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ and \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\)
	OR \PDM_CIC:Net_2669\);

\PDM_CIC:PulseConvert_D0DmaNrq_R:out_pulse\\D\ <= ((not \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ and \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\)
	OR (not \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ and \PDM_CIC:Net_2669\));

PSOC_I2S_SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7d2f3aa-d23d-4113-af4d-7ad57d266155",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PSOC_I2S_SCLK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>Net_2585,
		fb=>(tmpFB_0__PSOC_I2S_SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_I2S_SCLK_net_0),
		siovref=>(tmpSIOVREF__PSOC_I2S_SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_I2S_SCLK_net_0);
\I2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>I2Sclk,
		enable=>tmpOE__PSOC_I2S_SCLK_net_0,
		clock_out=>\I2S:op_clk\);
\I2S:Sync:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2S:op_clk\,
		control=>(\I2S:ctrl_7\, \I2S:ctrl_6\, \I2S:ctrl_5\, \I2S:ctrl_4\,
			\I2S:ctrl_3\, \I2S:ctrl_2\, \I2S:ctrl_1\, \I2S:ctrl_0\));
\I2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2S:ctrl_2\,
		count=>(\I2S:count_6\, \I2S:count_5\, \I2S:count_4\, \I2S:count_3\,
			\I2S:count_2\, \I2S:count_1\, Net_2585),
		tc=>open);
\I2S:Tx:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_3491, \I2S:tx_status_0\),
		interrupt=>Net_3087);
\I2S:Tx:dpTx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010101000000000000110000001010100001010000000100000000000000010001010100000001000000110000101010000101000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2S:op_clk\,
		cs_addr=>(zero, \I2S:tx_state_1\, \I2S:tx_state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2S:tx_data_out\,
		f0_bus_stat=>Net_3491,
		f0_blk_stat=>\I2S:tx_f0_empty_stat\,
		f1_bus_stat=>\I2S:tx_f1_not_full_stat\,
		f1_blk_stat=>\I2S:tx_f1_empty_stat\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\AudioClkGen:Clock_SCK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6bd9c2a6-a0e0-4df8-bb96-a3ac99682977/4FEFF826-FE73-4552-BC78-338363449A6B",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>4,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_55,
		dig_domain_out=>open);
\AudioClkGen:Clock_I2S\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6bd9c2a6-a0e0-4df8-bb96-a3ac99682977/baf38f3a-cd74-45c7-b485-e0c519eead2a",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>8,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>I2Sclk,
		dig_domain_out=>open);
\AudioClkGen:UDB_ACG:CtlClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_3093,
		enable=>tmpOE__PSOC_I2S_SCLK_net_0,
		clock_out=>\AudioClkGen:UDB_ACG:clk_async\);
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		cs_addr=>(\AudioClkGen:UDB_ACG:sync:addr_2\, \AudioClkGen:UDB_ACG:sync:addr_1\, \AudioClkGen:UDB_ACG:sync:addr_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\AudioClkGen:UDB_ACG:sync:so_0\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\AudioClkGen:UDB_ACG:sync:SofCounter:carry\,
		sir=>zero,
		sor=>open,
		sil=>\AudioClkGen:UDB_ACG:sync:SofCounter:sh_right\,
		sol=>\AudioClkGen:UDB_ACG:sync:SofCounter:sh_left\,
		msbi=>\AudioClkGen:UDB_ACG:sync:SofCounter:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cmp_eq_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cmp_lt_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cmp_zero_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cmp_ff_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cap_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cap_0\),
		cfbi=>zero,
		cfbo=>\AudioClkGen:UDB_ACG:sync:SofCounter:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000011110000111100000001000000110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		cs_addr=>(\AudioClkGen:UDB_ACG:sync:addr_2\, \AudioClkGen:UDB_ACG:sync:addr_1\, \AudioClkGen:UDB_ACG:sync:addr_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\AudioClkGen:UDB_ACG:value\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\AudioClkGen:UDB_ACG:sync:SofCounter:carry\,
		co=>open,
		sir=>\AudioClkGen:UDB_ACG:sync:SofCounter:sh_left\,
		sor=>\AudioClkGen:UDB_ACG:sync:SofCounter:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\AudioClkGen:UDB_ACG:sync:SofCounter:msb\,
		cei=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cmp_eq_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_eq_0\),
		ceo=>open,
		cli=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cmp_lt_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_lt_0\),
		clo=>open,
		zi=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cmp_zero_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_zero_0\),
		zo=>open,
		fi=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cmp_ff_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cmp_ff_0\),
		fo=>open,
		capi=>(\AudioClkGen:UDB_ACG:sync:SofCounter:cap_1\, \AudioClkGen:UDB_ACG:sync:SofCounter:cap_0\),
		capo=>open,
		cfbi=>\AudioClkGen:UDB_ACG:sync:SofCounter:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\AudioClkGen:UDB_ACG:sync:Counter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001000000001000000010000000000000000100000010100000001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000001000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		cs_addr=>(\AudioClkGen:UDB_ACG:sync:counterAddr_2\, \AudioClkGen:UDB_ACG:sync:counterAddr_1\, \AudioClkGen:UDB_ACG:sync:counterAddr_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\AudioClkGen:UDB_ACG:sync:counterZ0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>\AudioClkGen:UDB_ACG:sync:counterZ1\,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\AudioClkGen:UDB_ACG:shaper:Div:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000101000000001000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		cs_addr=>(\AudioClkGen:UDB_ACG:shaper:state_2\, \AudioClkGen:UDB_ACG:shaper:state_1\, \AudioClkGen:UDB_ACG:shaper:state_0\),
		route_si=>\AudioClkGen:UDB_ACG:value\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\AudioClkGen:UDB_ACG:shaper:cl0_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\AudioClkGen:UDB_ACG:shaper:Div:carry\,
		sir=>zero,
		sor=>open,
		sil=>\AudioClkGen:UDB_ACG:shaper:Div:sh_right\,
		sol=>\AudioClkGen:UDB_ACG:shaper:Div:sh_left\,
		msbi=>\AudioClkGen:UDB_ACG:shaper:Div:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\AudioClkGen:UDB_ACG:shaper:Div:cmp_eq_1\, \AudioClkGen:UDB_ACG:shaper:Div:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\AudioClkGen:UDB_ACG:shaper:Div:cmp_lt_1\, \AudioClkGen:UDB_ACG:shaper:Div:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\AudioClkGen:UDB_ACG:shaper:Div:cmp_zero_1\, \AudioClkGen:UDB_ACG:shaper:Div:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\AudioClkGen:UDB_ACG:shaper:Div:cmp_ff_1\, \AudioClkGen:UDB_ACG:shaper:Div:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\AudioClkGen:UDB_ACG:shaper:Div:cap_1\, \AudioClkGen:UDB_ACG:shaper:Div:cap_0\),
		cfbi=>zero,
		cfbo=>\AudioClkGen:UDB_ACG:shaper:Div:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\AudioClkGen:UDB_ACG:shaper:Div:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000011110000111100000001000010110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		cs_addr=>(\AudioClkGen:UDB_ACG:shaper:state_2\, \AudioClkGen:UDB_ACG:shaper:state_1\, \AudioClkGen:UDB_ACG:shaper:state_0\),
		route_si=>\AudioClkGen:UDB_ACG:value\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\AudioClkGen:UDB_ACG:shaper:cl0_1\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\AudioClkGen:UDB_ACG:shaper:Div:carry\,
		co=>open,
		sir=>\AudioClkGen:UDB_ACG:shaper:Div:sh_left\,
		sor=>\AudioClkGen:UDB_ACG:shaper:Div:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\AudioClkGen:UDB_ACG:shaper:Div:msb\,
		cei=>(\AudioClkGen:UDB_ACG:shaper:Div:cmp_eq_1\, \AudioClkGen:UDB_ACG:shaper:Div:cmp_eq_0\),
		ceo=>open,
		cli=>(\AudioClkGen:UDB_ACG:shaper:Div:cmp_lt_1\, \AudioClkGen:UDB_ACG:shaper:Div:cmp_lt_0\),
		clo=>open,
		zi=>(\AudioClkGen:UDB_ACG:shaper:Div:cmp_zero_1\, \AudioClkGen:UDB_ACG:shaper:Div:cmp_zero_0\),
		zo=>open,
		fi=>(\AudioClkGen:UDB_ACG:shaper:Div:cmp_ff_1\, \AudioClkGen:UDB_ACG:shaper:Div:cmp_ff_0\),
		fo=>open,
		capi=>(\AudioClkGen:UDB_ACG:shaper:Div:cap_1\, \AudioClkGen:UDB_ACG:shaper:Div:cap_0\),
		capo=>open,
		cfbi=>\AudioClkGen:UDB_ACG:shaper:Div:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\AudioClkGen:UDB_ACG:div:Div:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000000000000000000000100000010000000010000001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000001000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		cs_addr=>(zero, \AudioClkGen:UDB_ACG:div:state_1\, \AudioClkGen:UDB_ACG:div:state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\AudioClkGen:UDB_ACG:div:ce0\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\AudioClkGen:UDB_ACG:trigger_shaper\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
AudioClkGen_Ref:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e6671276-928b-43c3-9ec6-182c8cabd129",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3093,
		dig_domain_out=>open);
ClkGenOut_Sync:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"558cc633-7774-4147-a97d-c1456e6976c2",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3096,
		dig_domain_out=>open);
PSOC_CODEC_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c1dfc243-c1c4-407d-ba37-2456232eae7b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PSOC_CODEC_RST",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PSOC_CODEC_RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_CODEC_RST_net_0),
		siovref=>(tmpSIOVREF__PSOC_CODEC_RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_CODEC_RST_net_0);
TxDMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_2986,
		trq=>zero,
		nrq=>Net_2611);
isr_TxDMADone:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2611);
PSOC_I2S_SDTO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3312e0d1-b0a2-4761-9233-a556b3401f39",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PSOC_I2S_SDTO",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>Net_2161,
		fb=>(tmpFB_0__PSOC_I2S_SDTO_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_I2S_SDTO_net_0),
		siovref=>(tmpSIOVREF__PSOC_I2S_SDTO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_I2S_SDTO_net_0);
isr_InDMADone:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2599);
USBInDMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>zero,
		trq=>zero,
		nrq=>Net_2599);
SyncClock_Tx:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ce04e8f0-4581-4db1-9e4c-5a43b7a885fe",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2837,
		dig_domain_out=>open);
PSOC_I2S_MCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8843558f-8028-4242-b419-20e93446a62f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PSOC_I2S_MCLK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>Net_55,
		fb=>(tmpFB_0__PSOC_I2S_MCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_I2S_MCLK_net_0),
		siovref=>(tmpSIOVREF__PSOC_I2S_MCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_I2S_MCLK_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"98516190-ad4b-4900-934a-2fc3baba0706",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3510,
		dig_domain_out=>open);
\I2C_Master:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C_Master:Net_697\);
\I2C_Master:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_Master:bus_clk\,
		scl_in=>\I2C_Master:Net_1109_0\,
		sda_in=>\I2C_Master:Net_1109_1\,
		scl_out=>\I2C_Master:Net_643_0\,
		sda_out=>\I2C_Master:sda_x_wire\,
		interrupt=>\I2C_Master:Net_697\);
\I2C_Master:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_Master:bus_clk\,
		dig_domain_out=>open);
\I2C_Master:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_Master:Net_643_0\,
		oe=>tmpOE__PSOC_I2S_SCLK_net_0,
		y=>Net_3434,
		yfb=>\I2C_Master:Net_1109_0\);
\I2C_Master:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_Master:sda_x_wire\,
		oe=>tmpOE__PSOC_I2S_SCLK_net_0,
		y=>Net_3433,
		yfb=>\I2C_Master:Net_1109_1\);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"I2C_SCL",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_3434,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
ByteSwapClock_Tx:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"de3529db-ffe7-41ec-9b56-87e7285a8018",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3100,
		dig_domain_out=>open);
USBOutDMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>zero,
		trq=>zero,
		nrq=>Net_3362);
PSOC_SW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PLAYBACK_SW",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PSOC_SW_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_SW_net_0),
		siovref=>(tmpSIOVREF__PSOC_SW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_SW_net_0);
PSOC_STATUS_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f03eb16-8645-4ee8-94d5-5667785fdbee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PSOC_STATUS",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PSOC_STATUS_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_STATUS_LED_net_0),
		siovref=>(tmpSIOVREF__PSOC_STATUS_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_STATUS_LED_net_0);
\SystemTickTimer:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"0335EFD7-9943-4db5-B556-454A5AD8A118")
	PORT MAP(sig_out=>Net_3528);
isr_Tick:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3528);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"I2C_SDA",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_3433,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
PSOC_I2S_LRCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f110f600-1aee-49c0-bbad-738496221ccc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PSOC_I2S_LRCLK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>Net_2586,
		fb=>(tmpFB_0__PSOC_I2S_LRCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_I2S_LRCLK_net_0),
		siovref=>(tmpSIOVREF__PSOC_I2S_LRCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_I2S_LRCLK_net_0);
I2S_Tx_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_3491,
		trq=>zero,
		nrq=>Net_3103);
PSOC_PDM_DataIn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PDM_DATA",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>Net_3512,
		analog=>(open),
		io=>(tmpIO_0__PSOC_PDM_DataIn_net_0),
		siovref=>(tmpSIOVREF__PSOC_PDM_DataIn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_PDM_DataIn_net_0);
\ByteSwap_Tx:ControlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ByteSwap_Tx:ctrl_7\, \ByteSwap_Tx:ctrl_6\, \ByteSwap_Tx:ctrl_5\, \ByteSwap_Tx:ctrl_4\,
			\ByteSwap_Tx:ctrl_3\, \ByteSwap_Tx:ctrl_2\, \ByteSwap_Tx:ctrl_1\, \ByteSwap_Tx:ctrl_0\));
\ByteSwap_Tx:dp_ByteSwap:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000010101000010000000000000000010000000000001100000000000000100000000000000000000000000100000000000011111111000000001111111111111111000000000000000000001100000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3100,
		cs_addr=>(\ByteSwap_Tx:State_2\, \ByteSwap_Tx:State_1\, \ByteSwap_Tx:State_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\ByteSwap_Tx:f1_load\,
		d0_load=>\ByteSwap_Tx:d0_load\,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ByteSwap_Tx:f0_not_full_stat\,
		f0_blk_stat=>\ByteSwap_Tx:f0_blk_stat\,
		f1_bus_stat=>\ByteSwap_Tx:f1_not_empty_stat\,
		f1_blk_stat=>\ByteSwap_Tx:f1_blk_stat\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TX_Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_2837,
		sc_in=>Net_2731,
		sc_out=>Net_2986);
Clock_CIC:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"348f384c-e486-4fca-8edd-5218df4eedac",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>2,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3495,
		dig_domain_out=>open);
CICOut_L:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_85,
		trq=>zero,
		nrq=>Net_3125);
isr_CICOverflow:cy_isr_v1_0
	GENERIC MAP(int_type=>"01")
	PORT MAP(int_signal=>Net_3513);
CICOut_R:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_3506,
		trq=>zero,
		nrq=>Net_3129);
PSOC_PDM_ClkOut:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"290d805b-147c-4325-9daf-32135f4cc796",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PDM_CLOCK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>Net_3458,
		fb=>(tmpFB_0__PSOC_PDM_ClkOut_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_PDM_ClkOut_net_0),
		siovref=>(tmpSIOVREF__PSOC_PDM_ClkOut_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_PDM_ClkOut_net_0);
\Droop_Filter:DFB\:cy_psoc3_dfb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>zero,
		in_1=>zero,
		in_2=>zero,
		out_1=>Net_3136,
		out_2=>Net_3137,
		dmareq_1=>Net_3533,
		dmareq_2=>Net_3138,
		interrupt=>Net_3133);
RxDMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_3533,
		trq=>zero,
		nrq=>Net_3555);
isr_RxDMADone:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3555);
PSOC_PDM_LR_SEL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f52a568d-72ba-4243-acda-5d6586ce9c05",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"PDM_LR_SELECT",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PSOC_PDM_LR_SEL_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_PDM_LR_SEL_net_0),
		siovref=>(tmpSIOVREF__PSOC_PDM_LR_SEL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_PDM_LR_SEL_net_0);
\PDM_CIC:Integrator:Counter7\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0011111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>Net_3495,
		reset=>\PDM_CIC:Integrator:reset\,
		load=>zero,
		enable=>\PDM_CIC:Integrator:cnt_enable\,
		count=>open,
		tc=>\PDM_CIC:Integrator:cnt_tc\);
\PDM_CIC:Integrator:genblk2:dp32_l:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000100000000000000110000011101000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000010000000000000000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Integrator:cs_addr_2\, \PDM_CIC:Integrator:cs_addr_1\, \PDM_CIC:Integrator:cs_addr_0\),
		route_si=>zero,
		route_ci=>\PDM_CIC:Integrator:pdm_data_reg_l\,
		f0_load=>\PDM_CIC:Integrator:f0_load\,
		f1_load=>\PDM_CIC:Integrator:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Integrator:f0_bus_stat_l_0\,
		f0_blk_stat=>\PDM_CIC:Integrator:f0_blk_stat_l_0\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PDM_CIC:Integrator:genblk2:dp32_l:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_right0\,
		sol=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_left0\,
		msbi=>\PDM_CIC:Integrator:genblk2:dp32_l:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cap0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cap0_0\),
		cfbi=>zero,
		cfbo=>\PDM_CIC:Integrator:genblk2:dp32_l:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Integrator:genblk2:dp32_l:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Integrator:cs_addr_2\, \PDM_CIC:Integrator:cs_addr_1\, \PDM_CIC:Integrator:cs_addr_0\),
		route_si=>zero,
		route_ci=>\PDM_CIC:Integrator:pdm_data_reg_l\,
		f0_load=>\PDM_CIC:Integrator:f0_load\,
		f1_load=>\PDM_CIC:Integrator:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Integrator:f0_bus_stat_l_1\,
		f0_blk_stat=>\PDM_CIC:Integrator:f0_blk_stat_l_1\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Integrator:genblk2:dp32_l:carry0\,
		co=>\PDM_CIC:Integrator:genblk2:dp32_l:carry1\,
		sir=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_left0\,
		sor=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_right0\,
		sil=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_right1\,
		sol=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_left1\,
		msbi=>\PDM_CIC:Integrator:genblk2:dp32_l:msb1\,
		msbo=>\PDM_CIC:Integrator:genblk2:dp32_l:msb0\,
		cei=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq0_0\),
		ceo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq1_0\),
		cli=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt0_0\),
		clo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt1_0\),
		zi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero0_0\),
		zo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero1_0\),
		fi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff0_0\),
		fo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff1_0\),
		capi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cap0_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cap0_0\),
		capo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cap1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cap1_0\),
		cfbi=>\PDM_CIC:Integrator:genblk2:dp32_l:cfb0\,
		cfbo=>\PDM_CIC:Integrator:genblk2:dp32_l:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Integrator:genblk2:dp32_l:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Integrator:cs_addr_2\, \PDM_CIC:Integrator:cs_addr_1\, \PDM_CIC:Integrator:cs_addr_0\),
		route_si=>zero,
		route_ci=>\PDM_CIC:Integrator:pdm_data_reg_l\,
		f0_load=>\PDM_CIC:Integrator:f0_load\,
		f1_load=>\PDM_CIC:Integrator:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Integrator:f0_bus_stat_l_2\,
		f0_blk_stat=>\PDM_CIC:Integrator:f0_blk_stat_l_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Integrator:genblk2:dp32_l:carry1\,
		co=>\PDM_CIC:Integrator:genblk2:dp32_l:carry2\,
		sir=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_left1\,
		sor=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_right1\,
		sil=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_right2\,
		sol=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_left2\,
		msbi=>\PDM_CIC:Integrator:genblk2:dp32_l:msb2\,
		msbo=>\PDM_CIC:Integrator:genblk2:dp32_l:msb1\,
		cei=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq1_0\),
		ceo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq2_0\),
		cli=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt1_0\),
		clo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt2_0\),
		zi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero1_0\),
		zo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero2_0\),
		fi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff1_0\),
		fo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff2_0\),
		capi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cap1_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cap1_0\),
		capo=>(\PDM_CIC:Integrator:genblk2:dp32_l:cap2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cap2_0\),
		cfbi=>\PDM_CIC:Integrator:genblk2:dp32_l:cfb1\,
		cfbo=>\PDM_CIC:Integrator:genblk2:dp32_l:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Integrator:genblk2:dp32_l:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Integrator:cs_addr_2\, \PDM_CIC:Integrator:cs_addr_1\, \PDM_CIC:Integrator:cs_addr_0\),
		route_si=>zero,
		route_ci=>\PDM_CIC:Integrator:pdm_data_reg_l\,
		f0_load=>\PDM_CIC:Integrator:f0_load\,
		f1_load=>\PDM_CIC:Integrator:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:wire_int_ready_l\,
		f0_blk_stat=>\PDM_CIC:Integrator:f0_blk_stat_l_3\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Integrator:genblk2:dp32_l:carry2\,
		co=>open,
		sir=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_left2\,
		sor=>\PDM_CIC:Integrator:genblk2:dp32_l:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PDM_CIC:Integrator:genblk2:dp32_l:msb2\,
		cei=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_eq2_0\),
		ceo=>open,
		cli=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_lt2_0\),
		clo=>open,
		zi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_zero2_0\),
		zo=>open,
		fi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cmp_ff2_0\),
		fo=>open,
		capi=>(\PDM_CIC:Integrator:genblk2:dp32_l:cap2_1\, \PDM_CIC:Integrator:genblk2:dp32_l:cap2_0\),
		capo=>open,
		cfbi=>\PDM_CIC:Integrator:genblk2:dp32_l:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Integrator:genblk3:dp32_r:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000100000000000000110000011101000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000010000000000000000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Integrator:cs_addr_2\, \PDM_CIC:Integrator:cs_addr_1\, \PDM_CIC:Integrator:cs_addr_0\),
		route_si=>zero,
		route_ci=>\PDM_CIC:Integrator:pdm_data_reg_r\,
		f0_load=>\PDM_CIC:Integrator:f0_load\,
		f1_load=>\PDM_CIC:Integrator:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Integrator:f0_bus_stat_r_0\,
		f0_blk_stat=>\PDM_CIC:Integrator:f0_blk_stat_r_0\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PDM_CIC:Integrator:genblk3:dp32_r:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_right0\,
		sol=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_left0\,
		msbi=>\PDM_CIC:Integrator:genblk3:dp32_r:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cap0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cap0_0\),
		cfbi=>zero,
		cfbo=>\PDM_CIC:Integrator:genblk3:dp32_r:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Integrator:genblk3:dp32_r:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Integrator:cs_addr_2\, \PDM_CIC:Integrator:cs_addr_1\, \PDM_CIC:Integrator:cs_addr_0\),
		route_si=>zero,
		route_ci=>\PDM_CIC:Integrator:pdm_data_reg_r\,
		f0_load=>\PDM_CIC:Integrator:f0_load\,
		f1_load=>\PDM_CIC:Integrator:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Integrator:f0_bus_stat_r_1\,
		f0_blk_stat=>\PDM_CIC:Integrator:f0_blk_stat_r_1\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Integrator:genblk3:dp32_r:carry0\,
		co=>\PDM_CIC:Integrator:genblk3:dp32_r:carry1\,
		sir=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_left0\,
		sor=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_right0\,
		sil=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_right1\,
		sol=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_left1\,
		msbi=>\PDM_CIC:Integrator:genblk3:dp32_r:msb1\,
		msbo=>\PDM_CIC:Integrator:genblk3:dp32_r:msb0\,
		cei=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq0_0\),
		ceo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq1_0\),
		cli=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt0_0\),
		clo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt1_0\),
		zi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero0_0\),
		zo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero1_0\),
		fi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff0_0\),
		fo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff1_0\),
		capi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cap0_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cap0_0\),
		capo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cap1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cap1_0\),
		cfbi=>\PDM_CIC:Integrator:genblk3:dp32_r:cfb0\,
		cfbo=>\PDM_CIC:Integrator:genblk3:dp32_r:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Integrator:genblk3:dp32_r:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Integrator:cs_addr_2\, \PDM_CIC:Integrator:cs_addr_1\, \PDM_CIC:Integrator:cs_addr_0\),
		route_si=>zero,
		route_ci=>\PDM_CIC:Integrator:pdm_data_reg_r\,
		f0_load=>\PDM_CIC:Integrator:f0_load\,
		f1_load=>\PDM_CIC:Integrator:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Integrator:f0_bus_stat_r_2\,
		f0_blk_stat=>\PDM_CIC:Integrator:f0_blk_stat_r_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Integrator:genblk3:dp32_r:carry1\,
		co=>\PDM_CIC:Integrator:genblk3:dp32_r:carry2\,
		sir=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_left1\,
		sor=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_right1\,
		sil=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_right2\,
		sol=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_left2\,
		msbi=>\PDM_CIC:Integrator:genblk3:dp32_r:msb2\,
		msbo=>\PDM_CIC:Integrator:genblk3:dp32_r:msb1\,
		cei=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq1_0\),
		ceo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq2_0\),
		cli=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt1_0\),
		clo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt2_0\),
		zi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero1_0\),
		zo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero2_0\),
		fi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff1_0\),
		fo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff2_0\),
		capi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cap1_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cap1_0\),
		capo=>(\PDM_CIC:Integrator:genblk3:dp32_r:cap2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cap2_0\),
		cfbi=>\PDM_CIC:Integrator:genblk3:dp32_r:cfb1\,
		cfbo=>\PDM_CIC:Integrator:genblk3:dp32_r:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Integrator:genblk3:dp32_r:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Integrator:cs_addr_2\, \PDM_CIC:Integrator:cs_addr_1\, \PDM_CIC:Integrator:cs_addr_0\),
		route_si=>zero,
		route_ci=>\PDM_CIC:Integrator:pdm_data_reg_r\,
		f0_load=>\PDM_CIC:Integrator:f0_load\,
		f1_load=>\PDM_CIC:Integrator:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\,
		f0_blk_stat=>\PDM_CIC:Integrator:f0_blk_stat_r_3\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Integrator:genblk3:dp32_r:carry2\,
		co=>open,
		sir=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_left2\,
		sor=>\PDM_CIC:Integrator:genblk3:dp32_r:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PDM_CIC:Integrator:genblk3:dp32_r:msb2\,
		cei=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_eq2_0\),
		ceo=>open,
		cli=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_lt2_0\),
		clo=>open,
		zi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_zero2_0\),
		zo=>open,
		fi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cmp_ff2_0\),
		fo=>open,
		capi=>(\PDM_CIC:Integrator:genblk3:dp32_r:cap2_1\, \PDM_CIC:Integrator:genblk3:dp32_r:cap2_0\),
		capo=>open,
		cfbi=>\PDM_CIC:Integrator:genblk3:dp32_r:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:genblk1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PDM_CIC:Comb_R:genblk2:dp32:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000000000000001101000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Comb_R:cs_addr_2\, \PDM_CIC:Comb_R:cs_addr_1\, \PDM_CIC:Comb_R:cs_addr_0\),
		route_si=>\PDM_CIC:Comb_R:right_shift_msb\,
		route_ci=>zero,
		f0_load=>\PDM_CIC:Comb_R:f0_load\,
		f1_load=>\PDM_CIC:Comb_R:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PDM_CIC:Comb_R:ce1_0\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Comb_R:f0_bus_stat_0\,
		f0_blk_stat=>\PDM_CIC:Comb_R:f0_blk_stat_0\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PDM_CIC:Comb_R:genblk2:dp32:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\PDM_CIC:Comb_R:genblk2:dp32:sh_right0\,
		sol=>\PDM_CIC:Comb_R:genblk2:dp32:sh_left0\,
		msbi=>\PDM_CIC:Comb_R:genblk2:dp32:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_eq0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_lt0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_zero0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_ff0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\PDM_CIC:Comb_R:genblk2:dp32:cap0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cap0_0\),
		cfbi=>zero,
		cfbo=>\PDM_CIC:Comb_R:genblk2:dp32:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Comb_R:genblk2:dp32:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Comb_R:cs_addr_2\, \PDM_CIC:Comb_R:cs_addr_1\, \PDM_CIC:Comb_R:cs_addr_0\),
		route_si=>\PDM_CIC:Comb_R:right_shift_msb\,
		route_ci=>zero,
		f0_load=>\PDM_CIC:Comb_R:f0_load\,
		f1_load=>\PDM_CIC:Comb_R:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PDM_CIC:Comb_R:ce1_1\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Comb_R:f0_bus_stat_1\,
		f0_blk_stat=>\PDM_CIC:Comb_R:f0_blk_stat_1\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Comb_R:genblk2:dp32:carry0\,
		co=>\PDM_CIC:Comb_R:genblk2:dp32:carry1\,
		sir=>\PDM_CIC:Comb_R:genblk2:dp32:sh_left0\,
		sor=>\PDM_CIC:Comb_R:genblk2:dp32:sh_right0\,
		sil=>\PDM_CIC:Comb_R:genblk2:dp32:sh_right1\,
		sol=>\PDM_CIC:Comb_R:genblk2:dp32:sh_left1\,
		msbi=>\PDM_CIC:Comb_R:genblk2:dp32:msb1\,
		msbo=>\PDM_CIC:Comb_R:genblk2:dp32:msb0\,
		cei=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_eq0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq0_0\),
		ceo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_eq1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq1_0\),
		cli=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_lt0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt0_0\),
		clo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_lt1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt1_0\),
		zi=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_zero0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero0_0\),
		zo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_zero1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero1_0\),
		fi=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_ff0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff0_0\),
		fo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_ff1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff1_0\),
		capi=>(\PDM_CIC:Comb_R:genblk2:dp32:cap0_1\, \PDM_CIC:Comb_R:genblk2:dp32:cap0_0\),
		capo=>(\PDM_CIC:Comb_R:genblk2:dp32:cap1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cap1_0\),
		cfbi=>\PDM_CIC:Comb_R:genblk2:dp32:cfb0\,
		cfbo=>\PDM_CIC:Comb_R:genblk2:dp32:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Comb_R:genblk2:dp32:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Comb_R:cs_addr_2\, \PDM_CIC:Comb_R:cs_addr_1\, \PDM_CIC:Comb_R:cs_addr_0\),
		route_si=>\PDM_CIC:Comb_R:right_shift_msb\,
		route_ci=>zero,
		f0_load=>\PDM_CIC:Comb_R:f0_load\,
		f1_load=>\PDM_CIC:Comb_R:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PDM_CIC:Comb_R:ce1_2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Comb_R:f0_bus_stat_2\,
		f0_blk_stat=>\PDM_CIC:Comb_R:f0_blk_stat_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Comb_R:genblk2:dp32:carry1\,
		co=>\PDM_CIC:Comb_R:genblk2:dp32:carry2\,
		sir=>\PDM_CIC:Comb_R:genblk2:dp32:sh_left1\,
		sor=>\PDM_CIC:Comb_R:genblk2:dp32:sh_right1\,
		sil=>\PDM_CIC:Comb_R:genblk2:dp32:sh_right2\,
		sol=>\PDM_CIC:Comb_R:genblk2:dp32:sh_left2\,
		msbi=>\PDM_CIC:Comb_R:genblk2:dp32:msb2\,
		msbo=>\PDM_CIC:Comb_R:genblk2:dp32:msb1\,
		cei=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_eq1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq1_0\),
		ceo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_eq2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq2_0\),
		cli=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_lt1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt1_0\),
		clo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_lt2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt2_0\),
		zi=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_zero1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero1_0\),
		zo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_zero2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero2_0\),
		fi=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_ff1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff1_0\),
		fo=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_ff2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff2_0\),
		capi=>(\PDM_CIC:Comb_R:genblk2:dp32:cap1_1\, \PDM_CIC:Comb_R:genblk2:dp32:cap1_0\),
		capo=>(\PDM_CIC:Comb_R:genblk2:dp32:cap2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cap2_0\),
		cfbi=>\PDM_CIC:Comb_R:genblk2:dp32:cfb1\,
		cfbo=>\PDM_CIC:Comb_R:genblk2:dp32:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Comb_R:genblk2:dp32:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001000000011111111101011111001001001000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Comb_R:cs_addr_2\, \PDM_CIC:Comb_R:cs_addr_1\, \PDM_CIC:Comb_R:cs_addr_0\),
		route_si=>\PDM_CIC:Comb_R:right_shift_msb\,
		route_ci=>zero,
		f0_load=>\PDM_CIC:Comb_R:f0_load\,
		f1_load=>\PDM_CIC:Comb_R:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PDM_CIC:Comb_R:ce1_3\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_3506,
		f0_blk_stat=>\PDM_CIC:Comb_R:f0_blk_stat_3\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Comb_R:genblk2:dp32:carry2\,
		co=>open,
		sir=>\PDM_CIC:Comb_R:genblk2:dp32:sh_left2\,
		sor=>\PDM_CIC:Comb_R:genblk2:dp32:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PDM_CIC:Comb_R:genblk2:dp32:msb2\,
		cei=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_eq2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_eq2_0\),
		ceo=>open,
		cli=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_lt2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_lt2_0\),
		clo=>open,
		zi=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_zero2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_zero2_0\),
		zo=>open,
		fi=>(\PDM_CIC:Comb_R:genblk2:dp32:cmp_ff2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cmp_ff2_0\),
		fo=>open,
		capi=>(\PDM_CIC:Comb_R:genblk2:dp32:cap2_1\, \PDM_CIC:Comb_R:genblk2:dp32:cap2_0\),
		capo=>open,
		cfbi=>\PDM_CIC:Comb_R:genblk2:dp32:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_R:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PDM_CIC:DMA_CombD0Update_R\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\PDM_CIC:Net_2666\,
		trq=>zero,
		nrq=>\PDM_CIC:Net_2669\);
\PDM_CIC:DMA_CombD0Update_L\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\PDM_CIC:Net_2537\,
		trq=>zero,
		nrq=>\PDM_CIC:Net_2651\);
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>Net_3495,
		control=>(\PDM_CIC:Int_Ctrl_Reg:control_7\, \PDM_CIC:Int_Ctrl_Reg:control_6\, \PDM_CIC:Int_Ctrl_Reg:control_5\, \PDM_CIC:Int_Ctrl_Reg:control_4\,
			\PDM_CIC:Int_Ctrl_Reg:control_3\, \PDM_CIC:Int_Ctrl_Reg:control_2\, \PDM_CIC:Int_Ctrl_Reg:control_1\, \PDM_CIC:wire_int_en\));
\PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:genblk1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PDM_CIC:Comb_L:genblk2:dp32:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000000000000001101000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Comb_L:cs_addr_2\, \PDM_CIC:Comb_L:cs_addr_1\, \PDM_CIC:Comb_L:cs_addr_0\),
		route_si=>\PDM_CIC:Comb_L:right_shift_msb\,
		route_ci=>zero,
		f0_load=>\PDM_CIC:Comb_L:f0_load\,
		f1_load=>\PDM_CIC:Comb_L:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PDM_CIC:Comb_L:ce1_0\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Comb_L:f0_bus_stat_0\,
		f0_blk_stat=>\PDM_CIC:Comb_L:f0_blk_stat_0\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PDM_CIC:Comb_L:genblk2:dp32:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\PDM_CIC:Comb_L:genblk2:dp32:sh_right0\,
		sol=>\PDM_CIC:Comb_L:genblk2:dp32:sh_left0\,
		msbi=>\PDM_CIC:Comb_L:genblk2:dp32:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_eq0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_lt0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_zero0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_ff0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\PDM_CIC:Comb_L:genblk2:dp32:cap0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cap0_0\),
		cfbi=>zero,
		cfbo=>\PDM_CIC:Comb_L:genblk2:dp32:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Comb_L:genblk2:dp32:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Comb_L:cs_addr_2\, \PDM_CIC:Comb_L:cs_addr_1\, \PDM_CIC:Comb_L:cs_addr_0\),
		route_si=>\PDM_CIC:Comb_L:right_shift_msb\,
		route_ci=>zero,
		f0_load=>\PDM_CIC:Comb_L:f0_load\,
		f1_load=>\PDM_CIC:Comb_L:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PDM_CIC:Comb_L:ce1_1\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Comb_L:f0_bus_stat_1\,
		f0_blk_stat=>\PDM_CIC:Comb_L:f0_blk_stat_1\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Comb_L:genblk2:dp32:carry0\,
		co=>\PDM_CIC:Comb_L:genblk2:dp32:carry1\,
		sir=>\PDM_CIC:Comb_L:genblk2:dp32:sh_left0\,
		sor=>\PDM_CIC:Comb_L:genblk2:dp32:sh_right0\,
		sil=>\PDM_CIC:Comb_L:genblk2:dp32:sh_right1\,
		sol=>\PDM_CIC:Comb_L:genblk2:dp32:sh_left1\,
		msbi=>\PDM_CIC:Comb_L:genblk2:dp32:msb1\,
		msbo=>\PDM_CIC:Comb_L:genblk2:dp32:msb0\,
		cei=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_eq0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq0_0\),
		ceo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_eq1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq1_0\),
		cli=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_lt0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt0_0\),
		clo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_lt1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt1_0\),
		zi=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_zero0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero0_0\),
		zo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_zero1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero1_0\),
		fi=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_ff0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff0_0\),
		fo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_ff1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff1_0\),
		capi=>(\PDM_CIC:Comb_L:genblk2:dp32:cap0_1\, \PDM_CIC:Comb_L:genblk2:dp32:cap0_0\),
		capo=>(\PDM_CIC:Comb_L:genblk2:dp32:cap1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cap1_0\),
		cfbi=>\PDM_CIC:Comb_L:genblk2:dp32:cfb0\,
		cfbo=>\PDM_CIC:Comb_L:genblk2:dp32:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Comb_L:genblk2:dp32:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Comb_L:cs_addr_2\, \PDM_CIC:Comb_L:cs_addr_1\, \PDM_CIC:Comb_L:cs_addr_0\),
		route_si=>\PDM_CIC:Comb_L:right_shift_msb\,
		route_ci=>zero,
		f0_load=>\PDM_CIC:Comb_L:f0_load\,
		f1_load=>\PDM_CIC:Comb_L:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PDM_CIC:Comb_L:ce1_2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PDM_CIC:Comb_L:f0_bus_stat_2\,
		f0_blk_stat=>\PDM_CIC:Comb_L:f0_blk_stat_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Comb_L:genblk2:dp32:carry1\,
		co=>\PDM_CIC:Comb_L:genblk2:dp32:carry2\,
		sir=>\PDM_CIC:Comb_L:genblk2:dp32:sh_left1\,
		sor=>\PDM_CIC:Comb_L:genblk2:dp32:sh_right1\,
		sil=>\PDM_CIC:Comb_L:genblk2:dp32:sh_right2\,
		sol=>\PDM_CIC:Comb_L:genblk2:dp32:sh_left2\,
		msbi=>\PDM_CIC:Comb_L:genblk2:dp32:msb2\,
		msbo=>\PDM_CIC:Comb_L:genblk2:dp32:msb1\,
		cei=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_eq1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq1_0\),
		ceo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_eq2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq2_0\),
		cli=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_lt1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt1_0\),
		clo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_lt2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt2_0\),
		zi=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_zero1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero1_0\),
		zo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_zero2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero2_0\),
		fi=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_ff1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff1_0\),
		fo=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_ff2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff2_0\),
		capi=>(\PDM_CIC:Comb_L:genblk2:dp32:cap1_1\, \PDM_CIC:Comb_L:genblk2:dp32:cap1_0\),
		capo=>(\PDM_CIC:Comb_L:genblk2:dp32:cap2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cap2_0\),
		cfbi=>\PDM_CIC:Comb_L:genblk2:dp32:cfb1\,
		cfbo=>\PDM_CIC:Comb_L:genblk2:dp32:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Comb_L:genblk2:dp32:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001000000011111111101011111001001001000101000000000000001000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_3495,
		cs_addr=>(\PDM_CIC:Comb_L:cs_addr_2\, \PDM_CIC:Comb_L:cs_addr_1\, \PDM_CIC:Comb_L:cs_addr_0\),
		route_si=>\PDM_CIC:Comb_L:right_shift_msb\,
		route_ci=>zero,
		f0_load=>\PDM_CIC:Comb_L:f0_load\,
		f1_load=>\PDM_CIC:Comb_L:f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PDM_CIC:Comb_L:ce1_3\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_85,
		f0_blk_stat=>\PDM_CIC:Comb_L:f0_blk_stat_3\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PDM_CIC:Comb_L:genblk2:dp32:carry2\,
		co=>open,
		sir=>\PDM_CIC:Comb_L:genblk2:dp32:sh_left2\,
		sor=>\PDM_CIC:Comb_L:genblk2:dp32:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PDM_CIC:Comb_L:genblk2:dp32:msb2\,
		cei=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_eq2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_eq2_0\),
		ceo=>open,
		cli=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_lt2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_lt2_0\),
		clo=>open,
		zi=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_zero2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_zero2_0\),
		zo=>open,
		fi=>(\PDM_CIC:Comb_L:genblk2:dp32:cmp_ff2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cmp_ff2_0\),
		fo=>open,
		capi=>(\PDM_CIC:Comb_L:genblk2:dp32:cap2_1\, \PDM_CIC:Comb_L:genblk2:dp32:cap2_0\),
		capo=>open,
		cfbi=>\PDM_CIC:Comb_L:genblk2:dp32:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PDM_CIC:Comb_L:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PDM_CIC:Status_Reg:sts_intr:sts_reg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>Net_3510,
		status=>(zero, zero, zero, \PDM_CIC:wire_comb_ov_r\,
			\PDM_CIC:wire_comb_ov_l\, \PDM_CIC:Net_3010\, \PDM_CIC:Net_3007\),
		interrupt=>Net_3513);
\PDM_CIC:DMA_IntOut_L\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\,
		trq=>zero,
		nrq=>\PDM_CIC:Net_2625\);
\PDM_CIC:DMA_IntOut_R\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\,
		trq=>zero,
		nrq=>\PDM_CIC:Net_2680\);
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_3584);
PDM_Mic:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_3581, Net_3590, Net_3591, Net_3592,
			Net_3593, Net_3594, Net_3595, Net_3596,
			Net_3597, Net_3598, Net_3599, Net_3582,
			Net_3600, Net_3583, Net_3584, Net_3585,
			Net_3586, Net_3587, Net_3588, Net_3589));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_3585);
\USBFS:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBFS:Net_1000\,
		dm=>\USBFS:Net_597\,
		sof_int=>Net_3097,
		arb_int=>\USBFS:Net_79\,
		usb_int=>\USBFS:Net_81\,
		ept_int=>(\USBFS:ept_int_8\, \USBFS:ept_int_7\, \USBFS:ept_int_6\, \USBFS:ept_int_5\,
			\USBFS:ept_int_4\, \USBFS:ept_int_3\, \USBFS:ept_int_2\, \USBFS:ept_int_1\,
			\USBFS:ept_int_0\),
		ord_int=>\USBFS:Net_95\,
		dma_req=>(\USBFS:dma_req_7\, \USBFS:dma_req_6\, \USBFS:dma_req_5\, \USBFS:dma_req_4\,
			\USBFS:dma_req_3\, \USBFS:dma_req_2\, \USBFS:dma_req_1\, \USBFS:dma_req_0\),
		dma_termin=>\USBFS:Net_824\);
\USBFS:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3097);
\USBFS:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_79\);
\USBFS:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_81\);
\USBFS:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_0\);
\USBFS:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_2\);
\USBFS:ep_4\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_4\);
\USBFS:ep_6\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_6\);
\USBFS:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_95\);
\USBFS:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a3642a82-391b-436c-950f-ff2ba5f0c7f4/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__Dm_net_0\),
		analog=>\USBFS:Net_597\,
		io=>(\USBFS:tmpIO_0__Dm_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>\USBFS:tmpINTERRUPT_0__Dm_net_0\);
\USBFS:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a3642a82-391b-436c-950f-ff2ba5f0c7f4/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__PSOC_I2S_SCLK_net_0),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__Dp_net_0\),
		analog=>\USBFS:Net_1000\,
		io=>(\USBFS:tmpIO_0__Dp_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PSOC_I2S_SCLK_net_0,
		out_reset=>zero,
		interrupt=>\USBFS:Net_1010\);
\USBFS:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_1010\);
\USBFS:ep2\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBFS:dma_req_1\,
		trq=>\USBFS:Net_824\,
		nrq=>\USBFS:Net_1019\);
\USBFS:ep4\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBFS:dma_req_3\,
		trq=>\USBFS:Net_824\,
		nrq=>\USBFS:Net_1017\);
\USBFS:ep6\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBFS:dma_req_5\,
		trq=>\USBFS:Net_824\,
		nrq=>\USBFS:Net_1015\);
GenClock__sentinel:cy_psoc3_digital_sentinel_v1_0
	GENERIC MAP(info=>"")
	PORT MAP(watch=>GenClock);
\I2S:reset\:cy_dff
	PORT MAP(d=>\I2S:reset\\D\,
		clk=>\I2S:op_clk\,
		q=>\I2S:reset\);
\I2S:channel\:cy_dff
	PORT MAP(d=>\I2S:channel\\D\,
		clk=>\I2S:op_clk\,
		q=>Net_2586);
\I2S:tx_state_1\:cy_dff
	PORT MAP(d=>\I2S:tx_state_1\\D\,
		clk=>\I2S:op_clk\,
		q=>\I2S:tx_state_1\);
\I2S:tx_state_0\:cy_dff
	PORT MAP(d=>\I2S:tx_state_0\\D\,
		clk=>\I2S:op_clk\,
		q=>\I2S:tx_state_0\);
\I2S:tx_underflow_sticky\:cy_dff
	PORT MAP(d=>\I2S:tx_underflow_sticky\\D\,
		clk=>\I2S:op_clk\,
		q=>\I2S:tx_underflow_sticky\);
\I2S:txenable\:cy_dff
	PORT MAP(d=>\I2S:txenable\\D\,
		clk=>\I2S:op_clk\,
		q=>\I2S:txenable\);
Net_2161:cy_dff
	PORT MAP(d=>\I2S:tx_data_out\,
		clk=>\I2S:op_clk\,
		q=>Net_2161);
cydff_1:cy_dff
	PORT MAP(d=>GenClock,
		clk=>Net_3096,
		q=>cydff_1);
\AudioClkGen:Net_10\:cy_dff
	PORT MAP(d=>\AudioClkGen:Net_10\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>GenClock);
\AudioClkGen:UDB_ACG:sync:state_2\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:sync:state_2\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:sync:addr_2\);
\AudioClkGen:UDB_ACG:sync:state_1\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:sync:state_1\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:sync:addr_1\);
\AudioClkGen:UDB_ACG:sync:state_0\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:sync:state_0\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:sync:addr_0\);
\AudioClkGen:UDB_ACG:sync:lastSof\:cy_dff
	PORT MAP(d=>Net_3097,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:sync:lastSof\);
\AudioClkGen:UDB_ACG:sync:state_3\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:sync:state_3\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:sync:state_3\);
\AudioClkGen:UDB_ACG:transfer\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:transfer\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:transfer\);
\AudioClkGen:UDB_ACG:sync_ready\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:sync_ready\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:sync_ready\);
\AudioClkGen:UDB_ACG:shaper:state_2\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:shaper:state_2\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:shaper:state_2\);
\AudioClkGen:UDB_ACG:shaper:state_1\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:shaper:state_1\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:shaper:state_1\);
\AudioClkGen:UDB_ACG:shaper:state_0\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:shaper:state_0\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:shaper:state_0\);
\AudioClkGen:UDB_ACG:delta\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:delta\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:delta\);
\AudioClkGen:UDB_ACG:div:state_1\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:div:state_1\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:div:state_1\);
\AudioClkGen:UDB_ACG:div:state_0\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:div:state_0\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:div:state_0\);
\AudioClkGen:UDB_ACG:div:deltaReg\:cy_dff
	PORT MAP(d=>\AudioClkGen:UDB_ACG:div:deltaReg\\D\,
		clk=>\AudioClkGen:UDB_ACG:clk_async\,
		q=>\AudioClkGen:UDB_ACG:div:deltaReg\);
\ByteSwap_Tx:enable\:cy_dff
	PORT MAP(d=>\ByteSwap_Tx:ctrl_0\,
		clk=>Net_3100,
		q=>\ByteSwap_Tx:enable\);
\ByteSwap_Tx:resolution_ctrl\:cy_dff
	PORT MAP(d=>\ByteSwap_Tx:ctrl_1\,
		clk=>Net_3100,
		q=>\ByteSwap_Tx:resolution_ctrl\);
\ByteSwap_Tx:State_4\:cy_dff
	PORT MAP(d=>\ByteSwap_Tx:State_4\\D\,
		clk=>Net_3100,
		q=>\ByteSwap_Tx:State_4\);
\ByteSwap_Tx:State_3\:cy_dff
	PORT MAP(d=>\ByteSwap_Tx:State_3\\D\,
		clk=>Net_3100,
		q=>\ByteSwap_Tx:State_3\);
\ByteSwap_Tx:State_2\:cy_dff
	PORT MAP(d=>\ByteSwap_Tx:State_2\\D\,
		clk=>Net_3100,
		q=>\ByteSwap_Tx:State_2\);
\ByteSwap_Tx:State_1\:cy_dff
	PORT MAP(d=>\ByteSwap_Tx:State_1\\D\,
		clk=>Net_3100,
		q=>\ByteSwap_Tx:State_1\);
\ByteSwap_Tx:State_0\:cy_dff
	PORT MAP(d=>\ByteSwap_Tx:State_0\\D\,
		clk=>Net_3100,
		q=>\ByteSwap_Tx:State_0\);
Net_3458:cy_dsrff
	PORT MAP(d=>Net_3458D,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>Net_3458);
\PDM_CIC:tmp__LUT_DmaThrottle_R_reg_0\:cy_dff
	PORT MAP(d=>\PDM_CIC:tmp__LUT_DmaThrottle_R_reg_0\\D\,
		clk=>Net_3510,
		q=>\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\);
\PDM_CIC:Integrator:cnt_enable\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:cnt_enable\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:cnt_enable\);
\PDM_CIC:Integrator:cs_addr_2\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:cs_addr_2\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:cs_addr_2\);
\PDM_CIC:Integrator:cs_addr_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:cs_addr_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:cs_addr_1\);
\PDM_CIC:Integrator:cs_addr_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:cs_addr_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:cs_addr_0\);
\PDM_CIC:Integrator:first_count_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:first_count_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:first_count_1\);
\PDM_CIC:Integrator:first_count_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:first_count_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:first_count_0\);
\PDM_CIC:Integrator:f0_load\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:f0_load\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:f0_load\);
\PDM_CIC:Integrator:f1_load\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:f1_load\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:f1_load\);
\PDM_CIC:Integrator:pdm_data_reg_l\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:pdm_data_reg_l\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:pdm_data_reg_l\);
\PDM_CIC:Integrator:out_fifo_full_l\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:f0_blk_stat_l_3\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:out_fifo_full_l\);
\PDM_CIC:Net_3007\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Net_3007\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Net_3007\);
\PDM_CIC:Integrator:pdm_data_reg_r\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:pdm_data_reg_r\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:pdm_data_reg_r\);
\PDM_CIC:Integrator:out_fifo_full_r\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Integrator:f0_blk_stat_r_3\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Integrator:out_fifo_full_r\);
\PDM_CIC:Net_3010\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Net_3010\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Net_3010\);
\PDM_CIC:Comb_R:cs_addr_2\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:cs_addr_2\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:cs_addr_2\);
\PDM_CIC:Comb_R:cs_addr_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:cs_addr_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:cs_addr_1\);
\PDM_CIC:Comb_R:cs_addr_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:cs_addr_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:cs_addr_0\);
\PDM_CIC:Comb_R:f0_load\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:f0_load\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:f0_load\);
\PDM_CIC:Comb_R:d0_reg_updated\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:d0_reg_updated\\D\,
		s=>\PDM_CIC:Integrator:reset\,
		r=>zero,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:d0_reg_updated\);
\PDM_CIC:Comb_R:first_count_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:first_count_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:first_count_1\);
\PDM_CIC:Comb_R:first_count_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:first_count_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:first_count_0\);
\PDM_CIC:Comb_R:comb_loop_count_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:comb_loop_count_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:comb_loop_count_1\);
\PDM_CIC:Comb_R:comb_loop_count_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:comb_loop_count_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:comb_loop_count_0\);
\PDM_CIC:Comb_R:shift_count_reg_3\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:shift_count_reg_3\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>MODIN3_3);
\PDM_CIC:Comb_R:shift_count_reg_2\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:shift_count_reg_2\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>MODIN3_2);
\PDM_CIC:Comb_R:shift_count_reg_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:shift_count_reg_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>MODIN3_1);
\PDM_CIC:Comb_R:shift_count_reg_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:shift_count_reg_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>MODIN3_0);
\PDM_CIC:Comb_R:f1_load\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:f1_load\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:f1_load\);
\PDM_CIC:Net_2666\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Net_2666\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Net_2666\);
\PDM_CIC:Comb_R:out_fifo_full\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:f0_blk_stat_3\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:out_fifo_full\);
\PDM_CIC:wire_comb_ov_r\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:wire_comb_ov_r\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:wire_comb_ov_r\);
\PDM_CIC:Comb_R:right_shift_msb\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_R:right_shift_msb\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_R:right_shift_msb\);
\PDM_CIC:tmp__LUT_DmaThrottle_L_reg_0\:cy_dff
	PORT MAP(d=>\PDM_CIC:tmp__LUT_DmaThrottle_L_reg_0\\D\,
		clk=>Net_3510,
		q=>\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\);
\PDM_CIC:Net_2537\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Net_2537\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Net_2537\);
\PDM_CIC:Comb_L:cs_addr_2\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:cs_addr_2\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:cs_addr_2\);
\PDM_CIC:Comb_L:cs_addr_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:cs_addr_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:cs_addr_1\);
\PDM_CIC:Comb_L:cs_addr_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:cs_addr_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:cs_addr_0\);
\PDM_CIC:Comb_L:f0_load\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:f0_load\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:f0_load\);
\PDM_CIC:Comb_L:d0_reg_updated\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:d0_reg_updated\\D\,
		s=>\PDM_CIC:Integrator:reset\,
		r=>zero,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:d0_reg_updated\);
\PDM_CIC:Comb_L:first_count_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:first_count_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:first_count_1\);
\PDM_CIC:Comb_L:first_count_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:first_count_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:first_count_0\);
\PDM_CIC:Comb_L:comb_loop_count_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:comb_loop_count_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:comb_loop_count_1\);
\PDM_CIC:Comb_L:comb_loop_count_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:comb_loop_count_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:comb_loop_count_0\);
\PDM_CIC:Comb_L:shift_count_reg_3\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:shift_count_reg_3\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:shift_count_reg_3\);
\PDM_CIC:Comb_L:shift_count_reg_2\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:shift_count_reg_2\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:shift_count_reg_2\);
\PDM_CIC:Comb_L:shift_count_reg_1\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:shift_count_reg_1\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:shift_count_reg_1\);
\PDM_CIC:Comb_L:shift_count_reg_0\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:shift_count_reg_0\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:shift_count_reg_0\);
\PDM_CIC:Comb_L:f1_load\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:f1_load\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:f1_load\);
\PDM_CIC:Comb_L:out_fifo_full\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:f0_blk_stat_3\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:out_fifo_full\);
\PDM_CIC:wire_comb_ov_l\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:wire_comb_ov_l\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:wire_comb_ov_l\);
\PDM_CIC:Comb_L:right_shift_msb\:cy_dsrff
	PORT MAP(d=>\PDM_CIC:Comb_L:right_shift_msb\\D\,
		s=>zero,
		r=>\PDM_CIC:Integrator:reset\,
		clk=>Net_3495,
		q=>\PDM_CIC:Comb_L:right_shift_msb\);
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_pulse\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_IntDmaNrq_L:out_pulse\\D\,
		clk=>Net_3495,
		q=>\PDM_CIC:Net_2548\);
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\\D\,
		clk=>Net_3510,
		q=>\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\);
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\\D\,
		clk=>Net_3495,
		q=>\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\);
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_pulse\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_D0DmaNrq_L:out_pulse\\D\,
		clk=>Net_3495,
		q=>\PDM_CIC:Net_2654\);
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\\D\,
		clk=>Net_3510,
		q=>\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\);
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\\D\,
		clk=>Net_3495,
		q=>\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\);
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_pulse\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_IntDmaNrq_R:out_pulse\\D\,
		clk=>Net_3495,
		q=>\PDM_CIC:Net_2664\);
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\\D\,
		clk=>Net_3510,
		q=>\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\);
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\\D\,
		clk=>Net_3495,
		q=>\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\);
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_pulse\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_D0DmaNrq_R:out_pulse\\D\,
		clk=>Net_3495,
		q=>\PDM_CIC:Net_2665\);
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\\D\,
		clk=>Net_3510,
		q=>\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\);
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\:cy_dff
	PORT MAP(d=>\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\\D\,
		clk=>Net_3495,
		q=>\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\);

END R_T_L;
