// Seed: 4257653604
module module_0 ();
  wand id_2;
  id_4 :
  assert property (@(id_3 or 1) id_2) begin : LABEL_0
  end
  assign module_3.id_1 = 0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2;
  supply1 id_1 = ~id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_3 (
    input wand id_0,
    input wor id_1,
    inout supply0 id_2,
    input uwire id_3,
    input wire id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri id_10
    , id_28,
    input tri1 id_11,
    input wand id_12,
    input wand id_13,
    input uwire id_14,
    output wire id_15,
    output uwire id_16,
    input supply1 id_17,
    output tri1 id_18,
    input wire id_19,
    output wire id_20,
    input tri id_21,
    input supply1 id_22,
    input supply0 id_23,
    input supply0 id_24,
    input supply0 id_25,
    output tri1 id_26
);
  id_29(
      id_14
  );
  module_0 modCall_1 ();
endmodule
