INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Fourier_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sev_Seg_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sev_Seg_Driver
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sigma_Delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sigma_Delta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clk_Divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Fourier_Func_Gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sim_1/new/Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sim
