{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1523077860147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1523077860149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  7 01:10:59 2018 " "Processing started: Sat Apr  7 01:10:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1523077860149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1523077860149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1523077860150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1523077860443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "lab4.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/lab4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860549 ""} { "Info" "ISGN_ENTITY_NAME" "2 myCoinFSM " "Found entity 2: myCoinFSM" {  } { { "lab4.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/lab4.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077860549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5.sv 13 13 " "Found 13 design units, including 13 entities, in source file Lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "2 change " "Found entity 2: change" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "3 gameCounter " "Found entity 3: gameCounter" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "4 roundCounter " "Found entity 4: roundCounter" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "5 loadMasterPattern " "Found entity 5: loadMasterPattern" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "6 guessChecking " "Found entity 6: guessChecking" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "7 count4bits " "Found entity 7: count4bits" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "8 count4bitsZood " "Found entity 8: count4bitsZood" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "9 checkForZnarly " "Found entity 9: checkForZnarly" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "10 checkForZood " "Found entity 10: checkForZood" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "11 sliceInput " "Found entity 11: sliceInput" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "12 gameFSM " "Found entity 12: gameFSM" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""} { "Info" "ISGN_ENTITY_NAME" "13 gradeFSM " "Found entity 13: gradeFSM" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077860552 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "library.sv(108) " "Verilog HDL information at library.sv(108): always construct contains both blocking and non-blocking assignments" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1523077860555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 9 9 " "Found 9 design units, including 9 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MagComp " "Found entity 1: MagComp" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder " "Found entity 5: Decoder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""} { "Info" "ISGN_ENTITY_NAME" "6 Register " "Found entity 6: Register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter " "Found entity 7: counter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""} { "Info" "ISGN_ENTITY_NAME" "8 shift_register " "Found entity 8: shift_register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""} { "Info" "ISGN_ENTITY_NAME" "9 Subtracter " "Found entity 9: Subtracter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077860556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coinAccepter.sv 1 1 " "Found 1 design units, including 1 entities, in source file coinAccepter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coinAccepter " "Found entity 1: coinAccepter" {  } { { "coinAccepter.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/coinAccepter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077860559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermindVGA.sv 9 9 " "Found 9 design units, including 9 entities, in source file mastermindVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mastermindVGA " "Found entity 1: mastermindVGA" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawNumber " "Found entity 2: drawNumber" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawZnarlyZood " "Found entity 3: drawZnarlyZood" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawShape " "Found entity 4: drawShape" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga " "Found entity 5: vga" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""} { "Info" "ISGN_ENTITY_NAME" "6 range_check " "Found entity 6: range_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""} { "Info" "ISGN_ENTITY_NAME" "7 offset_check " "Found entity 7: offset_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_counter " "Found entity 8: simple_counter" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""} { "Info" "ISGN_ENTITY_NAME" "9 registerAZ " "Found entity 9: registerAZ" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077860563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077860565 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(42) " "Verilog HDL Instantiation warning at Lab5.sv(42): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523077860566 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(43) " "Verilog HDL Instantiation warning at Lab5.sv(43): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523077860567 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(44) " "Verilog HDL Instantiation warning at Lab5.sv(44): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523077860567 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.sv(81) " "Verilog HDL Instantiation warning at top.sv(81): instance has no name" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523077860569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1523077860688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGADisplayMasterPattern top.sv(44) " "Verilog HDL or VHDL warning at top.sv(44): object \"VGADisplayMasterPattern\" assigned a value but never read" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1523077860690 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[-1\] top.sv(6) " "Output port \"LEDG\[-1\]\" at top.sv(6) has no driver" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1523077860690 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5 Lab5:labBox " "Elaborating entity \"Lab5\" for hierarchy \"Lab5:labBox\"" {  } { { "top.sv" "labBox" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameFSM Lab5:labBox\|gameFSM:game " "Elaborating entity \"gameFSM\" for hierarchy \"Lab5:labBox\|gameFSM:game\"" {  } { { "Lab5.sv" "game" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(332) " "Verilog HDL assignment warning at Lab5.sv(332): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860713 "|top|Lab5:labBox|gameFSM:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(346) " "Verilog HDL assignment warning at Lab5.sv(346): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860714 "|top|Lab5:labBox|gameFSM:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(352) " "Verilog HDL assignment warning at Lab5.sv(352): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860715 "|top|Lab5:labBox|gameFSM:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(358) " "Verilog HDL assignment warning at Lab5.sv(358): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860715 "|top|Lab5:labBox|gameFSM:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gradeFSM Lab5:labBox\|gradeFSM:grade " "Elaborating entity \"gradeFSM\" for hierarchy \"Lab5:labBox\|gradeFSM:grade\"" {  } { { "Lab5.sv" "grade" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(386) " "Verilog HDL assignment warning at Lab5.sv(386): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860729 "|top|Lab5:labBox|gradeFSM:grade"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change Lab5:labBox\|change:comb_20 " "Elaborating entity \"change\" for hierarchy \"Lab5:labBox\|change:comb_20\"" {  } { { "Lab5.sv" "comb_20" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change Lab5:labBox\|change:comb_21 " "Elaborating entity \"change\" for hierarchy \"Lab5:labBox\|change:comb_21\"" {  } { { "Lab5.sv" "comb_21" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change Lab5:labBox\|change:comb_22 " "Elaborating entity \"change\" for hierarchy \"Lab5:labBox\|change:comb_22\"" {  } { { "Lab5.sv" "comb_22" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCoinFSM Lab5:labBox\|myCoinFSM:mydesign " "Elaborating entity \"myCoinFSM\" for hierarchy \"Lab5:labBox\|myCoinFSM:mydesign\"" {  } { { "Lab5.sv" "mydesign" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameCounter Lab5:labBox\|gameCounter:gameCount " "Elaborating entity \"gameCounter\" for hierarchy \"Lab5:labBox\|gameCounter:gameCount\"" {  } { { "Lab5.sv" "gameCount" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5.sv(96) " "Verilog HDL assignment warning at Lab5.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860769 "|top|Lab5:labBox|gameCounter:gameCount"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5.sv(99) " "Verilog HDL assignment warning at Lab5.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860769 "|top|Lab5:labBox|gameCounter:gameCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Lab5:labBox\|counter:roundCounter " "Elaborating entity \"counter\" for hierarchy \"Lab5:labBox\|counter:roundCounter\"" {  } { { "Lab5.sv" "roundCounter" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 library.sv(95) " "Verilog HDL assignment warning at library.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860780 "|top|Lab5:labBox|counter:roundCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 library.sv(97) " "Verilog HDL assignment warning at library.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860780 "|top|Lab5:labBox|counter:roundCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadMasterPattern Lab5:labBox\|loadMasterPattern:loadMaster " "Elaborating entity \"loadMasterPattern\" for hierarchy \"Lab5:labBox\|loadMasterPattern:loadMaster\"" {  } { { "Lab5.sv" "loadMaster" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Lab5:labBox\|loadMasterPattern:loadMaster\|Register:mastPatt " "Elaborating entity \"Register\" for hierarchy \"Lab5:labBox\|loadMasterPattern:loadMaster\|Register:mastPatt\"" {  } { { "Lab5.sv" "mastPatt" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sliceInput Lab5:labBox\|loadMasterPattern:loadMaster\|sliceInput:slice " "Elaborating entity \"sliceInput\" for hierarchy \"Lab5:labBox\|loadMasterPattern:loadMaster\|sliceInput:slice\"" {  } { { "Lab5.sv" "slice" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guessChecking Lab5:labBox\|guessChecking:guessCheck " "Elaborating entity \"guessChecking\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\"" {  } { { "Lab5.sv" "guessCheck" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkForZnarly Lab5:labBox\|guessChecking:guessCheck\|checkForZnarly:checkZnarly " "Elaborating entity \"checkForZnarly\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\|checkForZnarly:checkZnarly\"" {  } { { "Lab5.sv" "checkZnarly" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkForZood Lab5:labBox\|guessChecking:guessCheck\|checkForZood:checkForZood " "Elaborating entity \"checkForZood\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\|checkForZood:checkForZood\"" {  } { { "Lab5.sv" "checkForZood" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4bitsZood Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1 " "Elaborating entity \"count4bitsZood\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\"" {  } { { "Lab5.sv" "cnt1" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4bits Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2 " "Elaborating entity \"count4bits\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\"" {  } { { "Lab5.sv" "cnt2" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BCDtoSevenSegment.sv 1 1 " "Using design file BCDtoSevenSegment.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/BCDtoSevenSegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077860870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1523077860870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment BCDtoSevenSegment:znarlyBCD " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"BCDtoSevenSegment:znarlyBCD\"" {  } { { "top.sv" "znarlyBCD" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mastermindVGA mastermindVGA:comb_143 " "Elaborating entity \"mastermindVGA\" for hierarchy \"mastermindVGA:comb_143\"" {  } { { "top.sv" "comb_143" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(209) " "Verilog HDL assignment warning at mastermindVGA.sv(209): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860877 "|top|mastermindVGA:comb_143"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(210) " "Verilog HDL assignment warning at mastermindVGA.sv(210): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860877 "|top|mastermindVGA:comb_143"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(222) " "Verilog HDL assignment warning at mastermindVGA.sv(222): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860877 "|top|mastermindVGA:comb_143"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(223) " "Verilog HDL assignment warning at mastermindVGA.sv(223): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860877 "|top|mastermindVGA:comb_143"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mastermindVGA.sv(224) " "Verilog HDL assignment warning at mastermindVGA.sv(224): truncated value with size 4 to match size of target (3)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077860877 "|top|mastermindVGA:comb_143"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memGuess " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memGuess\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1523077860877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga mastermindVGA:comb_143\|vga:vgaCounter " "Elaborating entity \"vga\" for hierarchy \"mastermindVGA:comb_143\|vga:vgaCounter\"" {  } { { "mastermindVGA.sv" "vgaCounter" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:comb_143\|vga:vgaCounter\|simple_counter:row_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:comb_143\|vga:vgaCounter\|simple_counter:row_counter\"" {  } { { "mastermindVGA.sv" "row_counter" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:comb_143\|vga:vgaCounter\|simple_counter:col_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:comb_143\|vga:vgaCounter\|simple_counter:col_counter\"" {  } { { "mastermindVGA.sv" "col_counter" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAZ mastermindVGA:comb_143\|registerAZ:numGamesReg " "Elaborating entity \"registerAZ\" for hierarchy \"mastermindVGA:comb_143\|registerAZ:numGamesReg\"" {  } { { "mastermindVGA.sv" "numGamesReg" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_check mastermindVGA:comb_143\|range_check:gameFieldX " "Elaborating entity \"range_check\" for hierarchy \"mastermindVGA:comb_143\|range_check:gameFieldX\"" {  } { { "mastermindVGA.sv" "gameFieldX" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawNumber mastermindVGA:comb_143\|drawNumber:numDrawer " "Elaborating entity \"drawNumber\" for hierarchy \"mastermindVGA:comb_143\|drawNumber:numDrawer\"" {  } { { "mastermindVGA.sv" "numDrawer" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_check mastermindVGA:comb_143\|drawNumber:numDrawer\|offset_check:segCheckX0 " "Elaborating entity \"offset_check\" for hierarchy \"mastermindVGA:comb_143\|drawNumber:numDrawer\|offset_check:segCheckX0\"" {  } { { "mastermindVGA.sv" "segCheckX0" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawShape mastermindVGA:comb_143\|drawShape:shapeDrawer " "Elaborating entity \"drawShape\" for hierarchy \"mastermindVGA:comb_143\|drawShape:shapeDrawer\"" {  } { { "mastermindVGA.sv" "shapeDrawer" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawZnarlyZood mastermindVGA:comb_143\|drawZnarlyZood:zzDrawer " "Elaborating entity \"drawZnarlyZood\" for hierarchy \"mastermindVGA:comb_143\|drawZnarlyZood:zzDrawer\"" {  } { { "mastermindVGA.sv" "zzDrawer" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077860894 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[3\] Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[3\] " "Net \"Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[3\]\", which fans out to \"Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\|out\[3\] " "Net is fed by \"Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\|out\[3\]\"" {  } { { "Lab5.sv" "out\[3\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 215 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1523077861080 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\|out\[3\] " "Net is fed by \"Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\|out\[3\]\"" {  } { { "Lab5.sv" "out\[3\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 206 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1523077861080 ""}  } { { "Lab5.sv" "ZnarlyCount\[3\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 177 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1 1523077861080 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[2\] Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[2\] " "Net \"Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[2\]\", which fans out to \"Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\|out\[2\] " "Net is fed by \"Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\|out\[2\]\"" {  } { { "Lab5.sv" "out\[2\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 215 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1523077861080 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\|out\[2\] " "Net is fed by \"Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\|out\[2\]\"" {  } { { "Lab5.sv" "out\[2\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 206 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1523077861080 ""}  } { { "Lab5.sv" "ZnarlyCount\[2\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 177 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1 1523077861080 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[1\] Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[1\] " "Net \"Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[1\]\", which fans out to \"Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\|out\[1\] " "Net is fed by \"Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\|out\[1\]\"" {  } { { "Lab5.sv" "out\[1\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 215 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1523077861080 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\|out\[1\] " "Net is fed by \"Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\|out\[1\]\"" {  } { { "Lab5.sv" "out\[1\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 206 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1523077861080 ""}  } { { "Lab5.sv" "ZnarlyCount\[1\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 177 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1 1523077861080 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[0\] Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[0\] " "Net \"Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[0\]\", which fans out to \"Lab5:labBox\|guessChecking:guessCheck\|ZnarlyCount\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\|out\[0\] " "Net is fed by \"Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\|out\[0\]\"" {  } { { "Lab5.sv" "out\[0\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 215 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1523077861081 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\|out\[0\] " "Net is fed by \"Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\|out\[0\]\"" {  } { { "Lab5.sv" "out\[0\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 206 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1 1523077861081 ""}  } { { "Lab5.sv" "ZnarlyCount\[0\]" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 177 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1 1523077861081 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1523077861083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/output_files/top.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1523077861130 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1523077861229 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  7 01:11:01 2018 " "Processing ended: Sat Apr  7 01:11:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1523077861229 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1523077861229 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1523077861229 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1523077861229 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 22 s " "Quartus II Full Compilation was unsuccessful. 14 errors, 22 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1523077861823 ""}
