<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='192' type='void llvm::HexagonInstrInfo::loadRegFromStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::Register DestReg, int FrameIndex, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='189'>/// Load the specified register of the given register class from the specified
  /// stack frame index. The load instruction is to be added to the given
  /// machine basic block before the specified machine instruction.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1487' u='c' c='_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1895' u='c' c='_ZNK4llvm20HexagonFrameLowering17expandLoadVecPredERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegist3883266'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1023' c='_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_1912192703'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='958' ll='994' type='void llvm::HexagonInstrInfo::loadRegFromStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, llvm::Register DestReg, int FI, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
