Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 22 20:46:24 2019
| Host         : daniel-XPS-15-9570 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Controller_TEST_control_sets_placed.rpt
| Design       : Controller_TEST
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           16 |
|      4 |            5 |
|      8 |            1 |
|     11 |            1 |
|     12 |            2 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             144 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              53 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | DUT/SPI/UTRNS/miso_i_1_n_0            | DUT/SPI/UTRNS/state_spi               |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[13]_i_1_n_0       |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[14]_i_1_n_0       |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[15]_i_1_n_0       |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[1]_i_1_n_0        |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[2]_i_1_n_0        |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[4]_i_1_n_0        |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[3]_i_1_n_0        |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[9]_i_1__0_n_0     |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[8]_i_1__0_n_0     |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[7]_i_1_n_0        |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[6]_i_1_n_0        |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[5]_i_1_n_0        |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[12]_i_1__0_n_0    |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[11]_i_1__0_n_0    |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/shift[10]_i_1__0_n_0    |                                       |                1 |              1 |
|  clk_IBUF_BUFG | DUT/SPI/UTRNS/index[3]_i_1_n_0        |                                       |                1 |              4 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/index[3]_i_2_n_0        | DUT/SPI/URECI/index[3]_i_1__0_n_0     |                1 |              4 |
|  clk_IBUF_BUFG | DUT/w_data_TX[2]                      | DUT/w_data_TX[3]_i_1_n_0              |                1 |              4 |
|  clk_IBUF_BUFG | DUT/w_data_TX[15]                     | DUT/w_data_TX[7]_i_1_n_0              |                1 |              4 |
|  clk_IBUF_BUFG | DUT/SPI/cs_data                       |                                       |                2 |              4 |
|  clk_IBUF_BUFG | DUT/w_data_TX[15]                     |                                       |                2 |              8 |
|  clk_IBUF_BUFG | DUT/w_ready_enc2_reg_n_0              |                                       |                2 |             11 |
|  clk_IBUF_BUFG | DUT/ENCODER_2/spins[0]_i_1__0_n_0     | DUT/w_ready_enc2_reg_n_0              |                3 |             12 |
|  clk_IBUF_BUFG | DUT/ENCODER_1/spins[0]_i_1_n_0        | DUT/w_ready_enc1                      |                3 |             12 |
|  clk_IBUF_BUFG | DUT/SPI/shift                         |                                       |                4 |             16 |
|  clk_IBUF_BUFG | DUT/SPI/data_controller_o[15]_i_2_n_0 | DUT/SPI/data_controller_o[15]_i_1_n_0 |                3 |             16 |
|  clk_IBUF_BUFG | DUT/SPI/URECI/data[15]_i_1_n_0        |                                       |                2 |             16 |
|  clk_IBUF_BUFG | DUT/SPI/w_trns_data                   |                                       |                3 |             16 |
|  clk_IBUF_BUFG | DUT/SPI/UTRNS/shift[15]_i_1__0_n_0    |                                       |                3 |             16 |
|  clk_IBUF_BUFG | DUT/SPI/E[0]                          |                                       |                3 |             16 |
|  clk_IBUF_BUFG | DUT/w_ready_enc1                      |                                       |                5 |             22 |
|  clk_IBUF_BUFG |                                       |                                       |               25 |             59 |
+----------------+---------------------------------------+---------------------------------------+------------------+----------------+


