INFO: [v++ 60-1548] Creating build summary session with primary output /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls_pfb.hlscompile_summary, at Thu Jan  8 19:48:11 2026
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -config /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg -cmdlineconfig /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brett' on host 'brett-System-Product-Name' (Linux_x86_64 version 6.17.13-zabbly+) on Thu Jan 08 19:48:11 PST 2026
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/brett/Documents/FX_Correlator/pfb/hls_pfb'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /usr/include/x86_64-linux-gnu:.
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb 
INFO: [HLS 200-1510] Running: open_project /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 274.180 MB.
INFO: [HLS 200-10] Analyzing design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS interface' can only be applied inside function body (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:15:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:104:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'data_type' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:97:77)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:121:66)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:134:68)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:311:71)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:324:66)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.9 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.18 seconds; current allocated memory: 278.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,312 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,544 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,000 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 765 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,935 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,221 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,259 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,608 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,570 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,570 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,566 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,566 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,566 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,485 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,713 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'hls::ip_fft::config_t<fft_config>::setDir(bool, unsigned int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:212:0)
WARNING: [HLS 214-273] In function 'hls::ip_fft::config_t<fft_config>::setSch(unsigned int, unsigned int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fft.h:240:0)
WARNING: [HLS 214-273] In function 'void hls::fft<fft_config>(std::complex<ap_fixed<(((fft_config::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<(((fft_config::output_width) + (7)) / (8)) * (8), (((((fft_config::output_width) + (7)) / (8)) * (8)) - (fft_config::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >*, hls::ip_fft::status_t<fft_config>*, hls::ip_fft::config_t<fft_config>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:734:0)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<fft_config>::getDir(unsigned int)' into 'void hls::fft_syn<fft_config>(std::complex<ap_fixed<(((fft_config::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<(((fft_config::output_width) + (7)) / (8)) * (8), (((((fft_config::output_width) + (7)) / (8)) * (8)) - (fft_config::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >*, hls::stream<hls::ip_fft::status_t<fft_config>, 0>&, hls::stream<hls::ip_fft::config_t<fft_config>, 0>&)' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:630:34)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<fft_config>::getDir(unsigned int)' into 'void hls::fft_syn<fft_config>(std::complex<ap_fixed<(((fft_config::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<(((fft_config::output_width) + (7)) / (8)) * (8), (((((fft_config::output_width) + (7)) / (8)) * (8)) - (fft_config::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >*, hls::stream<hls::ip_fft::status_t<fft_config>, 0>&, hls::stream<hls::ip_fft::config_t<fft_config>, 0>&)' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:621:37)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<fft_config>::getSch(unsigned int)' into 'void hls::fft_syn<fft_config>(std::complex<ap_fixed<(((fft_config::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<(((fft_config::output_width) + (7)) / (8)) * (8), (((((fft_config::output_width) + (7)) / (8)) * (8)) - (fft_config::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >*, hls::stream<hls::ip_fft::status_t<fft_config>, 0>&, hls::stream<hls::ip_fft::config_t<fft_config>, 0>&)' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:620:39)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<fft_config>::setDir(bool, unsigned int)' into 'perform_fft(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:109:20)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<fft_config>::setSch(unsigned int, unsigned int)' into 'perform_fft(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:110:20)
INFO: [HLS 214-131] Inlining function 'void hls::fft<fft_config>(std::complex<ap_fixed<(((fft_config::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<(((fft_config::output_width) + (7)) / (8)) * (8), (((((fft_config::output_width) + (7)) / (8)) * (8)) - (fft_config::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >*, hls::ip_fft::status_t<fft_config>*, hls::ip_fft::config_t<fft_config>*)' into 'perform_fft(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:136:5)
INFO: [HLS 214-131] Inlining function 'void hls::fft<fft_config>(std::complex<ap_fixed<(((fft_config::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<(((fft_config::output_width) + (7)) / (8)) * (8), (((((fft_config::output_width) + (7)) / (8)) * (8)) - (fft_config::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >*, hls::ip_fft::status_t<fft_config>*, hls::ip_fft::config_t<fft_config>*)' into 'perform_fft(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:137:5)
INFO: [HLS 214-131] Inlining function 'void hls::fft<fft_config>(std::complex<ap_fixed<(((fft_config::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<(((fft_config::output_width) + (7)) / (8)) * (8), (((((fft_config::output_width) + (7)) / (8)) * (8)) - (fft_config::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >*, hls::ip_fft::status_t<fft_config>*, hls::ip_fft::config_t<fft_config>*)' into 'perform_fft(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'void hls::fft<fft_config>(std::complex<ap_fixed<(((fft_config::input_width) + (7)) / (8)) * (8), 1, (ap_q_mode)5, (ap_o_mode)3, 0> >*, std::complex<ap_fixed<(((fft_config::output_width) + (7)) / (8)) * (8), (((((fft_config::output_width) + (7)) / (8)) * (8)) - (fft_config::input_width)) + (1), (ap_q_mode)5, (ap_o_mode)3, 0> >*, hls::ip_fft::status_t<fft_config>*, hls::ip_fft::config_t<fft_config>*)' into 'perform_fft(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&)' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:139:5)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'ch3_in' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:115:19)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'ch2_in' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:114:19)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'ch1_in' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:113:19)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'ch0_in' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:112:19)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'ch3_out' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:115:33)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'ch2_out' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:114:33)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'ch1_out' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:113:33)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'ch0_out' with compact=bit mode in 32-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:112:33)
INFO: [HLS 214-291] Loop 'store_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:67:21)
INFO: [HLS 214-291] Loop 'channel_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:74:23)
INFO: [HLS 214-291] Loop 'tap_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:79:23)
INFO: [HLS 214-186] Unrolling loop 'store_loop' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:67:21) in function 'compute_pfb' completely with a factor of 4 (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'channel_loop' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:74:23) in function 'compute_pfb' completely with a factor of 4 (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'tap_loop' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:79:23) in function 'compute_pfb' completely with a factor of 4 (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbE12local_coeffs': Block partitioning with factor 4 on dimension 1. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbE13branch_memory.q': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbE13branch_memory.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to 'ch0_in': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ch0_out': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ch1_in': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ch1_out': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ch2_in': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ch2_out': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ch3_in': Block partitioning with factor 4 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ch3_out': Block partitioning with factor 4 on dimension 1.
WARNING: [HLS 214-342] Array transformation on Vivado IP may lead to incorrect RTL. This message is expected for parametric IP. (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:579:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_read_to_compute' with compact=bit mode in 128-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:231:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_compute_to_fft' with compact=bit mode in 128-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:232:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_fft_to_write' with compact=bit mode in 128-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:233:36)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch0_in_0'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch0_in_1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch0_in_2'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch0_in_3'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch0_out_0'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch0_out_1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch0_out_2'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch0_out_3'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch1_in_0'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch1_in_1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch1_in_2'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch1_in_3'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch1_out_0'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch1_out_1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch1_out_2'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch1_out_3'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch2_in_0'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch2_in_1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch2_in_2'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch2_in_3'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch2_out_0'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch2_out_1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch2_out_2'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch2_out_3'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch3_in_0'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch3_in_1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch3_in_2'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch3_in_3'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch3_out_0'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch3_out_1'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch3_out_2'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ch3_out_3'
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-375] Impl=vivado_fft in __fpga_ip is deprecated. Consider using a different IP implementation. (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:590:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.33 seconds. CPU system time: 0.17 seconds. Elapsed time: 6.15 seconds; current allocated memory: 280.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 282.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 285.418 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_unpack_loop_proc' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:126) to a process function for dataflow in function 'perform_fft'.
INFO: [XFORM 203-721] Changing loop 'Loop_repack_loop_proc' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:141) to a process function for dataflow in function 'perform_fft'.
WARNING: [HLS 200-805] An internal stream 'config_s' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:739) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'status_s' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:740) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'config_s.1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:739) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'status_s.1' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:740) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'config_s.2' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:739) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'status_s.2' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:740) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'config_s.3' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:739) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'status_s.3' (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:740) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'perform_fft' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:103:1), detected/extracted 11 process function(s): 
	 'perform_fft_Loop_unpack_loop_proc1'
	 'perform_fft_Block_for.end_proc2'
	 'hls::fft_syn<fft_config>'
	 'perform_fft_Block_for.end24_proc3'
	 'hls::fft_syn<fft_config>.1'
	 'perform_fft_Block_for.end26_proc4'
	 'hls::fft_syn<fft_config>.2'
	 'perform_fft_Block_for.end28_proc5'
	 'hls::fft_syn<fft_config>.3'
	 'perform_fft_Block_for.end30_proc6'
	 'perform_fft_Loop_repack_loop_proc7'.
INFO: [XFORM 203-712] Applying dataflow to function 'pfb_multichannel_decimator' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:194:1), detected/extracted 4 process function(s): 
	 'read_inputs'
	 'compute_pfb'
	 'perform_fft'
	 'write_outputs'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_pfb' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:31:19)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 311.535 MB.
WARNING: [HLS 200-1449] Process compute_pfb has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 471.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pfb_multichannel_decimator' ...
WARNING: [SYN 201-103] Legalizing function name 'perform_fft_Block_for.end_proc2' to 'perform_fft_Block_for_end_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_syn<fft_config>' to 'fft_syn_fft_config_s'.
WARNING: [SYN 201-103] Legalizing function name 'perform_fft_Block_for.end24_proc3' to 'perform_fft_Block_for_end24_proc3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_syn<fft_config>.1' to 'fft_syn_fft_config_1'.
WARNING: [SYN 201-103] Legalizing function name 'perform_fft_Block_for.end26_proc4' to 'perform_fft_Block_for_end26_proc4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_syn<fft_config>.2' to 'fft_syn_fft_config_2'.
WARNING: [SYN 201-103] Legalizing function name 'perform_fft_Block_for.end28_proc5' to 'perform_fft_Block_for_end28_proc5'.
WARNING: [SYN 201-103] Legalizing function name 'fft_syn<fft_config>.3' to 'fft_syn_fft_config_3'.
WARNING: [SYN 201-103] Legalizing function name 'perform_fft_Block_for.end30_proc6' to 'perform_fft_Block_for_end30_proc6'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 473.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb_Pipeline_load_coeffs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_coeffs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 473.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 473.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb_Pipeline_compute_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'compute_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'compute_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 476.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 476.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 476.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 476.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_fft_Loop_unpack_loop_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'unpack_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'unpack_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 476.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 476.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_fft_Block_for_end_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 476.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 476.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_syn_fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 476.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 476.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_fft_Block_for_end24_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 476.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 476.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_syn_fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 476.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_fft_Block_for_end26_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_syn_fft_config_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 477.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_fft_Block_for_end28_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_syn_fft_config_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_fft_Block_for_end30_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 477.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_fft_Loop_repack_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'repack_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'repack_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 478.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 478.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_fft_syn_fft_config_1_U0 (from perform_fft_Loop_unpack_loop_proc1_U0 to fft_syn_fft_config_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_fft_syn_fft_config_2_U0 (from perform_fft_Loop_unpack_loop_proc1_U0 to fft_syn_fft_config_2_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_fft_syn_fft_config_3_U0 (from perform_fft_Loop_unpack_loop_proc1_U0 to fft_syn_fft_config_3_U0) to 8 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 479.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 479.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_outputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'write_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 480.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 480.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pfb_multichannel_decimator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 481.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 481.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 481.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb_Pipeline_load_coeffs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb_Pipeline_load_coeffs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 482.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb_Pipeline_compute_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_31_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bobkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_2_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bocud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_29_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bodEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_25_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_21_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bofYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_17_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bog8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_13_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bohbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_9_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_5_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bojbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_4_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bokbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_3_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bolbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_1_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bomb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_30_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_28_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bopcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_27_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_26_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_borcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_24_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bosc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_23_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_botde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_22_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_20_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bovdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_19_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bowdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_18_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_16_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_15_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bozec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_14_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_12_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_11_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_10_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_8_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_7_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bool_branch_memory_6_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_boGfk' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_31s_31_4_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_31_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb_Pipeline_compute_loop'.
INFO: [RTMG 210-278] Implementing memory 'pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_const_bobkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'initialized' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coeffs_3_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coeffs_2_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coeffs_1_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coeffs_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coKfY' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'write_bank_idx' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb'.
INFO: [RTMG 210-278] Implementing memory 'pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_bool_local_coHfu' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 492.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_fft_Loop_unpack_loop_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'perform_fft_Loop_unpack_loop_proc1' pipeline 'unpack_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_fft_Loop_unpack_loop_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 493.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_fft_Block_for_end_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_fft_Block_for_end_proc2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 495.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_syn_fft_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_syn_fft_config_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 495.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_fft_Block_for_end24_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_fft_Block_for_end24_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 495.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_syn_fft_config_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_syn_fft_config_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 495.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_fft_Block_for_end26_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_fft_Block_for_end26_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 496.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_syn_fft_config_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_syn_fft_config_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 496.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_fft_Block_for_end28_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_fft_Block_for_end28_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 496.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_syn_fft_config_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_syn_fft_config_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 496.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_fft_Block_for_end30_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_fft_Block_for_end30_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 497.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_fft_Loop_repack_loop_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'perform_fft_Loop_repack_loop_proc7' pipeline 'repack_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_fft_Loop_repack_loop_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 498.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process perform_fft_Loop_unpack_loop_proc1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_fft'.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_in_0_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_in_0_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_in_0_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_in_0_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_in_1_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_in_1_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_in_1_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_in_1_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_in_2_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_in_2_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_in_2_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_in_2_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_in_3_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_in_3_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_in_3_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_in_3_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_s_3_U(pfb_multichannel_decimator_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_out_0_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_out_1_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_out_2_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch0_out_3_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'status_s_3_U(pfb_multichannel_decimator_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'config_s_2_U(pfb_multichannel_decimator_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_out_0_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_out_1_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_out_2_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch1_out_3_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'status_s_2_U(pfb_multichannel_decimator_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'config_s_1_U(pfb_multichannel_decimator_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_out_0_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_out_1_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_out_2_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch2_out_3_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'status_s_1_U(pfb_multichannel_decimator_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'config_s_U(pfb_multichannel_decimator_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_out_0_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_out_1_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_out_2_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ch3_out_3_U(pfb_multichannel_decimator_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'status_s_U(pfb_multichannel_decimator_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_syn_fft_config_U0_U(pfb_multichannel_decimator_start_for_fft_syn_fft_config_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_perform_fft_Block_for_end24_proc3_U0_U(pfb_multichannel_decimator_start_for_perform_fft_Block_for_end24_proc3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_syn_fft_config_1_U0_U(pfb_multichannel_decimator_start_for_fft_syn_fft_config_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_perform_fft_Block_for_end26_proc4_U0_U(pfb_multichannel_decimator_start_for_perform_fft_Block_for_end26_proc4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_syn_fft_config_2_U0_U(pfb_multichannel_decimator_start_for_fft_syn_fft_config_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_perform_fft_Block_for_end28_proc5_U0_U(pfb_multichannel_decimator_start_for_perform_fft_Block_for_end28_proc5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_syn_fft_config_3_U0_U(pfb_multichannel_decimator_start_for_fft_syn_fft_config_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_perform_fft_Block_for_end30_proc6_U0_U(pfb_multichannel_decimator_start_for_perform_fft_Block_for_end30_proc6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_perform_fft_Loop_repack_loop_proc7_U0_U(pfb_multichannel_decimator_start_for_perform_fft_Loop_repack_loop_proc7_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 502.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_outputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_outputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 504.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pfb_multichannel_decimator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/coeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/update_coeffs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pfb_multichannel_decimator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'update_coeffs', 'coeff' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pfb_multichannel_decimator'.
INFO: [RTMG 210-285] Implementing FIFO 'stream_read_to_compute_U(pfb_multichannel_decimator_fifo_w128_d4096_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_compute_to_fft_U(pfb_multichannel_decimator_fifo_w128_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_fft_to_write_U(pfb_multichannel_decimator_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_perform_fft_U0_U(pfb_multichannel_decimator_start_for_perform_fft_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_outputs_U0_U(pfb_multichannel_decimator_start_for_write_outputs_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 508.617 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 519.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pfb_multichannel_decimator.
INFO: [VLOG 209-307] Generating Verilog RTL for pfb_multichannel_decimator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.67 seconds. CPU system time: 0.49 seconds. Elapsed time: 15.25 seconds; current allocated memory: 246.664 MB.
INFO: [HLS 200-1510] Running: export_design -flow none -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_decimator_fft_syn_fft_config_1_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_1_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_1_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_decimator_fft_syn_fft_config_2_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_2_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_2_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_decimator_fft_syn_fft_config_3_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_3_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_3_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'pfb_multichannel_decimator_fft_syn_fft_config_s_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_s_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pfb_multichannel_decimator_fft_syn_fft_config_s_core_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jan  8 19:48:40 2026...
INFO: [HLS 200-802] Generated output file hls_pfb/pfb_multichannel_decimator.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.1 seconds. CPU system time: 0.26 seconds. Elapsed time: 15.8 seconds; current allocated memory: 5.828 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 23.55 seconds. Total CPU system time: 0.82 seconds. Total elapsed time: 31.9 seconds; peak allocated memory: 526.672 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jan  8 19:48:43 2026...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 35s
