# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do tictactoe_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/14.1/tictactoe/TTTdefs.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:30:38 on Aug 30,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/TTTdefs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package TTTdefs
# End time: 18:30:38 on Aug 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/altera/14.1/tictactoe/tictactoe.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:30:38 on Aug 30,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/tictactoe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package TTTdefs
# -- Compiling entity tictactoe
# -- Compiling architecture behavioral of tictactoe
# End time: 18:30:39 on Aug 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/altera/14.1/tictactoe/TwoInARow.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:30:39 on Aug 30,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/TwoInARow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package TTTdefs
# -- Compiling entity TwoInARow
# -- Compiling architecture behavioral of TwoInARow
# End time: 18:30:39 on Aug 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/altera/14.1/tictactoe/tb_tictactoe.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 18:30:39 on Aug 30,2021
# vcom -reportprogress 300 -93 -work work C:/altera/14.1/tictactoe/tb_tictactoe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package TTTdefs
# -- Compiling entity tb_tictactoe
# -- Compiling architecture teste of tb_tictactoe
# ** Warning: [4] C:/altera/14.1/tictactoe/tb_tictactoe.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/14.1/tictactoe/tb_tictactoe.vhd(53): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/14.1/tictactoe/tb_tictactoe.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/altera/14.1/tictactoe/tb_tictactoe.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:30:39 on Aug 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_tictactoe
# vsim -gui "+altera" -l msim_transcript -do "tictactoe_run_msim_rtl_vhdl.do" 
# Start time: 18:30:39 on Aug 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tttdefs
# Loading work.tb_tictactoe(teste)
# ** Error: (vsim-7) Failed to open VHDL file "data_in.txt" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_tictactoe File: C:/altera/14.1/tictactoe/tb_tictactoe.vhd
# Loading work.tictactoe(behavioral)
# Loading work.twoinarow(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "data_in.txt" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /tb_tictactoe/read_inputs_data_in File: C:/altera/14.1/tictactoe/tb_tictactoe.vhd
# Fatal error in Process read_inputs_data_in at C:/altera/14.1/tictactoe/tb_tictactoe.vhd line 71
# 
# HDL call sequence:
# Stopped at C:/altera/14.1/tictactoe/tb_tictactoe.vhd 71 Process read_inputs_data_in
# 
# End time: 18:31:17 on Aug 30,2021, Elapsed time: 0:00:38
# Errors: 3, Warnings: 0
