<profile>

<section name = "Vitis HLS Report for 'equalizer'" level="0">
<item name = "Date">Thu Apr 11 21:22:37 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">equalizer</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258">equalizer_Pipeline_VITIS_LOOP_56_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_24_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1233, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 99, 1189, 2483, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 563, -</column>
<column name="Register">-, -, 2986, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 45, 3, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258">equalizer_Pipeline_VITIS_LOOP_56_2, 0, 0, 371, 337, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_32s_32s_32_1_1_U14">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U15">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U16">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U17">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U18">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U19">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U20">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U21">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U22">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U23">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U24">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U25">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U26">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U27">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U28">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U29">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U30">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U31">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U32">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U33">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U34">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U35">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U36">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U37">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U38">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U39">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U40">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U41">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U42">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U43">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U44">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U45">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U46">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_fu_367_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln82_10_fu_813_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_11_fu_778_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_12_fu_819_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_13_fu_910_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_14_fu_1028_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_15_fu_730_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_16_fu_695_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_17_fu_736_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_18_fu_656_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_19_fu_620_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_1_fu_994_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_20_fu_662_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_21_fu_755_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_22_fu_576_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_23_fu_542_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_24_fu_581_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_25_fu_491_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_26_fu_455_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_27_fu_461_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_28_fu_496_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_29_fu_585_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_2_fu_1019_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_30_fu_759_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_3_fu_964_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_4_fu_929_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_5_fu_970_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_6_fu_1023_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_7_fu_887_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_8_fu_852_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln82_9_fu_906_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln82_fu_1014_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_3_fu_1044_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_r_TDATA_int_regslice">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln30_fu_361_p2">icmp, 0, 0, 18, 32, 16</column>
<column name="ap_block_state44">or, 0, 0, 2, 1, 1</column>
<column name="i_1_fu_373_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln9_fu_381_p3">select, 0, 0, 5, 1, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">435, 86, 1, 86</column>
<column name="ap_phi_mux_tmp_last_V_3_phi_fu_248_p8">9, 2, 1, 2</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_176">14, 3, 32, 96</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_r_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="state_fu_172">14, 3, 3, 9</column>
<column name="tmp_last_V_3_reg_245">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln82_11_reg_1301">32, 0, 32, 0</column>
<column name="add_ln82_12_reg_1312">32, 0, 32, 0</column>
<column name="add_ln82_13_reg_1366">32, 0, 32, 0</column>
<column name="add_ln82_16_reg_1263">32, 0, 32, 0</column>
<column name="add_ln82_17_reg_1274">32, 0, 32, 0</column>
<column name="add_ln82_19_reg_1230">32, 0, 32, 0</column>
<column name="add_ln82_1_reg_1404">32, 0, 32, 0</column>
<column name="add_ln82_20_reg_1241">32, 0, 32, 0</column>
<column name="add_ln82_22_reg_1214">32, 0, 32, 0</column>
<column name="add_ln82_23_reg_1192">32, 0, 32, 0</column>
<column name="add_ln82_27_reg_1165">32, 0, 32, 0</column>
<column name="add_ln82_28_reg_1181">32, 0, 32, 0</column>
<column name="add_ln82_29_reg_1219">32, 0, 32, 0</column>
<column name="add_ln82_30_reg_1290">32, 0, 32, 0</column>
<column name="add_ln82_4_reg_1377">32, 0, 32, 0</column>
<column name="add_ln82_5_reg_1388">32, 0, 32, 0</column>
<column name="add_ln82_7_reg_1350">32, 0, 32, 0</column>
<column name="add_ln82_8_reg_1334">32, 0, 32, 0</column>
<column name="add_ln82_reg_1409">32, 0, 32, 0</column>
<column name="ap_CS_fsm">85, 0, 85, 0</column>
<column name="coefs_read_reg_1087">64, 0, 64, 0</column>
<column name="gmem_addr_read_3_reg_1154">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1098">64, 0, 64, 0</column>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_56_2_fu_258_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_176">32, 0, 32, 0</column>
<column name="i_load_1_reg_1419">32, 0, 32, 0</column>
<column name="mul_ln79_13_reg_1285">32, 0, 32, 0</column>
<column name="mul_ln79_17_reg_1252">32, 0, 32, 0</column>
<column name="mul_ln79_1_reg_1399">32, 0, 32, 0</column>
<column name="mul_ln79_23_reg_1203">32, 0, 32, 0</column>
<column name="mul_ln79_27_reg_1176">32, 0, 32, 0</column>
<column name="mul_ln79_5_reg_1361">32, 0, 32, 0</column>
<column name="mul_ln79_7_reg_1339">32, 0, 32, 0</column>
<column name="mul_ln79_9_reg_1323">32, 0, 32, 0</column>
<column name="mul_ln82_reg_1149">32, 0, 32, 0</column>
<column name="reg_287">32, 0, 32, 0</column>
<column name="reg_291">32, 0, 32, 0</column>
<column name="signal_shift_reg_0">32, 0, 32, 0</column>
<column name="signal_shift_reg_1">32, 0, 32, 0</column>
<column name="signal_shift_reg_10">32, 0, 32, 0</column>
<column name="signal_shift_reg_11">32, 0, 32, 0</column>
<column name="signal_shift_reg_11_load_reg_1224">32, 0, 32, 0</column>
<column name="signal_shift_reg_12">32, 0, 32, 0</column>
<column name="signal_shift_reg_13">32, 0, 32, 0</column>
<column name="signal_shift_reg_13_load_reg_1235">32, 0, 32, 0</column>
<column name="signal_shift_reg_14">32, 0, 32, 0</column>
<column name="signal_shift_reg_14_load_reg_1246">32, 0, 32, 0</column>
<column name="signal_shift_reg_15">32, 0, 32, 0</column>
<column name="signal_shift_reg_15_load_reg_1257">32, 0, 32, 0</column>
<column name="signal_shift_reg_16">32, 0, 32, 0</column>
<column name="signal_shift_reg_17">32, 0, 32, 0</column>
<column name="signal_shift_reg_17_load_reg_1268">32, 0, 32, 0</column>
<column name="signal_shift_reg_18">32, 0, 32, 0</column>
<column name="signal_shift_reg_18_load_reg_1279">32, 0, 32, 0</column>
<column name="signal_shift_reg_19">32, 0, 32, 0</column>
<column name="signal_shift_reg_19_load_reg_1295">32, 0, 32, 0</column>
<column name="signal_shift_reg_2">32, 0, 32, 0</column>
<column name="signal_shift_reg_20">32, 0, 32, 0</column>
<column name="signal_shift_reg_21">32, 0, 32, 0</column>
<column name="signal_shift_reg_21_load_reg_1306">32, 0, 32, 0</column>
<column name="signal_shift_reg_22">32, 0, 32, 0</column>
<column name="signal_shift_reg_22_load_reg_1317">32, 0, 32, 0</column>
<column name="signal_shift_reg_23">32, 0, 32, 0</column>
<column name="signal_shift_reg_23_load_reg_1328">32, 0, 32, 0</column>
<column name="signal_shift_reg_24">32, 0, 32, 0</column>
<column name="signal_shift_reg_25">32, 0, 32, 0</column>
<column name="signal_shift_reg_25_load_reg_1344">32, 0, 32, 0</column>
<column name="signal_shift_reg_26">32, 0, 32, 0</column>
<column name="signal_shift_reg_26_load_reg_1355">32, 0, 32, 0</column>
<column name="signal_shift_reg_27">32, 0, 32, 0</column>
<column name="signal_shift_reg_27_load_reg_1371">32, 0, 32, 0</column>
<column name="signal_shift_reg_28">32, 0, 32, 0</column>
<column name="signal_shift_reg_29">32, 0, 32, 0</column>
<column name="signal_shift_reg_29_load_reg_1382">32, 0, 32, 0</column>
<column name="signal_shift_reg_3">32, 0, 32, 0</column>
<column name="signal_shift_reg_30">32, 0, 32, 0</column>
<column name="signal_shift_reg_30_load_reg_1393">32, 0, 32, 0</column>
<column name="signal_shift_reg_31">32, 0, 32, 0</column>
<column name="signal_shift_reg_3_load_reg_1159">32, 0, 32, 0</column>
<column name="signal_shift_reg_4">32, 0, 32, 0</column>
<column name="signal_shift_reg_4_load_reg_1170">32, 0, 32, 0</column>
<column name="signal_shift_reg_5">32, 0, 32, 0</column>
<column name="signal_shift_reg_6">32, 0, 32, 0</column>
<column name="signal_shift_reg_7">32, 0, 32, 0</column>
<column name="signal_shift_reg_7_load_reg_1186">32, 0, 32, 0</column>
<column name="signal_shift_reg_8">32, 0, 32, 0</column>
<column name="signal_shift_reg_8_load_reg_1197">32, 0, 32, 0</column>
<column name="signal_shift_reg_9">32, 0, 32, 0</column>
<column name="signal_shift_reg_9_load_reg_1208">32, 0, 32, 0</column>
<column name="state_fu_172">3, 0, 32, 29</column>
<column name="state_load_reg_1104">3, 0, 32, 29</column>
<column name="tmp_data_V_reg_1108">32, 0, 32, 0</column>
<column name="tmp_dest_V_reg_1144">1, 0, 1, 0</column>
<column name="tmp_id_V_reg_1139">1, 0, 1, 0</column>
<column name="tmp_keep_V_reg_1115">4, 0, 4, 0</column>
<column name="tmp_last_V_1_loc_fu_180">1, 0, 1, 0</column>
<column name="tmp_last_V_3_reg_245">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_1130">1, 0, 1, 0</column>
<column name="tmp_strb_V_reg_1120">4, 0, 4, 0</column>
<column name="tmp_user_V_reg_1125">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, equalizer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, equalizer, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="output_r_TDATA">out, 32, axis, output_r_V_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TDEST">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TKEEP">out, 4, axis, output_r_V_keep_V, pointer</column>
<column name="output_r_TSTRB">out, 4, axis, output_r_V_strb_V, pointer</column>
<column name="output_r_TUSER">out, 1, axis, output_r_V_user_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_r_V_last_V, pointer</column>
<column name="output_r_TID">out, 1, axis, output_r_V_id_V, pointer</column>
<column name="input_r_TDATA">in, 32, axis, input_r_V_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TDEST">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TKEEP">in, 4, axis, input_r_V_keep_V, pointer</column>
<column name="input_r_TSTRB">in, 4, axis, input_r_V_strb_V, pointer</column>
<column name="input_r_TUSER">in, 1, axis, input_r_V_user_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TID">in, 1, axis, input_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
