Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 94B3A7081A;
	Sun, 21 Jun 2026 21:51:04 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1782078665; cv=none; b=a9jWigmCXHwvGbW5fp7NOVTquNRBNHkDeWn5t8t3xKkdonzK1q6asdtsYvuqFIYjpD4eoIO8I/TdCSfqEwHWfHvW/oOPEaiLgaCV/uyRlmnycDUQpPIyWvOHaoadq3n6GCIbctcF7YxnVBcaXUl34KqthOkEvvVOwatNwuTkyYw=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1782078665; c=relaxed/simple;
	bh=DYIFjkjiyQWapfheP3oF/cbj+4btoWQ77XdCnsT+pug=;
	h=From:Subject:To:Cc:In-Reply-To:References:Content-Type:Date:
	 Message-Id; b=Ju1wJ3SGEcKyiIIOPGMfO+H0gKwUAbqpyFf2Vlp8PB0oewbfdwOAGLIwga7kcOzw8PCDYewuzpZ8ifJFDyvQrpHndlBthXBTH5jAKfJFcCxiRF027aUYsYpFTj4cERauf/K0AIdEH0ODZx4G82WarEhtxq1jeElE9d1ehvtlnqg=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=R52RlkBP; arc=none smtp.client-ip=100.103.45.18
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="R52RlkBP"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id EED171F000E9;
	Sun, 21 Jun 2026 21:51:03 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1782078664;
	bh=KTXGMqhioCdRGhDFxdKDCKqq7izBHMAWl7Vh+OOYQQE=;
	h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date;
	b=R52RlkBPOQEigjHIxQmcSKNEKsTaZaeeax5h6ueGXgMYq/2gJlXmLt/+MG0XBzcrx
	 zVPzdgC0uVuk++OEfQQotDs+nX1yEbOVpXNBTLUiJKTC12ONjbfs8bH2XEhZsmKCOr
	 KPKoH2xdgHi1qF0ld/UB6/OD7soN1z8BYHSk6OikbWWzttH41d2H2IeIV0fLl2xSen
	 htBESGWNuBwdMCu7ut+wuGeEo4YOWuIZsH18rQ2DTkpL7PfenAlxBi43mrwiauVYIJ
	 qZGJ5u1tpMUC4L4d8X3Ah5oF2T6sIc7zRxiaNSfkmBhYxG8CDfaH6Oy9eD3v1Unncp
	 3Pi55U/cBxZyg==
From: sashiko-bot@kernel.org
Subject: Re: [PATCH v2 2/5] dmaengine: sun6i-dma: Add set_addr function
 pointer for variable address widths
Reply-To: sashiko-reviews@lists.linux.dev
To: "Yuanshen Cao" <alex.caoys@gmail.com>
Cc: robh@kernel.org, vkoul@kernel.org, dmaengine@vger.kernel.org, Frank.Li@kernel.org, linux-sunxi@lists.linux.dev, conor+dt@kernel.org, devicetree@vger.kernel.org
In-Reply-To: <20260621-sun60i-a733-dma-v2-2-340f205891cc@gmail.com>
References: <20260621-sun60i-a733-dma-v2-0-340f205891cc@gmail.com>
 <20260621-sun60i-a733-dma-v2-2-340f205891cc@gmail.com>
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Date: Sun, 21 Jun 2026 21:51:03 +0000
Message-Id: <20260621215103.EED171F000E9@smtp.kernel.org>
Precedence: bulk
X-Mailing-List: linux-sunxi@lists.linux.dev
List-Id: <linux-sunxi.lists.linux.dev>
List-Subscribe: <mailto:linux-sunxi+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:linux-sunxi+unsubscribe@lists.linux.dev>

Thank you for your contribution! Sashiko AI review found 1 potential issue(=
s) to consider:

Pre-existing issues:
- [High] Use-After-Free during error path cleanup in sun6i_dma_prep_slave_s=
g and sun6i_dma_prep_dma_cyclic.
--

commit 9bdc9020fe709f46ed0cba2bea4a233b8e23c603
Author: Yuanshen Cao <alex.caoys@gmail.com>

dmaengine: sun6i-dma: Add set_addr function pointer for variable address wi=
dths

This commit refactors the sun6i DMA driver by moving the address setting lo=
gic
into a function pointer within the configuration structure. This allows
handling of different hardware variations, specifically adding support for
the A733's 32G high-address bits while preserving legacy behavior for
older generations.

> diff --git a/drivers/dma/sun6i-dma.c b/drivers/dma/sun6i-dma.c
> index ef3052c4ab363..9984b9033cbb9 100644
> --- a/drivers/dma/sun6i-dma.c
> +++ b/drivers/dma/sun6i-dma.c
> @@ -138,6 +139,8 @@ struct sun6i_dma_config {
>  	void (*set_burst_length)(u32 *p_cfg, s8 src_burst, s8 dst_burst);
>  	void (*set_drq)(u32 *p_cfg, s8 src_drq, s8 dst_drq);
>  	void (*set_mode)(u32 *p_cfg, s8 src_mode, s8 dst_mode);
> +	void (*set_addr)(struct sun6i_dma_dev *sdev, struct sun6i_dma_lli *v_ll=
i,
> +		dma_addr_t src, dma_addr_t dst);
>  	void (*dump_com_regs)(struct sun6i_dma_dev *sdev);

[ ... ]

[Severity: High]
This is a pre-existing issue, but I noticed a potential use-after-free
in the error cleanup paths.

Looking at sun6i_dma_prep_slave_sg():

err_lli_free:
	for (p_lli =3D txd->p_lli, v_lli =3D txd->v_lli; v_lli;
	     p_lli =3D v_lli->p_lli_next, v_lli =3D v_lli->v_lli_next)
		dma_pool_free(sdev->pool, v_lli, p_lli);

Does this loop cause a use-after-free? The dma_pool_free() call frees
v_lli, but the loop increment step then dereferences it via
v_lli =3D v_lli->v_lli_next.

This exact same pattern also appears in sun6i_dma_prep_dma_cyclic():

err_lli_free:
	for (p_lli =3D txd->p_lli, v_lli =3D txd->v_lli; v_lli;
	     p_lli =3D v_lli->p_lli_next, v_lli =3D v_lli->v_lli_next)
		dma_pool_free(sdev->pool, v_lli, p_lli);

--=20
Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20260621-sun60i-a73=
3-dma-v2-0-340f205891cc@gmail.com?part=3D2
