// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="master_fix_master_fix,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.400000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.574250,HLS_SYN_LAT=24491,HLS_SYN_TPT=none,HLS_SYN_MEM=56,HLS_SYN_DSP=0,HLS_SYN_FF=31565,HLS_SYN_LUT=27627,HLS_VERSION=2021_1}" *)

module master_fix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_state47 = 52'd70368744177664;
parameter    ap_ST_fsm_state48 = 52'd140737488355328;
parameter    ap_ST_fsm_state49 = 52'd281474976710656;
parameter    ap_ST_fsm_state50 = 52'd562949953421312;
parameter    ap_ST_fsm_state51 = 52'd1125899906842624;
parameter    ap_ST_fsm_state52 = 52'd2251799813685248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [1:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [31:0] out_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] thirdBias_f_V_address0;
reg    thirdBias_f_V_ce0;
wire   [20:0] thirdBias_f_V_q0;
wire   [11:0] firstDense_f_V_address0;
reg    firstDense_f_V_ce0;
wire   [20:0] firstDense_f_V_q0;
wire   [5:0] secondDense_f_V_address0;
reg    secondDense_f_V_ce0;
wire   [18:0] secondDense_f_V_q0;
reg   [63:0] reg_589;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln341_fu_1066_p2;
wire    ap_CS_fsm_state44;
wire   [7:0] sub_ln1171_fu_633_p2;
reg   [7:0] sub_ln1171_reg_1132;
wire    ap_CS_fsm_state9;
wire   [4:0] add_ln301_fu_645_p2;
reg   [4:0] add_ln301_reg_1140;
wire   [0:0] icmp_ln301_fu_639_p2;
reg   [3:0] den1_V_0_addr_reg_1150;
wire  signed [35:0] sext_ln304_fu_656_p1;
wire    ap_CS_fsm_state10;
wire   [11:0] tmp_18_cast_fu_669_p3;
reg   [11:0] tmp_18_cast_reg_1191;
wire    ap_CS_fsm_state11;
wire   [7:0] tmp_3_fu_677_p3;
reg   [7:0] tmp_3_reg_1196;
wire   [3:0] add_ln304_fu_691_p2;
reg   [3:0] add_ln304_reg_1204;
wire    ap_CS_fsm_state12;
wire   [4:0] add_ln308_fu_756_p2;
reg   [4:0] add_ln308_reg_1222;
wire   [34:0] max2_V_0_q0;
reg   [34:0] r_V_2_reg_1227;
wire    ap_CS_fsm_state13;
reg  signed [20:0] firstDense_f_V_load_reg_1232;
wire    ap_CS_fsm_state14;
wire   [54:0] grp_fu_768_p2;
reg   [54:0] r_V_4_reg_1247;
wire    ap_CS_fsm_state15;
wire   [17:0] trunc_ln727_1_fu_774_p1;
reg   [17:0] trunc_ln727_1_reg_1252;
wire   [35:0] add_ln415_1_fu_838_p2;
wire    ap_CS_fsm_state16;
wire   [1:0] trunc_ln1171_1_fu_847_p1;
reg   [1:0] trunc_ln1171_1_reg_1262;
wire    ap_CS_fsm_state17;
wire   [5:0] tmp_16_cast_fu_851_p3;
reg   [5:0] tmp_16_cast_reg_1266;
wire   [2:0] add_ln322_fu_865_p2;
reg   [2:0] add_ln322_reg_1274;
wire   [35:0] tmp_2_fu_871_p6;
wire   [0:0] icmp_ln322_fu_859_p2;
wire    ap_CS_fsm_state18;
wire   [4:0] add_ln325_fu_936_p2;
reg   [4:0] add_ln325_reg_1326;
wire   [0:0] icmp_ln325_fu_930_p2;
wire   [34:0] den1_V_0_q0;
reg   [34:0] r_V_reg_1336;
wire    ap_CS_fsm_state19;
reg  signed [18:0] secondDense_f_V_load_reg_1341;
wire    ap_CS_fsm_state20;
wire  signed [53:0] grp_fu_972_p2;
reg  signed [53:0] r_V_5_reg_1356;
wire    ap_CS_fsm_state21;
wire   [17:0] trunc_ln727_fu_978_p1;
reg   [17:0] trunc_ln727_reg_1362;
wire   [35:0] add_ln415_fu_1045_p2;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_5_fu_1082_p6;
reg   [63:0] tmp_5_reg_1387;
wire   [63:0] grp_fu_579_p2;
reg   [63:0] tmp_1_reg_1392;
wire    ap_CS_fsm_state43;
wire   [63:0] grp_fu_575_p2;
reg   [63:0] sum_1_reg_1397;
wire    ap_CS_fsm_state50;
reg   [11:0] conv1_address0;
reg    conv1_ce0;
reg    conv1_we0;
wire   [34:0] conv1_q0;
reg    conv1_ce1;
wire   [34:0] conv1_q1;
reg    conv1_ce2;
wire   [34:0] conv1_q2;
reg   [8:0] max1_V_0_address0;
reg    max1_V_0_ce0;
reg    max1_V_0_we0;
wire   [34:0] max1_V_0_q0;
reg    max1_V_0_ce1;
wire   [34:0] max1_V_0_q1;
reg    max1_V_0_ce2;
wire   [34:0] max1_V_0_q2;
reg    max1_V_0_ce3;
wire   [34:0] max1_V_0_q3;
reg    max1_V_0_ce4;
wire   [34:0] max1_V_0_q4;
reg    max1_V_0_ce5;
wire   [34:0] max1_V_0_q5;
reg    max1_V_0_ce6;
wire   [34:0] max1_V_0_q6;
reg    max1_V_0_ce7;
wire   [34:0] max1_V_0_q7;
reg    max1_V_0_ce8;
wire   [34:0] max1_V_0_q8;
reg    max1_V_0_ce9;
wire   [34:0] max1_V_0_q9;
reg    max1_V_0_ce10;
wire   [34:0] max1_V_0_q10;
reg    max1_V_0_ce11;
wire   [34:0] max1_V_0_q11;
reg    max1_V_0_ce12;
wire   [34:0] max1_V_0_q12;
reg    max1_V_0_ce13;
wire   [34:0] max1_V_0_q13;
reg    max1_V_0_ce14;
wire   [34:0] max1_V_0_q14;
reg    max1_V_0_ce15;
wire   [34:0] max1_V_0_q15;
reg   [9:0] conv2_0_address0;
reg    conv2_0_ce0;
reg    conv2_0_we0;
wire   [34:0] conv2_0_q0;
reg   [7:0] max2_V_0_address0;
reg    max2_V_0_ce0;
reg    max2_V_0_we0;
reg   [3:0] den1_V_0_address0;
reg    den1_V_0_ce0;
reg    den1_V_0_we0;
wire   [34:0] den1_V_0_d0;
wire    grp_convolution1_fix_fu_434_ap_start;
wire    grp_convolution1_fix_fu_434_ap_done;
wire    grp_convolution1_fix_fu_434_ap_idle;
wire    grp_convolution1_fix_fu_434_ap_ready;
wire   [8:0] grp_convolution1_fix_fu_434_input_r_address0;
wire    grp_convolution1_fix_fu_434_input_r_ce0;
wire   [11:0] grp_convolution1_fix_fu_434_out_r_address0;
wire    grp_convolution1_fix_fu_434_out_r_ce0;
wire    grp_convolution1_fix_fu_434_out_r_we0;
wire   [34:0] grp_convolution1_fix_fu_434_out_r_d0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_done;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_idle;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_ready;
wire   [11:0] grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce0;
wire   [11:0] grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address1;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce1;
wire   [11:0] grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address2;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce2;
wire   [8:0] grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_address0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_ce0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_we0;
wire   [34:0] grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_d0;
wire    grp_convolution2_fix_fu_474_ap_start;
wire    grp_convolution2_fix_fu_474_ap_done;
wire    grp_convolution2_fix_fu_474_ap_idle;
wire    grp_convolution2_fix_fu_474_ap_ready;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address0;
wire    grp_convolution2_fix_fu_474_m_0_ce0;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address1;
wire    grp_convolution2_fix_fu_474_m_0_ce1;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address2;
wire    grp_convolution2_fix_fu_474_m_0_ce2;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address3;
wire    grp_convolution2_fix_fu_474_m_0_ce3;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address4;
wire    grp_convolution2_fix_fu_474_m_0_ce4;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address5;
wire    grp_convolution2_fix_fu_474_m_0_ce5;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address6;
wire    grp_convolution2_fix_fu_474_m_0_ce6;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address7;
wire    grp_convolution2_fix_fu_474_m_0_ce7;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address8;
wire    grp_convolution2_fix_fu_474_m_0_ce8;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address9;
wire    grp_convolution2_fix_fu_474_m_0_ce9;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address10;
wire    grp_convolution2_fix_fu_474_m_0_ce10;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address11;
wire    grp_convolution2_fix_fu_474_m_0_ce11;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address12;
wire    grp_convolution2_fix_fu_474_m_0_ce12;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address13;
wire    grp_convolution2_fix_fu_474_m_0_ce13;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address14;
wire    grp_convolution2_fix_fu_474_m_0_ce14;
wire   [8:0] grp_convolution2_fix_fu_474_m_0_address15;
wire    grp_convolution2_fix_fu_474_m_0_ce15;
wire   [9:0] grp_convolution2_fix_fu_474_out_0_address0;
wire    grp_convolution2_fix_fu_474_out_0_ce0;
wire    grp_convolution2_fix_fu_474_out_0_we0;
wire   [34:0] grp_convolution2_fix_fu_474_out_0_d0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start;
wire    grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_done;
wire    grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_idle;
wire    grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_ready;
wire   [9:0] grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_conv2_0_address0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_conv2_0_ce0;
wire   [7:0] grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_address0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_ce0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_we0;
wire   [34:0] grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_d0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_done;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_idle;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_ready;
wire   [63:0] grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_04_out;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_04_out_ap_vld;
wire   [63:0] grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_2_03_out;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_2_03_out_ap_vld;
wire   [63:0] grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_7_out;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_7_out_ap_vld;
wire   [63:0] grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_10_out;
wire    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_10_out_ap_vld;
wire    grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start;
wire    grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_done;
wire    grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_idle;
wire    grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_ready;
wire   [1:0] grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_address0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_ce0;
wire    grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_we0;
wire   [31:0] grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_d0;
wire   [63:0] grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_din0;
wire   [63:0] grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_din1;
wire    grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_ce;
reg   [3:0] i_2_reg_369;
wire   [0:0] icmp_ln308_fu_750_p2;
reg   [35:0] add_i_i_i_lcssa_lcssa7_i_reg_380;
reg   [4:0] h_reg_390;
wire   [0:0] icmp_ln304_fu_685_p2;
reg   [35:0] lhs_2_reg_401;
reg   [4:0] i_4_reg_413;
reg   [35:0] den2_V_0_0_reg_424;
reg    grp_convolution1_fix_fu_434_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_convolution2_fix_fu_474_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start_reg;
wire    ap_CS_fsm_state52;
wire   [63:0] zext_ln301_fu_603_p1;
wire   [63:0] zext_ln1171_6_fu_735_p1;
wire   [63:0] zext_ln1169_fu_745_p1;
wire   [63:0] zext_ln1171_3_fu_925_p1;
wire   [63:0] zext_ln736_fu_911_p1;
reg   [4:0] d_fu_232;
reg   [2:0] d_1_fu_272;
reg   [35:0] den2_V_0_3_fu_276;
reg   [35:0] den2_V_0_3_1_fu_280;
reg   [35:0] den2_V_0_3_2_fu_284;
reg   [35:0] den2_V_0_3_3_fu_288;
reg   [63:0] sum_fu_292;
wire    ap_CS_fsm_state51;
reg   [2:0] i_fu_296;
wire   [2:0] add_ln341_fu_1072_p2;
reg   [63:0] grp_fu_579_p1;
wire    ap_CS_fsm_state26;
wire   [3:0] trunc_ln1171_fu_609_p1;
wire   [5:0] tmp_s_fu_621_p3;
wire   [7:0] tmp_14_cast_fu_613_p3;
wire   [7:0] zext_ln1171_fu_629_p1;
wire   [7:0] zext_ln1171_1_fu_660_p1;
wire   [7:0] add_ln1171_fu_664_p2;
wire   [0:0] tmp_fu_701_p3;
wire   [34:0] trunc_ln304_fu_697_p1;
wire   [11:0] zext_ln1171_5_fu_726_p1;
wire   [11:0] add_ln1171_2_fu_730_p2;
wire   [7:0] zext_ln1171_4_fu_722_p1;
wire   [7:0] add_ln1169_fu_740_p2;
wire   [34:0] grp_fu_768_p1;
wire   [54:0] lhs_3_fu_778_p3;
wire   [54:0] ret_V_fu_786_p2;
wire   [0:0] p_Result_10_fu_801_p3;
wire   [0:0] r_1_fu_817_p2;
wire   [0:0] or_ln412_1_fu_822_p2;
wire   [0:0] p_Result_11_fu_809_p3;
wire   [0:0] and_ln412_1_fu_828_p2;
wire   [35:0] p_Val2_5_fu_791_p4;
wire   [35:0] zext_ln415_1_fu_834_p1;
wire   [5:0] zext_ln1171_2_fu_916_p1;
wire   [5:0] add_ln1171_1_fu_920_p2;
wire   [34:0] grp_fu_972_p1;
wire   [54:0] lhs_1_fu_982_p3;
wire  signed [54:0] sext_ln1245_fu_990_p1;
wire   [54:0] ret_V_2_fu_993_p2;
wire   [0:0] p_Result_s_fu_1009_p3;
wire   [0:0] r_fu_1024_p2;
wire   [0:0] or_ln412_fu_1029_p2;
wire   [0:0] p_Result_12_fu_1017_p3;
wire   [0:0] and_ln412_fu_1035_p2;
wire   [35:0] p_Val2_3_fu_999_p4;
wire   [35:0] zext_ln415_fu_1041_p1;
wire   [1:0] tmp_5_fu_1082_p5;
reg    grp_fu_579_ce;
reg   [51:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
wire   [54:0] grp_fu_768_p10;
wire   [53:0] grp_fu_972_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 52'd1;
#0 grp_convolution1_fix_fu_434_ap_start_reg = 1'b0;
#0 grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start_reg = 1'b0;
#0 grp_convolution2_fix_fu_474_ap_start_reg = 1'b0;
#0 grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start_reg = 1'b0;
#0 grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start_reg = 1'b0;
#0 grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start_reg = 1'b0;
end

master_fix_thirdBias_f_V #(
    .DataWidth( 21 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
thirdBias_f_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(thirdBias_f_V_address0),
    .ce0(thirdBias_f_V_ce0),
    .q0(thirdBias_f_V_q0)
);

master_fix_firstDense_f_V #(
    .DataWidth( 21 ),
    .AddressRange( 3584 ),
    .AddressWidth( 12 ))
firstDense_f_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_address0),
    .ce0(firstDense_f_V_ce0),
    .q0(firstDense_f_V_q0)
);

master_fix_secondDense_f_V #(
    .DataWidth( 19 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
secondDense_f_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(secondDense_f_V_address0),
    .ce0(secondDense_f_V_ce0),
    .q0(secondDense_f_V_q0)
);

master_fix_conv1 #(
    .DataWidth( 35 ),
    .AddressRange( 3072 ),
    .AddressWidth( 12 ))
conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_address0),
    .ce0(conv1_ce0),
    .we0(conv1_we0),
    .d0(grp_convolution1_fix_fu_434_out_r_d0),
    .q0(conv1_q0),
    .address1(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address1),
    .ce1(conv1_ce1),
    .q1(conv1_q1),
    .address2(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address2),
    .ce2(conv1_ce2),
    .q2(conv1_q2)
);

master_fix_max1_V_0 #(
    .DataWidth( 35 ),
    .AddressRange( 336 ),
    .AddressWidth( 9 ))
max1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max1_V_0_address0),
    .ce0(max1_V_0_ce0),
    .we0(max1_V_0_we0),
    .d0(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_d0),
    .q0(max1_V_0_q0),
    .address1(grp_convolution2_fix_fu_474_m_0_address1),
    .ce1(max1_V_0_ce1),
    .q1(max1_V_0_q1),
    .address2(grp_convolution2_fix_fu_474_m_0_address2),
    .ce2(max1_V_0_ce2),
    .q2(max1_V_0_q2),
    .address3(grp_convolution2_fix_fu_474_m_0_address3),
    .ce3(max1_V_0_ce3),
    .q3(max1_V_0_q3),
    .address4(grp_convolution2_fix_fu_474_m_0_address4),
    .ce4(max1_V_0_ce4),
    .q4(max1_V_0_q4),
    .address5(grp_convolution2_fix_fu_474_m_0_address5),
    .ce5(max1_V_0_ce5),
    .q5(max1_V_0_q5),
    .address6(grp_convolution2_fix_fu_474_m_0_address6),
    .ce6(max1_V_0_ce6),
    .q6(max1_V_0_q6),
    .address7(grp_convolution2_fix_fu_474_m_0_address7),
    .ce7(max1_V_0_ce7),
    .q7(max1_V_0_q7),
    .address8(grp_convolution2_fix_fu_474_m_0_address8),
    .ce8(max1_V_0_ce8),
    .q8(max1_V_0_q8),
    .address9(grp_convolution2_fix_fu_474_m_0_address9),
    .ce9(max1_V_0_ce9),
    .q9(max1_V_0_q9),
    .address10(grp_convolution2_fix_fu_474_m_0_address10),
    .ce10(max1_V_0_ce10),
    .q10(max1_V_0_q10),
    .address11(grp_convolution2_fix_fu_474_m_0_address11),
    .ce11(max1_V_0_ce11),
    .q11(max1_V_0_q11),
    .address12(grp_convolution2_fix_fu_474_m_0_address12),
    .ce12(max1_V_0_ce12),
    .q12(max1_V_0_q12),
    .address13(grp_convolution2_fix_fu_474_m_0_address13),
    .ce13(max1_V_0_ce13),
    .q13(max1_V_0_q13),
    .address14(grp_convolution2_fix_fu_474_m_0_address14),
    .ce14(max1_V_0_ce14),
    .q14(max1_V_0_q14),
    .address15(grp_convolution2_fix_fu_474_m_0_address15),
    .ce15(max1_V_0_ce15),
    .q15(max1_V_0_q15)
);

master_fix_conv2_0 #(
    .DataWidth( 35 ),
    .AddressRange( 672 ),
    .AddressWidth( 10 ))
conv2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_0_address0),
    .ce0(conv2_0_ce0),
    .we0(conv2_0_we0),
    .d0(grp_convolution2_fix_fu_474_out_0_d0),
    .q0(conv2_0_q0)
);

master_fix_max2_V_0 #(
    .DataWidth( 35 ),
    .AddressRange( 224 ),
    .AddressWidth( 8 ))
max2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max2_V_0_address0),
    .ce0(max2_V_0_ce0),
    .we0(max2_V_0_we0),
    .d0(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_d0),
    .q0(max2_V_0_q0)
);

master_fix_den1_V_0 #(
    .DataWidth( 35 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
den1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(den1_V_0_address0),
    .ce0(den1_V_0_ce0),
    .we0(den1_V_0_we0),
    .d0(den1_V_0_d0),
    .q0(den1_V_0_q0)
);

master_fix_convolution1_fix grp_convolution1_fix_fu_434(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution1_fix_fu_434_ap_start),
    .ap_done(grp_convolution1_fix_fu_434_ap_done),
    .ap_idle(grp_convolution1_fix_fu_434_ap_idle),
    .ap_ready(grp_convolution1_fix_fu_434_ap_ready),
    .input_r_address0(grp_convolution1_fix_fu_434_input_r_address0),
    .input_r_ce0(grp_convolution1_fix_fu_434_input_r_ce0),
    .input_r_q0(input_r_q0),
    .out_r_address0(grp_convolution1_fix_fu_434_out_r_address0),
    .out_r_ce0(grp_convolution1_fix_fu_434_out_r_ce0),
    .out_r_we0(grp_convolution1_fix_fu_434_out_r_we0),
    .out_r_d0(grp_convolution1_fix_fu_434_out_r_d0)
);

master_fix_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2 grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start),
    .ap_done(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_done),
    .ap_idle(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_idle),
    .ap_ready(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_ready),
    .conv1_address0(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address0),
    .conv1_ce0(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce0),
    .conv1_q0(conv1_q0),
    .conv1_address1(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address1),
    .conv1_ce1(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce1),
    .conv1_q1(conv1_q1),
    .conv1_address2(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address2),
    .conv1_ce2(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce2),
    .conv1_q2(conv1_q2),
    .max1_V_0_address0(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_address0),
    .max1_V_0_ce0(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_ce0),
    .max1_V_0_we0(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_we0),
    .max1_V_0_d0(grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_d0)
);

master_fix_convolution2_fix grp_convolution2_fix_fu_474(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution2_fix_fu_474_ap_start),
    .ap_done(grp_convolution2_fix_fu_474_ap_done),
    .ap_idle(grp_convolution2_fix_fu_474_ap_idle),
    .ap_ready(grp_convolution2_fix_fu_474_ap_ready),
    .m_0_address0(grp_convolution2_fix_fu_474_m_0_address0),
    .m_0_ce0(grp_convolution2_fix_fu_474_m_0_ce0),
    .m_0_q0(max1_V_0_q0),
    .m_0_address1(grp_convolution2_fix_fu_474_m_0_address1),
    .m_0_ce1(grp_convolution2_fix_fu_474_m_0_ce1),
    .m_0_q1(max1_V_0_q1),
    .m_0_address2(grp_convolution2_fix_fu_474_m_0_address2),
    .m_0_ce2(grp_convolution2_fix_fu_474_m_0_ce2),
    .m_0_q2(max1_V_0_q2),
    .m_0_address3(grp_convolution2_fix_fu_474_m_0_address3),
    .m_0_ce3(grp_convolution2_fix_fu_474_m_0_ce3),
    .m_0_q3(max1_V_0_q3),
    .m_0_address4(grp_convolution2_fix_fu_474_m_0_address4),
    .m_0_ce4(grp_convolution2_fix_fu_474_m_0_ce4),
    .m_0_q4(max1_V_0_q4),
    .m_0_address5(grp_convolution2_fix_fu_474_m_0_address5),
    .m_0_ce5(grp_convolution2_fix_fu_474_m_0_ce5),
    .m_0_q5(max1_V_0_q5),
    .m_0_address6(grp_convolution2_fix_fu_474_m_0_address6),
    .m_0_ce6(grp_convolution2_fix_fu_474_m_0_ce6),
    .m_0_q6(max1_V_0_q6),
    .m_0_address7(grp_convolution2_fix_fu_474_m_0_address7),
    .m_0_ce7(grp_convolution2_fix_fu_474_m_0_ce7),
    .m_0_q7(max1_V_0_q7),
    .m_0_address8(grp_convolution2_fix_fu_474_m_0_address8),
    .m_0_ce8(grp_convolution2_fix_fu_474_m_0_ce8),
    .m_0_q8(max1_V_0_q8),
    .m_0_address9(grp_convolution2_fix_fu_474_m_0_address9),
    .m_0_ce9(grp_convolution2_fix_fu_474_m_0_ce9),
    .m_0_q9(max1_V_0_q9),
    .m_0_address10(grp_convolution2_fix_fu_474_m_0_address10),
    .m_0_ce10(grp_convolution2_fix_fu_474_m_0_ce10),
    .m_0_q10(max1_V_0_q10),
    .m_0_address11(grp_convolution2_fix_fu_474_m_0_address11),
    .m_0_ce11(grp_convolution2_fix_fu_474_m_0_ce11),
    .m_0_q11(max1_V_0_q11),
    .m_0_address12(grp_convolution2_fix_fu_474_m_0_address12),
    .m_0_ce12(grp_convolution2_fix_fu_474_m_0_ce12),
    .m_0_q12(max1_V_0_q12),
    .m_0_address13(grp_convolution2_fix_fu_474_m_0_address13),
    .m_0_ce13(grp_convolution2_fix_fu_474_m_0_ce13),
    .m_0_q13(max1_V_0_q13),
    .m_0_address14(grp_convolution2_fix_fu_474_m_0_address14),
    .m_0_ce14(grp_convolution2_fix_fu_474_m_0_ce14),
    .m_0_q14(max1_V_0_q14),
    .m_0_address15(grp_convolution2_fix_fu_474_m_0_address15),
    .m_0_ce15(grp_convolution2_fix_fu_474_m_0_ce15),
    .m_0_q15(max1_V_0_q15),
    .out_0_address0(grp_convolution2_fix_fu_474_out_0_address0),
    .out_0_ce0(grp_convolution2_fix_fu_474_out_0_ce0),
    .out_0_we0(grp_convolution2_fix_fu_474_out_0_we0),
    .out_0_d0(grp_convolution2_fix_fu_474_out_0_d0)
);

master_fix_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2 grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start),
    .ap_done(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_done),
    .ap_idle(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_idle),
    .ap_ready(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_ready),
    .conv2_0_address0(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_conv2_0_address0),
    .conv2_0_ce0(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_conv2_0_ce0),
    .conv2_0_q0(conv2_0_q0),
    .max2_V_0_address0(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_address0),
    .max2_V_0_ce0(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_ce0),
    .max2_V_0_we0(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_we0),
    .max2_V_0_d0(grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_d0)
);

master_fix_master_fix_Pipeline_VITIS_LOOP_335_1 grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start),
    .ap_done(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_done),
    .ap_idle(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_idle),
    .ap_ready(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_ready),
    .den2_V_0_0_05(den2_V_0_3_fu_276),
    .den2_V_0_1_06(den2_V_0_3_1_fu_280),
    .den2_V_0_2_07(den2_V_0_3_2_fu_284),
    .den2_V_0_3_08(den2_V_0_3_3_fu_288),
    .m_3_04_out(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_04_out),
    .m_3_04_out_ap_vld(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_04_out_ap_vld),
    .m_2_03_out(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_2_03_out),
    .m_2_03_out_ap_vld(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_2_03_out_ap_vld),
    .m_3_7_out(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_7_out),
    .m_3_7_out_ap_vld(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_7_out_ap_vld),
    .m_3_10_out(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_10_out),
    .m_3_10_out_ap_vld(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_10_out_ap_vld)
);

master_fix_master_fix_Pipeline_VITIS_LOOP_346_3 grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start),
    .ap_done(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_done),
    .ap_idle(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_idle),
    .ap_ready(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_ready),
    .m_3_10_reload(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_10_out),
    .m_3_7_reload(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_7_out),
    .m_2_03_reload(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_2_03_out),
    .m_3_04_reload(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_04_out),
    .sum(reg_589),
    .out_r_address0(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_address0),
    .out_r_ce0(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_ce0),
    .out_r_we0(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_we0),
    .out_r_d0(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_d0),
    .grp_fu_579_p_din0(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_din0),
    .grp_fu_579_p_din1(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_din1),
    .grp_fu_579_p_dout0(grp_fu_579_p2),
    .grp_fu_579_p_ce(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_ce)
);

master_fix_dadd_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_full_dsp_1_U335(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_fu_292),
    .din1(tmp_1_reg_1392),
    .ce(1'b1),
    .dout(grp_fu_575_p2)
);

master_fix_dexp_64ns_64ns_64_18_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dexp_64ns_64ns_64_18_full_dsp_1_U336(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_din0),
    .din1(grp_fu_579_p1),
    .ce(grp_fu_579_ce),
    .dout(grp_fu_579_p2)
);

master_fix_mul_21s_35ns_55_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 55 ))
mul_21s_35ns_55_2_1_U337(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(firstDense_f_V_load_reg_1232),
    .din1(grp_fu_768_p1),
    .ce(1'b1),
    .dout(grp_fu_768_p2)
);

master_fix_mux_42_36_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 36 ),
    .din3_WIDTH( 36 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 36 ))
mux_42_36_1_1_x_U338(
    .din0(36'd68718728804),
    .din1(36'd571519),
    .din2(36'd68718843845),
    .din3(36'd68719379821),
    .din4(trunc_ln1171_1_fu_847_p1),
    .dout(tmp_2_fu_871_p6)
);

master_fix_mul_19s_35ns_54_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 54 ))
mul_19s_35ns_54_2_1_U339(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(secondDense_f_V_load_reg_1341),
    .din1(grp_fu_972_p1),
    .ce(1'b1),
    .dout(grp_fu_972_p2)
);

master_fix_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U340(
    .din0(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_10_out),
    .din1(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_7_out),
    .din2(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_2_03_out),
    .din3(grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_m_3_04_out),
    .din4(tmp_5_fu_1082_p5),
    .dout(tmp_5_fu_1082_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution1_fix_fu_434_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_convolution1_fix_fu_434_ap_start_reg <= 1'b1;
        end else if ((grp_convolution1_fix_fu_434_ap_ready == 1'b1)) begin
            grp_convolution1_fix_fu_434_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution2_fix_fu_474_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_convolution2_fix_fu_474_ap_start_reg <= 1'b1;
        end else if ((grp_convolution2_fix_fu_474_ap_ready == 1'b1)) begin
            grp_convolution2_fix_fu_474_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start_reg <= 1'b1;
        end else if ((grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_ready == 1'b1)) begin
            grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start_reg <= 1'b1;
        end else if ((grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_ready == 1'b1)) begin
            grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln322_fu_859_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
            grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start_reg <= 1'b1;
        end else if ((grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_ready == 1'b1)) begin
            grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln341_fu_1066_p2 == 1'd1))) begin
            grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start_reg <= 1'b1;
        end else if ((grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_ready == 1'b1)) begin
            grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_i_i_i_lcssa_lcssa7_i_reg_380 <= sext_ln304_fu_656_p1;
    end else if (((icmp_ln308_fu_750_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        add_i_i_i_lcssa_lcssa7_i_reg_380 <= lhs_2_reg_401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln301_fu_639_p2 == 1'd1))) begin
        d_1_fu_272 <= 3'd0;
    end else if (((icmp_ln325_fu_930_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        d_1_fu_272 <= add_ln322_reg_1274;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_fu_232 <= 5'd0;
    end else if (((icmp_ln304_fu_685_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        d_fu_232 <= add_ln301_reg_1140;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln322_fu_859_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        den2_V_0_0_reg_424 <= tmp_2_fu_871_p6;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        den2_V_0_0_reg_424 <= add_ln415_fu_1045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln304_fu_685_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        h_reg_390 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        h_reg_390 <= add_ln308_reg_1222;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_2_reg_369 <= 4'd0;
    end else if (((icmp_ln308_fu_750_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_2_reg_369 <= add_ln304_reg_1204;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln322_fu_859_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        i_4_reg_413 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        i_4_reg_413 <= add_ln325_reg_1326;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln322_fu_859_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        i_fu_296 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln341_fu_1066_p2 == 1'd0))) begin
        i_fu_296 <= add_ln341_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln304_fu_685_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        lhs_2_reg_401 <= add_i_i_i_lcssa_lcssa7_i_reg_380;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        lhs_2_reg_401 <= add_ln415_1_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln322_fu_859_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        sum_fu_292 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        sum_fu_292 <= sum_1_reg_1397;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln301_reg_1140 <= add_ln301_fu_645_p2;
        sub_ln1171_reg_1132[7 : 1] <= sub_ln1171_fu_633_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln304_reg_1204 <= add_ln304_fu_691_p2;
        tmp_18_cast_reg_1191[11 : 4] <= tmp_18_cast_fu_669_p3[11 : 4];
        tmp_3_reg_1196[7 : 4] <= tmp_3_fu_677_p3[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln308_reg_1222 <= add_ln308_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln322_reg_1274 <= add_ln322_fu_865_p2;
        tmp_16_cast_reg_1266[5 : 4] <= tmp_16_cast_fu_851_p3[5 : 4];
        trunc_ln1171_1_reg_1262 <= trunc_ln1171_1_fu_847_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln325_reg_1326 <= add_ln325_fu_936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln301_fu_639_p2 == 1'd0))) begin
        den1_V_0_addr_reg_1150 <= zext_ln301_fu_603_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln325_fu_930_p2 == 1'd1) & (trunc_ln1171_1_reg_1262 == 2'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        den2_V_0_3_1_fu_280 <= den2_V_0_0_reg_424;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln325_fu_930_p2 == 1'd1) & (trunc_ln1171_1_reg_1262 == 2'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        den2_V_0_3_2_fu_284 <= den2_V_0_0_reg_424;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln325_fu_930_p2 == 1'd1) & (trunc_ln1171_1_reg_1262 == 2'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        den2_V_0_3_3_fu_288 <= den2_V_0_0_reg_424;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln325_fu_930_p2 == 1'd1) & (trunc_ln1171_1_reg_1262 == 2'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        den2_V_0_3_fu_276 <= den2_V_0_0_reg_424;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        firstDense_f_V_load_reg_1232 <= firstDense_f_V_q0;
        r_V_2_reg_1227 <= max2_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        r_V_4_reg_1247 <= grp_fu_768_p2;
        trunc_ln727_1_reg_1252 <= trunc_ln727_1_fu_774_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        r_V_5_reg_1356 <= grp_fu_972_p2;
        trunc_ln727_reg_1362 <= trunc_ln727_fu_978_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        r_V_reg_1336 <= den1_V_0_q0;
        secondDense_f_V_load_reg_1341 <= secondDense_f_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state25) & (icmp_ln341_fu_1066_p2 == 1'd1)))) begin
        reg_589 <= sum_fu_292;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        sum_1_reg_1397 <= grp_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tmp_1_reg_1392 <= grp_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln341_fu_1066_p2 == 1'd0))) begin
        tmp_5_reg_1387 <= tmp_5_fu_1082_p6;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_convolution1_fix_fu_434_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_done == 1'b0)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_convolution2_fix_fu_474_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_address0 = grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_address0 = grp_convolution1_fix_fu_434_out_r_address0;
    end else begin
        conv1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_ce0 = grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_ce0 = grp_convolution1_fix_fu_434_out_r_ce0;
    end else begin
        conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_ce1 = grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce1;
    end else begin
        conv1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_ce2 = grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_conv1_ce2;
    end else begin
        conv1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_we0 = grp_convolution1_fix_fu_434_out_r_we0;
    end else begin
        conv1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_0_address0 = grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_conv2_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_0_address0 = grp_convolution2_fix_fu_474_out_0_address0;
    end else begin
        conv2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_0_ce0 = grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_conv2_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_0_ce0 = grp_convolution2_fix_fu_474_out_0_ce0;
    end else begin
        conv2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_0_we0 = grp_convolution2_fix_fu_474_out_0_we0;
    end else begin
        conv2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        den1_V_0_address0 = zext_ln736_fu_911_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        den1_V_0_address0 = den1_V_0_addr_reg_1150;
    end else begin
        den1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11))) begin
        den1_V_0_ce0 = 1'b1;
    end else begin
        den1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln304_fu_685_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        den1_V_0_we0 = 1'b1;
    end else begin
        den1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        firstDense_f_V_ce0 = 1'b1;
    end else begin
        firstDense_f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state52))) begin
        grp_fu_579_ce = grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_ce;
    end else begin
        grp_fu_579_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state52))) begin
        grp_fu_579_p1 = grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_grp_fu_579_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_579_p1 = tmp_5_reg_1387;
    end else begin
        grp_fu_579_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_address0 = grp_convolution2_fix_fu_474_m_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        max1_V_0_address0 = grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_address0;
    end else begin
        max1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce0 = grp_convolution2_fix_fu_474_m_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        max1_V_0_ce0 = grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_ce0;
    end else begin
        max1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce1 = grp_convolution2_fix_fu_474_m_0_ce1;
    end else begin
        max1_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce10 = grp_convolution2_fix_fu_474_m_0_ce10;
    end else begin
        max1_V_0_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce11 = grp_convolution2_fix_fu_474_m_0_ce11;
    end else begin
        max1_V_0_ce11 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce12 = grp_convolution2_fix_fu_474_m_0_ce12;
    end else begin
        max1_V_0_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce13 = grp_convolution2_fix_fu_474_m_0_ce13;
    end else begin
        max1_V_0_ce13 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce14 = grp_convolution2_fix_fu_474_m_0_ce14;
    end else begin
        max1_V_0_ce14 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce15 = grp_convolution2_fix_fu_474_m_0_ce15;
    end else begin
        max1_V_0_ce15 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce2 = grp_convolution2_fix_fu_474_m_0_ce2;
    end else begin
        max1_V_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce3 = grp_convolution2_fix_fu_474_m_0_ce3;
    end else begin
        max1_V_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce4 = grp_convolution2_fix_fu_474_m_0_ce4;
    end else begin
        max1_V_0_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce5 = grp_convolution2_fix_fu_474_m_0_ce5;
    end else begin
        max1_V_0_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce6 = grp_convolution2_fix_fu_474_m_0_ce6;
    end else begin
        max1_V_0_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce7 = grp_convolution2_fix_fu_474_m_0_ce7;
    end else begin
        max1_V_0_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce8 = grp_convolution2_fix_fu_474_m_0_ce8;
    end else begin
        max1_V_0_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max1_V_0_ce9 = grp_convolution2_fix_fu_474_m_0_ce9;
    end else begin
        max1_V_0_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        max1_V_0_we0 = grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_max1_V_0_we0;
    end else begin
        max1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        max2_V_0_address0 = zext_ln1169_fu_745_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        max2_V_0_address0 = grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_address0;
    end else begin
        max2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        max2_V_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        max2_V_0_ce0 = grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_ce0;
    end else begin
        max2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        max2_V_0_we0 = grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_max2_V_0_we0;
    end else begin
        max2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        secondDense_f_V_ce0 = 1'b1;
    end else begin
        secondDense_f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        thirdBias_f_V_ce0 = 1'b1;
    end else begin
        thirdBias_f_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_convolution1_fix_fu_434_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_convolution2_fix_fu_474_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln301_fu_639_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln304_fu_685_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln308_fu_750_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln322_fu_859_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln325_fu_930_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln341_fu_1066_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state52 : begin
            if (((grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_fu_740_p2 = (tmp_3_reg_1196 + zext_ln1171_4_fu_722_p1);

assign add_ln1171_1_fu_920_p2 = (tmp_16_cast_reg_1266 + zext_ln1171_2_fu_916_p1);

assign add_ln1171_2_fu_730_p2 = (tmp_18_cast_reg_1191 + zext_ln1171_5_fu_726_p1);

assign add_ln1171_fu_664_p2 = (sub_ln1171_reg_1132 + zext_ln1171_1_fu_660_p1);

assign add_ln301_fu_645_p2 = (d_fu_232 + 5'd1);

assign add_ln304_fu_691_p2 = (i_2_reg_369 + 4'd1);

assign add_ln308_fu_756_p2 = (h_reg_390 + 5'd1);

assign add_ln322_fu_865_p2 = (d_1_fu_272 + 3'd1);

assign add_ln325_fu_936_p2 = (i_4_reg_413 + 5'd1);

assign add_ln341_fu_1072_p2 = (i_fu_296 + 3'd1);

assign add_ln415_1_fu_838_p2 = (p_Val2_5_fu_791_p4 + zext_ln415_1_fu_834_p1);

assign add_ln415_fu_1045_p2 = (p_Val2_3_fu_999_p4 + zext_ln415_fu_1041_p1);

assign and_ln412_1_fu_828_p2 = (p_Result_11_fu_809_p3 & or_ln412_1_fu_822_p2);

assign and_ln412_fu_1035_p2 = (p_Result_12_fu_1017_p3 & or_ln412_fu_1029_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign den1_V_0_d0 = ((tmp_fu_701_p3[0:0] == 1'b1) ? 35'd0 : trunc_ln304_fu_697_p1);

assign firstDense_f_V_address0 = zext_ln1171_6_fu_735_p1;

assign grp_convolution1_fix_fu_434_ap_start = grp_convolution1_fix_fu_434_ap_start_reg;

assign grp_convolution2_fix_fu_474_ap_start = grp_convolution2_fix_fu_474_ap_start_reg;

assign grp_fu_768_p1 = grp_fu_768_p10;

assign grp_fu_768_p10 = r_V_2_reg_1227;

assign grp_fu_972_p1 = grp_fu_972_p10;

assign grp_fu_972_p10 = r_V_reg_1336;

assign grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start = grp_master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2_fu_468_ap_start_reg;

assign grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start = grp_master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2_fu_546_ap_start_reg;

assign grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start = grp_master_fix_Pipeline_VITIS_LOOP_335_1_fu_552_ap_start_reg;

assign grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start = grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_ap_start_reg;

assign icmp_ln301_fu_639_p2 = ((d_fu_232 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln304_fu_685_p2 = ((i_2_reg_369 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln308_fu_750_p2 = ((h_reg_390 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln322_fu_859_p2 = ((d_1_fu_272 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln325_fu_930_p2 = ((i_4_reg_413 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln341_fu_1066_p2 = ((i_fu_296 == 3'd4) ? 1'b1 : 1'b0);

assign input_r_address0 = grp_convolution1_fix_fu_434_input_r_address0;

assign input_r_ce0 = grp_convolution1_fix_fu_434_input_r_ce0;

assign lhs_1_fu_982_p3 = {{den2_V_0_0_reg_424}, {19'd0}};

assign lhs_3_fu_778_p3 = {{lhs_2_reg_401}, {19'd0}};

assign or_ln412_1_fu_822_p2 = (r_1_fu_817_p2 | p_Result_10_fu_801_p3);

assign or_ln412_fu_1029_p2 = (r_fu_1024_p2 | p_Result_s_fu_1009_p3);

assign out_r_address0 = grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_address0;

assign out_r_ce0 = grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_ce0;

assign out_r_d0 = grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_d0;

assign out_r_we0 = grp_master_fix_Pipeline_VITIS_LOOP_346_3_fu_564_out_r_we0;

assign p_Result_10_fu_801_p3 = ret_V_fu_786_p2[32'd19];

assign p_Result_11_fu_809_p3 = ret_V_fu_786_p2[32'd18];

assign p_Result_12_fu_1017_p3 = r_V_5_reg_1356[32'd18];

assign p_Result_s_fu_1009_p3 = ret_V_2_fu_993_p2[32'd19];

assign p_Val2_3_fu_999_p4 = {{ret_V_2_fu_993_p2[54:19]}};

assign p_Val2_5_fu_791_p4 = {{ret_V_fu_786_p2[54:19]}};

assign r_1_fu_817_p2 = ((trunc_ln727_1_reg_1252 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_1024_p2 = ((trunc_ln727_reg_1362 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_2_fu_993_p2 = ($signed(lhs_1_fu_982_p3) + $signed(sext_ln1245_fu_990_p1));

assign ret_V_fu_786_p2 = (lhs_3_fu_778_p3 + r_V_4_reg_1247);

assign secondDense_f_V_address0 = zext_ln1171_3_fu_925_p1;

assign sext_ln1245_fu_990_p1 = r_V_5_reg_1356;

assign sext_ln304_fu_656_p1 = $signed(thirdBias_f_V_q0);

assign sub_ln1171_fu_633_p2 = (tmp_14_cast_fu_613_p3 - zext_ln1171_fu_629_p1);

assign thirdBias_f_V_address0 = zext_ln301_fu_603_p1;

assign tmp_14_cast_fu_613_p3 = {{trunc_ln1171_fu_609_p1}, {4'd0}};

assign tmp_16_cast_fu_851_p3 = {{trunc_ln1171_1_fu_847_p1}, {4'd0}};

assign tmp_18_cast_fu_669_p3 = {{add_ln1171_fu_664_p2}, {4'd0}};

assign tmp_3_fu_677_p3 = {{i_2_reg_369}, {4'd0}};

assign tmp_5_fu_1082_p5 = i_fu_296[1:0];

assign tmp_fu_701_p3 = add_i_i_i_lcssa_lcssa7_i_reg_380[32'd35];

assign tmp_s_fu_621_p3 = {{d_fu_232}, {1'd0}};

assign trunc_ln1171_1_fu_847_p1 = d_1_fu_272[1:0];

assign trunc_ln1171_fu_609_p1 = d_fu_232[3:0];

assign trunc_ln304_fu_697_p1 = add_i_i_i_lcssa_lcssa7_i_reg_380[34:0];

assign trunc_ln727_1_fu_774_p1 = grp_fu_768_p2[17:0];

assign trunc_ln727_fu_978_p1 = grp_fu_972_p2[17:0];

assign zext_ln1169_fu_745_p1 = add_ln1169_fu_740_p2;

assign zext_ln1171_1_fu_660_p1 = i_2_reg_369;

assign zext_ln1171_2_fu_916_p1 = i_4_reg_413;

assign zext_ln1171_3_fu_925_p1 = add_ln1171_1_fu_920_p2;

assign zext_ln1171_4_fu_722_p1 = h_reg_390;

assign zext_ln1171_5_fu_726_p1 = h_reg_390;

assign zext_ln1171_6_fu_735_p1 = add_ln1171_2_fu_730_p2;

assign zext_ln1171_fu_629_p1 = tmp_s_fu_621_p3;

assign zext_ln301_fu_603_p1 = d_fu_232;

assign zext_ln415_1_fu_834_p1 = and_ln412_1_fu_828_p2;

assign zext_ln415_fu_1041_p1 = and_ln412_fu_1035_p2;

assign zext_ln736_fu_911_p1 = i_4_reg_413;

always @ (posedge ap_clk) begin
    sub_ln1171_reg_1132[0] <= 1'b0;
    tmp_18_cast_reg_1191[3:0] <= 4'b0000;
    tmp_3_reg_1196[3:0] <= 4'b0000;
    tmp_16_cast_reg_1266[3:0] <= 4'b0000;
end

endmodule //master_fix
