

================================================================
== Vitis HLS Report for 'thresholding_1080_1920_s'
================================================================
* Date:           Tue Jan  9 16:03:19 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073604|  2073605|  20.736 ms|  20.736 ms|  2073604|  2073605|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                           |                                                                 |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4_fu_32  |thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4  |  2073603|  2073603|  20.736 ms|  20.736 ms|  2073603|  2073603|       no|
        |grp_thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2_fu_41  |thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2  |  2073602|  2073602|  20.736 ms|  20.736 ms|  2073602|  2073602|       no|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      58|    211|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      66|    291|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2_fu_41  |thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2  |        0|   0|  24|  100|    0|
    |grp_thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4_fu_32  |thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4  |        0|   0|  34|  111|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                      |                                                                 |        0|   0|  58|  211|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln21_fu_49_p2               |      icmp|   0|  0|   8|           8|           1|
    |ap_block_state1                  |        or|   0|  0|   1|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   1|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  10|          10|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |sobelImg_data_read       |  13|          3|    1|          3|
    |thresholdImg_data_din    |   9|          2|    8|         16|
    |thresholdImg_data_write  |  13|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         16|   13|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                          | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                               |  3|   0|    3|          0|
    |ap_done_reg                                                                             |  1|   0|    1|          0|
    |grp_thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2_fu_41_ap_start_reg  |  1|   0|    1|          0|
    |grp_thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4_fu_32_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln21_reg_60                                                                        |  1|   0|    1|          0|
    |start_once_reg                                                                          |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                   |  8|   0|    8|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|  thresholding<1080, 1920>|  return value|
|sobelImg_data_dout                |   in|    8|     ap_fifo|             sobelImg_data|       pointer|
|sobelImg_data_num_data_valid      |   in|    2|     ap_fifo|             sobelImg_data|       pointer|
|sobelImg_data_fifo_cap            |   in|    2|     ap_fifo|             sobelImg_data|       pointer|
|sobelImg_data_empty_n             |   in|    1|     ap_fifo|             sobelImg_data|       pointer|
|sobelImg_data_read                |  out|    1|     ap_fifo|             sobelImg_data|       pointer|
|thresholdImg_data_din             |  out|    8|     ap_fifo|         thresholdImg_data|       pointer|
|thresholdImg_data_num_data_valid  |   in|    2|     ap_fifo|         thresholdImg_data|       pointer|
|thresholdImg_data_fifo_cap        |   in|    2|     ap_fifo|         thresholdImg_data|       pointer|
|thresholdImg_data_full_n          |   in|    1|     ap_fifo|         thresholdImg_data|       pointer|
|thresholdImg_data_write           |  out|    1|     ap_fifo|         thresholdImg_data|       pointer|
|p_read                            |   in|    8|     ap_none|                    p_read|        scalar|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

