<root><simulation><result_generated_time />2023-05-16 15:01:35<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 524288, 'I': 25088, 'O': 50176}<total_data_reuse />{'W': 49, 'I': 1024.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />17/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [8, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7)], [('K', 2), ('K', 4), ('C', 4), ('C', 16)], []]<I />[[('OX', 7), ('OY', 7), ('K', 2), ('K', 4)], [('C', 4), ('C', 16)], []]<O />[[], [('OX', 7), ('OY', 7), ('K', 2), ('K', 4), ('C', 4), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [128.0, 8.0, 1.0, 1.0], 'O': [8.0, 1, 64, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 4194304, 4194304], 'I': [392, 200704, 200704], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [0.02, 0.12, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.14, 0.0], 'I': [0.77, 0.14, 0.0], 'O': [0.02, 0.14, 0.0]}<effective_mem_size_bit />{'W': [8, 2097152, 4194304], 'I': [392, 50176, 200704], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [8, 8, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[524288, 524288], [524288, 524288], [524288, 0]]<I />[[200704, 25088], [25088, 25088], [25088, 0]]<O />[[(3161088, 3211264), (3211264, 3161088)], [(3161088, 3211264), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(3161088, 3211264), (3211264, 3161088)], [(3161088, 3211264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[65536, 65536], [8192, 8192], [2048, 0]]<I />[[25088, 3136], [392, 392], [98, 0]]<O />[[(395136, 401408), (401408, 395136)], [(49392, 50176), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([395136, 401408], [401408, 395136]), ([49392, 50176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />0</mac_count></basic_info><energy><total_energy />56173963.0<mem_energy_breakdown><W />[45.9, 1623.6, 2727.6]<I />[9.6, 77.7, 130.5]<O />[558.0, 9944.3, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />0.0<total />56158584.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3727<utilization_without_data_loading />0.4272<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.3727<mac_utilize_temporal_without_data_loading />0.4272</mac_array_utilization><latency><latency_cycle_with_data_loading />67321<latency_cycle_without_data_loading />58730<ideal_computing_cycle />25088<data_loading><load_cycle_total />8591<load_cycle_individual />{'W': [16, 8192, 0], 'I': [7, 392, 0]}<load_cycle_combined />{'W': 8192, 'I': 392}</data_loading><mem_stalling><mem_stall_cycle_total />33642<mem_stall_cycle_individual />{'W': [[-25087], [-25039, -16863], [-25088, -25088]], 'I': [[-25087], [-2709, -2709], [-25088, -25088]], 'O': [[-25088], [-25088, 25088], [-24304, -24892]]}<mem_stall_cycle_shared />{'W': [[-25087], [-25039, 33642], [0, 0]], 'I': [[-25087], [-2709, 33642], [0, 0]], 'O': [[-25088], [-25088, 25088], [-24304, -24892]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4194304, 4194304], 'I': [392, 200704, 200704], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [8192, 4194304, 4194304], 'I': [3136, 200704, 200704], 'O': [1024, 401408, 401408]}<loop_cycles_each_level />{'W': [49, 25088, 25088], 'I': [392, 25088, 25088], 'O': [1, 25088, 25088]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [8, 1, 1], 'O': [1, 64, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 1.0], [8.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [1024.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [64.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [64.0, 8.0], [8.0, 0]], 'O': [[8.0, 8.0], [1024.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1271.2, 1199.2], [175.2, 16.0]], 'I': [[8.0, 8.0], [1271.2, 1199.2], [175.2, 16.0]], 'O': [[8.0, 8.0], [1271.2, 1199.2], [175.2, 16.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25088], [49, 49, 512], [25088, 25088, 1]], 'I': [[1, 1, 25088], [49, 392, 64], [25088, 25088, 1]], 'O': [[1, 1, 25088], [1, 1, 25088], [25088, 25088, 1]]}<trans_time_real />{'W': [[0, 1, 25088], [[0, 49, 512], [16, 49, 512]], [[8192, 25088, 1], [2048, 25088, 1]]], 'I': [[0, 1, 25088], [[6, 392, 64], [6, 392, 64]], [[392, 25088, 1], [98, 25088, 1]]], 'O': [[0, 1, 25088], [[0, 1, 25088], [2, 1, 25088]], [[784, 25088, 1], [196, 25088, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -33], [-16896, -23040]], 'I': [[-1], [-43, -43], [-24696, -24990]], 'O': [[-1], [-1, 1], [-24304, -24892]]}<single_stall_count />{'W': [25087, 511, 0], 'I': [25087, 63, 0], 'O': [25088, 25088, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}, 1: {'W': [8176, 0], 'I': [378, 0], 'O': [25088, 784]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-25088, -25088], [-24304, -25088]], 1: [[8554, -25088], [0, -24304]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>