Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jun 21 08:31:14 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : report_utilization -file microblaze_test_top_wrapper_utilization_placed.rpt -pb microblaze_test_top_wrapper_utilization_placed.pb
| Design       : microblaze_test_top_wrapper
| Device       : xczu29drffvf1760-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1034 |     0 |    425280 |  0.24 |
|   LUT as Logic             |  861 |     0 |    425280 |  0.20 |
|   LUT as Memory            |  173 |     0 |    213600 |  0.08 |
|     LUT as Distributed RAM |   80 |     0 |           |       |
|     LUT as Shift Register  |   93 |     0 |           |       |
| CLB Registers              |  893 |     0 |    850560 |  0.10 |
|   Register as Flip Flop    |  893 |     0 |    850560 |  0.10 |
|   Register as Latch        |    0 |     0 |    850560 |  0.00 |
| CARRY8                     |   18 |     0 |     53160 |  0.03 |
| F7 Muxes                   |   35 |     0 |    212640 |  0.02 |
| F8 Muxes                   |    0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |     53160 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 259   |          Yes |           - |        Reset |
| 36    |          Yes |         Set |            - |
| 592   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  221 |     0 |     53160 |  0.42 |
|   CLBL                                     |   91 |     0 |           |       |
|   CLBM                                     |  130 |     0 |           |       |
| LUT as Logic                               |  861 |     0 |    425280 |  0.20 |
|   using O5 output only                     |   43 |       |           |       |
|   using O6 output only                     |  594 |       |           |       |
|   using O5 and O6                          |  224 |       |           |       |
| LUT as Memory                              |  173 |     0 |    213600 |  0.08 |
|   LUT as Distributed RAM                   |   80 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   80 |       |           |       |
|   LUT as Shift Register                    |   93 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   93 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              |  893 |     0 |    850560 |  0.10 |
|   Register driven from within the CLB      |  466 |       |           |       |
|   Register driven from outside the CLB     |  427 |       |           |       |
|     LUT in front of the register is unused |  287 |       |           |       |
|     LUT in front of the register is used   |  140 |       |           |       |
| Unique Control Sets                        |   95 |       |    106320 |  0.09 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   32 |     0 |      1080 |  2.96 |
|   RAMB36/FIFO*    |   32 |     0 |      1080 |  2.96 |
|     RAMB36E2 only |   32 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   13 |    13 |       408 |  3.19 |
| HPIOB_M          |    6 |     6 |       144 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    6 |     6 |       144 |  4.17 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |        24 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       696 |  0.29 |
|   BUFGCE             |    2 |     0 |       216 |  0.93 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         2 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| HSADC           |    0 |     0 |         4 |  0.00 |
| HSDAC           |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  592 |            Register |
| LUT6       |  276 |                 CLB |
| FDCE       |  259 |            Register |
| LUT5       |  241 |                 CLB |
| LUT4       |  209 |                 CLB |
| LUT2       |  190 |                 CLB |
| RAMD32     |  156 |                 CLB |
| LUT3       |  155 |                 CLB |
| SRL16E     |   86 |                 CLB |
| FDSE       |   36 |            Register |
| MUXF7      |   35 |                 CLB |
| RAMB36E2   |   32 |           Block Ram |
| CARRY8     |   18 |                 CLB |
| LUT1       |   14 |                 CLB |
| OBUF       |    9 |                 I/O |
| SRLC16E    |    7 |                 CLB |
| FDPE       |    6 |            Register |
| RAMS32     |    4 |                 CLB |
| IBUFCTRL   |    3 |              Others |
| INBUF      |    2 |                 I/O |
| BUFGCE     |    2 |               Clock |
| MMCME4_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------------+------+
|                  Ref Name                 | Used |
+-------------------------------------------+------+
| microblaze_test_top_util_vector_logic_0_0 |    1 |
| microblaze_test_top_microblaze_mcs_0_0    |    1 |
| microblaze_test_top_clk_wiz_0             |    1 |
+-------------------------------------------+------+


