Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 23 14:10:31 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file proyecto_control_sets_placed.rpt
| Design       : proyecto
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |              32 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | screenInteface/pixelCnt[9]_i_1_n_0 | screenInteface/hSync_i_1_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | screenInteface/pixelCnt[9]_i_1_n_0 | screenInteface/vSync_i_1_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                    |                                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | yPiezaAct                          | rstSynchronizer/Q[0]             |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | screenInteface/lineCnt0            |                                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                    | rstSynchronizer/Q[0]             |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | screenInteface/pixelCnt[9]_i_1_n_0 |                                  |               10 |             22 |         2.20 |
|  clk_IBUF_BUFG | screenInteface/x0                  | screenInteface/pixelCnt_reg[3]_0 |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG | screenInteface/y0                  | screenInteface/lineCnt_reg[5]_0  |               10 |             31 |         3.10 |
+----------------+------------------------------------+----------------------------------+------------------+----------------+--------------+


