# Hi there ğŸ‘‹

I'm **Pin-Hao**, a Digital IC / RTL enthusiast from NCHU EE.  
I design clean, testable hardwareâ€”mostly AXI/AXIS data paths on Zynq platformsâ€”and I enjoy turning algorithms into real-time FPGA pipelines.

---

## âš¡ About Me
- **Focus:** Verilog/SystemVerilog RTL Â· AXI4/AXI-Stream/AXI-Lite Â·
- **Toolchain:** Vivado Â· ModelSim/Questa Â· Python (Jupyter) Â· C++/OpenCV Â· Git/Linux
- **Recent:** Built an FPGA-based **FAST corner detection** prototype.

---

## ğŸ§° Tech Stack
- RTL: Verilog-2001, SystemVerilog (FSM / CDC / pipelining / handshakes)  
- FPGA/SoC: PYNQ-ZU / Zynq MPSoC
- Verification: self-checking TBs, randomized patterns, log-based regressions

---

## ğŸ“Š GitHub Stats
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=ashs810061&layout=compact&hide=css,html&langs_count=8)



---

## â­ Featured Project
**FAST Corner Detection Accelerator (FPGA Â· RTL)**  
Streaming circle-16 test + NMS, II=1 @ 100 MHz, ORBextractor-friendly output.  
â¡ Repo: https://github.com/ashs810061/YOUR_FAST_REPO  *(details soon)*

---

## ğŸ“« Contact
- Email: aa0909999300@gmail.com  

