$date
	Sun Sep 24 15:34:14 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gcd_circuit_test $end
$var wire 32 ! out [31:0] $end
$var wire 1 " x_lt_y $end
$var wire 1 # x_ne_y $end
$var reg 32 $ X [31:0] $end
$var reg 32 % Y [31:0] $end
$var reg 1 & clock $end
$var reg 1 ' output_en $end
$var reg 1 ( reset $end
$var reg 1 ) x_en $end
$var reg 1 * x_sel $end
$var reg 1 + y_en $end
$var reg 1 , y_sel $end
$scope module circuit $end
$var wire 32 - X [31:0] $end
$var wire 32 . Y [31:0] $end
$var wire 1 / clock $end
$var wire 32 0 out [31:0] $end
$var wire 1 1 output_en $end
$var wire 1 2 reset $end
$var wire 32 3 wx1 [31:0] $end
$var wire 32 4 wx2 [31:0] $end
$var wire 32 5 wx3 [31:0] $end
$var wire 32 6 wy1 [31:0] $end
$var wire 32 7 wy2 [31:0] $end
$var wire 32 8 wy3 [31:0] $end
$var wire 1 9 x_en $end
$var wire 1 " x_lt_y $end
$var wire 1 # x_ne_y $end
$var wire 1 : x_sel $end
$var wire 1 ; y_en $end
$var wire 1 < y_sel $end
$scope module m1 $end
$var wire 32 = A [31:0] $end
$var wire 32 > B [31:0] $end
$var wire 32 ? out [31:0] $end
$var wire 1 : sel $end
$var wire 32 @ temp1 [31:0] $end
$var wire 32 A temp2 [31:0] $end
$upscope $end
$scope module r1 $end
$var wire 1 / clk $end
$var wire 32 B d [31:0] $end
$var wire 1 9 enable $end
$var wire 1 2 reset $end
$var reg 32 C q [31:0] $end
$upscope $end
$scope module s1 $end
$var wire 32 D A [31:0] $end
$var wire 32 E B [31:0] $end
$var wire 32 F out [31:0] $end
$upscope $end
$scope module m2 $end
$var wire 32 G A [31:0] $end
$var wire 32 H B [31:0] $end
$var wire 32 I out [31:0] $end
$var wire 1 < sel $end
$var wire 32 J temp1 [31:0] $end
$var wire 32 K temp2 [31:0] $end
$upscope $end
$scope module r2 $end
$var wire 1 / clk $end
$var wire 32 L d [31:0] $end
$var wire 1 ; enable $end
$var wire 1 2 reset $end
$var reg 32 M q [31:0] $end
$upscope $end
$scope module s2 $end
$var wire 32 N A [31:0] $end
$var wire 32 O B [31:0] $end
$var wire 32 P out [31:0] $end
$upscope $end
$scope module c1 $end
$var wire 32 Q A [31:0] $end
$var wire 32 R B [31:0] $end
$var wire 1 " lt $end
$var wire 1 # ne $end
$upscope $end
$scope module r4 $end
$var wire 1 / clk $end
$var wire 32 S d [31:0] $end
$var wire 1 1 enable $end
$var wire 1 2 reset $end
$var reg 32 T q [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
0<
0;
0:
09
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
12
01
b0 0
0/
b0 .
b0 -
0,
0+
0*
0)
1(
0'
0&
b0 %
b0 $
0#
0"
b0 !
$end
#1
0(
02
1&
1/
#2
0&
0/
#3
1&
1/
#4
0&
0/
#5
1&
1/
#6
b1110110 6
b1110110 I
b1110110 L
b101100010 3
b101100010 ?
b101100010 B
b1110110 J
b101100010 @
0&
0/
1+
1;
1)
19
b1110110 %
b1110110 .
b1110110 G
b101100010 $
b101100010 -
b101100010 =
#7
b1110110 M
b1110110 7
b1110110 E
b1110110 N
b1110110 R
b101100010 C
b11101100 5
b11101100 >
b11101100 F
b11111111111111111111111100010100 8
b11111111111111111111111100010100 H
b11111111111111111111111100010100 P
1#
b101100010 4
b101100010 D
b101100010 O
b101100010 Q
b101100010 S
1&
1/
#8
0&
0/
0+
0;
0)
09
#9
1&
1/
#10
0&
0/
1'
11
#11
b101100010 T
b101100010 !
b101100010 0
1&
1/
#12
0&
0/
0'
01
#13
1&
1/
#14
b11101100 3
b11101100 ?
b11101100 B
b0 @
b11101100 A
0&
0/
1*
1:
1)
19
#15
b1110110 3
b1110110 ?
b1110110 B
b1110110 A
b11101100 C
b1110110 5
b1110110 >
b1110110 F
b11111111111111111111111110001010 8
b11111111111111111111111110001010 H
b11111111111111111111111110001010 P
b11101100 4
b11101100 D
b11101100 O
b11101100 Q
b11101100 S
1&
1/
#16
b101100010 3
b101100010 ?
b101100010 B
b101100010 @
b0 A
0&
0/
0*
0:
0)
09
#17
1&
1/
#18
0&
0/
1'
11
#19
b11101100 T
b11101100 !
b11101100 0
1&
1/
#20
0&
0/
0'
01
#21
1&
1/
#22
0&
0/
#23
1&
1/
#24
0&
0/
#25
1&
1/
#26
b1110110 3
b1110110 ?
b1110110 B
b0 @
b1110110 A
0&
0/
1*
1:
1)
19
#27
b0 3
b0 ?
b0 B
b0 A
b1110110 C
b0 5
b0 >
b0 F
b0 8
b0 H
b0 P
0#
b1110110 4
b1110110 D
b1110110 O
b1110110 Q
b1110110 S
1&
1/
#28
b101100010 3
b101100010 ?
b101100010 B
b101100010 @
0&
0/
0*
0:
0)
09
#29
1&
1/
#30
0&
0/
1'
11
#31
b1110110 T
b1110110 !
b1110110 0
1&
1/
#32
0&
0/
0'
01
#33
1&
1/
#34
0&
0/
#35
1&
1/
#36
0&
0/
#37
1&
1/
#38
b0 3
b0 ?
b0 B
b0 @
0&
0/
1*
1:
1)
19
#39
b11111111111111111111111110001010 3
b11111111111111111111111110001010 ?
b11111111111111111111111110001010 B
b11111111111111111111111110001010 A
b0 C
b11111111111111111111111110001010 5
b11111111111111111111111110001010 >
b11111111111111111111111110001010 F
b1110110 8
b1110110 H
b1110110 P
1"
1#
b0 4
b0 D
b0 O
b0 Q
b0 S
1&
1/
#40
b101100010 3
b101100010 ?
b101100010 B
b101100010 @
b0 A
0&
0/
0*
0:
0)
09
#41
1&
1/
#42
0&
0/
1'
11
#43
b0 T
b0 !
b0 0
1&
1/
#44
0&
0/
0'
01
#45
1&
1/
#46
0&
0/
#47
1&
1/
#48
0&
0/
