{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718076056121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718076056122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 08:50:55 2024 " "Processing started: Tue Jun 11 08:50:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718076056122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718076056122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JMSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off JMSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718076056122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718076058045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/msoc.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/msoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC " "Found entity 1: MSoC" {  } { { "MSoC/synthesis/MSoC.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_irq_mapper_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_irq_mapper_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_irq_mapper_003 " "Found entity 1: MSoC_irq_mapper_003" {  } { { "MSoC/synthesis/submodules/MSoC_irq_mapper_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_irq_mapper_003.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_irq_mapper_002 " "Found entity 1: MSoC_irq_mapper_002" {  } { { "MSoC/synthesis/submodules/MSoC_irq_mapper_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_irq_mapper_001 " "Found entity 1: MSoC_irq_mapper_001" {  } { { "MSoC/synthesis/submodules/MSoC_irq_mapper_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_irq_mapper " "Found entity 1: MSoC_irq_mapper" {  } { { "MSoC/synthesis/submodules/MSoC_irq_mapper.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0 " "Found entity 1: MSoC_mm_interconnect_0" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058766 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux_004 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux_004" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux_003 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux_003" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_demux_016 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_demux_016" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_demux_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_mux_016 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_mux_016" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_016.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux_004 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux_004" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux_003 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux_003" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_052.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_052.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_052.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_052.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_052.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_052.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_052_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_052_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058872 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_052 " "Found entity 2: MSoC_mm_interconnect_0_id_router_052" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_050.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_050.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_050.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_050.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_050.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_050.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_050_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_050_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058878 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_050 " "Found entity 2: MSoC_mm_interconnect_0_id_router_050" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_048.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_048.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_048.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_048.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_048.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_048_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_048_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058886 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_048 " "Found entity 2: MSoC_mm_interconnect_0_id_router_048" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_044.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_044.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_044.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_044.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_044.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_044.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_044_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_044_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058892 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_044 " "Found entity 2: MSoC_mm_interconnect_0_id_router_044" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_042.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_042.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_042.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_042.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_042.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_042.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_042_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_042_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058899 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_042 " "Found entity 2: MSoC_mm_interconnect_0_id_router_042" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_040.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_040.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_040.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_040.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_040.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_040.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_040_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_040_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058907 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_040 " "Found entity 2: MSoC_mm_interconnect_0_id_router_040" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_036.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_036.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_036_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_036_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058916 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_036 " "Found entity 2: MSoC_mm_interconnect_0_id_router_036" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_034.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_034.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_034.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_034.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_034.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_034.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_034_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_034_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058923 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_034 " "Found entity 2: MSoC_mm_interconnect_0_id_router_034" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_033.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_033.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_033.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_033.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_033.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_033.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_033_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_033_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058930 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_033 " "Found entity 2: MSoC_mm_interconnect_0_id_router_033" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_029.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_029.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_029_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_029_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058936 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_029 " "Found entity 2: MSoC_mm_interconnect_0_id_router_029" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_027.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_027.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_027_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_027_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058943 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_027 " "Found entity 2: MSoC_mm_interconnect_0_id_router_027" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_026.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_026.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_026.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_026.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_026.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_026_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_026_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058950 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_026 " "Found entity 2: MSoC_mm_interconnect_0_id_router_026" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_020.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_020.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_020_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_020_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058957 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_020 " "Found entity 2: MSoC_mm_interconnect_0_id_router_020" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_018.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_018.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_018_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_018_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058963 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_018 " "Found entity 2: MSoC_mm_interconnect_0_id_router_018" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_016.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_016.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_016_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_016_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058968 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_016 " "Found entity 2: MSoC_mm_interconnect_0_id_router_016" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_015.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_015.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_015_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_015_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058975 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_015 " "Found entity 2: MSoC_mm_interconnect_0_id_router_015" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_013.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_013.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_013_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_013_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058980 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_013 " "Found entity 2: MSoC_mm_interconnect_0_id_router_013" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_011.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_011.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_011_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_011_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058987 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_011 " "Found entity 2: MSoC_mm_interconnect_0_id_router_011" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_005.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_005.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_005_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_005_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058993 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_005 " "Found entity 2: MSoC_mm_interconnect_0_id_router_005" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076058997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_002_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058998 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_002 " "Found entity 2: MSoC_mm_interconnect_0_id_router_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076058998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076058998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059004 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router " "Found entity 2: MSoC_mm_interconnect_0_id_router" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_011.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_011.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_011_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_011_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059011 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_011 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_011" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_010.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_010.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_010_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_010_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059019 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_010 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_010" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_009.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_009.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_009_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_009_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059026 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_009 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_009" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_008.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_008.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_008_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_008_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059032 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_008 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_008" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_007.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_007.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_007_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_007_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059040 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_007 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_007" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_006.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_006.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_006_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_006_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059047 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_006 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_006" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_005.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_005.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_005_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_005_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059052 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_005 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_005" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_004.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_004.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_004_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_004_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059059 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_004 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_004" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_003_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059067 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_003 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_003" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_002_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059072 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_002 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059079 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_001 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_001" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718076059083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059085 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router " "Found entity 2: MSoC_mm_interconnect_0_addr_router" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MSoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MSoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MSoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file msoc/synthesis/submodules/msoc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_pll_dffpipe_l2c " "Found entity 1: MSoC_pll_dffpipe_l2c" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059126 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_pll_stdsync_sv6 " "Found entity 2: MSoC_pll_stdsync_sv6" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059126 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_pll_altpll_t942 " "Found entity 3: MSoC_pll_altpll_t942" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059126 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_pll " "Found entity 4: MSoC_pll" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_pll.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_sdram_controller_input_efifo_module " "Found entity 1: MSoC_sdram_controller_input_efifo_module" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059130 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_sdram_controller " "Found entity 2: MSoC_sdram_controller" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_sysid " "Found entity 1: MSoC_sysid" {  } { { "MSoC/synthesis/submodules/MSoC_sysid.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem6.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem6 " "Found entity 1: MSoC_mem6" {  } { { "MSoC/synthesis/submodules/MSoC_mem6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_register_bank_a_module " "Found entity 1: MSoC_cpu6_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu6_register_bank_b_module " "Found entity 2: MSoC_cpu6_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu6_nios2_oci_debug " "Found entity 3: MSoC_cpu6_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu6_ociram_sp_ram_module " "Found entity 4: MSoC_cpu6_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu6_nios2_ocimem " "Found entity 5: MSoC_cpu6_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu6_nios2_avalon_reg " "Found entity 6: MSoC_cpu6_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu6_nios2_oci_break " "Found entity 7: MSoC_cpu6_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu6_nios2_oci_xbrk " "Found entity 8: MSoC_cpu6_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu6_nios2_oci_dbrk " "Found entity 9: MSoC_cpu6_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu6_nios2_oci_itrace " "Found entity 10: MSoC_cpu6_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu6_nios2_oci_td_mode " "Found entity 11: MSoC_cpu6_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu6_nios2_oci_dtrace " "Found entity 12: MSoC_cpu6_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu6_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu6_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu6_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu6_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu6_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu6_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu6_nios2_oci_fifo " "Found entity 16: MSoC_cpu6_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu6_nios2_oci_pib " "Found entity 17: MSoC_cpu6_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu6_nios2_oci_im " "Found entity 18: MSoC_cpu6_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu6_nios2_performance_monitors " "Found entity 19: MSoC_cpu6_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu6_nios2_oci " "Found entity 20: MSoC_cpu6_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu6 " "Found entity 21: MSoC_cpu6" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu6_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_jtag_debug_module_tck " "Found entity 1: MSoC_cpu6_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu6_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_oci_test_bench " "Found entity 1: MSoC_cpu6_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_test_bench " "Found entity 1: MSoC_cpu6_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem5.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem5 " "Found entity 1: MSoC_mem5" {  } { { "MSoC/synthesis/submodules/MSoC_mem5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_register_bank_a_module " "Found entity 1: MSoC_cpu5_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu5_register_bank_b_module " "Found entity 2: MSoC_cpu5_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu5_nios2_oci_debug " "Found entity 3: MSoC_cpu5_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu5_ociram_sp_ram_module " "Found entity 4: MSoC_cpu5_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu5_nios2_ocimem " "Found entity 5: MSoC_cpu5_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu5_nios2_avalon_reg " "Found entity 6: MSoC_cpu5_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu5_nios2_oci_break " "Found entity 7: MSoC_cpu5_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu5_nios2_oci_xbrk " "Found entity 8: MSoC_cpu5_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu5_nios2_oci_dbrk " "Found entity 9: MSoC_cpu5_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu5_nios2_oci_itrace " "Found entity 10: MSoC_cpu5_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu5_nios2_oci_td_mode " "Found entity 11: MSoC_cpu5_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu5_nios2_oci_dtrace " "Found entity 12: MSoC_cpu5_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu5_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu5_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu5_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu5_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu5_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu5_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu5_nios2_oci_fifo " "Found entity 16: MSoC_cpu5_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu5_nios2_oci_pib " "Found entity 17: MSoC_cpu5_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu5_nios2_oci_im " "Found entity 18: MSoC_cpu5_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu5_nios2_performance_monitors " "Found entity 19: MSoC_cpu5_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu5_nios2_oci " "Found entity 20: MSoC_cpu5_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu5 " "Found entity 21: MSoC_cpu5" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu5_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_jtag_debug_module_tck " "Found entity 1: MSoC_cpu5_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu5_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_oci_test_bench " "Found entity 1: MSoC_cpu5_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_test_bench " "Found entity 1: MSoC_cpu5_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem4.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem4 " "Found entity 1: MSoC_mem4" {  } { { "MSoC/synthesis/submodules/MSoC_mem4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_register_bank_a_module " "Found entity 1: MSoC_cpu4_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu4_register_bank_b_module " "Found entity 2: MSoC_cpu4_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu4_nios2_oci_debug " "Found entity 3: MSoC_cpu4_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu4_ociram_sp_ram_module " "Found entity 4: MSoC_cpu4_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu4_nios2_ocimem " "Found entity 5: MSoC_cpu4_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu4_nios2_avalon_reg " "Found entity 6: MSoC_cpu4_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu4_nios2_oci_break " "Found entity 7: MSoC_cpu4_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu4_nios2_oci_xbrk " "Found entity 8: MSoC_cpu4_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu4_nios2_oci_dbrk " "Found entity 9: MSoC_cpu4_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu4_nios2_oci_itrace " "Found entity 10: MSoC_cpu4_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu4_nios2_oci_td_mode " "Found entity 11: MSoC_cpu4_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu4_nios2_oci_dtrace " "Found entity 12: MSoC_cpu4_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu4_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu4_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu4_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu4_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu4_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu4_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu4_nios2_oci_fifo " "Found entity 16: MSoC_cpu4_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu4_nios2_oci_pib " "Found entity 17: MSoC_cpu4_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu4_nios2_oci_im " "Found entity 18: MSoC_cpu4_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu4_nios2_performance_monitors " "Found entity 19: MSoC_cpu4_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu4_nios2_oci " "Found entity 20: MSoC_cpu4_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu4 " "Found entity 21: MSoC_cpu4" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu4_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_jtag_debug_module_tck " "Found entity 1: MSoC_cpu4_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu4_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_oci_test_bench " "Found entity 1: MSoC_cpu4_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_test_bench " "Found entity 1: MSoC_cpu4_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem3.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem3 " "Found entity 1: MSoC_mem3" {  } { { "MSoC/synthesis/submodules/MSoC_mem3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_register_bank_a_module " "Found entity 1: MSoC_cpu3_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu3_register_bank_b_module " "Found entity 2: MSoC_cpu3_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu3_nios2_oci_debug " "Found entity 3: MSoC_cpu3_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu3_ociram_sp_ram_module " "Found entity 4: MSoC_cpu3_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu3_nios2_ocimem " "Found entity 5: MSoC_cpu3_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu3_nios2_avalon_reg " "Found entity 6: MSoC_cpu3_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu3_nios2_oci_break " "Found entity 7: MSoC_cpu3_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu3_nios2_oci_xbrk " "Found entity 8: MSoC_cpu3_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu3_nios2_oci_dbrk " "Found entity 9: MSoC_cpu3_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu3_nios2_oci_itrace " "Found entity 10: MSoC_cpu3_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu3_nios2_oci_td_mode " "Found entity 11: MSoC_cpu3_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu3_nios2_oci_dtrace " "Found entity 12: MSoC_cpu3_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu3_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu3_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu3_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu3_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu3_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu3_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu3_nios2_oci_fifo " "Found entity 16: MSoC_cpu3_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu3_nios2_oci_pib " "Found entity 17: MSoC_cpu3_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu3_nios2_oci_im " "Found entity 18: MSoC_cpu3_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu3_nios2_performance_monitors " "Found entity 19: MSoC_cpu3_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu3_nios2_oci " "Found entity 20: MSoC_cpu3_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu3 " "Found entity 21: MSoC_cpu3" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu3_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_jtag_debug_module_tck " "Found entity 1: MSoC_cpu3_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu3_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_oci_test_bench " "Found entity 1: MSoC_cpu3_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_test_bench " "Found entity 1: MSoC_cpu3_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem2.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem2 " "Found entity 1: MSoC_mem2" {  } { { "MSoC/synthesis/submodules/MSoC_mem2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_register_bank_a_module " "Found entity 1: MSoC_cpu2_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu2_register_bank_b_module " "Found entity 2: MSoC_cpu2_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu2_nios2_oci_debug " "Found entity 3: MSoC_cpu2_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu2_ociram_sp_ram_module " "Found entity 4: MSoC_cpu2_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu2_nios2_ocimem " "Found entity 5: MSoC_cpu2_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu2_nios2_avalon_reg " "Found entity 6: MSoC_cpu2_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu2_nios2_oci_break " "Found entity 7: MSoC_cpu2_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu2_nios2_oci_xbrk " "Found entity 8: MSoC_cpu2_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu2_nios2_oci_dbrk " "Found entity 9: MSoC_cpu2_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu2_nios2_oci_itrace " "Found entity 10: MSoC_cpu2_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu2_nios2_oci_td_mode " "Found entity 11: MSoC_cpu2_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu2_nios2_oci_dtrace " "Found entity 12: MSoC_cpu2_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu2_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu2_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu2_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu2_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu2_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu2_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu2_nios2_oci_fifo " "Found entity 16: MSoC_cpu2_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu2_nios2_oci_pib " "Found entity 17: MSoC_cpu2_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu2_nios2_oci_im " "Found entity 18: MSoC_cpu2_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu2_nios2_performance_monitors " "Found entity 19: MSoC_cpu2_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu2_nios2_oci " "Found entity 20: MSoC_cpu2_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu2 " "Found entity 21: MSoC_cpu2" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu2_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_jtag_debug_module_tck " "Found entity 1: MSoC_cpu2_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu2_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_oci_test_bench " "Found entity 1: MSoC_cpu2_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_test_bench " "Found entity 1: MSoC_cpu2_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_fifo1to2a.v 3 3 " "Found 3 design units, including 3 entities, in source file msoc/synthesis/submodules/msoc_fifo1to2a.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_fifo1to2A_single_clock_fifo " "Found entity 1: MSoC_fifo1to2A_single_clock_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059457 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_fifo1to2A_scfifo_with_controls " "Found entity 2: MSoC_fifo1to2A_scfifo_with_controls" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059457 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_fifo1to2A " "Found entity 3: MSoC_fifo1to2A" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_jtag_uart1.v 5 5 " "Found 5 design units, including 5 entities, in source file msoc/synthesis/submodules/msoc_jtag_uart1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_jtag_uart1_sim_scfifo_w " "Found entity 1: MSoC_jtag_uart1_sim_scfifo_w" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059466 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_jtag_uart1_scfifo_w " "Found entity 2: MSoC_jtag_uart1_scfifo_w" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059466 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_jtag_uart1_sim_scfifo_r " "Found entity 3: MSoC_jtag_uart1_sim_scfifo_r" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059466 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_jtag_uart1_scfifo_r " "Found entity 4: MSoC_jtag_uart1_scfifo_r" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059466 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_jtag_uart1 " "Found entity 5: MSoC_jtag_uart1" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_timer1.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_timer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_timer1 " "Found entity 1: MSoC_timer1" {  } { { "MSoC/synthesis/submodules/MSoC_timer1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_timer1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_register_bank_a_module " "Found entity 1: MSoC_cpu1_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu1_register_bank_b_module " "Found entity 2: MSoC_cpu1_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu1_nios2_oci_debug " "Found entity 3: MSoC_cpu1_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu1_ociram_sp_ram_module " "Found entity 4: MSoC_cpu1_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu1_nios2_ocimem " "Found entity 5: MSoC_cpu1_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu1_nios2_avalon_reg " "Found entity 6: MSoC_cpu1_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu1_nios2_oci_break " "Found entity 7: MSoC_cpu1_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu1_nios2_oci_xbrk " "Found entity 8: MSoC_cpu1_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu1_nios2_oci_dbrk " "Found entity 9: MSoC_cpu1_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu1_nios2_oci_itrace " "Found entity 10: MSoC_cpu1_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu1_nios2_oci_td_mode " "Found entity 11: MSoC_cpu1_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu1_nios2_oci_dtrace " "Found entity 12: MSoC_cpu1_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu1_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu1_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu1_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu1_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu1_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu1_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu1_nios2_oci_fifo " "Found entity 16: MSoC_cpu1_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu1_nios2_oci_pib " "Found entity 17: MSoC_cpu1_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu1_nios2_oci_im " "Found entity 18: MSoC_cpu1_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu1_nios2_performance_monitors " "Found entity 19: MSoC_cpu1_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu1_nios2_oci " "Found entity 20: MSoC_cpu1_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu1 " "Found entity 21: MSoC_cpu1" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu1_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_jtag_debug_module_tck " "Found entity 1: MSoC_cpu1_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu1_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_oci_test_bench " "Found entity 1: MSoC_cpu1_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_test_bench " "Found entity 1: MSoC_cpu1_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076059560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076059560 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu1.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu1.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059584 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu1.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu1.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059584 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu1.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu1.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu1.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu1.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059592 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu2.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu2.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059624 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu2.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu2.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059624 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu2.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu2.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059625 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu2.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu2.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059632 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu3.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu3.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu3.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu3.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu3.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu3.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059656 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu3.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu3.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059663 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu4.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu4.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu4.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu4.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu4.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu4.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059689 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu4.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu4.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu5.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu5.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059717 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu5.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu5.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059718 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu5.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu5.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059719 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu5.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu5.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu6.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu6.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu6.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu6.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu6.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu6.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu6.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu6.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_sdram_controller.v(316) " "Verilog HDL or VHDL warning at MSoC_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059771 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_sdram_controller.v(326) " "Verilog HDL or VHDL warning at MSoC_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059771 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_sdram_controller.v(336) " "Verilog HDL or VHDL warning at MSoC_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059771 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_sdram_controller.v(680) " "Verilog HDL or VHDL warning at MSoC_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718076059777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718076063956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC MSoC:inst " "Elaborating entity \"MSoC\" for hierarchy \"MSoC:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/TopLevel.bdf" { { 200 968 1384 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076064174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1 MSoC:inst\|MSoC_cpu1:cpu1 " "Elaborating entity \"MSoC_cpu1\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076064984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_test_bench MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_test_bench:the_MSoC_cpu1_test_bench " "Elaborating entity \"MSoC_cpu1_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_test_bench:the_MSoC_cpu1_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076065145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_register_bank_a_module MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a " "Elaborating entity \"MSoC_cpu1_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "MSoC_cpu1_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076065240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076066336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu1_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066361 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076066361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tf1 " "Found entity 1: altsyncram_4tf1" {  } { { "db/altsyncram_4tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_4tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076066926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076066926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4tf1 MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4tf1:auto_generated " "Elaborating entity \"altsyncram_4tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076066929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_register_bank_b_module MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b " "Elaborating entity \"MSoC_cpu1_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "MSoC_cpu1_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076067246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu1_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067247 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076067247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tf1 " "Found entity 1: altsyncram_5tf1" {  } { { "db/altsyncram_5tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_5tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076067422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076067422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tf1 MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tf1:auto_generated " "Elaborating entity \"altsyncram_5tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci " "Elaborating entity \"MSoC_cpu1_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_debug MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug " "Elaborating entity \"MSoC_cpu1_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_altera_std_synchronizer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076067953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067954 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076067954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_ocimem MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem " "Elaborating entity \"MSoC_cpu1_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076067964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_ociram_sp_ram_module MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram " "Elaborating entity \"MSoC_cpu1_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "MSoC_cpu1_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu1_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068188 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076068188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n381 " "Found entity 1: altsyncram_n381" {  } { { "db/altsyncram_n381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_n381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076068371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076068371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n381 MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_n381:auto_generated " "Elaborating entity \"altsyncram_n381\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_n381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_avalon_reg MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_avalon_reg:the_MSoC_cpu1_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu1_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_avalon_reg:the_MSoC_cpu1_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_break MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_break:the_MSoC_cpu1_nios2_oci_break " "Elaborating entity \"MSoC_cpu1_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_break:the_MSoC_cpu1_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_xbrk MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_xbrk:the_MSoC_cpu1_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu1_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_xbrk:the_MSoC_cpu1_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_dbrk MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dbrk:the_MSoC_cpu1_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu1_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dbrk:the_MSoC_cpu1_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_itrace MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_itrace:the_MSoC_cpu1_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu1_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_itrace:the_MSoC_cpu1_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_dtrace MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dtrace:the_MSoC_cpu1_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu1_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dtrace:the_MSoC_cpu1_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076068913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_td_mode MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dtrace:the_MSoC_cpu1_nios2_oci_dtrace\|MSoC_cpu1_nios2_oci_td_mode:MSoC_cpu1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu1_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dtrace:the_MSoC_cpu1_nios2_oci_dtrace\|MSoC_cpu1_nios2_oci_td_mode:MSoC_cpu1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "MSoC_cpu1_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_fifo MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu1_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu1_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu1_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_fifo_cnt_inc:the_MSoC_cpu1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu1_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_fifo_cnt_inc:the_MSoC_cpu1_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_oci_test_bench MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_oci_test_bench:the_MSoC_cpu1_oci_test_bench " "Elaborating entity \"MSoC_cpu1_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_oci_test_bench:the_MSoC_cpu1_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_pib MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_pib:the_MSoC_cpu1_nios2_oci_pib " "Elaborating entity \"MSoC_cpu1_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_pib:the_MSoC_cpu1_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_im MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_im:the_MSoC_cpu1_nios2_oci_im " "Elaborating entity \"MSoC_cpu1_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_im:the_MSoC_cpu1_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu1_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_jtag_debug_module_tck MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|MSoC_cpu1_jtag_debug_module_tck:the_MSoC_cpu1_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu1_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|MSoC_cpu1_jtag_debug_module_tck:the_MSoC_cpu1_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "the_MSoC_cpu1_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|MSoC_cpu1_jtag_debug_module_sysclk:the_MSoC_cpu1_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu1_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|MSoC_cpu1_jtag_debug_module_sysclk:the_MSoC_cpu1_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "the_MSoC_cpu1_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "MSoC_cpu1_jtag_debug_module_phy" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069970 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076069970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076069975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_timer1 MSoC:inst\|MSoC_timer1:timer1 " "Elaborating entity \"MSoC_timer1\" for hierarchy \"MSoC:inst\|MSoC_timer1:timer1\"" {  } { { "MSoC/synthesis/MSoC.v" "timer1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_jtag_uart1 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1 " "Elaborating entity \"MSoC_jtag_uart1\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\"" {  } { { "MSoC/synthesis/MSoC.v" "jtag_uart1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_jtag_uart1_scfifo_w MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w " "Elaborating entity \"MSoC_jtag_uart1_scfifo_w\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "the_MSoC_jtag_uart1_scfifo_w" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "wfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076070781 ""}  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076070781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076071064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076071064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076071069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076071161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076071161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076071165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076071329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076071329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076071329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076071601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076071603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076071867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076071867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076071869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076072070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076072070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076072243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076072243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_jtag_uart1_scfifo_r MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_r:the_MSoC_jtag_uart1_scfifo_r " "Elaborating entity \"MSoC_jtag_uart1_scfifo_r\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_r:the_MSoC_jtag_uart1_scfifo_r\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "the_MSoC_jtag_uart1_scfifo_r" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "MSoC_jtag_uart1_alt_jtag_atlantic" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076072828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic " "Instantiated megafunction \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072829 ""}  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076072829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_fifo1to2A MSoC:inst\|MSoC_fifo1to2A:fifo1to2a " "Elaborating entity \"MSoC_fifo1to2A\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\"" {  } { { "MSoC/synthesis/MSoC.v" "fifo1to2a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076072974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_fifo1to2A_scfifo_with_controls MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"MSoC_fifo1to2A_scfifo_with_controls\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "the_scfifo_with_controls" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_fifo1to2A_single_clock_fifo MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo " "Elaborating entity \"MSoC_fifo1to2A_single_clock_fifo\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "the_scfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "single_clock_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073335 ""}  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076073335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_i041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_i041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_i041 " "Found entity 1: scfifo_i041" {  } { { "db/scfifo_i041.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/scfifo_i041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076073439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076073439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_i041 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated " "Elaborating entity \"scfifo_i041\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p641 " "Found entity 1: a_dpfifo_p641" {  } { { "db/a_dpfifo_p641.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_dpfifo_p641.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076073529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076073529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p641 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo " "Elaborating entity \"a_dpfifo_p641\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\"" {  } { { "db/scfifo_i041.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/scfifo_i041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_fefifo_m4f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076073629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076073629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_p641.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_dpfifo_p641.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076073862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076073862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw " "Elaborating entity \"cntr_ao7\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_fefifo_m4f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076073873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_c611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_c611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_c611 " "Found entity 1: dpram_c611" {  } { { "db/dpram_c611.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/dpram_c611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076074006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076074006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_c611 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|dpram_c611:FIFOram " "Elaborating entity \"dpram_c611\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|dpram_c611:FIFOram\"" {  } { { "db/a_dpfifo_p641.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_dpfifo_p641.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076074016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3k1 " "Found entity 1: altsyncram_g3k1" {  } { { "db/altsyncram_g3k1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_g3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076074144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076074144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3k1 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|dpram_c611:FIFOram\|altsyncram_g3k1:altsyncram1 " "Elaborating entity \"altsyncram_g3k1\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|dpram_c611:FIFOram\|altsyncram_g3k1:altsyncram1\"" {  } { { "db/dpram_c611.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/dpram_c611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076074144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076074436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076074436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|cntr_unb:rd_ptr_count " "Elaborating entity \"cntr_unb\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|cntr_unb:rd_ptr_count\"" {  } { { "db/a_dpfifo_p641.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/a_dpfifo_p641.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076074439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2 MSoC:inst\|MSoC_cpu2:cpu2 " "Elaborating entity \"MSoC_cpu2\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076074738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_test_bench MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_test_bench:the_MSoC_cpu2_test_bench " "Elaborating entity \"MSoC_cpu2_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_test_bench:the_MSoC_cpu2_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076074938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_register_bank_a_module MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a " "Elaborating entity \"MSoC_cpu2_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "MSoC_cpu2_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu2_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075195 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076075195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6tf1 " "Found entity 1: altsyncram_6tf1" {  } { { "db/altsyncram_6tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_6tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076075383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076075383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6tf1 MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6tf1:auto_generated " "Elaborating entity \"altsyncram_6tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_register_bank_b_module MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b " "Elaborating entity \"MSoC_cpu2_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "MSoC_cpu2_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu2_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075589 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076075589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tf1 " "Found entity 1: altsyncram_7tf1" {  } { { "db/altsyncram_7tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_7tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076075749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076075749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tf1 MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7tf1:auto_generated " "Elaborating entity \"altsyncram_7tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci " "Elaborating entity \"MSoC_cpu2_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_debug MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_debug:the_MSoC_cpu2_nios2_oci_debug " "Elaborating entity \"MSoC_cpu2_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_debug:the_MSoC_cpu2_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_ocimem MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem " "Elaborating entity \"MSoC_cpu2_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076075989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_ociram_sp_ram_module MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram " "Elaborating entity \"MSoC_cpu2_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "MSoC_cpu2_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu2_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076243 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076076243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o381 " "Found entity 1: altsyncram_o381" {  } { { "db/altsyncram_o381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_o381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076076400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076076400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o381 MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_o381:auto_generated " "Elaborating entity \"altsyncram_o381\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_o381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_avalon_reg MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_avalon_reg:the_MSoC_cpu2_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu2_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_avalon_reg:the_MSoC_cpu2_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_break MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_break:the_MSoC_cpu2_nios2_oci_break " "Elaborating entity \"MSoC_cpu2_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_break:the_MSoC_cpu2_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_xbrk MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_xbrk:the_MSoC_cpu2_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu2_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_xbrk:the_MSoC_cpu2_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_dbrk MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dbrk:the_MSoC_cpu2_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu2_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dbrk:the_MSoC_cpu2_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_itrace MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_itrace:the_MSoC_cpu2_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu2_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_itrace:the_MSoC_cpu2_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_dtrace MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dtrace:the_MSoC_cpu2_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu2_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dtrace:the_MSoC_cpu2_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_td_mode MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dtrace:the_MSoC_cpu2_nios2_oci_dtrace\|MSoC_cpu2_nios2_oci_td_mode:MSoC_cpu2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu2_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dtrace:the_MSoC_cpu2_nios2_oci_dtrace\|MSoC_cpu2_nios2_oci_td_mode:MSoC_cpu2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "MSoC_cpu2_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_fifo MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu2_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu2_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu2_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu2_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076076964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu2_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu2_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu2_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_fifo_cnt_inc:the_MSoC_cpu2_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu2_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_fifo_cnt_inc:the_MSoC_cpu2_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_oci_test_bench MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_oci_test_bench:the_MSoC_cpu2_oci_test_bench " "Elaborating entity \"MSoC_cpu2_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_oci_test_bench:the_MSoC_cpu2_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_pib MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_pib:the_MSoC_cpu2_nios2_oci_pib " "Elaborating entity \"MSoC_cpu2_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_pib:the_MSoC_cpu2_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_im MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_im:the_MSoC_cpu2_nios2_oci_im " "Elaborating entity \"MSoC_cpu2_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_im:the_MSoC_cpu2_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu2_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_jtag_debug_module_tck MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\|MSoC_cpu2_jtag_debug_module_tck:the_MSoC_cpu2_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu2_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\|MSoC_cpu2_jtag_debug_module_tck:the_MSoC_cpu2_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" "the_MSoC_cpu2_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\|MSoC_cpu2_jtag_debug_module_sysclk:the_MSoC_cpu2_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu2_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\|MSoC_cpu2_jtag_debug_module_sysclk:the_MSoC_cpu2_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" "the_MSoC_cpu2_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem2 MSoC:inst\|MSoC_mem2:mem2 " "Elaborating entity \"MSoC_mem2\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\"" {  } { { "MSoC/synthesis/MSoC.v" "mem2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem2.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076077936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem2.hex " "Parameter \"init_file\" = \"MSoC_mem2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076077938 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076077938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmb1 " "Found entity 1: altsyncram_bmb1" {  } { { "db/altsyncram_bmb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_bmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076078178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076078178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmb1 MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated " "Elaborating entity \"altsyncram_bmb1\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076078180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076078619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076078619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_bmb1.tdf" "decode3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_bmb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076078630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076078910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076078910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_bmb1.tdf" "mux2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_bmb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076078911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3 MSoC:inst\|MSoC_cpu3:cpu3 " "Elaborating entity \"MSoC_cpu3\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076079319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_test_bench MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_test_bench:the_MSoC_cpu3_test_bench " "Elaborating entity \"MSoC_cpu3_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_test_bench:the_MSoC_cpu3_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076079890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_register_bank_a_module MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a " "Elaborating entity \"MSoC_cpu3_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "MSoC_cpu3_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076079953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu3_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu3_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080110 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076080110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8tf1 " "Found entity 1: altsyncram_8tf1" {  } { { "db/altsyncram_8tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_8tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076080270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076080270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8tf1 MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8tf1:auto_generated " "Elaborating entity \"altsyncram_8tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_register_bank_b_module MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b " "Elaborating entity \"MSoC_cpu3_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "MSoC_cpu3_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu3_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu3_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080690 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076080690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tf1 " "Found entity 1: altsyncram_9tf1" {  } { { "db/altsyncram_9tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_9tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076080941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076080941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tf1 MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9tf1:auto_generated " "Elaborating entity \"altsyncram_9tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076080944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci " "Elaborating entity \"MSoC_cpu3_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076081941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_debug MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_debug:the_MSoC_cpu3_nios2_oci_debug " "Elaborating entity \"MSoC_cpu3_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_debug:the_MSoC_cpu3_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076082945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_ocimem MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem " "Elaborating entity \"MSoC_cpu3_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076082983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_ociram_sp_ram_module MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram " "Elaborating entity \"MSoC_cpu3_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "MSoC_cpu3_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu3_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu3_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083155 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076083155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p381 " "Found entity 1: altsyncram_p381" {  } { { "db/altsyncram_p381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_p381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076083309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076083309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p381 MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p381:auto_generated " "Elaborating entity \"altsyncram_p381\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_avalon_reg MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_avalon_reg:the_MSoC_cpu3_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu3_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_avalon_reg:the_MSoC_cpu3_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_break MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_break:the_MSoC_cpu3_nios2_oci_break " "Elaborating entity \"MSoC_cpu3_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_break:the_MSoC_cpu3_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_xbrk MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_xbrk:the_MSoC_cpu3_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu3_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_xbrk:the_MSoC_cpu3_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_dbrk MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dbrk:the_MSoC_cpu3_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu3_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dbrk:the_MSoC_cpu3_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_itrace MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_itrace:the_MSoC_cpu3_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu3_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_itrace:the_MSoC_cpu3_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_dtrace MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dtrace:the_MSoC_cpu3_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu3_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dtrace:the_MSoC_cpu3_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_td_mode MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dtrace:the_MSoC_cpu3_nios2_oci_dtrace\|MSoC_cpu3_nios2_oci_td_mode:MSoC_cpu3_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu3_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dtrace:the_MSoC_cpu3_nios2_oci_dtrace\|MSoC_cpu3_nios2_oci_td_mode:MSoC_cpu3_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "MSoC_cpu3_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_fifo MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu3_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu3_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu3_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu3_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu3_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu3_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu3_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_fifo_cnt_inc:the_MSoC_cpu3_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu3_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_fifo_cnt_inc:the_MSoC_cpu3_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_oci_test_bench MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_oci_test_bench:the_MSoC_cpu3_oci_test_bench " "Elaborating entity \"MSoC_cpu3_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_oci_test_bench:the_MSoC_cpu3_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_pib MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_pib:the_MSoC_cpu3_nios2_oci_pib " "Elaborating entity \"MSoC_cpu3_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_pib:the_MSoC_cpu3_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_im MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_im:the_MSoC_cpu3_nios2_oci_im " "Elaborating entity \"MSoC_cpu3_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_im:the_MSoC_cpu3_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu3_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_jtag_debug_module_tck MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\|MSoC_cpu3_jtag_debug_module_tck:the_MSoC_cpu3_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu3_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\|MSoC_cpu3_jtag_debug_module_tck:the_MSoC_cpu3_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" "the_MSoC_cpu3_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076083973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\|MSoC_cpu3_jtag_debug_module_sysclk:the_MSoC_cpu3_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu3_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\|MSoC_cpu3_jtag_debug_module_sysclk:the_MSoC_cpu3_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" "the_MSoC_cpu3_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem3 MSoC:inst\|MSoC_mem3:mem3 " "Elaborating entity \"MSoC_mem3\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\"" {  } { { "MSoC/synthesis/MSoC.v" "mem3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem3.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem3.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076084893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem3.hex " "Parameter \"init_file\" = \"MSoC_mem3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 23552 " "Parameter \"maximum_depth\" = \"23552\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 23552 " "Parameter \"numwords_a\" = \"23552\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076084894 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem3.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076084894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pmb1 " "Found entity 1: altsyncram_pmb1" {  } { { "db/altsyncram_pmb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_pmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076085085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076085085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pmb1 MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_pmb1:auto_generated " "Elaborating entity \"altsyncram_pmb1\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_pmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076085085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076085421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076085421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_pmb1:auto_generated\|decode_lsa:decode3 " "Elaborating entity \"decode_lsa\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_pmb1:auto_generated\|decode_lsa:decode3\"" {  } { { "db/altsyncram_pmb1.tdf" "decode3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_pmb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076085425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076085598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076085598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_pmb1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_pmb1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_pmb1.tdf" "mux2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_pmb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076085610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4 MSoC:inst\|MSoC_cpu4:cpu4 " "Elaborating entity \"MSoC_cpu4\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu4" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_test_bench MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_test_bench:the_MSoC_cpu4_test_bench " "Elaborating entity \"MSoC_cpu4_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_test_bench:the_MSoC_cpu4_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_register_bank_a_module MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a " "Elaborating entity \"MSoC_cpu4_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "MSoC_cpu4_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu4_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu4_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086222 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076086222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_atf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_atf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_atf1 " "Found entity 1: altsyncram_atf1" {  } { { "db/altsyncram_atf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_atf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076086373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076086373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_atf1 MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_atf1:auto_generated " "Elaborating entity \"altsyncram_atf1\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_atf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_register_bank_b_module MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b " "Elaborating entity \"MSoC_cpu4_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "MSoC_cpu4_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu4_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu4_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086635 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076086635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btf1 " "Found entity 1: altsyncram_btf1" {  } { { "db/altsyncram_btf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_btf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076086767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076086767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btf1 MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated " "Elaborating entity \"altsyncram_btf1\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci " "Elaborating entity \"MSoC_cpu4_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_debug MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_debug:the_MSoC_cpu4_nios2_oci_debug " "Elaborating entity \"MSoC_cpu4_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_debug:the_MSoC_cpu4_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076086965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_ocimem MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem " "Elaborating entity \"MSoC_cpu4_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_ociram_sp_ram_module MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram " "Elaborating entity \"MSoC_cpu4_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "MSoC_cpu4_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu4_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu4_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087286 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076087286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q381 " "Found entity 1: altsyncram_q381" {  } { { "db/altsyncram_q381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_q381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076087447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076087447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q381 MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_q381:auto_generated " "Elaborating entity \"altsyncram_q381\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_q381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_avalon_reg MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_avalon_reg:the_MSoC_cpu4_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu4_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_avalon_reg:the_MSoC_cpu4_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_break MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_break:the_MSoC_cpu4_nios2_oci_break " "Elaborating entity \"MSoC_cpu4_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_break:the_MSoC_cpu4_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_xbrk MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_xbrk:the_MSoC_cpu4_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu4_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_xbrk:the_MSoC_cpu4_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_dbrk MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dbrk:the_MSoC_cpu4_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu4_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dbrk:the_MSoC_cpu4_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_itrace MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_itrace:the_MSoC_cpu4_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu4_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_itrace:the_MSoC_cpu4_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076087976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_dtrace MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dtrace:the_MSoC_cpu4_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu4_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dtrace:the_MSoC_cpu4_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_td_mode MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dtrace:the_MSoC_cpu4_nios2_oci_dtrace\|MSoC_cpu4_nios2_oci_td_mode:MSoC_cpu4_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu4_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dtrace:the_MSoC_cpu4_nios2_oci_dtrace\|MSoC_cpu4_nios2_oci_td_mode:MSoC_cpu4_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "MSoC_cpu4_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_fifo MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu4_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu4_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu4_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu4_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu4_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu4_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu4_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_fifo_cnt_inc:the_MSoC_cpu4_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu4_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_fifo_cnt_inc:the_MSoC_cpu4_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_oci_test_bench MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_oci_test_bench:the_MSoC_cpu4_oci_test_bench " "Elaborating entity \"MSoC_cpu4_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_oci_test_bench:the_MSoC_cpu4_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_pib MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_pib:the_MSoC_cpu4_nios2_oci_pib " "Elaborating entity \"MSoC_cpu4_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_pib:the_MSoC_cpu4_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_im MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_im:the_MSoC_cpu4_nios2_oci_im " "Elaborating entity \"MSoC_cpu4_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_im:the_MSoC_cpu4_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu4_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_jtag_debug_module_tck MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\|MSoC_cpu4_jtag_debug_module_tck:the_MSoC_cpu4_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu4_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\|MSoC_cpu4_jtag_debug_module_tck:the_MSoC_cpu4_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" "the_MSoC_cpu4_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\|MSoC_cpu4_jtag_debug_module_sysclk:the_MSoC_cpu4_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu4_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\|MSoC_cpu4_jtag_debug_module_sysclk:the_MSoC_cpu4_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" "the_MSoC_cpu4_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem4 MSoC:inst\|MSoC_mem4:mem4 " "Elaborating entity \"MSoC_mem4\" for hierarchy \"MSoC:inst\|MSoC_mem4:mem4\"" {  } { { "MSoC/synthesis/MSoC.v" "mem4" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem4.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem4.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem4.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem4.hex " "Parameter \"init_file\" = \"MSoC_mem4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088840 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem4.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076088840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emb1 " "Found entity 1: altsyncram_emb1" {  } { { "db/altsyncram_emb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_emb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076088986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076088986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emb1 MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\|altsyncram_emb1:auto_generated " "Elaborating entity \"altsyncram_emb1\" for hierarchy \"MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\|altsyncram_emb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076088997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5 MSoC:inst\|MSoC_cpu5:cpu5 " "Elaborating entity \"MSoC_cpu5\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu5" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_test_bench MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_test_bench:the_MSoC_cpu5_test_bench " "Elaborating entity \"MSoC_cpu5_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_test_bench:the_MSoC_cpu5_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_register_bank_a_module MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a " "Elaborating entity \"MSoC_cpu5_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "MSoC_cpu5_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu5_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu5_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076089977 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076089977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ctf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctf1 " "Found entity 1: altsyncram_ctf1" {  } { { "db/altsyncram_ctf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_ctf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076090150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076090150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ctf1 MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ctf1:auto_generated " "Elaborating entity \"altsyncram_ctf1\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ctf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_register_bank_b_module MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b " "Elaborating entity \"MSoC_cpu5_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "MSoC_cpu5_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu5_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu5_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090434 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076090434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtf1 " "Found entity 1: altsyncram_dtf1" {  } { { "db/altsyncram_dtf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_dtf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076090584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076090584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtf1 MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dtf1:auto_generated " "Elaborating entity \"altsyncram_dtf1\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci " "Elaborating entity \"MSoC_cpu5_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_debug MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_debug:the_MSoC_cpu5_nios2_oci_debug " "Elaborating entity \"MSoC_cpu5_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_debug:the_MSoC_cpu5_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_ocimem MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem " "Elaborating entity \"MSoC_cpu5_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_ociram_sp_ram_module MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram " "Elaborating entity \"MSoC_cpu5_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "MSoC_cpu5_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076090977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu5_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu5_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091044 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076091044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r381 " "Found entity 1: altsyncram_r381" {  } { { "db/altsyncram_r381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_r381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076091178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076091178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r381 MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_r381:auto_generated " "Elaborating entity \"altsyncram_r381\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_r381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_avalon_reg MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_avalon_reg:the_MSoC_cpu5_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu5_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_avalon_reg:the_MSoC_cpu5_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_break MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_break:the_MSoC_cpu5_nios2_oci_break " "Elaborating entity \"MSoC_cpu5_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_break:the_MSoC_cpu5_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_xbrk MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_xbrk:the_MSoC_cpu5_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu5_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_xbrk:the_MSoC_cpu5_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_dbrk MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dbrk:the_MSoC_cpu5_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu5_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dbrk:the_MSoC_cpu5_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_itrace MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_itrace:the_MSoC_cpu5_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu5_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_itrace:the_MSoC_cpu5_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_dtrace MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dtrace:the_MSoC_cpu5_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu5_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dtrace:the_MSoC_cpu5_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_td_mode MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dtrace:the_MSoC_cpu5_nios2_oci_dtrace\|MSoC_cpu5_nios2_oci_td_mode:MSoC_cpu5_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu5_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dtrace:the_MSoC_cpu5_nios2_oci_dtrace\|MSoC_cpu5_nios2_oci_td_mode:MSoC_cpu5_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "MSoC_cpu5_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_fifo MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu5_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu5_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu5_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu5_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu5_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu5_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu5_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_fifo_cnt_inc:the_MSoC_cpu5_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu5_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_fifo_cnt_inc:the_MSoC_cpu5_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_oci_test_bench MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_oci_test_bench:the_MSoC_cpu5_oci_test_bench " "Elaborating entity \"MSoC_cpu5_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_oci_test_bench:the_MSoC_cpu5_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_pib MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_pib:the_MSoC_cpu5_nios2_oci_pib " "Elaborating entity \"MSoC_cpu5_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_pib:the_MSoC_cpu5_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_im MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_im:the_MSoC_cpu5_nios2_oci_im " "Elaborating entity \"MSoC_cpu5_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_im:the_MSoC_cpu5_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu5_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_jtag_debug_module_tck MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\|MSoC_cpu5_jtag_debug_module_tck:the_MSoC_cpu5_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu5_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\|MSoC_cpu5_jtag_debug_module_tck:the_MSoC_cpu5_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" "the_MSoC_cpu5_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076091943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\|MSoC_cpu5_jtag_debug_module_sysclk:the_MSoC_cpu5_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu5_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\|MSoC_cpu5_jtag_debug_module_sysclk:the_MSoC_cpu5_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" "the_MSoC_cpu5_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem5 MSoC:inst\|MSoC_mem5:mem5 " "Elaborating entity \"MSoC_mem5\" for hierarchy \"MSoC:inst\|MSoC_mem5:mem5\"" {  } { { "MSoC/synthesis/MSoC.v" "mem5" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem5.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem5.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem5.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem5.hex " "Parameter \"init_file\" = \"MSoC_mem5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 23552 " "Parameter \"maximum_depth\" = \"23552\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 23552 " "Parameter \"numwords_a\" = \"23552\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092194 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem5.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076092194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rmb1 " "Found entity 1: altsyncram_rmb1" {  } { { "db/altsyncram_rmb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_rmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076092328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076092328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rmb1 MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\|altsyncram_rmb1:auto_generated " "Elaborating entity \"altsyncram_rmb1\" for hierarchy \"MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\|altsyncram_rmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6 MSoC:inst\|MSoC_cpu6:cpu6 " "Elaborating entity \"MSoC_cpu6\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu6" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_test_bench MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_test_bench:the_MSoC_cpu6_test_bench " "Elaborating entity \"MSoC_cpu6_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_test_bench:the_MSoC_cpu6_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_register_bank_a_module MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a " "Elaborating entity \"MSoC_cpu6_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "MSoC_cpu6_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076092946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu6_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu6_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076092949 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076092949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etf1 " "Found entity 1: altsyncram_etf1" {  } { { "db/altsyncram_etf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_etf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076093072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076093072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etf1 MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_etf1:auto_generated " "Elaborating entity \"altsyncram_etf1\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_etf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_register_bank_b_module MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b " "Elaborating entity \"MSoC_cpu6_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "MSoC_cpu6_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu6_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu6_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093313 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076093313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftf1 " "Found entity 1: altsyncram_ftf1" {  } { { "db/altsyncram_ftf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_ftf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076093443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076093443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftf1 MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ftf1:auto_generated " "Elaborating entity \"altsyncram_ftf1\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ftf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci " "Elaborating entity \"MSoC_cpu6_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_debug MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_debug:the_MSoC_cpu6_nios2_oci_debug " "Elaborating entity \"MSoC_cpu6_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_debug:the_MSoC_cpu6_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_ocimem MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem " "Elaborating entity \"MSoC_cpu6_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_ociram_sp_ram_module MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram " "Elaborating entity \"MSoC_cpu6_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "MSoC_cpu6_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu6_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu6_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093771 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076093771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s381 " "Found entity 1: altsyncram_s381" {  } { { "db/altsyncram_s381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_s381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076093908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076093908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s381 MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s381:auto_generated " "Elaborating entity \"altsyncram_s381\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_avalon_reg MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_avalon_reg:the_MSoC_cpu6_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu6_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_avalon_reg:the_MSoC_cpu6_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076093993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_break MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_break:the_MSoC_cpu6_nios2_oci_break " "Elaborating entity \"MSoC_cpu6_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_break:the_MSoC_cpu6_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_xbrk MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_xbrk:the_MSoC_cpu6_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu6_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_xbrk:the_MSoC_cpu6_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_dbrk MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dbrk:the_MSoC_cpu6_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu6_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dbrk:the_MSoC_cpu6_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_itrace MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_itrace:the_MSoC_cpu6_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu6_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_itrace:the_MSoC_cpu6_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_dtrace MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dtrace:the_MSoC_cpu6_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu6_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dtrace:the_MSoC_cpu6_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_td_mode MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dtrace:the_MSoC_cpu6_nios2_oci_dtrace\|MSoC_cpu6_nios2_oci_td_mode:MSoC_cpu6_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu6_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dtrace:the_MSoC_cpu6_nios2_oci_dtrace\|MSoC_cpu6_nios2_oci_td_mode:MSoC_cpu6_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "MSoC_cpu6_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_fifo MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu6_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu6_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu6_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu6_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu6_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu6_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu6_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_fifo_cnt_inc:the_MSoC_cpu6_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu6_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_fifo_cnt_inc:the_MSoC_cpu6_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_oci_test_bench MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_oci_test_bench:the_MSoC_cpu6_oci_test_bench " "Elaborating entity \"MSoC_cpu6_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_oci_test_bench:the_MSoC_cpu6_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_pib MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_pib:the_MSoC_cpu6_nios2_oci_pib " "Elaborating entity \"MSoC_cpu6_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_pib:the_MSoC_cpu6_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_im MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_im:the_MSoC_cpu6_nios2_oci_im " "Elaborating entity \"MSoC_cpu6_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_im:the_MSoC_cpu6_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu6_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_jtag_debug_module_tck MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\|MSoC_cpu6_jtag_debug_module_tck:the_MSoC_cpu6_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu6_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\|MSoC_cpu6_jtag_debug_module_tck:the_MSoC_cpu6_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" "the_MSoC_cpu6_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\|MSoC_cpu6_jtag_debug_module_sysclk:the_MSoC_cpu6_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu6_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\|MSoC_cpu6_jtag_debug_module_sysclk:the_MSoC_cpu6_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" "the_MSoC_cpu6_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem6 MSoC:inst\|MSoC_mem6:mem6 " "Elaborating entity \"MSoC_mem6\" for hierarchy \"MSoC:inst\|MSoC_mem6:mem6\"" {  } { { "MSoC/synthesis/MSoC.v" "mem6" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem6.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem6.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem6.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem6.hex " "Parameter \"init_file\" = \"MSoC_mem6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094825 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mem6.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718076094825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmb1 " "Found entity 1: altsyncram_gmb1" {  } { { "db/altsyncram_gmb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/db/altsyncram_gmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718076094986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718076094986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gmb1 MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\|altsyncram_gmb1:auto_generated " "Elaborating entity \"altsyncram_gmb1\" for hierarchy \"MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\|altsyncram_gmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076094988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_sysid MSoC:inst\|MSoC_sysid:sysid " "Elaborating entity \"MSoC_sysid\" for hierarchy \"MSoC:inst\|MSoC_sysid:sysid\"" {  } { { "MSoC/synthesis/MSoC.v" "sysid" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076095660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_sdram_controller MSoC:inst\|MSoC_sdram_controller:sdram_controller " "Elaborating entity \"MSoC_sdram_controller\" for hierarchy \"MSoC:inst\|MSoC_sdram_controller:sdram_controller\"" {  } { { "MSoC/synthesis/MSoC.v" "sdram_controller" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076095671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_sdram_controller_input_efifo_module MSoC:inst\|MSoC_sdram_controller:sdram_controller\|MSoC_sdram_controller_input_efifo_module:the_MSoC_sdram_controller_input_efifo_module " "Elaborating entity \"MSoC_sdram_controller_input_efifo_module\" for hierarchy \"MSoC:inst\|MSoC_sdram_controller:sdram_controller\|MSoC_sdram_controller_input_efifo_module:the_MSoC_sdram_controller_input_efifo_module\"" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "the_MSoC_sdram_controller_input_efifo_module" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076095725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_pll MSoC:inst\|MSoC_pll:pll " "Elaborating entity \"MSoC_pll\" for hierarchy \"MSoC:inst\|MSoC_pll:pll\"" {  } { { "MSoC/synthesis/MSoC.v" "pll" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076095781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_pll_stdsync_sv6 MSoC:inst\|MSoC_pll:pll\|MSoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"MSoC_pll_stdsync_sv6\" for hierarchy \"MSoC:inst\|MSoC_pll:pll\|MSoC_pll_stdsync_sv6:stdsync2\"" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "stdsync2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_pll.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076095814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_pll_dffpipe_l2c MSoC:inst\|MSoC_pll:pll\|MSoC_pll_stdsync_sv6:stdsync2\|MSoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"MSoC_pll_dffpipe_l2c\" for hierarchy \"MSoC:inst\|MSoC_pll:pll\|MSoC_pll_stdsync_sv6:stdsync2\|MSoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "dffpipe3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076095848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_pll_altpll_t942 MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1 " "Elaborating entity \"MSoC_pll_altpll_t942\" for hierarchy \"MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\"" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "sd1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_pll.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076095875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MSoC_mm_interconnect_0\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MSoC/synthesis/MSoC.v" "mm_interconnect_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076095968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_instruction_master_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_data_master_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_data_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu6_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu6_instruction_master_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu6_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu5_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu5_instruction_master_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu5_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_jtag_debug_module_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "timer1_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "jtag_uart1_avalon_jtag_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_in_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "fifo1to2a_in_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_in_csr_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "fifo1to2a_in_csr_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076102921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem2_s1_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "mem2_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 6072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_out_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "fifo1to2a_out_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 6270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem3_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem3_s1_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "mem3_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 6666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu2_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu3_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu3_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu3_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu4_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu4_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu4_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu5_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu5_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu5_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu6_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu6_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu6_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076103962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu6_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu6_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu6_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu5_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu5_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu5_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu4_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu4_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu4_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu3_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu3_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu3_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu2_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076104409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076105406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router:addr_router\|MSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router:addr_router\|MSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076105804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_001 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_001\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076105910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_001_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_001:addr_router_001\|MSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_001:addr_router_001\|MSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076105980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_002_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_002:addr_router_002\|MSoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_002:addr_router_002\|MSoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_003 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_003\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_003_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_003:addr_router_003\|MSoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_003:addr_router_003\|MSoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_004 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_004:addr_router_004 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_004\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_004:addr_router_004\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_004_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_004:addr_router_004\|MSoC_mm_interconnect_0_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_004_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_004:addr_router_004\|MSoC_mm_interconnect_0_addr_router_004_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_005 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_005:addr_router_005 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_005\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_005:addr_router_005\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_005_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_005:addr_router_005\|MSoC_mm_interconnect_0_addr_router_005_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_005_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_005:addr_router_005\|MSoC_mm_interconnect_0_addr_router_005_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_006 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_006:addr_router_006 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_006\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_006:addr_router_006\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_006" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_006_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_006:addr_router_006\|MSoC_mm_interconnect_0_addr_router_006_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_006_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_006:addr_router_006\|MSoC_mm_interconnect_0_addr_router_006_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_007 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_007:addr_router_007 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_007\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_007:addr_router_007\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_007" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_007_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_007:addr_router_007\|MSoC_mm_interconnect_0_addr_router_007_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_007_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_007:addr_router_007\|MSoC_mm_interconnect_0_addr_router_007_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_008 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_008:addr_router_008 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_008\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_008:addr_router_008\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_008" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_008_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_008:addr_router_008\|MSoC_mm_interconnect_0_addr_router_008_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_008_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_008:addr_router_008\|MSoC_mm_interconnect_0_addr_router_008_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_009 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_009:addr_router_009 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_009\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_009:addr_router_009\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_009" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_009_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_009:addr_router_009\|MSoC_mm_interconnect_0_addr_router_009_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_009_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_009:addr_router_009\|MSoC_mm_interconnect_0_addr_router_009_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_010 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_010:addr_router_010 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_010\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_010:addr_router_010\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_010" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_010_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_010:addr_router_010\|MSoC_mm_interconnect_0_addr_router_010_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_010_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_010:addr_router_010\|MSoC_mm_interconnect_0_addr_router_010_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076106993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_011 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_011:addr_router_011 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_011\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_011:addr_router_011\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_011" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_011_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_011:addr_router_011\|MSoC_mm_interconnect_0_addr_router_011_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_011_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_011:addr_router_011\|MSoC_mm_interconnect_0_addr_router_011_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"MSoC_mm_interconnect_0_id_router\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router:id_router\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router:id_router\|MSoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router:id_router\|MSoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_002_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_002:id_router_002\|MSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_002:id_router_002\|MSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_005 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_005:id_router_005 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_005\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_005:id_router_005\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_005_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_005:id_router_005\|MSoC_mm_interconnect_0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_005_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_005:id_router_005\|MSoC_mm_interconnect_0_id_router_005_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_011 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_011:id_router_011 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_011\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_011:id_router_011\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_011" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_011_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_011:id_router_011\|MSoC_mm_interconnect_0_id_router_011_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_011_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_011:id_router_011\|MSoC_mm_interconnect_0_id_router_011_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_013 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_013:id_router_013 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_013\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_013:id_router_013\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_013" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_013_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_013:id_router_013\|MSoC_mm_interconnect_0_id_router_013_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_013_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_013:id_router_013\|MSoC_mm_interconnect_0_id_router_013_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_015 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_015:id_router_015 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_015\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_015:id_router_015\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_015" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_015_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_015:id_router_015\|MSoC_mm_interconnect_0_id_router_015_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_015_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_015:id_router_015\|MSoC_mm_interconnect_0_id_router_015_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_016 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_016:id_router_016 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_016\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_016:id_router_016\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_016" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_016_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_016:id_router_016\|MSoC_mm_interconnect_0_id_router_016_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_016_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_016:id_router_016\|MSoC_mm_interconnect_0_id_router_016_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_018 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_018:id_router_018 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_018\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_018:id_router_018\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_018" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_018_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_018:id_router_018\|MSoC_mm_interconnect_0_id_router_018_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_018_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_018:id_router_018\|MSoC_mm_interconnect_0_id_router_018_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_020 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_020:id_router_020 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_020\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_020:id_router_020\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_020" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076107969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_020_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_020:id_router_020\|MSoC_mm_interconnect_0_id_router_020_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_020_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_020:id_router_020\|MSoC_mm_interconnect_0_id_router_020_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_026 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_026:id_router_026 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_026\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_026:id_router_026\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_026" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_026_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_026:id_router_026\|MSoC_mm_interconnect_0_id_router_026_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_026_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_026:id_router_026\|MSoC_mm_interconnect_0_id_router_026_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_027 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_027:id_router_027 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_027\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_027:id_router_027\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_027" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_027_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_027:id_router_027\|MSoC_mm_interconnect_0_id_router_027_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_027_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_027:id_router_027\|MSoC_mm_interconnect_0_id_router_027_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_029 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_029:id_router_029 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_029\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_029:id_router_029\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_029" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_029_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_029:id_router_029\|MSoC_mm_interconnect_0_id_router_029_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_029_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_029:id_router_029\|MSoC_mm_interconnect_0_id_router_029_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_033 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_033:id_router_033 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_033\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_033:id_router_033\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_033" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_033_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_033:id_router_033\|MSoC_mm_interconnect_0_id_router_033_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_033_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_033:id_router_033\|MSoC_mm_interconnect_0_id_router_033_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_034 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_034:id_router_034 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_034\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_034:id_router_034\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_034" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_034_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_034:id_router_034\|MSoC_mm_interconnect_0_id_router_034_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_034_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_034:id_router_034\|MSoC_mm_interconnect_0_id_router_034_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_036 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_036:id_router_036 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_036\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_036:id_router_036\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_036" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_036_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_036:id_router_036\|MSoC_mm_interconnect_0_id_router_036_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_036_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_036:id_router_036\|MSoC_mm_interconnect_0_id_router_036_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076108974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_040 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_040:id_router_040 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_040\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_040:id_router_040\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_040" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_040_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_040:id_router_040\|MSoC_mm_interconnect_0_id_router_040_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_040_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_040:id_router_040\|MSoC_mm_interconnect_0_id_router_040_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_042 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_042:id_router_042 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_042\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_042:id_router_042\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_042" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_042_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_042:id_router_042\|MSoC_mm_interconnect_0_id_router_042_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_042_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_042:id_router_042\|MSoC_mm_interconnect_0_id_router_042_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_044 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_044:id_router_044 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_044\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_044:id_router_044\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_044" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_044_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_044:id_router_044\|MSoC_mm_interconnect_0_id_router_044_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_044_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_044:id_router_044\|MSoC_mm_interconnect_0_id_router_044_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_048 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_048:id_router_048 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_048\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_048:id_router_048\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_048" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_048_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_048:id_router_048\|MSoC_mm_interconnect_0_id_router_048_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_048_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_048:id_router_048\|MSoC_mm_interconnect_0_id_router_048_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_050 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_050:id_router_050 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_050\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_050:id_router_050\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_050" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_050_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_050:id_router_050\|MSoC_mm_interconnect_0_id_router_050_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_050_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_050:id_router_050\|MSoC_mm_interconnect_0_id_router_050_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_052 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_052:id_router_052 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_052\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_052:id_router_052\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_052" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_052_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_052:id_router_052\|MSoC_mm_interconnect_0_id_router_052_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_052_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_052:id_router_052\|MSoC_mm_interconnect_0_id_router_052_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux_001 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux_003 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux_003\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076109983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux_004 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux_004\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_mux MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 18117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_mux_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 18157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_mux_016 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_mux_016\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_mux_016" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 18461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_016.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_016.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_demux_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 19271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_demux_016 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_demux_016:rsp_xbar_demux_016 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_demux_016\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_demux_016:rsp_xbar_demux_016\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_demux_016" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 19575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076110981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux_001 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux_003 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux_003\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux_004 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux_004\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_004.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_004.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076111965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_irq_mapper MSoC:inst\|MSoC_irq_mapper:irq_mapper " "Elaborating entity \"MSoC_irq_mapper\" for hierarchy \"MSoC:inst\|MSoC_irq_mapper:irq_mapper\"" {  } { { "MSoC/synthesis/MSoC.v" "irq_mapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_irq_mapper_001 MSoC:inst\|MSoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"MSoC_irq_mapper_001\" for hierarchy \"MSoC:inst\|MSoC_irq_mapper_001:irq_mapper_001\"" {  } { { "MSoC/synthesis/MSoC.v" "irq_mapper_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_irq_mapper_002 MSoC:inst\|MSoC_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"MSoC_irq_mapper_002\" for hierarchy \"MSoC:inst\|MSoC_irq_mapper_002:irq_mapper_002\"" {  } { { "MSoC/synthesis/MSoC.v" "irq_mapper_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_irq_mapper_003 MSoC:inst\|MSoC_irq_mapper_003:irq_mapper_003 " "Elaborating entity \"MSoC_irq_mapper_003\" for hierarchy \"MSoC:inst\|MSoC_irq_mapper_003:irq_mapper_003\"" {  } { { "MSoC/synthesis/MSoC.v" "irq_mapper_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MSoC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller\"" {  } { { "MSoC/synthesis/MSoC.v" "rst_controller" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MSoC:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "MSoC/synthesis/MSoC.v" "rst_controller_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MSoC:inst\|altera_reset_controller:rst_controller_014 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller_014\"" {  } { { "MSoC/synthesis/MSoC.v" "rst_controller_014" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718076112488 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1718076186687 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 440 -1 0 } } { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 354 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 4173 -1 0 } } { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 348 -1 0 } } { "MSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 3781 -1 0 } } { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 393 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu1.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 270 -1 0 } } { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 261 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu2.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu3.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu4.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu5.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_cpu6.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_pll.v" 242 -1 0 } } { "MSoC/synthesis/submodules/MSoC_timer1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/MSoC_timer1.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718076187661 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718076187667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/TopLevel.bdf" { { 424 416 592 440 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718076201976 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718076201976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076206751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "485 " "485 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718076223207 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718076226132 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718076226142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718076226469 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718076226469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076226946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/output_files/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718076232173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718076238936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718076238936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16044 " "Implemented 16044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718076245183 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718076245183 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1718076245183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14604 " "Implemented 14604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718076245183 ""} { "Info" "ICUT_CUT_TM_RAMS" "1376 " "Implemented 1376 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1718076245183 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1718076245183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718076245183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5192 " "Peak virtual memory: 5192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718076246292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 08:54:06 2024 " "Processing ended: Tue Jun 11 08:54:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718076246292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:11 " "Elapsed time: 00:03:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718076246292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718076246292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718076246292 ""}
