m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/simulation/modelsim
vConfidenceReg
Z1 DXx6 sv_std 3 std 0 22 <EOTafDcUY:cQeO^ICn]m3
Z2 !s110 1513125076
!i10b 1
!s100 BoTF3S2F7mCRS@aaUMzk<2
IBeKTB=fPZYd1^`iNhg9>Z2
Z3 V`JN@9S9cnhjKRR_L]QIcM3
!s105 ConfidenceReg_sv_unit
S1
R0
w1512501042
8C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ConfidenceReg.sv
FC:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ConfidenceReg.sv
L0 1
Z4 OV;L;10.3d;59
r1
!s85 0
31
!s108 1513125076.533000
!s107 C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ConfidenceReg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD|C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ConfidenceReg.sv|
!i113 1
Z5 o-sv -work work
Z6 !s92 -sv -work work +incdir+C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD
n@confidence@reg
vImageProcess
R1
R2
!i10b 1
!s100 >]9J9ljzHE7fagekUU_E52
Ij<8<EUMl_Ro]j2c94mC2L3
R3
!s105 ImageProcess_sv_unit
S1
R0
w1513036984
8C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv
FC:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv
L0 1
R4
r1
!s85 0
31
!s108 1513125076.642000
!s107 C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD|C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv|
!i113 1
R5
R6
n@image@process
vImageRead
R1
R2
!i10b 1
!s100 >EiRB6PkfjEO5DJeXP^QX1
I_d_FeZG?h]2[z5E5JVRlI3
R3
!s105 ImageRead_sv_unit
S1
R0
w1513039866
8C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv
FC:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv
L0 1
R4
r1
!s85 0
31
!s108 1513125076.423000
!s107 C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD|C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv|
!i113 1
R5
R6
n@image@read
vImageReg
R1
R2
!i10b 1
!s100 T]U`clRhIU42mFQ<RWDK93
If2WOCkQ23lMUIZ<<XDOeU3
R3
!s105 ImageReg_sv_unit
S1
R0
w1512960668
8C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageReg.sv
FC:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageReg.sv
L0 1
R4
r1
!s85 0
31
!s108 1513125076.345000
!s107 C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageReg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD|C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageReg.sv|
!i113 1
R5
R6
n@image@reg
vMaskLayer
R1
R2
!i10b 1
!s100 Q2bM2>3DXV;_GnV?=57FJ1
IHHUkoH?U3PZ:zSAdoU[V<0
R3
!s105 MaskLayer_sv_unit
S1
R0
w1513100538
8C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv
FC:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv
L0 9
R4
r1
!s85 0
31
!s108 1513125076.236000
!s107 C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD|C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv|
!i113 1
R5
R6
n@mask@layer
vMaskOnePath
R1
R2
!i10b 1
!s100 cJ>]T:1Z2`aL==LQ_03@<1
ISJ[`2;TH5OzRQVAz`F<1K3
R3
!s105 MaskOnePath_sv_unit
S1
R0
w1512882986
8C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskOnePath.sv
FC:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskOnePath.sv
L0 1
R4
r1
!s85 0
31
!s108 1513125076.001000
!s107 C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskOnePath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD|C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskOnePath.sv|
!i113 1
R5
R6
n@mask@one@path
vtestbench2
R1
R2
!i10b 1
!s100 dfBHMTIm`gNW@CdEf1L;j3
I9HL;_o8QoZZz1]N6a`FCK0
R3
!s105 testbench2_sv_unit
S1
R0
w1513039924
8C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/testbench2.sv
FC:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/testbench2.sv
L0 1
R4
r1
!s85 0
31
!s108 1513125076.861000
!s107 C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/testbench2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD|C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/testbench2.sv|
!i113 1
R5
R6
