/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

#ifndef BCMINT_LTSW_DEV_INT_H
#define BCMINT_LTSW_DEV_INT_H

/*!
 * \brief Device information.
 */
typedef struct bcmint_dev_info_s {

    /*! CMIC port. */
    int cmic_port;

    /*! Number of phyical port. */
    int phys_port_num;

    /*! Maximum phyical port. */
    int phys_port_max;

    /*! Number of logical port. */
    int logic_port_num;

    /*! Maximum logical port. */
    int logic_port_max;

    /*! Number of pipes. */
    int pipe_num;

    /*! Maximum pipe. */
    int pipe_max;

    /*! Number of pp pipes. */
    int pp_pipe_num;

    /*! Maximum pp pipe. */
    int pp_pipe_max;

    /*! Maximum addressable ports, has to be 2^n-1. */
    int port_addr_max;

    /*! Maximum modid supported. */
    int modid_max;

    /*! Modid count. */
    int modid_count;

    /*! Maximum port id in each module. */
    int modport_max;

    /*! Maximum port in in first module. */
    int modport_max_first;

    /*! The family that the chip belongs to. */
    int family;

    /*! Core clock frequency. */
    int core_frequency;

    /*! packet buffer number */
    int packet_buffer_num;

} bcmint_dev_info_t;

#endif /* BCMINT_LTSW_DEV_INT_H */
