$date
	Tue Apr 30 11:08:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module u0 $end
$var wire 4 ! c [3:0] $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var wire 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
0#
0"
bx !
$end
#5
b0 %
1"
#10
0"
#15
1#
1"
#20
b1110 !
b1 $
0"
#25
b1111 %
b1101 !
b10 $
1"
#30
b1100 !
b11 $
0"
#35
b1011 !
b100 $
1"
#40
b1010 !
b101 $
0"
#45
b1001 !
b110 $
1"
#50
b1000 !
b111 $
0"
#55
b111 !
b1000 $
1"
#60
b110 !
b1001 $
0"
#65
b101 !
b1010 $
1"
#70
b100 !
b1011 $
0"
#75
b11 !
b1100 $
1"
#80
b10 !
b1101 $
0"
#85
b1 !
b1110 $
1"
#90
b1110 !
b1 $
0"
#95
b1101 !
b10 $
1"
#100
b1100 !
b11 $
0"
#105
b1011 !
b100 $
1"
#110
b1010 !
b101 $
0"
#115
b1001 !
b110 $
1"
#120
b1000 !
b111 $
0"
#125
b111 !
b1000 $
1"
#130
b110 !
b1001 $
0"
#135
b101 !
b1010 $
1"
#140
b100 !
b1011 $
0"
#145
b11 !
b1100 $
1"
#150
b10 !
b1101 $
0"
#155
b1 !
b1110 $
1"
#160
0"
