
*** Running vivado
    with args -log vc709_10g_interface.rdi -applog -m64 -messageDb vivado.pb -mode batch -source vc709_10g_interface.tcl -notrace


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 10 day(s)
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-86] Your Synthesis license expires in 10 day(s)
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source vc709_10g_interface.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:48]
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_2/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_2/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_1/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_1/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_0/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_0/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_3/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_3/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_divide_reg[1]_i_1/O' matched to 'pin' objects. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:22]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-2] Deriving generated clocks [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:225]
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports s_aclk]' of cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:52]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports m_aclk]' of cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:53]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports s_aclk]' of cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:52]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports m_aclk]' of cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:53]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports s_aclk]' of cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:52]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports m_aclk]' of cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:53]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports s_aclk]' of cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:52]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports m_aclk]' of cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:53]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports s_aclk]' of cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:52]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports m_aclk]' of cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:53]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports s_aclk]' of cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:52]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports m_aclk]' of cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:53]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports s_aclk]' of cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:52]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports m_aclk]' of cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:53]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports s_aclk]' of cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:52]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0', returning the pins matched for query '[get_ports m_aclk]' of cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc:53]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports clk156]' of cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:47]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports dclk]' of cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:48]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports {configuration_vector[110]}]' of cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:50]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports {configuration_vector[110]}]' of cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:51]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports clk156]' of cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:47]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports dclk]' of cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:48]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports {configuration_vector[110]}]' of cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:50]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports {configuration_vector[110]}]' of cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:51]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports clk156]' of cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:47]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports dclk]' of cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:48]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports {configuration_vector[110]}]' of cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:50]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports {configuration_vector[110]}]' of cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:51]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports clk156]' of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:47]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports dclk]' of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:48]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports {configuration_vector[110]}]' of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:50]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst', returning the pins matched for query '[get_ports {configuration_vector[110]}]' of cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc:51]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/.Xil/Vivado-3576-nf-test104.cl.cam.ac.uk/dcp/vc709_10g_interface.xdc]
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/.Xil/Vivado-3576-nf-test104.cl.cam.ac.uk/dcp/vc709_10g_interface.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 607 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 47 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Phase 0 | Netlist Checksum: 1a90a825
link_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1264.051 ; gain = 1114.359
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 10 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1265.055 ; gain = 1.004

Starting Logic Optimization Task
Logic Optimization | Checksum: b695897e
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 2 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 34d0e429

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.211 ; gain = 8.156

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 36 inverter(s).
INFO: [Opt 31-10] Eliminated 2272 cells.
Phase 2 Constant Propagation | Checksum: 6c4291b1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1273.211 ; gain = 8.156

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 8448 unconnected nets.
INFO: [Opt 31-11] Eliminated 6014 unconnected cells.
Phase 3 Sweep | Checksum: 46897c9e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1273.211 ; gain = 8.156
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 46897c9e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1273.211 ; gain = 8.156

Starting Power Optimization Task
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 24 BRAM(s) out of a total of 29 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 58
Number of Flops added for Enable Generation: 3

Ending Power Optimization Task | Checksum: 82936278

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1443.441 ; gain = 170.230
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1443.441 ; gain = 179.391
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1443.441 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.441 ; gain = 0.000
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 10 day(s)
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1443.441 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 15704b370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1443.441 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 15704b370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1443.441 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 15704b370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1443.441 ; gain = 0.000

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 15704b370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1443.441 ; gain = 0.000

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: 14e40b682

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1443.441 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 14e40b682

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1443.441 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 14e40b682

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1443.441 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e40b682

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1467.453 ; gain = 24.012

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 193743965

Time (s): cpu = 00:01:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.492 ; gain = 27.051
Phase 1.9.1 Place Init Design | Checksum: 10ec5798a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1470.492 ; gain = 27.051
Phase 1.9 Build Placer Netlist Model | Checksum: 10ec5798a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1470.492 ; gain = 27.051

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: cbc9d78c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1470.492 ; gain = 27.051
Phase 1.10 Constrain Clocks/Macros | Checksum: cbc9d78c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:50 . Memory (MB): peak = 1470.492 ; gain = 27.051
Phase 1 Placer Initialization | Checksum: cbc9d78c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:50 . Memory (MB): peak = 1470.492 ; gain = 27.051

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1341631b5

Time (s): cpu = 00:04:35 ; elapsed = 00:02:18 . Memory (MB): peak = 1494.969 ; gain = 51.527

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1341631b5

Time (s): cpu = 00:04:36 ; elapsed = 00:02:18 . Memory (MB): peak = 1494.969 ; gain = 51.527

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 580c1518

Time (s): cpu = 00:04:57 ; elapsed = 00:02:31 . Memory (MB): peak = 1494.969 ; gain = 51.527

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 80c32f1a

Time (s): cpu = 00:04:58 ; elapsed = 00:02:32 . Memory (MB): peak = 1494.969 ; gain = 51.527

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 2aed54ca

Time (s): cpu = 00:05:24 ; elapsed = 00:02:43 . Memory (MB): peak = 1494.969 ; gain = 51.527

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 5a20ea79

Time (s): cpu = 00:06:02 ; elapsed = 00:03:07 . Memory (MB): peak = 1566.914 ; gain = 123.473

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 5a20ea79

Time (s): cpu = 00:06:05 ; elapsed = 00:03:10 . Memory (MB): peak = 1566.914 ; gain = 123.473
Phase 3 Detail Placement | Checksum: 5a20ea79

Time (s): cpu = 00:06:05 ; elapsed = 00:03:11 . Memory (MB): peak = 1566.914 ; gain = 123.473

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: 95c75cdd

Time (s): cpu = 00:06:57 ; elapsed = 00:03:52 . Memory (MB): peak = 1588.109 ; gain = 144.668

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 95c75cdd

Time (s): cpu = 00:06:57 ; elapsed = 00:03:53 . Memory (MB): peak = 1588.109 ; gain = 144.668

Phase 4.3 Placer Reporting
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.372  | TNS=0.000  |

Phase 4.3 Placer Reporting | Checksum: 164cf71fd

Time (s): cpu = 00:07:00 ; elapsed = 00:03:54 . Memory (MB): peak = 1588.109 ; gain = 144.668

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d0cdd8b1

Time (s): cpu = 00:07:00 ; elapsed = 00:03:55 . Memory (MB): peak = 1588.109 ; gain = 144.668
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0cdd8b1

Time (s): cpu = 00:07:01 ; elapsed = 00:03:55 . Memory (MB): peak = 1588.109 ; gain = 144.668
Ending Placer Task | Checksum: 17a2e13d3

Time (s): cpu = 00:07:01 ; elapsed = 00:03:55 . Memory (MB): peak = 1588.109 ; gain = 144.668
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:02 ; elapsed = 00:03:56 . Memory (MB): peak = 1588.109 ; gain = 144.668
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1.62 secs 

report_utilization: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1588.109 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.19 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1588.109 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.109 ; gain = 0.000
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 10 day(s)
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1619.238 ; gain = 30.879
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 0

Time (s): cpu = 00:05:24 ; elapsed = 00:04:15 . Memory (MB): peak = 1888.141 ; gain = 299.781
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:05:26 ; elapsed = 00:04:17 . Memory (MB): peak = 1888.141 ; gain = 299.781

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 38b82976

Time (s): cpu = 00:05:27 ; elapsed = 00:04:17 . Memory (MB): peak = 1888.141 ; gain = 299.781
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 0.42 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 0.80 %

Phase 2.2 Restore Routing
INFO: [Route 35-249] Design has 33116 routable nets.
INFO: [Route 35-252] Restored 0 nets from the routeDb.
INFO: [Route 35-251] Found 0 nets with FIXED_ROUTE property.
Phase 2.2 Restore Routing | Checksum: 38b82976

Time (s): cpu = 00:05:27 ; elapsed = 00:04:18 . Memory (MB): peak = 1898.422 ; gain = 310.062

Phase 2.3 Special Net Routing
 Number of Wires with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 824111ec

Time (s): cpu = 00:05:33 ; elapsed = 00:04:24 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 1157f188

Time (s): cpu = 00:05:33 ; elapsed = 00:04:24 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 1157f188

Time (s): cpu = 00:06:07 ; elapsed = 00:04:38 . Memory (MB): peak = 1945.891 ; gain = 357.531
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 1157f188

Time (s): cpu = 00:06:07 ; elapsed = 00:04:38 . Memory (MB): peak = 1945.891 ; gain = 357.531
Phase 2.5 Update Timing | Checksum: 1157f188

Time (s): cpu = 00:06:07 ; elapsed = 00:04:38 . Memory (MB): peak = 1945.891 ; gain = 357.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.427  | TNS=0      | WHS=-0.404 | THS=-1.41e+03|


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 1157f188

Time (s): cpu = 00:06:38 ; elapsed = 00:04:59 . Memory (MB): peak = 1945.891 ; gain = 357.531
Phase 2 Router Initialization | Checksum: b4b62b35

Time (s): cpu = 00:06:38 ; elapsed = 00:04:59 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a73b04b7

Time (s): cpu = 00:06:55 ; elapsed = 00:05:08 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Wires with overlaps = 3813
 Number of Wires with overlaps = 321
 Number of Wires with overlaps = 27
 Number of Wires with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 4c1136a7

Time (s): cpu = 00:07:21 ; elapsed = 00:05:17 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 4c1136a7

Time (s): cpu = 00:07:29 ; elapsed = 00:05:20 . Memory (MB): peak = 1945.891 ; gain = 357.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.00836| TNS=-0.0251| WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 5d847012

Time (s): cpu = 00:07:30 ; elapsed = 00:05:20 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 5d847012

Time (s): cpu = 00:07:31 ; elapsed = 00:05:21 . Memory (MB): peak = 1945.891 ; gain = 357.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.00836| TNS=-0.0251| WHS=N/A    | THS=N/A    |


Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 5d847012

Time (s): cpu = 00:07:33 ; elapsed = 00:05:23 . Memory (MB): peak = 1945.891 ; gain = 357.531
Phase 4.1.4 GlobIterForTiming | Checksum: a667cc78

Time (s): cpu = 00:07:33 ; elapsed = 00:05:23 . Memory (MB): peak = 1945.891 ; gain = 357.531
Phase 4.1 Global Iteration 0 | Checksum: a667cc78

Time (s): cpu = 00:07:33 ; elapsed = 00:05:23 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Wires with overlaps = 9
 Number of Wires with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: dc65acb3

Time (s): cpu = 00:07:34 ; elapsed = 00:05:24 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: dc65acb3

Time (s): cpu = 00:07:40 ; elapsed = 00:05:26 . Memory (MB): peak = 1945.891 ; gain = 357.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.17   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: dc65acb3

Time (s): cpu = 00:07:40 ; elapsed = 00:05:27 . Memory (MB): peak = 1945.891 ; gain = 357.531
Phase 4.2 Global Iteration 1 | Checksum: dc65acb3

Time (s): cpu = 00:07:40 ; elapsed = 00:05:27 . Memory (MB): peak = 1945.891 ; gain = 357.531
Phase 4 Rip-up And Reroute | Checksum: dc65acb3

Time (s): cpu = 00:07:41 ; elapsed = 00:05:27 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: dc65acb3

Time (s): cpu = 00:07:49 ; elapsed = 00:05:30 . Memory (MB): peak = 1945.891 ; gain = 357.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.17   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: dc65acb3

Time (s): cpu = 00:07:49 ; elapsed = 00:05:30 . Memory (MB): peak = 1945.891 ; gain = 357.531

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dc65acb3

Time (s): cpu = 00:08:04 ; elapsed = 00:05:36 . Memory (MB): peak = 1945.891 ; gain = 357.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.17   | TNS=0      | WHS=-1.35  | THS=-34.2  |

Phase 6.1 Full Hold Analysis | Checksum: dc65acb3

Time (s): cpu = 00:08:04 ; elapsed = 00:05:37 . Memory (MB): peak = 1945.891 ; gain = 357.531
Phase 6 Post Hold Fix | Checksum: 4a9714e7

Time (s): cpu = 00:08:32 ; elapsed = 00:05:54 . Memory (MB): peak = 2007.016 ; gain = 418.656

Router Utilization Summary
  Global Vertical Wire Utilization    = 0.693916 %
  Global Horizontal Wire Utilization  = 0.960404 %
  Total Num Pips                      = 449084
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 4a9714e7

Time (s): cpu = 00:08:33 ; elapsed = 00:05:55 . Memory (MB): peak = 2007.016 ; gain = 418.656

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: d8149b61

Time (s): cpu = 00:08:40 ; elapsed = 00:06:01 . Memory (MB): peak = 2007.016 ; gain = 418.656

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 0

Time (s): cpu = 00:09:08 ; elapsed = 00:06:13 . Memory (MB): peak = 2007.016 ; gain = 418.656
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:09:09 ; elapsed = 00:06:13 . Memory (MB): peak = 2007.016 ; gain = 418.656

Routing Is Done.

Time (s): cpu = 00:09:09 ; elapsed = 00:06:13 . Memory (MB): peak = 2007.016 ; gain = 418.656
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:12 ; elapsed = 00:06:16 . Memory (MB): peak = 2007.016 ; gain = 418.906
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/vc709_10g_interface_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2007.016 ; gain = 0.000
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock clk_divide[1] . Please specify frequency of this clock for accurate power estimate.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:44 ; elapsed = 00:01:04 . Memory (MB): peak = 2007.016 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2007.016 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2007.016 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2007.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 12:15:11 2013...

*** Running vivado
    with args -log vc709_10g_interface.rdi -applog -m64 -messageDb vivado.pb -mode batch -source vc709_10g_interface.tcl -notrace


****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 10 day(s)
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-86] Your Synthesis license expires in 10 day(s)
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source vc709_10g_interface.tcl -notrace
Command: read_checkpoint vc709_10g_interface_routed.dcp
INFO: [Netlist 29-17] Analyzing 647 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/.Xil/Vivado-5833-nf-test104.cl.cam.ac.uk/dcp/vc709_10g_interface_early.xdc]
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/.Xil/Vivado-5833-nf-test104.cl.cam.ac.uk/dcp/vc709_10g_interface_early.xdc]
Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/.Xil/Vivado-5833-nf-test104.cl.cam.ac.uk/dcp/vc709_10g_interface.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:55]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_divide_reg[1]_i_1/O' matched to 'pin' objects. [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:22]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-2] Deriving generated clocks [/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc:225]
Finished Parsing XDC File [/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/.Xil/Vivado-5833-nf-test104.cl.cam.ac.uk/dcp/vc709_10g_interface.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1279.766 ; gain = 34.469
Restoring placement.
Restored 7108 out of 7108 XDEF sites from archive | CPU: 11.960000 secs | Memory: 67.320908 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 605 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 45 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Phase 0 | Netlist Checksum: c26db648
read_checkpoint: Time (s): cpu = 00:01:33 ; elapsed = 00:01:32 . Memory (MB): peak = 1306.555 ; gain = 1156.895
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 10 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vc709_10g_interface.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
write_bitstream: Time (s): cpu = 00:03:49 ; elapsed = 00:03:44 . Memory (MB): peak = 1775.691 ; gain = 469.137
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 12:55:22 2013...
