;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	CMP @-66, -0
	ADD #270, <1
	SUB 0, <0
	DJN <537, 102
	JMZ 103, @721
	JMP -7, @-22
	DJN -1, @-20
	SPL <-127, 100
	SPL <-127, 100
	JMZ -7, @-22
	SUB @-127, 100
	SUB @-127, 100
	MOV -7, <-22
	DJN 121, 610
	SPL -207, @-120
	JMP @72, #220
	JMP @72, #220
	SUB @127, 106
	SUB 20, 200
	SPL -207, @-120
	MOV -7, <-22
	CMP -207, <-120
	CMP @-66, -0
	MOV -107, <-23
	MOV -107, <-23
	JMZ -7, @-22
	SUB 210, 336
	ADD @127, 106
	ADD @127, 106
	SLT <-30, 9
	SPL 106, @721
	ADD @127, 106
	ADD <-30, 9
	DAT <601, #20
	JMZ -7, @-22
	ADD 810, 570
	ADD 810, 570
	JMZ -7, @-22
	ADD 810, 570
	SUB 270, 62
	SPL 0, <332
	CMP -207, <-120
	SUB <-60, @2
	CMP -207, <-120
	SUB #72, @200
	DJN -1, @-20
	SUB #72, @200
