library ieee;
use ieee.Std_Logic_1164.all;

entity SWtoBCD4 is
port(entrada: in std_logic_vector(3 downto 0);
     saida:   out std_logic_vector(3 downto 0));
end SWtoBCD4;

architecture circ of SWtoBCD4 is
begin

saida <= "1010" when entrada = "000" else
			"1011" when entrada = "001" else 
			"1100" when entrada = "010" else 
			"1101" when entrada = "011" else
			"1110" when entrada = "100" else
			"1111" when entrada = "111" else
			"0000";
end circ;