ISim log file
Running: C:\OUR_PROCESSOR\OUR_PROCESSOR\Top_module_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is user, on host USER-PC.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;d:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;d:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;d:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 11.  For instance Top_module/sm/, width 6 of formal port IR is not equal to width 7 of actual signal sm_in.
WARNING: File "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 23.  For instance Top_module/sm/, width 2 of formal port sel is not equal to width 1 of actual signal sel.
WARNING: File "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 23.  For instance Top_module/sm/, width 3 of formal port aluop is not equal to width 1 of actual signal alu_op.
WARNING: File "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 23.  For instance Top_module/Alu/, width 3 of formal port op is not equal to width 1 of actual signal alu_op.
WARNING: File "C:/OUR_PROCESSOR/OUR_PROCESSOR/Top_module.v" Line 23.  For instance Top_module/SEL/, width 2 of formal port sm_op is not equal to width 1 of actual signal sel.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Top_module.IRAM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
