`timescale 1ns / 1ps
//8位8选1

module MUX8T1_8(
    input [7:0] I0,
    input [7:0] I1,
    input [7:0] I2,
    input [7:0] I3,
    input [7:0] I4,
    input [7:0] I5,
    input [7:0] I6,
    input [7:0] I7,
    input [2:0] s,
    output reg[7:0] o
);

always @(*) begin
    case(s)
        3'b000: o=I0;
        3'b001: o=I1;
        3'b010: o=I2;
        3'b011: o=I3;
        3'b100: o=I4;
        3'b101: o=I5;
        3'b110: o=I6;
        3'b111: o=I7;

    endcase
end
endmodule