Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a8de33eebf8242278af4a06abdd363ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopLevel_behav xil_defaultlib.TopLevel -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ClockDivider [clockdivider_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.AnodeDecoder [anodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.BinaryToTime [binarytotime_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux [mux_default]
Compiling architecture truthtable of entity xil_defaultlib.SegmentDecoder [segmentdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevel
Built simulation snapshot TopLevel_behav
