// Seed: 2156587149
module module_0 (
    output tri0 id_0,
    input  tri0 id_1
);
  assign id_0 = id_1;
  assign id_0 = -1'h0;
endmodule
module module_1 (
    output tri id_0
    , id_16,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wor id_11,
    output wire id_12,
    output supply0 id_13,
    output uwire id_14
);
  logic [-1 'b0 : -1] id_17;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  assign modCall_1.id_1 = 0;
  assign id_7 = 1;
endmodule
