<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.7" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="../src/tsb01.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="11"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="1"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Device" xil_pn:value="xc3s1000" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan3" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Module|tsb01" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="../src/tsb01.v" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/tsb01" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Other XST Command Line Options" xil_pn:value="-loop_iteration_limit 256" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Package" xil_pn:value="fg320" xil_pn:valueState="default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog" xil_pn:valueState="default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store non-default values only" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Simulator" xil_pn:value="Questa" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-4" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Verilog Include Directories" xil_pn:value="../../../basil/firmware/modules|../../../basil/firmware/modules/utils" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Verilog Macros" xil_pn:value="SYNTHESIS" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_DesignName" xil_pn:value="xtb01" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="spartan3" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2013-09-05T10:17:42" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="584A5F6F411FDC3BB2D344A106BE0D89" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings/>

  <libraries/>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
    <file xil_pn:name="../src/clk_gen.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/bus_to_ip.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/sram_fifo/sram_fifo_core.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/sram_fifo/sram_fifo.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/rrp_arbiter/rrp_arbiter.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/cdc_syncfifo.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/generic_fifo.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/includes/log2func.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/cdc_pulse_sync.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/reset_gen.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/pulse_gen_rising.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/CG_MOD_pos.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/spi/spi_core.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/spi/spi.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/spi/blk_mem_gen_8_to_1_2k.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/gpio/gpio.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/gpac_adc_rx/gpac_adc_iobuf.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/gpac_adc_rx/gpac_adc_rx.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/gpac_adc_rx/gpac_adc_rx_core.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/cdc_reset_sync.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/fx2_to_bus.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/pulse_gen/pulse_gen.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/pulse_gen/pulse_gen_core.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/seq_gen/seq_gen.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/seq_gen/seq_gen_core.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/seq_gen/seq_gen_blk_mem_16x8196.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="../../../basil/firmware/modules/utils/ODDR_s3.v" xil_pn:type="FILE_VERILOG"/>
  </autoManagedFiles>

</project>
