@E: CD255 :"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd":246:47:246:47|No identifier "prev_statec" in scope
@E: CD632 :"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd":394:34:394:37|duplicate entity name ram_fsm
@E: CD632 :"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd":417:32:417:35|duplicate entity name pix_word_cache
@E|Parse errors encountered - exiting

