Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Aug 28 06:05:07 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_design_analysis -file ./report/RBM_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
-------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                       Path #1                                                                                      |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 12.500                                                                                                                                                                             |
| Path Delay                | 8.744                                                                                                                                                                              |
| Logic Delay               | 5.048(58%)                                                                                                                                                                         |
| Net Delay                 | 3.696(42%)                                                                                                                                                                         |
| Clock Skew                | -0.049                                                                                                                                                                             |
| Slack                     | 3.047                                                                                                                                                                              |
| Clock Uncertainty         | 0.035                                                                                                                                                                              |
| Clock Relationship        | Safely Timed                                                                                                                                                                       |
| Clock Delay Group         | Same Clock                                                                                                                                                                         |
| Logic Levels              | 20                                                                                                                                                                                 |
| Routes                    | NA                                                                                                                                                                                 |
| Logical Path              | FDRE/C-(174)-LUT5-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-CARRY4-(1)-CARRY4-DSP48E1/B[16] |
| Start Point Clock         | ap_clk                                                                                                                                                                             |
| End Point Clock           | ap_clk                                                                                                                                                                             |
| DSP Block                 | Seq                                                                                                                                                                                |
| RAM Registers             | None-None                                                                                                                                                                          |
| IO Crossings              | 0                                                                                                                                                                                  |
| Config Crossings          | 0                                                                                                                                                                                  |
| SLR Crossings             | 0                                                                                                                                                                                  |
| PBlocks                   | 0                                                                                                                                                                                  |
| High Fanout               | 174                                                                                                                                                                                |
| Dont Touch                | 0                                                                                                                                                                                  |
| Mark Debug                | 0                                                                                                                                                                                  |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                             |
| End Point Pin Primitive   | DSP48E1/B[16]                                                                                                                                                                      |
| Start Point Pin           | tmp_198_reg_423_reg[0]/C                                                                                                                                                           |
| End Point Pin             | tmp_product/B[16]                                                                                                                                                                  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0 | 2 |  3 |  4  |  5  |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |
+-----------------+-------------+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 12.500ns    | 48 | 2 | 52 | 432 | 216 | 10 | 21 | 35 | 16 | 36 | 32 | 36 | 12 | 16 | 12 | 10 |  4 |  4 |  1 |  4 |  1 |
+-----------------+-------------+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


