\hypertarget{group___n_v___peripheral}{}\section{N\+V}
\label{group___n_v___peripheral}\index{N\+V@{N\+V}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___n_v___register___accessor___macros}{N\+V -\/ Register accessor macros}
\item 
\hyperlink{group___n_v___register___masks}{N\+V Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_n_v___mem_map}{N\+V\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___n_v___peripheral_ga824c84d1d5dcc180128d85f4f676b4c5}{F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___n_v___peripheral_ga9aac431b01e6b976f2f4e32409ab725f}{N\+V\+\_\+\+Mem\+Map\+Ptr})0x400u)
\item 
\#define \hyperlink{group___n_v___peripheral_ga1e44e66a8945b675dcebb6fbd6bdc85b}{N\+V\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___n_v___peripheral_ga824c84d1d5dcc180128d85f4f676b4c5}{F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_n_v___mem_map}{N\+V\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___n_v___peripheral_ga9aac431b01e6b976f2f4e32409ab725f}{N\+V\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___n_v___peripheral_ga824c84d1d5dcc180128d85f4f676b4c5}{}\index{N\+V@{N\+V}!F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!N\+V@{N\+V}}
\subsubsection[{F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf N\+V\+\_\+\+Mem\+Map\+Ptr})0x400u)}\label{group___n_v___peripheral_ga824c84d1d5dcc180128d85f4f676b4c5}
Peripheral F\+T\+F\+E\+\_\+\+Flash\+Config base pointer \hypertarget{group___n_v___peripheral_ga1e44e66a8945b675dcebb6fbd6bdc85b}{}\index{N\+V@{N\+V}!N\+V\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{N\+V\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{N\+V\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{N\+V\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!N\+V@{N\+V}}
\subsubsection[{N\+V\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+V\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf F\+T\+F\+E\+\_\+\+Flash\+Config\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___n_v___peripheral_ga1e44e66a8945b675dcebb6fbd6bdc85b}
Array initializer of N\+V peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___n_v___peripheral_ga9aac431b01e6b976f2f4e32409ab725f}{}\index{N\+V@{N\+V}!N\+V\+\_\+\+Mem\+Map\+Ptr@{N\+V\+\_\+\+Mem\+Map\+Ptr}}
\index{N\+V\+\_\+\+Mem\+Map\+Ptr@{N\+V\+\_\+\+Mem\+Map\+Ptr}!N\+V@{N\+V}}
\subsubsection[{N\+V\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf N\+V\+\_\+\+Mem\+Map}$\ast$ {\bf N\+V\+\_\+\+Mem\+Map\+Ptr}}\label{group___n_v___peripheral_ga9aac431b01e6b976f2f4e32409ab725f}
N\+V -\/ Peripheral register structure 