Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 00:15:31 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_44/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 2625        0.003        0.000                      0                 2625        2.172        0.000                       0                  2626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.447}        4.895           204.290         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.067        0.000                      0                 2625        0.003        0.000                      0                 2625        2.172        0.000                       0                  2626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.447ns period=4.895ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.447ns period=4.895ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.895ns  (vclock rise@4.895ns - vclock rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.998ns (42.339%)  route 2.721ns (57.661%))
  Logic Levels:           17  (CARRY8=8 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 6.653 - 4.895 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.171ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2625, routed)        1.256     2.217    demux/CLK
    SLICE_X125Y483       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y483       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.295 r  demux/sel_reg[0]/Q
                         net (fo=114, routed)         0.263     2.558    demux/sel[0]
    SLICE_X124Y483       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.191     2.749 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=33, routed)          0.350     3.099    demux/sel_reg[0]_0[4]
    SLICE_X123Y477       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     3.236 r  demux/sel[8]_i_236/O
                         net (fo=2, routed)           0.149     3.385    demux/sel[8]_i_236_n_0
    SLICE_X123Y477       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     3.422 r  demux/sel[8]_i_243/O
                         net (fo=1, routed)           0.025     3.447    demux/sel[8]_i_243_n_0
    SLICE_X123Y477       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.610 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.636    demux/sel_reg[8]_i_200_n_0
    SLICE_X123Y478       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.713 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.247     3.960    demux_n_9
    SLICE_X122Y482       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     4.064 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.261     4.325    demux/sel[8]_i_64[1]
    SLICE_X122Y480       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     4.505 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.249     4.754    demux_n_86
    SLICE_X123Y481       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     4.893 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.240     5.133    sel[8]_i_36_n_0
    SLICE_X123Y481       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.185 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.016     5.201    demux/sel[8]_i_28_0[1]
    SLICE_X123Y481       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     5.438 r  demux/sel_reg[8]_i_20/O[5]
                         net (fo=5, routed)           0.256     5.694    demux_n_19
    SLICE_X123Y484       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.783 r  sel[8]_i_28/O
                         net (fo=1, routed)           0.016     5.799    demux/sel[8]_i_14_0[0]
    SLICE_X123Y484       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.003 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.244     6.247    demux_n_106
    SLICE_X122Y483       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.283 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.293    demux/sel_reg[6]_0[6]
    SLICE_X122Y483       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.408 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.434    demux/sel_reg[8]_i_4_n_0
    SLICE_X122Y484       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.490 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.187     6.677    demux/sel_reg[8]_i_3_n_15
    SLICE_X124Y483       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     6.743 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.097     6.840    demux/sel[4]_i_2_n_0
    SLICE_X123Y483       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     6.877 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.059     6.936    demux/sel20_in[1]
    SLICE_X123Y483       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.895     4.895 r  
    AR14                                              0.000     4.895 r  clk (IN)
                         net (fo=0)                   0.000     4.895    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.254    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.254 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.541    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.565 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2625, routed)        1.088     6.653    demux/CLK
    SLICE_X123Y483       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.360     7.014    
                         clock uncertainty           -0.035     6.978    
    SLICE_X123Y483       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.003    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 demux/genblk1[191].z_reg[191][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.447ns period=4.895ns})
  Destination:            genblk1[191].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.447ns period=4.895ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.082ns (routing 0.155ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.171ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2625, routed)        1.082     1.752    demux/CLK
    SLICE_X129Y511       FDRE                                         r  demux/genblk1[191].z_reg[191][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y511       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.810 r  demux/genblk1[191].z_reg[191][0]/Q
                         net (fo=1, routed)           0.105     1.915    genblk1[191].reg_in/D[0]
    SLICE_X127Y512       FDRE                                         r  genblk1[191].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2625, routed)        1.252     2.213    genblk1[191].reg_in/CLK
    SLICE_X127Y512       FDRE                                         r  genblk1[191].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.360     1.853    
    SLICE_X127Y512       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.913    genblk1[191].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.447 }
Period(ns):         4.895
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.895       3.605      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.447       2.172      SLICE_X129Y483  demux/genblk1[335].z_reg[335][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.447       2.172      SLICE_X127Y481  demux/genblk1[334].z_reg[334][1]/C



