$date
	Tue Dec 14 09:26:03 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 5 ! count [4:0] $end
$var reg 1 " clk $end
$var reg 1 # preset $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 # preset $end
$var reg 5 $ count [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#1
b11111 !
b11111 $
1"
#2
0"
#3
1"
#4
0"
0#
#5
b11110 !
b11110 $
1"
#6
0"
#7
b11101 !
b11101 $
1"
#8
0"
#9
b11100 !
b11100 $
1"
#10
0"
#11
b11011 !
b11011 $
1"
#12
0"
#13
b11010 !
b11010 $
1"
#14
0"
#15
b11001 !
b11001 $
1"
#16
0"
#17
b11000 !
b11000 $
1"
#18
0"
#19
b10111 !
b10111 $
1"
#20
0"
#21
b10110 !
b10110 $
1"
#22
0"
#23
b10101 !
b10101 $
1"
#24
0"
#25
b10100 !
b10100 $
1"
#26
0"
#27
b10011 !
b10011 $
1"
#28
0"
#29
b10010 !
b10010 $
1"
#30
0"
#31
b10001 !
b10001 $
1"
#32
0"
#33
b10000 !
b10000 $
1"
#34
0"
#35
b1111 !
b1111 $
1"
#36
0"
#37
b1110 !
b1110 $
1"
#38
0"
#39
b1101 !
b1101 $
1"
#40
0"
#41
b1100 !
b1100 $
1"
#42
0"
#43
b1011 !
b1011 $
1"
#44
0"
#45
b1010 !
b1010 $
1"
#46
0"
#47
b1001 !
b1001 $
1"
#48
0"
#49
b1000 !
b1000 $
1"
#50
0"
#51
b111 !
b111 $
1"
#52
0"
#53
b110 !
b110 $
1"
#54
0"
