Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec  6 15:57:16 2024
| Host         : P1-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (13)
6. checking no_output_delay (14)
7. checking multiple_clock (3890)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[7]_rep__2/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/hPos_reg[9]_rep__2/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGAControllerInstance/Display/vPos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3890)
---------------------------------
 There are 3890 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.094        0.000                      0                 9155        0.011        0.000                      0                 9155        3.000        0.000                       0                  3896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.094        0.000                      0                 8950        0.191        0.000                      0                 8950       19.500        0.000                       0                  3892  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.113        0.000                      0                 8950        0.191        0.000                      0                 8950       19.500        0.000                       0                  3892  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.094        0.000                      0                 8950        0.011        0.000                      0                 8950  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.094        0.000                      0                 8950        0.011        0.000                      0                 8950  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         11.299        0.000                      0                  205        0.614        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.299        0.000                      0                  205        0.435        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.299        0.000                      0                  205        0.435        0.000                      0                  205  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       11.318        0.000                      0                  205        0.614        0.000                      0                  205  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.410ns  (logic 2.910ns (17.733%)  route 13.500ns (82.267%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.979    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.979    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[31].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.410ns  (logic 2.910ns (17.733%)  route 13.500ns (82.267%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.979    CPU/PC_reg/reg_loop[31].dff/in_enable0
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[31].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.979    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[20].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.375ns  (logic 2.910ns (17.771%)  route 13.465ns (82.229%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.023    33.944    CPU/PC_reg/reg_loop[20].dff/in_enable0
    SLICE_X56Y98         FDCE                                         r  CPU/PC_reg/reg_loop[20].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/PC_reg/reg_loop[20].dff/clk_out1
    SLICE_X56Y98         FDCE                                         r  CPU/PC_reg/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X56Y98         FDCE (Setup_fdce_C_CE)      -0.169    37.111    CPU/PC_reg/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                         -33.944    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[22].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.382ns  (logic 2.910ns (17.763%)  route 13.472ns (82.237%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 37.951 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.031    33.951    CPU/PC_reg/reg_loop[22].dff/in_enable0
    SLICE_X57Y100        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.490    37.951    CPU/PC_reg/reg_loop[22].dff/clk_out1
    SLICE_X57Y100        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.429    37.522    
                         clock uncertainty           -0.180    37.342    
    SLICE_X57Y100        FDCE (Setup_fdce_C_CE)      -0.205    37.137    CPU/PC_reg/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[21].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.388ns  (logic 2.910ns (17.757%)  route 13.478ns (82.243%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.037    33.957    CPU/PC_reg/reg_loop[21].dff/in_enable0
    SLICE_X54Y100        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[21].dff/clk_out1
    SLICE_X54Y100        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X54Y100        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.957    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[23].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.386ns  (logic 2.910ns (17.759%)  route 13.476ns (82.241%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 37.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.034    33.955    CPU/PC_reg/reg_loop[23].dff/in_enable0
    SLICE_X58Y103        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.493    37.954    CPU/PC_reg/reg_loop[23].dff/clk_out1
    SLICE_X58Y103        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.429    37.525    
                         clock uncertainty           -0.180    37.345    
    SLICE_X58Y103        FDCE (Setup_fdce_C_CE)      -0.169    37.176    CPU/PC_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                         -33.955    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.382ns  (logic 2.910ns (17.763%)  route 13.472ns (82.237%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 37.951 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.031    33.951    CPU/PC_reg/reg_loop[17].dff/in_enable0
    SLICE_X56Y100        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.490    37.951    CPU/PC_reg/reg_loop[17].dff/clk_out1
    SLICE_X56Y100        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.429    37.522    
                         clock uncertainty           -0.180    37.342    
    SLICE_X56Y100        FDCE (Setup_fdce_C_CE)      -0.169    37.173    CPU/PC_reg/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.173    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                  3.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[10].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[10].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.036%)  route 0.138ns (41.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    19.457    CPU/F_D_reg/reg_loop[10].dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[10].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.146    19.603 r  CPU/F_D_reg/reg_loop[10].dff/q_reg/Q
                         net (fo=1, routed)           0.138    19.741    CPU/F_D_reg/reg_loop[29].dff/q_reg_48
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.045    19.786 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__213/O
                         net (fo=1, routed)           0.000    19.786    CPU/D_X_reg/reg_loop[10].dff/q_reg_2[0]
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[10].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[10].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.470    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.125    19.595    CPU/D_X_reg/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.595    
                         arrival time                          19.786    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[6].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.036%)  route 0.138ns (41.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 19.449 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.561    19.449    CPU/F_D_reg/reg_loop[6].dff/clk_out1
    SLICE_X61Y100        FDCE                                         r  CPU/F_D_reg/reg_loop[6].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.146    19.595 r  CPU/F_D_reg/reg_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.138    19.733    CPU/F_D_reg/reg_loop[29].dff/q_reg_44
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.045    19.778 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__209/O
                         net (fo=1, routed)           0.000    19.778    CPU/D_X_reg/reg_loop[6].dff/q_reg_2[0]
    SLICE_X60Y100        FDCE                                         r  CPU/D_X_reg/reg_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.832    19.680    CPU/D_X_reg/reg_loop[6].dff/clk_out1
    SLICE_X60Y100        FDCE                                         r  CPU/D_X_reg/reg_loop[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.462    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.125    19.587    CPU/D_X_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.587    
                         arrival time                          19.778    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[55].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[119].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 19.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.560    19.448    CPU/F_D_reg/reg_loop[55].dff/clk_out1
    SLICE_X56Y101        FDCE                                         r  CPU/F_D_reg/reg_loop[55].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.167    19.615 r  CPU/F_D_reg/reg_loop[55].dff/q_reg/Q
                         net (fo=1, routed)           0.116    19.731    CPU/D_X_reg/reg_loop[119].dff/q_reg_1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[119].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.830    19.678    CPU/D_X_reg/reg_loop[119].dff/clk_out1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[119].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    19.461    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.077    19.538    CPU/D_X_reg/reg_loop[119].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.538    
                         arrival time                          19.731    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    19.457    CPU/F_D_reg/reg_loop[8].dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.146    19.603 r  CPU/F_D_reg/reg_loop[8].dff/q_reg/Q
                         net (fo=1, routed)           0.140    19.743    CPU/F_D_reg/reg_loop[29].dff/q_reg_46
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.045    19.788 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__211/O
                         net (fo=1, routed)           0.000    19.788    CPU/D_X_reg/reg_loop[8].dff/q_reg_2[0]
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[8].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.470    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.124    19.594    CPU/D_X_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.594    
                         arrival time                          19.788    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[54].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[118].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 19.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.560    19.448    CPU/F_D_reg/reg_loop[54].dff/clk_out1
    SLICE_X56Y101        FDCE                                         r  CPU/F_D_reg/reg_loop[54].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.167    19.615 r  CPU/F_D_reg/reg_loop[54].dff/q_reg/Q
                         net (fo=1, routed)           0.116    19.731    CPU/D_X_reg/reg_loop[118].dff/q_reg_1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[118].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.830    19.678    CPU/D_X_reg/reg_loop[118].dff/clk_out1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[118].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    19.461    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.073    19.534    CPU/D_X_reg/reg_loop[118].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.534    
                         arrival time                          19.731    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[35].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[99].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.894%)  route 0.172ns (54.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[35].dff/clk_out1
    SLICE_X67Y104        FDCE                                         r  CPU/F_D_reg/reg_loop[35].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[35].dff/q_reg/Q
                         net (fo=1, routed)           0.172    19.768    CPU/D_X_reg/reg_loop[99].dff/q_reg_1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[99].dff/clk_out1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.079    19.567    CPU/D_X_reg/reg_loop[99].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.567    
                         arrival time                          19.768    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[33].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[97].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.470%)  route 0.168ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[33].dff/clk_out1
    SLICE_X67Y104        FDCE                                         r  CPU/F_D_reg/reg_loop[33].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[33].dff/q_reg/Q
                         net (fo=1, routed)           0.168    19.764    CPU/D_X_reg/reg_loop[97].dff/q_reg_3
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[97].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[97].dff/clk_out1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[97].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.073    19.561    CPU/D_X_reg/reg_loop[97].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.561    
                         arrival time                          19.764    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[39].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[103].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.743%)  route 0.173ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[39].dff/clk_out1
    SLICE_X67Y103        FDCE                                         r  CPU/F_D_reg/reg_loop[39].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[39].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.769    CPU/D_X_reg/reg_loop[103].dff/q_reg_3
    SLICE_X68Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[103].dff/clk_out1
    SLICE_X68Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
    SLICE_X68Y103        FDCE (Hold_fdce_C_D)         0.073    19.561    CPU/D_X_reg/reg_loop[103].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.561    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.772%)  route 0.195ns (51.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    -0.548    CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/clk_out1
    SLICE_X68Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/Q
                         net (fo=6, routed)           0.195    -0.212    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[30]
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__123/O
                         net (fo=1, routed)           0.000    -0.167    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg_2[0]
    SLICE_X66Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    -0.317    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/clk_out1
    SLICE_X66Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.120    -0.391    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[59].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[123].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.309ns  (logic 0.167ns (53.981%)  route 0.142ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 19.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.565    19.453    CPU/F_D_reg/reg_loop[59].dff/clk_out1
    SLICE_X56Y96         FDCE                                         r  CPU/F_D_reg/reg_loop[59].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.167    19.620 r  CPU/F_D_reg/reg_loop[59].dff/q_reg/Q
                         net (fo=1, routed)           0.142    19.762    CPU/D_X_reg/reg_loop[123].dff/q_reg_2
    SLICE_X56Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[123].dff/clk_out1
    SLICE_X56Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.063    19.532    CPU/D_X_reg/reg_loop[123].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.762    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12    VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12    VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6     VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10    VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14    VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y13    VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y80    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y80    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y39    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y39    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82    BulletRAMInstance/MemoryArray_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y80    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y80    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y39    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y39    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82    BulletRAMInstance/MemoryArray_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.410ns  (logic 2.910ns (17.733%)  route 13.500ns (82.267%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.979    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.161    37.296    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.205    37.091    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -33.979    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[31].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.410ns  (logic 2.910ns (17.733%)  route 13.500ns (82.267%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.979    CPU/PC_reg/reg_loop[31].dff/in_enable0
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[31].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.161    37.296    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.205    37.091    CPU/PC_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -33.979    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.161    37.296    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.091    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.161    37.296    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.091    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.161    37.296    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.091    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[20].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.375ns  (logic 2.910ns (17.771%)  route 13.465ns (82.229%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.023    33.944    CPU/PC_reg/reg_loop[20].dff/in_enable0
    SLICE_X56Y98         FDCE                                         r  CPU/PC_reg/reg_loop[20].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/PC_reg/reg_loop[20].dff/clk_out1
    SLICE_X56Y98         FDCE                                         r  CPU/PC_reg/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.161    37.298    
    SLICE_X56Y98         FDCE (Setup_fdce_C_CE)      -0.169    37.129    CPU/PC_reg/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.129    
                         arrival time                         -33.944    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[22].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.382ns  (logic 2.910ns (17.763%)  route 13.472ns (82.237%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 37.951 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.031    33.951    CPU/PC_reg/reg_loop[22].dff/in_enable0
    SLICE_X57Y100        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.490    37.951    CPU/PC_reg/reg_loop[22].dff/clk_out1
    SLICE_X57Y100        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.429    37.522    
                         clock uncertainty           -0.161    37.361    
    SLICE_X57Y100        FDCE (Setup_fdce_C_CE)      -0.205    37.156    CPU/PC_reg/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.156    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[21].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.388ns  (logic 2.910ns (17.757%)  route 13.478ns (82.243%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.037    33.957    CPU/PC_reg/reg_loop[21].dff/in_enable0
    SLICE_X54Y100        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[21].dff/clk_out1
    SLICE_X54Y100        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.161    37.360    
    SLICE_X54Y100        FDCE (Setup_fdce_C_CE)      -0.169    37.191    CPU/PC_reg/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                         -33.957    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[23].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.386ns  (logic 2.910ns (17.759%)  route 13.476ns (82.241%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 37.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.034    33.955    CPU/PC_reg/reg_loop[23].dff/in_enable0
    SLICE_X58Y103        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.493    37.954    CPU/PC_reg/reg_loop[23].dff/clk_out1
    SLICE_X58Y103        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.429    37.525    
                         clock uncertainty           -0.161    37.364    
    SLICE_X58Y103        FDCE (Setup_fdce_C_CE)      -0.169    37.195    CPU/PC_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                         -33.955    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.382ns  (logic 2.910ns (17.763%)  route 13.472ns (82.237%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 37.951 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.031    33.951    CPU/PC_reg/reg_loop[17].dff/in_enable0
    SLICE_X56Y100        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.490    37.951    CPU/PC_reg/reg_loop[17].dff/clk_out1
    SLICE_X56Y100        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.429    37.522    
                         clock uncertainty           -0.161    37.361    
    SLICE_X56Y100        FDCE (Setup_fdce_C_CE)      -0.169    37.192    CPU/PC_reg/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.192    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                  3.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[10].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[10].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.036%)  route 0.138ns (41.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    19.457    CPU/F_D_reg/reg_loop[10].dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[10].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.146    19.603 r  CPU/F_D_reg/reg_loop[10].dff/q_reg/Q
                         net (fo=1, routed)           0.138    19.741    CPU/F_D_reg/reg_loop[29].dff/q_reg_48
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.045    19.786 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__213/O
                         net (fo=1, routed)           0.000    19.786    CPU/D_X_reg/reg_loop[10].dff/q_reg_2[0]
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[10].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[10].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.470    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.125    19.595    CPU/D_X_reg/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.595    
                         arrival time                          19.786    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[6].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.036%)  route 0.138ns (41.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 19.449 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.561    19.449    CPU/F_D_reg/reg_loop[6].dff/clk_out1
    SLICE_X61Y100        FDCE                                         r  CPU/F_D_reg/reg_loop[6].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.146    19.595 r  CPU/F_D_reg/reg_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.138    19.733    CPU/F_D_reg/reg_loop[29].dff/q_reg_44
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.045    19.778 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__209/O
                         net (fo=1, routed)           0.000    19.778    CPU/D_X_reg/reg_loop[6].dff/q_reg_2[0]
    SLICE_X60Y100        FDCE                                         r  CPU/D_X_reg/reg_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.832    19.680    CPU/D_X_reg/reg_loop[6].dff/clk_out1
    SLICE_X60Y100        FDCE                                         r  CPU/D_X_reg/reg_loop[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.462    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.125    19.587    CPU/D_X_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.587    
                         arrival time                          19.778    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[55].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[119].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 19.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.560    19.448    CPU/F_D_reg/reg_loop[55].dff/clk_out1
    SLICE_X56Y101        FDCE                                         r  CPU/F_D_reg/reg_loop[55].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.167    19.615 r  CPU/F_D_reg/reg_loop[55].dff/q_reg/Q
                         net (fo=1, routed)           0.116    19.731    CPU/D_X_reg/reg_loop[119].dff/q_reg_1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[119].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.830    19.678    CPU/D_X_reg/reg_loop[119].dff/clk_out1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[119].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    19.461    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.077    19.538    CPU/D_X_reg/reg_loop[119].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.538    
                         arrival time                          19.731    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    19.457    CPU/F_D_reg/reg_loop[8].dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.146    19.603 r  CPU/F_D_reg/reg_loop[8].dff/q_reg/Q
                         net (fo=1, routed)           0.140    19.743    CPU/F_D_reg/reg_loop[29].dff/q_reg_46
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.045    19.788 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__211/O
                         net (fo=1, routed)           0.000    19.788    CPU/D_X_reg/reg_loop[8].dff/q_reg_2[0]
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[8].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.470    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.124    19.594    CPU/D_X_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.594    
                         arrival time                          19.788    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[54].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[118].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 19.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.560    19.448    CPU/F_D_reg/reg_loop[54].dff/clk_out1
    SLICE_X56Y101        FDCE                                         r  CPU/F_D_reg/reg_loop[54].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.167    19.615 r  CPU/F_D_reg/reg_loop[54].dff/q_reg/Q
                         net (fo=1, routed)           0.116    19.731    CPU/D_X_reg/reg_loop[118].dff/q_reg_1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[118].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.830    19.678    CPU/D_X_reg/reg_loop[118].dff/clk_out1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[118].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    19.461    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.073    19.534    CPU/D_X_reg/reg_loop[118].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.534    
                         arrival time                          19.731    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[35].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[99].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.894%)  route 0.172ns (54.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[35].dff/clk_out1
    SLICE_X67Y104        FDCE                                         r  CPU/F_D_reg/reg_loop[35].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[35].dff/q_reg/Q
                         net (fo=1, routed)           0.172    19.768    CPU/D_X_reg/reg_loop[99].dff/q_reg_1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[99].dff/clk_out1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.079    19.567    CPU/D_X_reg/reg_loop[99].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.567    
                         arrival time                          19.768    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[33].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[97].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.470%)  route 0.168ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[33].dff/clk_out1
    SLICE_X67Y104        FDCE                                         r  CPU/F_D_reg/reg_loop[33].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[33].dff/q_reg/Q
                         net (fo=1, routed)           0.168    19.764    CPU/D_X_reg/reg_loop[97].dff/q_reg_3
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[97].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[97].dff/clk_out1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[97].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.073    19.561    CPU/D_X_reg/reg_loop[97].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.561    
                         arrival time                          19.764    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[39].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[103].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.743%)  route 0.173ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[39].dff/clk_out1
    SLICE_X67Y103        FDCE                                         r  CPU/F_D_reg/reg_loop[39].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[39].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.769    CPU/D_X_reg/reg_loop[103].dff/q_reg_3
    SLICE_X68Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[103].dff/clk_out1
    SLICE_X68Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
    SLICE_X68Y103        FDCE (Hold_fdce_C_D)         0.073    19.561    CPU/D_X_reg/reg_loop[103].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.561    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.772%)  route 0.195ns (51.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    -0.548    CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/clk_out1
    SLICE_X68Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/Q
                         net (fo=6, routed)           0.195    -0.212    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[30]
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__123/O
                         net (fo=1, routed)           0.000    -0.167    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg_2[0]
    SLICE_X66Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    -0.317    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/clk_out1
    SLICE_X66Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.120    -0.391    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[59].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[123].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.309ns  (logic 0.167ns (53.981%)  route 0.142ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 19.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.565    19.453    CPU/F_D_reg/reg_loop[59].dff/clk_out1
    SLICE_X56Y96         FDCE                                         r  CPU/F_D_reg/reg_loop[59].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.167    19.620 r  CPU/F_D_reg/reg_loop[59].dff/q_reg/Q
                         net (fo=1, routed)           0.142    19.762    CPU/D_X_reg/reg_loop[123].dff/q_reg_2
    SLICE_X56Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[123].dff/clk_out1
    SLICE_X56Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.063    19.532    CPU/D_X_reg/reg_loop[123].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.532    
                         arrival time                          19.762    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12    VGAControllerInstance/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     VGAControllerInstance/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    VGAControllerInstance/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y12    VGAControllerInstance/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6     VGAControllerInstance/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10    VGAControllerInstance/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    VGAControllerInstance/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14    VGAControllerInstance/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y13    VGAControllerInstance/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     VGAControllerInstance/ImageData/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y80    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y80    BulletRAMInstance/MemoryArray_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y39    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y39    BulletRAMInstance/MemoryArray_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82    BulletRAMInstance/MemoryArray_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y80    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y80    BulletRAMInstance/MemoryArray_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y79    BulletRAMInstance/MemoryArray_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y39    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y39    BulletRAMInstance/MemoryArray_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82    BulletRAMInstance/MemoryArray_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82    BulletRAMInstance/MemoryArray_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.410ns  (logic 2.910ns (17.733%)  route 13.500ns (82.267%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.979    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.979    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[31].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.410ns  (logic 2.910ns (17.733%)  route 13.500ns (82.267%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.979    CPU/PC_reg/reg_loop[31].dff/in_enable0
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[31].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.979    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[20].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.375ns  (logic 2.910ns (17.771%)  route 13.465ns (82.229%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.023    33.944    CPU/PC_reg/reg_loop[20].dff/in_enable0
    SLICE_X56Y98         FDCE                                         r  CPU/PC_reg/reg_loop[20].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/PC_reg/reg_loop[20].dff/clk_out1
    SLICE_X56Y98         FDCE                                         r  CPU/PC_reg/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X56Y98         FDCE (Setup_fdce_C_CE)      -0.169    37.111    CPU/PC_reg/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                         -33.944    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[22].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.382ns  (logic 2.910ns (17.763%)  route 13.472ns (82.237%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 37.951 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.031    33.951    CPU/PC_reg/reg_loop[22].dff/in_enable0
    SLICE_X57Y100        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.490    37.951    CPU/PC_reg/reg_loop[22].dff/clk_out1
    SLICE_X57Y100        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.429    37.522    
                         clock uncertainty           -0.180    37.342    
    SLICE_X57Y100        FDCE (Setup_fdce_C_CE)      -0.205    37.137    CPU/PC_reg/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[21].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.388ns  (logic 2.910ns (17.757%)  route 13.478ns (82.243%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.037    33.957    CPU/PC_reg/reg_loop[21].dff/in_enable0
    SLICE_X54Y100        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[21].dff/clk_out1
    SLICE_X54Y100        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X54Y100        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.957    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[23].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.386ns  (logic 2.910ns (17.759%)  route 13.476ns (82.241%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 37.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.034    33.955    CPU/PC_reg/reg_loop[23].dff/in_enable0
    SLICE_X58Y103        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.493    37.954    CPU/PC_reg/reg_loop[23].dff/clk_out1
    SLICE_X58Y103        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.429    37.525    
                         clock uncertainty           -0.180    37.345    
    SLICE_X58Y103        FDCE (Setup_fdce_C_CE)      -0.169    37.176    CPU/PC_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                         -33.955    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        16.382ns  (logic 2.910ns (17.763%)  route 13.472ns (82.237%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 37.951 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.031    33.951    CPU/PC_reg/reg_loop[17].dff/in_enable0
    SLICE_X56Y100        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.490    37.951    CPU/PC_reg/reg_loop[17].dff/clk_out1
    SLICE_X56Y100        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.429    37.522    
                         clock uncertainty           -0.180    37.342    
    SLICE_X56Y100        FDCE (Setup_fdce_C_CE)      -0.169    37.173    CPU/PC_reg/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.173    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                  3.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[10].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[10].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.036%)  route 0.138ns (41.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    19.457    CPU/F_D_reg/reg_loop[10].dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[10].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.146    19.603 r  CPU/F_D_reg/reg_loop[10].dff/q_reg/Q
                         net (fo=1, routed)           0.138    19.741    CPU/F_D_reg/reg_loop[29].dff/q_reg_48
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.045    19.786 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__213/O
                         net (fo=1, routed)           0.000    19.786    CPU/D_X_reg/reg_loop[10].dff/q_reg_2[0]
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[10].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[10].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.470    
                         clock uncertainty            0.180    19.649    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.125    19.774    CPU/D_X_reg/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.774    
                         arrival time                          19.786    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[6].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.036%)  route 0.138ns (41.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 19.449 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.561    19.449    CPU/F_D_reg/reg_loop[6].dff/clk_out1
    SLICE_X61Y100        FDCE                                         r  CPU/F_D_reg/reg_loop[6].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.146    19.595 r  CPU/F_D_reg/reg_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.138    19.733    CPU/F_D_reg/reg_loop[29].dff/q_reg_44
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.045    19.778 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__209/O
                         net (fo=1, routed)           0.000    19.778    CPU/D_X_reg/reg_loop[6].dff/q_reg_2[0]
    SLICE_X60Y100        FDCE                                         r  CPU/D_X_reg/reg_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.832    19.680    CPU/D_X_reg/reg_loop[6].dff/clk_out1
    SLICE_X60Y100        FDCE                                         r  CPU/D_X_reg/reg_loop[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.462    
                         clock uncertainty            0.180    19.642    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.125    19.767    CPU/D_X_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.767    
                         arrival time                          19.778    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[55].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[119].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 19.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.560    19.448    CPU/F_D_reg/reg_loop[55].dff/clk_out1
    SLICE_X56Y101        FDCE                                         r  CPU/F_D_reg/reg_loop[55].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.167    19.615 r  CPU/F_D_reg/reg_loop[55].dff/q_reg/Q
                         net (fo=1, routed)           0.116    19.731    CPU/D_X_reg/reg_loop[119].dff/q_reg_1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[119].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.830    19.678    CPU/D_X_reg/reg_loop[119].dff/clk_out1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[119].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    19.461    
                         clock uncertainty            0.180    19.641    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.077    19.718    CPU/D_X_reg/reg_loop[119].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.718    
                         arrival time                          19.731    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    19.457    CPU/F_D_reg/reg_loop[8].dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.146    19.603 r  CPU/F_D_reg/reg_loop[8].dff/q_reg/Q
                         net (fo=1, routed)           0.140    19.743    CPU/F_D_reg/reg_loop[29].dff/q_reg_46
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.045    19.788 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__211/O
                         net (fo=1, routed)           0.000    19.788    CPU/D_X_reg/reg_loop[8].dff/q_reg_2[0]
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[8].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.470    
                         clock uncertainty            0.180    19.649    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.124    19.773    CPU/D_X_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.773    
                         arrival time                          19.788    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[54].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[118].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 19.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.560    19.448    CPU/F_D_reg/reg_loop[54].dff/clk_out1
    SLICE_X56Y101        FDCE                                         r  CPU/F_D_reg/reg_loop[54].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.167    19.615 r  CPU/F_D_reg/reg_loop[54].dff/q_reg/Q
                         net (fo=1, routed)           0.116    19.731    CPU/D_X_reg/reg_loop[118].dff/q_reg_1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[118].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.830    19.678    CPU/D_X_reg/reg_loop[118].dff/clk_out1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[118].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    19.461    
                         clock uncertainty            0.180    19.641    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.073    19.714    CPU/D_X_reg/reg_loop[118].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.714    
                         arrival time                          19.731    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[35].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[99].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.894%)  route 0.172ns (54.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[35].dff/clk_out1
    SLICE_X67Y104        FDCE                                         r  CPU/F_D_reg/reg_loop[35].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[35].dff/q_reg/Q
                         net (fo=1, routed)           0.172    19.768    CPU/D_X_reg/reg_loop[99].dff/q_reg_1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[99].dff/clk_out1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
                         clock uncertainty            0.180    19.668    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.079    19.747    CPU/D_X_reg/reg_loop[99].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.747    
                         arrival time                          19.768    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[33].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[97].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.470%)  route 0.168ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[33].dff/clk_out1
    SLICE_X67Y104        FDCE                                         r  CPU/F_D_reg/reg_loop[33].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[33].dff/q_reg/Q
                         net (fo=1, routed)           0.168    19.764    CPU/D_X_reg/reg_loop[97].dff/q_reg_3
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[97].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[97].dff/clk_out1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[97].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
                         clock uncertainty            0.180    19.668    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.073    19.741    CPU/D_X_reg/reg_loop[97].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.741    
                         arrival time                          19.764    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[39].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[103].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.743%)  route 0.173ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[39].dff/clk_out1
    SLICE_X67Y103        FDCE                                         r  CPU/F_D_reg/reg_loop[39].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[39].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.769    CPU/D_X_reg/reg_loop[103].dff/q_reg_3
    SLICE_X68Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[103].dff/clk_out1
    SLICE_X68Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
                         clock uncertainty            0.180    19.668    
    SLICE_X68Y103        FDCE (Hold_fdce_C_D)         0.073    19.741    CPU/D_X_reg/reg_loop[103].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.741    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.772%)  route 0.195ns (51.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    -0.548    CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/clk_out1
    SLICE_X68Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/Q
                         net (fo=6, routed)           0.195    -0.212    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[30]
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__123/O
                         net (fo=1, routed)           0.000    -0.167    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg_2[0]
    SLICE_X66Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    -0.317    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/clk_out1
    SLICE_X66Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.180    -0.332    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.120    -0.212    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[59].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[123].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.309ns  (logic 0.167ns (53.981%)  route 0.142ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 19.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.565    19.453    CPU/F_D_reg/reg_loop[59].dff/clk_out1
    SLICE_X56Y96         FDCE                                         r  CPU/F_D_reg/reg_loop[59].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.167    19.620 r  CPU/F_D_reg/reg_loop[59].dff/q_reg/Q
                         net (fo=1, routed)           0.142    19.762    CPU/D_X_reg/reg_loop[123].dff/q_reg_2
    SLICE_X56Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[123].dff/clk_out1
    SLICE_X56Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
                         clock uncertainty            0.180    19.648    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.063    19.711    CPU/D_X_reg/reg_loop[123].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.711    
                         arrival time                          19.762    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[29].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.410ns  (logic 2.910ns (17.733%)  route 13.500ns (82.267%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.979    CPU/PC_reg/reg_loop[29].dff/in_enable0
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[29].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.979    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[31].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.410ns  (logic 2.910ns (17.733%)  route 13.500ns (82.267%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.058    33.979    CPU/PC_reg/reg_loop[31].dff/in_enable0
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[31].dff/clk_out1
    SLICE_X55Y95         FDCE                                         r  CPU/PC_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y95         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.979    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[27].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[27].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[27].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[27].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[28].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[28].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[28].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[30].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.344ns  (logic 2.910ns (17.805%)  route 13.434ns (82.195%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          0.992    33.913    CPU/PC_reg/reg_loop[30].dff/in_enable0
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.504    37.966    CPU/PC_reg/reg_loop[30].dff/clk_out1
    SLICE_X55Y96         FDCE                                         r  CPU/PC_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.509    37.457    
                         clock uncertainty           -0.180    37.278    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.073    CPU/PC_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.073    
                         arrival time                         -33.913    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[20].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.375ns  (logic 2.910ns (17.771%)  route 13.465ns (82.229%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.023    33.944    CPU/PC_reg/reg_loop[20].dff/in_enable0
    SLICE_X56Y98         FDCE                                         r  CPU/PC_reg/reg_loop[20].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/PC_reg/reg_loop[20].dff/clk_out1
    SLICE_X56Y98         FDCE                                         r  CPU/PC_reg/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X56Y98         FDCE (Setup_fdce_C_CE)      -0.169    37.111    CPU/PC_reg/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                         -33.944    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[22].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.382ns  (logic 2.910ns (17.763%)  route 13.472ns (82.237%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 37.951 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.031    33.951    CPU/PC_reg/reg_loop[22].dff/in_enable0
    SLICE_X57Y100        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.490    37.951    CPU/PC_reg/reg_loop[22].dff/clk_out1
    SLICE_X57Y100        FDCE                                         r  CPU/PC_reg/reg_loop[22].dff/q_reg/C
                         clock pessimism             -0.429    37.522    
                         clock uncertainty           -0.180    37.342    
    SLICE_X57Y100        FDCE (Setup_fdce_C_CE)      -0.205    37.137    CPU/PC_reg/reg_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[21].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.388ns  (logic 2.910ns (17.757%)  route 13.478ns (82.243%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 37.950 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.037    33.957    CPU/PC_reg/reg_loop[21].dff/in_enable0
    SLICE_X54Y100        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.489    37.950    CPU/PC_reg/reg_loop[21].dff/clk_out1
    SLICE_X54Y100        FDCE                                         r  CPU/PC_reg/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.429    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X54Y100        FDCE (Setup_fdce_C_CE)      -0.169    37.172    CPU/PC_reg/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                         -33.957    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[23].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.386ns  (logic 2.910ns (17.759%)  route 13.476ns (82.241%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 37.954 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.034    33.955    CPU/PC_reg/reg_loop[23].dff/in_enable0
    SLICE_X58Y103        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.493    37.954    CPU/PC_reg/reg_loop[23].dff/clk_out1
    SLICE_X58Y103        FDCE                                         r  CPU/PC_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.429    37.525    
                         clock uncertainty           -0.180    37.345    
    SLICE_X58Y103        FDCE (Setup_fdce_C_CE)      -0.169    37.176    CPU/PC_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                         -33.955    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[29].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/PC_reg/reg_loop[17].dff/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        16.382ns  (logic 2.910ns (17.763%)  route 13.472ns (82.237%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 37.951 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.431ns = ( 17.569 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.616    17.569    CPU/D_X_reg/reg_loop[29].dff/clk_out1
    SLICE_X63Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[29].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.459    18.028 r  CPU/D_X_reg/reg_loop[29].dff/q_reg/Q
                         net (fo=46, routed)          1.734    19.762    CPU/D_X_reg/reg_loop[29].dff/q_reg_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.150    19.912 r  CPU/D_X_reg/reg_loop[29].dff/q_i_9__31/O
                         net (fo=7, routed)           1.320    21.232    CPU/M_W_reg/reg_loop[30].dff/ex_output313_out
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.328    21.560 r  CPU/M_W_reg/reg_loop[30].dff/q_i_17__10/O
                         net (fo=1, routed)           0.846    22.406    CPU/M_W_reg/reg_loop[31].dff/q_i_2__180
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    22.530 r  CPU/M_W_reg/reg_loop[31].dff/q_i_11__33/O
                         net (fo=54, routed)          1.412    23.942    CPU/M_W_reg/reg_loop[31].dff/q_reg_3
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.066 r  CPU/M_W_reg/reg_loop[31].dff/q_i_3__132/O
                         net (fo=1, routed)           0.435    24.501    CPU/D_X_reg/reg_loop[29].dff/q_reg_103
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    24.625 r  CPU/D_X_reg/reg_loop[29].dff/q_i_1__286/O
                         net (fo=7, routed)           1.308    25.933    CPU/D_X_reg/reg_loop[29].dff/q_reg_20
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124    26.057 f  CPU/D_X_reg/reg_loop[29].dff/q_i_18__5/O
                         net (fo=5, routed)           0.894    26.951    CPU/D_X_reg/reg_loop[29].dff/q_i_18__5_n_0
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.124    27.075 r  CPU/D_X_reg/reg_loop[29].dff/q_i_13__8/O
                         net (fo=10, routed)          0.762    27.837    CPU/D_X_reg/reg_loop[29].dff/q_i_13__8_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I3_O)        0.124    27.961 r  CPU/D_X_reg/reg_loop[29].dff/q_i_12__7/O
                         net (fo=3, routed)           0.634    28.595    CPU/D_X_reg/reg_loop[29].dff/q_i_12__7_n_0
    SLICE_X67Y100        LUT4 (Prop_lut4_I1_O)        0.150    28.745 r  CPU/D_X_reg/reg_loop[29].dff/q_i_10__8/O
                         net (fo=2, routed)           0.874    29.618    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_n_0
    SLICE_X66Y100        LUT2 (Prop_lut2_I1_O)        0.352    29.970 r  CPU/D_X_reg/reg_loop[29].dff/q_i_38__0/O
                         net (fo=3, routed)           0.637    30.607    CPU/D_X_reg/reg_loop[29].dff/q_i_10__8_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.355    30.962 r  CPU/D_X_reg/reg_loop[29].dff/q_i_31/O
                         net (fo=1, routed)           0.663    31.625    CPU/D_X_reg/reg_loop[18].dff/q_i_3__103_1
    SLICE_X66Y94         LUT6 (Prop_lut6_I3_O)        0.124    31.749 r  CPU/D_X_reg/reg_loop[18].dff/q_i_15__1/O
                         net (fo=1, routed)           0.428    32.177    CPU/D_X_reg/reg_loop[18].dff/ALU_neq
    SLICE_X66Y95         LUT6 (Prop_lut6_I3_O)        0.124    32.301 r  CPU/D_X_reg/reg_loop[18].dff/q_i_3__103/O
                         net (fo=61, routed)          0.495    32.797    CPU/D_X_reg/reg_loop[18].dff/q_reg_9
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.921 r  CPU/D_X_reg/reg_loop[18].dff/q_i_1__262/O
                         net (fo=94, routed)          1.031    33.951    CPU/PC_reg/reg_loop[17].dff/in_enable0
    SLICE_X56Y100        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.490    37.951    CPU/PC_reg/reg_loop[17].dff/clk_out1
    SLICE_X56Y100        FDCE                                         r  CPU/PC_reg/reg_loop[17].dff/q_reg/C
                         clock pessimism             -0.429    37.522    
                         clock uncertainty           -0.180    37.342    
    SLICE_X56Y100        FDCE (Setup_fdce_C_CE)      -0.169    37.173    CPU/PC_reg/reg_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.173    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                  3.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[10].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[10].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.036%)  route 0.138ns (41.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    19.457    CPU/F_D_reg/reg_loop[10].dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[10].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.146    19.603 r  CPU/F_D_reg/reg_loop[10].dff/q_reg/Q
                         net (fo=1, routed)           0.138    19.741    CPU/F_D_reg/reg_loop[29].dff/q_reg_48
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.045    19.786 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__213/O
                         net (fo=1, routed)           0.000    19.786    CPU/D_X_reg/reg_loop[10].dff/q_reg_2[0]
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[10].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[10].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.470    
                         clock uncertainty            0.180    19.649    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.125    19.774    CPU/D_X_reg/reg_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.774    
                         arrival time                          19.786    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[6].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.036%)  route 0.138ns (41.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns = ( 19.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.551ns = ( 19.449 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.561    19.449    CPU/F_D_reg/reg_loop[6].dff/clk_out1
    SLICE_X61Y100        FDCE                                         r  CPU/F_D_reg/reg_loop[6].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.146    19.595 r  CPU/F_D_reg/reg_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.138    19.733    CPU/F_D_reg/reg_loop[29].dff/q_reg_44
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.045    19.778 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__209/O
                         net (fo=1, routed)           0.000    19.778    CPU/D_X_reg/reg_loop[6].dff/q_reg_2[0]
    SLICE_X60Y100        FDCE                                         r  CPU/D_X_reg/reg_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.832    19.680    CPU/D_X_reg/reg_loop[6].dff/clk_out1
    SLICE_X60Y100        FDCE                                         r  CPU/D_X_reg/reg_loop[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.462    
                         clock uncertainty            0.180    19.642    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.125    19.767    CPU/D_X_reg/reg_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.767    
                         arrival time                          19.778    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[55].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[119].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 19.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.560    19.448    CPU/F_D_reg/reg_loop[55].dff/clk_out1
    SLICE_X56Y101        FDCE                                         r  CPU/F_D_reg/reg_loop[55].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.167    19.615 r  CPU/F_D_reg/reg_loop[55].dff/q_reg/Q
                         net (fo=1, routed)           0.116    19.731    CPU/D_X_reg/reg_loop[119].dff/q_reg_1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[119].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.830    19.678    CPU/D_X_reg/reg_loop[119].dff/clk_out1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[119].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    19.461    
                         clock uncertainty            0.180    19.641    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.077    19.718    CPU/D_X_reg/reg_loop[119].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.718    
                         arrival time                          19.731    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[8].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[8].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.685%)  route 0.140ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 19.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 19.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    19.457    CPU/F_D_reg/reg_loop[8].dff/clk_out1
    SLICE_X63Y97         FDCE                                         r  CPU/F_D_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.146    19.603 r  CPU/F_D_reg/reg_loop[8].dff/q_reg/Q
                         net (fo=1, routed)           0.140    19.743    CPU/F_D_reg/reg_loop[29].dff/q_reg_46
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.045    19.788 r  CPU/F_D_reg/reg_loop[29].dff/q_i_1__211/O
                         net (fo=1, routed)           0.000    19.788    CPU/D_X_reg/reg_loop[8].dff/q_reg_2[0]
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    19.688    CPU/D_X_reg/reg_loop[8].dff/clk_out1
    SLICE_X62Y97         FDCE                                         r  CPU/D_X_reg/reg_loop[8].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.218    19.470    
                         clock uncertainty            0.180    19.649    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.124    19.773    CPU/D_X_reg/reg_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.773    
                         arrival time                          19.788    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[54].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[118].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 19.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 19.448 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.560    19.448    CPU/F_D_reg/reg_loop[54].dff/clk_out1
    SLICE_X56Y101        FDCE                                         r  CPU/F_D_reg/reg_loop[54].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.167    19.615 r  CPU/F_D_reg/reg_loop[54].dff/q_reg/Q
                         net (fo=1, routed)           0.116    19.731    CPU/D_X_reg/reg_loop[118].dff/q_reg_1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[118].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.830    19.678    CPU/D_X_reg/reg_loop[118].dff/clk_out1
    SLICE_X57Y101        FDCE                                         r  CPU/D_X_reg/reg_loop[118].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.217    19.461    
                         clock uncertainty            0.180    19.641    
    SLICE_X57Y101        FDCE (Hold_fdce_C_D)         0.073    19.714    CPU/D_X_reg/reg_loop[118].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.714    
                         arrival time                          19.731    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[35].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[99].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.894%)  route 0.172ns (54.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[35].dff/clk_out1
    SLICE_X67Y104        FDCE                                         r  CPU/F_D_reg/reg_loop[35].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[35].dff/q_reg/Q
                         net (fo=1, routed)           0.172    19.768    CPU/D_X_reg/reg_loop[99].dff/q_reg_1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[99].dff/clk_out1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[99].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
                         clock uncertainty            0.180    19.668    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.079    19.747    CPU/D_X_reg/reg_loop[99].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.747    
                         arrival time                          19.768    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[33].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[97].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.470%)  route 0.168ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[33].dff/clk_out1
    SLICE_X67Y104        FDCE                                         r  CPU/F_D_reg/reg_loop[33].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[33].dff/q_reg/Q
                         net (fo=1, routed)           0.168    19.764    CPU/D_X_reg/reg_loop[97].dff/q_reg_3
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[97].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[97].dff/clk_out1
    SLICE_X68Y104        FDCE                                         r  CPU/D_X_reg/reg_loop[97].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
                         clock uncertainty            0.180    19.668    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.073    19.741    CPU/D_X_reg/reg_loop[97].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.741    
                         arrival time                          19.764    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[39].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[103].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.743%)  route 0.173ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns = ( 19.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 19.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.562    19.450    CPU/F_D_reg/reg_loop[39].dff/clk_out1
    SLICE_X67Y103        FDCE                                         r  CPU/F_D_reg/reg_loop[39].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.146    19.596 r  CPU/F_D_reg/reg_loop[39].dff/q_reg/Q
                         net (fo=1, routed)           0.173    19.769    CPU/D_X_reg/reg_loop[103].dff/q_reg_3
    SLICE_X68Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.834    19.682    CPU/D_X_reg/reg_loop[103].dff/clk_out1
    SLICE_X68Y103        FDCE                                         r  CPU/D_X_reg/reg_loop[103].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    19.488    
                         clock uncertainty            0.180    19.668    
    SLICE_X68Y103        FDCE (Hold_fdce_C_D)         0.073    19.741    CPU/D_X_reg/reg_loop[103].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.741    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.772%)  route 0.195ns (51.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.564    -0.548    CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/clk_out1
    SLICE_X68Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  CPU/multdiv_unit/div_unit/working_register/reg_loop[55].dff/q_reg/Q
                         net (fo=6, routed)           0.195    -0.212    CPU/multdiv_unit/div_unit/state_counter/tff3/dff/p_1_in[30]
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  CPU/multdiv_unit/div_unit/state_counter/tff3/dff/q_i_1__123/O
                         net (fo=1, routed)           0.000    -0.167    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg_2[0]
    SLICE_X66Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    -0.317    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/clk_out1
    SLICE_X66Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg/C
                         clock pessimism             -0.194    -0.511    
                         clock uncertainty            0.180    -0.332    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.120    -0.212    CPU/multdiv_unit/div_unit/working_register/reg_loop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU/F_D_reg/reg_loop[59].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/D_X_reg/reg_loop[123].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.309ns  (logic 0.167ns (53.981%)  route 0.142ns (46.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 19.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 19.453 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    18.348 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    18.862    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.888 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.565    19.453    CPU/F_D_reg/reg_loop[59].dff/clk_out1
    SLICE_X56Y96         FDCE                                         r  CPU/F_D_reg/reg_loop[59].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.167    19.620 r  CPU/F_D_reg/reg_loop[59].dff/q_reg/Q
                         net (fo=1, routed)           0.142    19.762    CPU/D_X_reg/reg_loop[123].dff/q_reg_2
    SLICE_X56Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    18.260 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    18.819    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.848 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.835    19.683    CPU/D_X_reg/reg_loop[123].dff/clk_out1
    SLICE_X56Y94         FDCE                                         r  CPU/D_X_reg/reg_loop[123].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.214    19.469    
                         clock uncertainty            0.180    19.648    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.063    19.711    CPU/D_X_reg/reg_loop[123].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -19.711    
                         arrival time                          19.762    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        8.005ns  (logic 0.831ns (10.382%)  route 7.174ns (89.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.677    25.575    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/reset_state
    SLICE_X71Y83         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/clk_out1
    SLICE_X71Y83         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X71Y83         FDCE (Recov_fdce_C_CLR)     -0.405    36.874    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.874    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.385ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        8.005ns  (logic 0.831ns (10.382%)  route 7.174ns (89.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.677    25.575    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/reset_state
    SLICE_X70Y83         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/clk_out1
    SLICE_X70Y83         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X70Y83         FDCE (Recov_fdce_C_CLR)     -0.319    36.960    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.960    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.718ns  (logic 0.831ns (10.767%)  route 6.887ns (89.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.390    25.288    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/reset_state
    SLICE_X71Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/clk_out1
    SLICE_X71Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X71Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 11.587    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.647ns  (logic 0.831ns (10.867%)  route 6.816ns (89.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.320    25.217    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/reset_state
    SLICE_X65Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/clk_out1
    SLICE_X65Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.647ns  (logic 0.831ns (10.867%)  route 6.816ns (89.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.320    25.217    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/reset_state
    SLICE_X65Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/clk_out1
    SLICE_X65Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.673ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.718ns  (logic 0.831ns (10.767%)  route 6.887ns (89.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.390    25.288    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/reset_state
    SLICE_X70Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/clk_out1
    SLICE_X70Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X70Y84         FDCE (Recov_fdce_C_CLR)     -0.319    36.961    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 11.673    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.774ns  (logic 0.831ns (10.689%)  route 6.943ns (89.311%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 38.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.447    25.344    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/reset_state
    SLICE_X76Y90         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.595    38.057    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/clk_out1
    SLICE_X76Y90         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/C
                         clock pessimism             -0.509    37.548    
                         clock uncertainty           -0.180    37.369    
    SLICE_X76Y90         FDCE (Recov_fdce_C_CLR)     -0.319    37.050    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.050    
                         arrival time                         -25.344    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.854ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.627ns  (logic 0.831ns (10.896%)  route 6.796ns (89.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 38.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.299    25.197    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/reset_state
    SLICE_X76Y91         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.596    38.058    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/clk_out1
    SLICE_X76Y91         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.509    37.549    
                         clock uncertainty           -0.180    37.370    
    SLICE_X76Y91         FDCE (Recov_fdce_C_CLR)     -0.319    37.051    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.051    
                         arrival time                         -25.197    
  -------------------------------------------------------------------
                         slack                                 11.854    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.417ns  (logic 0.831ns (11.204%)  route 6.586ns (88.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.090    24.987    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/reset_state
    SLICE_X67Y85         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/clk_out1
    SLICE_X67Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    36.876    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.876    
                         arrival time                         -24.987    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.417ns  (logic 0.831ns (11.204%)  route 6.586ns (88.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.090    24.987    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/reset_state
    SLICE_X67Y85         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/clk_out1
    SLICE_X67Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    36.876    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.876    
                         arrival time                         -24.987    
  -------------------------------------------------------------------
                         slack                                 11.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.122%)  route 0.420ns (74.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.567    -0.545    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X69Y91         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.420     0.016    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X67Y96         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X67Y96         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X67Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.287     0.246    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/reset_state
    SLICE_X67Y90         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.839    -0.313    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/clk_out1
    SLICE_X67Y90         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X67Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.718%)  route 0.757ns (80.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.442     0.400    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/reset_state
    SLICE_X69Y90         FDCE                                         f  CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.839    -0.313    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/clk_out1
    SLICE_X69Y90         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X69Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.999    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        8.005ns  (logic 0.831ns (10.382%)  route 7.174ns (89.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.677    25.575    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/reset_state
    SLICE_X71Y83         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/clk_out1
    SLICE_X71Y83         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X71Y83         FDCE (Recov_fdce_C_CLR)     -0.405    36.874    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.874    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.385ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        8.005ns  (logic 0.831ns (10.382%)  route 7.174ns (89.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.677    25.575    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/reset_state
    SLICE_X70Y83         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/clk_out1
    SLICE_X70Y83         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X70Y83         FDCE (Recov_fdce_C_CLR)     -0.319    36.960    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.960    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.718ns  (logic 0.831ns (10.767%)  route 6.887ns (89.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.390    25.288    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/reset_state
    SLICE_X71Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/clk_out1
    SLICE_X71Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X71Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 11.587    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.647ns  (logic 0.831ns (10.867%)  route 6.816ns (89.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.320    25.217    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/reset_state
    SLICE_X65Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/clk_out1
    SLICE_X65Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.647ns  (logic 0.831ns (10.867%)  route 6.816ns (89.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.320    25.217    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/reset_state
    SLICE_X65Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/clk_out1
    SLICE_X65Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.673ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.718ns  (logic 0.831ns (10.767%)  route 6.887ns (89.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.390    25.288    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/reset_state
    SLICE_X70Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/clk_out1
    SLICE_X70Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X70Y84         FDCE (Recov_fdce_C_CLR)     -0.319    36.961    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 11.673    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.774ns  (logic 0.831ns (10.689%)  route 6.943ns (89.311%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 38.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.447    25.344    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/reset_state
    SLICE_X76Y90         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.595    38.057    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/clk_out1
    SLICE_X76Y90         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/C
                         clock pessimism             -0.509    37.548    
                         clock uncertainty           -0.180    37.369    
    SLICE_X76Y90         FDCE (Recov_fdce_C_CLR)     -0.319    37.050    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.050    
                         arrival time                         -25.344    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.854ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.627ns  (logic 0.831ns (10.896%)  route 6.796ns (89.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 38.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.299    25.197    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/reset_state
    SLICE_X76Y91         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.596    38.058    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/clk_out1
    SLICE_X76Y91         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.509    37.549    
                         clock uncertainty           -0.180    37.370    
    SLICE_X76Y91         FDCE (Recov_fdce_C_CLR)     -0.319    37.051    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.051    
                         arrival time                         -25.197    
  -------------------------------------------------------------------
                         slack                                 11.854    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.417ns  (logic 0.831ns (11.204%)  route 6.586ns (88.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.090    24.987    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/reset_state
    SLICE_X67Y85         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/clk_out1
    SLICE_X67Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    36.876    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.876    
                         arrival time                         -24.987    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.417ns  (logic 0.831ns (11.204%)  route 6.586ns (88.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.090    24.987    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/reset_state
    SLICE_X67Y85         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/clk_out1
    SLICE_X67Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    36.876    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.876    
                         arrival time                         -24.987    
  -------------------------------------------------------------------
                         slack                                 11.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.122%)  route 0.420ns (74.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.567    -0.545    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X69Y91         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.420     0.016    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X67Y96         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X67Y96         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X67Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.287     0.246    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/reset_state
    SLICE_X67Y90         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.839    -0.313    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/clk_out1
    SLICE_X67Y90         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.180    -0.350    
    SLICE_X67Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.180    -0.351    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.180    -0.351    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.180    -0.351    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.180    -0.351    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.718%)  route 0.757ns (80.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.442     0.400    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/reset_state
    SLICE_X69Y90         FDCE                                         f  CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.839    -0.313    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/clk_out1
    SLICE_X69Y90         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.180    -0.328    
    SLICE_X69Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.820    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.299ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        8.005ns  (logic 0.831ns (10.382%)  route 7.174ns (89.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.677    25.575    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/reset_state
    SLICE_X71Y83         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/clk_out1
    SLICE_X71Y83         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X71Y83         FDCE (Recov_fdce_C_CLR)     -0.405    36.874    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.874    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                 11.299    

Slack (MET) :             11.385ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        8.005ns  (logic 0.831ns (10.382%)  route 7.174ns (89.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.677    25.575    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/reset_state
    SLICE_X70Y83         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/clk_out1
    SLICE_X70Y83         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.180    37.279    
    SLICE_X70Y83         FDCE (Recov_fdce_C_CLR)     -0.319    36.960    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.960    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.718ns  (logic 0.831ns (10.767%)  route 6.887ns (89.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.390    25.288    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/reset_state
    SLICE_X71Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/clk_out1
    SLICE_X71Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X71Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 11.587    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.647ns  (logic 0.831ns (10.867%)  route 6.816ns (89.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.320    25.217    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/reset_state
    SLICE_X65Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/clk_out1
    SLICE_X65Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.647ns  (logic 0.831ns (10.867%)  route 6.816ns (89.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.320    25.217    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/reset_state
    SLICE_X65Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/clk_out1
    SLICE_X65Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.875    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             11.673ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.718ns  (logic 0.831ns (10.767%)  route 6.887ns (89.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.390    25.288    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/reset_state
    SLICE_X70Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/clk_out1
    SLICE_X70Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.180    37.280    
    SLICE_X70Y84         FDCE (Recov_fdce_C_CLR)     -0.319    36.961    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.961    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 11.673    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.774ns  (logic 0.831ns (10.689%)  route 6.943ns (89.311%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 38.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.447    25.344    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/reset_state
    SLICE_X76Y90         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.595    38.057    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/clk_out1
    SLICE_X76Y90         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/C
                         clock pessimism             -0.509    37.548    
                         clock uncertainty           -0.180    37.369    
    SLICE_X76Y90         FDCE (Recov_fdce_C_CLR)     -0.319    37.050    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.050    
                         arrival time                         -25.344    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.854ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.627ns  (logic 0.831ns (10.896%)  route 6.796ns (89.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 38.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.299    25.197    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/reset_state
    SLICE_X76Y91         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.596    38.058    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/clk_out1
    SLICE_X76Y91         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.509    37.549    
                         clock uncertainty           -0.180    37.370    
    SLICE_X76Y91         FDCE (Recov_fdce_C_CLR)     -0.319    37.051    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.051    
                         arrival time                         -25.197    
  -------------------------------------------------------------------
                         slack                                 11.854    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.417ns  (logic 0.831ns (11.204%)  route 6.586ns (88.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.090    24.987    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/reset_state
    SLICE_X67Y85         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/clk_out1
    SLICE_X67Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    36.876    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.876    
                         arrival time                         -24.987    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.417ns  (logic 0.831ns (11.204%)  route 6.586ns (88.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.090    24.987    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/reset_state
    SLICE_X67Y85         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/clk_out1
    SLICE_X67Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.180    37.281    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    36.876    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.876    
                         arrival time                         -24.987    
  -------------------------------------------------------------------
                         slack                                 11.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.122%)  route 0.420ns (74.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.567    -0.545    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X69Y91         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.420     0.016    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X67Y96         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X67Y96         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X67Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.287     0.246    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/reset_state
    SLICE_X67Y90         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.839    -0.313    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/clk_out1
    SLICE_X67Y90         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.216    -0.529    
                         clock uncertainty            0.180    -0.350    
    SLICE_X67Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.180    -0.351    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.180    -0.351    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.180    -0.351    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
                         clock uncertainty            0.180    -0.351    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.180    -0.327    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.419    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.718%)  route 0.757ns (80.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.442     0.400    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/reset_state
    SLICE_X69Y90         FDCE                                         f  CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.839    -0.313    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/clk_out1
    SLICE_X69Y90         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.180    -0.328    
    SLICE_X69Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.420    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.820    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        8.005ns  (logic 0.831ns (10.382%)  route 7.174ns (89.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.677    25.575    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/reset_state
    SLICE_X71Y83         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/clk_out1
    SLICE_X71Y83         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.161    37.297    
    SLICE_X71Y83         FDCE (Recov_fdce_C_CLR)     -0.405    36.892    CPU/multdiv_unit/div_unit/working_register/reg_loop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                 11.318    

Slack (MET) :             11.404ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        8.005ns  (logic 0.831ns (10.382%)  route 7.174ns (89.618%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.677    25.575    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/reset_state
    SLICE_X70Y83         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.505    37.967    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/clk_out1
    SLICE_X70Y83         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg/C
                         clock pessimism             -0.509    37.458    
                         clock uncertainty           -0.161    37.297    
    SLICE_X70Y83         FDCE (Recov_fdce_C_CLR)     -0.319    36.978    CPU/multdiv_unit/div_unit/working_register/reg_loop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.978    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                 11.404    

Slack (MET) :             11.606ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.718ns  (logic 0.831ns (10.767%)  route 6.887ns (89.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.390    25.288    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/reset_state
    SLICE_X71Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/clk_out1
    SLICE_X71Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.161    37.298    
    SLICE_X71Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.893    CPU/multdiv_unit/div_unit/working_register/reg_loop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.893    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 11.606    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.647ns  (logic 0.831ns (10.867%)  route 6.816ns (89.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.320    25.217    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/reset_state
    SLICE_X65Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/clk_out1
    SLICE_X65Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.161    37.298    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.893    CPU/multdiv_unit/div_unit/working_register/reg_loop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.893    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.647ns  (logic 0.831ns (10.867%)  route 6.816ns (89.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.320    25.217    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/reset_state
    SLICE_X65Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/clk_out1
    SLICE_X65Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.161    37.298    
    SLICE_X65Y84         FDCE (Recov_fdce_C_CLR)     -0.405    36.893    CPU/multdiv_unit/div_unit/working_register/reg_loop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.893    
                         arrival time                         -25.217    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.718ns  (logic 0.831ns (10.767%)  route 6.887ns (89.233%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.390    25.288    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/reset_state
    SLICE_X70Y84         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.506    37.968    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/clk_out1
    SLICE_X70Y84         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg/C
                         clock pessimism             -0.509    37.459    
                         clock uncertainty           -0.161    37.298    
    SLICE_X70Y84         FDCE (Recov_fdce_C_CLR)     -0.319    36.979    CPU/multdiv_unit/div_unit/working_register/reg_loop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.979    
                         arrival time                         -25.288    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.774ns  (logic 0.831ns (10.689%)  route 6.943ns (89.311%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 38.057 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.447    25.344    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/reset_state
    SLICE_X76Y90         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.595    38.057    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/clk_out1
    SLICE_X76Y90         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg/C
                         clock pessimism             -0.509    37.548    
                         clock uncertainty           -0.161    37.387    
    SLICE_X76Y90         FDCE (Recov_fdce_C_CLR)     -0.319    37.068    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.068    
                         arrival time                         -25.344    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.873ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.627ns  (logic 0.831ns (10.896%)  route 6.796ns (89.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 38.058 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.299    25.197    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/reset_state
    SLICE_X76Y91         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.596    38.058    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/clk_out1
    SLICE_X76Y91         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg/C
                         clock pessimism             -0.509    37.549    
                         clock uncertainty           -0.161    37.388    
    SLICE_X76Y91         FDCE (Recov_fdce_C_CLR)     -0.319    37.069    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                         -25.197    
  -------------------------------------------------------------------
                         slack                                 11.873    

Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.417ns  (logic 0.831ns (11.204%)  route 6.586ns (88.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.090    24.987    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/reset_state
    SLICE_X67Y85         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/clk_out1
    SLICE_X67Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.161    37.299    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    36.894    CPU/multdiv_unit/div_unit/working_register/reg_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                         -24.987    
  -------------------------------------------------------------------
                         slack                                 11.907    

Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 CPU/D_X_reg/reg_loop[30].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.417ns  (logic 0.831ns (11.204%)  route 6.586ns (88.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.430ns = ( 17.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 f  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.617    17.570    CPU/D_X_reg/reg_loop[30].dff/clk_out1
    SLICE_X63Y102        FDCE                                         r  CPU/D_X_reg/reg_loop[30].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.459    18.029 r  CPU/D_X_reg/reg_loop[30].dff/q_reg/Q
                         net (fo=45, routed)          1.439    19.468    CPU/D_X_reg/reg_loop[28].dff/q_reg_105
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.592 f  CPU/D_X_reg/reg_loop[28].dff/q_i_4__107/O
                         net (fo=6, routed)           1.244    20.836    CPU/D_X_reg/reg_loop[5].dff/ex_R_type__0
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.124    20.960 f  CPU/D_X_reg/reg_loop[5].dff/q_i_3__175/O
                         net (fo=6, routed)           0.813    21.774    CPU/D_X_reg/reg_loop[3].dff/q_reg_6
    SLICE_X67Y97         LUT4 (Prop_lut4_I3_O)        0.124    21.898 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         3.090    24.987    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/reset_state
    SLICE_X67Y85         FDCE                                         f  CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        1.507    37.969    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/clk_out1
    SLICE_X67Y85         FDCE                                         r  CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg/C
                         clock pessimism             -0.509    37.460    
                         clock uncertainty           -0.161    37.299    
    SLICE_X67Y85         FDCE (Recov_fdce_C_CLR)     -0.405    36.894    CPU/multdiv_unit/div_unit/working_register/reg_loop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                         -24.987    
  -------------------------------------------------------------------
                         slack                                 11.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.122%)  route 0.420ns (74.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.567    -0.545    CPU/multdiv_unit/ready_flag_reg/dff/clk_out1
    SLICE_X69Y91         FDCE                                         r  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  CPU/multdiv_unit/ready_flag_reg/dff/q_reg/Q
                         net (fo=2, routed)           0.420     0.016    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg_1
    SLICE_X67Y96         FDCE                                         f  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/op_in_progress_reg/dff/clk_out1
    SLICE_X67Y96         FDCE                                         r  CPU/multdiv_unit/op_in_progress_reg/dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X67Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/op_in_progress_reg/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.287     0.246    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/reset_state
    SLICE_X67Y90         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.839    -0.313    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/clk_out1
    SLICE_X67Y90         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg/C
                         clock pessimism             -0.216    -0.529    
    SLICE_X67Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.328%)  route 0.686ns (78.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.370     0.329    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/reset_state
    SLICE_X67Y89         FDCE                                         f  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.838    -0.314    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/clk_out1
    SLICE_X67Y89         FDCE                                         r  CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg/C
                         clock pessimism             -0.216    -0.530    
    SLICE_X67Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    CPU/multdiv_unit/mult_unit/product_reg/reg_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/division_result_inst/reg_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/division_result_inst/reg_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.955%)  route 0.746ns (80.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.430     0.389    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/reset_state
    SLICE_X71Y94         FDCE                                         f  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.840    -0.312    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/clk_out1
    SLICE_X71Y94         FDCE                                         r  CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X71Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    CPU/multdiv_unit/division_result_inst/reg_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 CPU/prev_stall_reg/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.718%)  route 0.757ns (80.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.569    -0.543    CPU/prev_stall_reg/dff/clk_out1
    SLICE_X67Y97         FDCE                                         r  CPU/prev_stall_reg/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  CPU/prev_stall_reg/dff/q_reg/Q
                         net (fo=4, routed)           0.316    -0.087    CPU/D_X_reg/reg_loop[3].dff/prev_stall
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.042 f  CPU/D_X_reg/reg_loop[3].dff/q_i_2__128/O
                         net (fo=270, routed)         0.442     0.400    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/reset_state
    SLICE_X69Y90         FDCE                                         f  CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=3890, routed)        0.839    -0.313    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/clk_out1
    SLICE_X69Y90         FDCE                                         r  CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X69Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    CPU/multdiv_unit/product_result_inst/reg_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.999    





