*$
* TPS61253A
*****************************************************************************
* (C) Copyright 2017 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS61253A
* Date: 28MAR2017
* Model Type:  TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS61253AEVM-803
* EVM Users Guide: SLVUAP5â€“March 2017
* Datasheet: PRELIMINARY DATASHEET- 05/2016-V0.4
* Topologies Supported: Boost
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Transition between different modes( like PFM to PWM, PWM to Ultrasonic, and Ultrasonic to PFM etc.) 
*         feature have been modeled.
*      b. Hiccup output short protection have been modeled.
*      c. Pass through mode( for VIN > VOUT) have been modeled.
* 2. The following features have not been modeled
*      a. The operating quiescent current have not been modeled.
*      b. Thermal shutdown characteristics of the part have not been modeled.
*
*****************************************************************************
.SUBCKT TPS61253A_TRANS EN GND_0 GND_1 MODE SW_0 SW_1 VIN VOUT_0 VOUT_1 PARAMS: STEADY_STATE=1  
R_R22         0 GND_0  1m  
R_R20         L SW_1  1m  
G_ABMII1         VOUT 0 VALUE { IF(V(N16462799)>0.5,5m,0)    }
X_U550         SDWN_N N233506 N260537 N528153 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_S3    N16375963 0 FB 0 TPS61253A_TRANS_S3 
R_R17         0 GND_1  1m  
X_U22         DEVICE_OFF N16330641 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U21         SDWN N496331 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U549_ABMII1         U549_N16715923 U549_SS_TR VALUE { {IF(V(U549_N16715897) >
+  0.5,(IF(V(U549_SS_TR)<0.3,10e-9,25e-9)),0)}    }
V_U549_V70         U549_N16715923 0 1.7
D_U549_D63         0 U549_SS_TR D_D1 
D_U549_D62         U549_SS_TR U549_N16715923 D_D1 
E_U549_ABM174         VREF 0 VALUE { IF( {STEADY_STATE}> 0.5, 1,
+  IF(V(U549_SS_TR) < 0.99, V(U549_SS_TR),1))    }
X_U549_U831         SDWN U549_N16715897 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U549_S68    U549_N16724915 0 U549_SS_TR 0 Soft_start_U549_S68 
C_U549_C9         U549_SS_TR 0  10p IC=0 
X_U549_U832         SDWN DEVICE_OFF U549_N16724915 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U20         LDO_MD LDO_MD_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R23         VOUT VOUT_0  1m  
X_U561         SS_END N16463621 N16462799 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U560         ULTRASONIC_MODE N16463621 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U23_R1         U23_EN_CONV U23_EN_CONVB  20 TC=0,0 
X_U23_U351         U23_N78415 U23_N38992 U23_N78403 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U23_C1         0 U23_EN_CONVB  1.443n  TC=0,0 
X_U23_U321         U23_N54293 U23_N54289 PFM_MODE AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U23_R6         U23_N38496 U23_EN_HIGH  100.8k  
X_U23_U345         U23_N54173 U23_N54293 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U23_U20         U23_EN_HIGH U23_N38496 d_d PARAMS:
X_U23_U16         VIN U23_N39104 U23_N390963 U23_UVLOB COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U23_V11         U23_N54031 0 0.4
R_U23_R7         0 MODE  1k TC=0,0 
V_U23_V1         U23_N39104 0 2.2
X_U23_U18         U23_EN_CONVB SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U23_V9         U23_N54309 0 1.2
X_U23_U348         EN U23_N39580 U23_N66880 U23_N38496 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U23_U352         U23_N78403 U23_N38902 U23_N38992 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U23_U349         VIN_H U23_N38750 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U23_U74         MODE U23_N54309 FPWM_MODE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U23_V2         U23_N390963 0 0.1
V_U23_V16         0 U23_N91212 5
X_U23_U75         MODE U23_N54031 U23_N54289 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U23_ABM1         U23_N119936 0 VALUE { IF(V(GATE_P)>0.5,  
+ (IF(V(ISENSE)> 7,1, 0)),0)   }
X_U23_U5         PASS_THZ U23_EN_CONV U23_N38700 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U23_U320         U23_N54163 U23_N54173 ULTRASONIC_MODE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U23_U76         MODE U23_N54189 U23_N54173 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U23_U6         U23_N38700 U23_N38728 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U23_ABM3         U23_N43513 0 VALUE { V(VOUT) +0.3    }
X_U23_U344         FPWM_MODE U23_N54163 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U23_ABM4         U23_N60084 0 VALUE { MIN((V(COMP)-0.7)/5k,25u)    }
V_U23_V15         U23_N66880 0 0.8
X_U23_U7         U23_N38750 U23_N38728 U23_N78415 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U23_U17         U23_UVLOB U23_EN_HIGH U23_EN_CONV AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U23_U347         VIN U23_N43513 U23_N43575 VIN_H COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U23_V6         U23_N39580 0 1.2
X_U23_U14         U23_N38992 PASS_THZ U23_N39020 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U23_V14         U23_N43575 0 50m
E_U23_ABM5         U23_LDO_STDZ 0 VALUE { IF(V(U23_N60084)<25u,1,0)    }
X_U23_U353         U23_N119598 U23_N119936 LDO_MD OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U23_C7         0 U23_EN_HIGH  1n  
X_U23_U8         U23_N38700 VIN_H U23_N38902 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U23_V10         U23_N54189 0 0.8
D_U23_D1         U23_EN_CONVB U23_EN_CONV D_D1 
X_U23_U15         U23_N39020 U23_EN_CONVB U23_N119598 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
I_U23_I1         U23_N91212 MODE DC 802u  
R_R21         L SW_0  1m  
R_R30         N16481353 VOUT  4e6  
X_U556         SS_END N16382731 N16375963 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R24         VOUT VOUT_1  1m  
X_U553         N528153 LDO_MD_N GATE_P AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C5         N16491090 VOUT  500f IC=0 
X_U550_U587         U550_N16321923 U550_N16324309 DEVICE_OFF COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U550_U592         U550_N16333491 U550_N16334821 RESTART COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U550_V94         U550_N16324309 0 1
X_U550_S5    U550_N16333567 0 U550_N16333491 0 FAULTS_U550_S5 
X_U550_U593         RESTART U550_N16347908 U550_REFRESH OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U550_V95         U550_N16334821 0 1
X_U550_S4    U550_REFRESH 0 U550_N16321923 0 FAULTS_U550_S4 
D_U550_D8         U550_N16333491 U550_N16333521 D_D111 
X_U550_U586         U550_N16331305 U550_REFRESH U550_HICCUP_ON N16329400
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=.5
D_U550_D7         U550_N16321923 U550_N16321967 D_D111 
G_U550_ABMII3         U550_N16333521 U550_N16333491 VALUE {
+  IF(V(U550_HICCUP_OFF)>0.5,10e-9,0)    }
G_U550_ABMII2         U550_N16321967 U550_N16321923 VALUE {
+  IF(V(U550_HICCUP_ON)>0.5,10e-9,0)    }
V_U550_V7         U550_N16333521 0 2
V_U550_V6         U550_N16321967 0 2
X_U550_U589         VIN_H U550_N16347908 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U550_C16         U550_N16333491 0  190p IC=0 
D_U550_D6         0 U550_N16333491 D_D111 
D_U550_D5         0 U550_N16321923 D_D111 
C_U550_C15         U550_N16321923 0  10p IC=0 
X_U550_U591         DEVICE_OFF RESTART U550_HICCUP_OFF U550_N16333567
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=.5
X_U550_U590         VIN_H U550_N16331305 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
R_R28         N16481353 N16491090  100k  
X_U554         N496331 N16330641 SDWN_N AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_S3    LDO_MD 0 L U5_N17528012 Driver_U5_S3 
X_U5_S1    U5_GATE_N_INT 0 L 0 Driver_U5_S1 
R_U5_R7         U5_N17526455 0  3k  
X_U5_U17         GATE_P U5_GATE_N_N U5_N16834706 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U5_ABM11         U5_N17526621 0 VALUE { V(VIN)+5m    }
D_U5_D5         U5_N17503726 U5_N17572798 D_D1 
D_U5_D9         U5_LDO_CONTROL U5_N17526621 D_D1 
D_U5_D8         U5_N17574132 VOUT D_D1 
X_U5_U10         U5_N16831205 U5_N16833610 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
X_U5_F1    U5_N17317460 U5_N17503712 0 U5_N17503726 Driver_U5_F1 
G_U5_ABM2I1         U5_N17526621 U5_LDO_CONTROL VALUE { {LIMIT((V(U5_N17526455)
+  - V(U5_N17526476))*3m, -300u,300u)}    }
X_U5_S2    U5_N16928854 0 U5_N17317460 U5_N17503726 Driver_U5_S2 
X_U5_D1         0 L d_dnew PARAMS: 
E_U5_ABM10         U5_MAX 0 VALUE { max(V(VIN), V(VOUT))    }
X_U5_S4    LDO_MD 0 U5_N17526445 U5_LDO_CONTROL Driver_U5_S4 
D_U5_D4         U5_N17503712 U5_N17503716 D_D1 
R_U5_R6         U5_N17526476 0  3k  
V_U5_V13         U5_N17503716 U5_MAX 0.6
R_U5_R8         U5_LDO_CONTROL 0  20e6  
D_U5_D7         VOUT U5_N17572798 D_D1 
R_U5_R5         U5_GATE_P_INT U5_N16928854  1  
I_U5_I1         U5_N17572798 U5_N17574132 DC 7A  
X_U5_H3    U5_N17532182 U5_N17503726 U5_IOUT 0 Driver_U5_H3 
C_U5_C9         U5_LDO_CONTROL 0  200e-12 IC=0 
G_U5_ABMII2         U5_N17526621 U5_N17526455 VALUE { {V(U5_IOUT)/40k}    }
X_U5_U12         U5_N16831205 U5_N16833610 U5_GATE_N_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U8         GATE_P U5_GATE_P_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U14         GATE_N U5_GATE_P_N U5_N16831205 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U5_C8         0 U5_N16928854  1p  
X_U5_U16         GATE_N U5_GATE_N_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_H1    L U5_N17317460 ISENSE 0 Driver_U5_H1 
D_U5_D6         U5_N17574132 U5_N17503726 D_D1 
M_U5_M1         U5_N17532182 U5_N17526445 U5_N17528012 U5_N17528012 MbreakP    
+        
X_U5_U15         U5_N16834706 U5_N16834729 U5_GATE_P_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U13         U5_N16834706 U5_N16834729 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
G_U5_ABMII3         VIN U5_N17526476 VALUE {
+  MIN((V(COMP)-0.7)/5k,IF(V(PASS_THZ)<0.5,47u,25u))    }
G_U1_ABM2I2         U1_N16815520 COMP VALUE { {LIMIT((V(U1_N16816481) -
+  V(FB))*32u, -12u,0)}    }
R_U1_R1         U1_N167365131 COMP  110k  
X_U1_S1    U1_OFF 0 COMP 0 ErrorAmp_U1_S1 
C_U1_C5         0 COMP  1.4p  
X_U1_H5    U1_N16825244 U1_N16839931 ICLMP 0 ErrorAmp_U1_H5 
C_U1_C7         0 COMP  2.5p  
E_U1_ABM2         U1_N16825244 0 VALUE {
+  IF(V(U1_OFF)>0.5,700m,IF(V(LDO_MD)>0.5,700m,715m))    }
C_U1_C6         U1_N16753982 U1_N167365131  50p  
V_U1_V7         U1_N16808650 0 1.205
E_U1_ABM1         U1_N16816481 0 VALUE { {V(VREF)*1.07}    }
X_U1_U5         U1_N16839931 COMP d_d PARAMS:
X_U1_U50         U1_N16753982 0 COMP U1_N16741126 VC_RES1_10K
X_U1_U6         COMP U1_N16808650 d_d PARAMS:
V_U1_V1         U1_N16741126 0 0.5
V_U1_V3         U1_N16835212 0 5
G_U1_ABM2I1         U1_N16835212 COMP VALUE { {LIMIT((V(VREF) - V(FB))*8.33u,
+  -3u,3u)}    }
V_U1_V6         U1_N16815520 0 5
X_U1_U51         SDWN DEVICE_OFF U1_OFF OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U555         N16346776 VIN PASS_THZ COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_ABM19         SS_END 0 VALUE { IF(V(VREF)<0.97,0,1)    }
R_R32         N16481353 FB  50k  
X_U551         N233201 SDWN_N LDO_MD_N GATE_N AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U559         PASS_THZ N16382731 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V1         N16346776 0 5.1
C_U2_C13         0 U2_T_PFM  1.443n  
V_U2_V6         U2_N17946701 0 2
E_U2_ABM19         U2_N17755947 0 VALUE {
+  IF(V(U2_SS_END)>0.5,IF(V(ULTRASONIC_MODE)>0.5,(V(COMP)-0.7)*8-V(U2_IC_UTSN),    
+
+  IF(V(FPWM_MODE)>0.5,(V(COMP)-0.7)*8-V(U2_RAMP),(V(COMP)-0.7)*8-40m)),(V(COMP)-0.7)*8-40m)
+    }
X_U2_U28         LDO_MD SDWN U2_SSP OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMII4         U2_N17206356 U2_VC_PFM VALUE {
+  LIMIT((0.5u-V(ICLMP)),0.5u,-120u)    }
V_U2_V7         U2_N17911631 0 5
C_U2_C16         U2_N17984877 0  1.443n  TC=0,0 
D_U2_D1         0 U2_N16870501 D_D1 
X_U2_S5    U2_N17973505 0 U2_VC_PFM U2_N17911631 Ton_Timer_U2_S5 
C_U2_C15         U2_N17946673 0  2p IC=0 
G_U2_ABMII1         U2_N16870551 U2_N16870555 VALUE { (V(N233201) *20m)    }
V_U2_V11         U2_N17206356 0 20
X_U2_F1    VOUT U2_N16870487 U2_N16870501 0 Ton_Timer_U2_F1 
E_U2_ABM22         U2_N18065533 0 VALUE { IF(V(U2_RAMP)<0.99,0,1)    }
E_U2_ABM10         U2_N17774502 0 VALUE { {V(VIN)}    }
X_U2_U195         U2_N17973219 U2_N17972134 U2_N17973505 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U200         SDWN U2_N18085635 U2_N18088551 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U12         U2_N17755947 U2_N17755937 U2_N17756012 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U2_R15         U2_N18028351 U2_T_PFM  60 TC=0,0 
V_U2_V5         U2_N17849254 0 705m
C_U2_C2         0 U2_N16870555  1n  
X_U2_U186         N233506 U2_OUT U2_N17509498 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U6         U2_N17849254 U2_VC_UTSN d_d PARAMS:
V_U2_V18         U2_N17965788 0 740m
E_U2_ABM9         U2_N17755937 0 VALUE { IF(V(N233506)>0.5,  
+ V(ISENSE), 10)   }
E_U2_ABM14         U2_N17849298 0 VALUE { MIN((V(U2_VC_UTSN)-0.7)/0.4,980m)   
+  }
R_U2_R16         U2_N18065533 U2_N17984877  400k TC=0,0 
X_U2_U2         U2_N16870732 U2_N16870501 U2_TON_RST_CALC COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U50         U2_N17804691 0 U2_VC_PFM U2_N17804687 VC_RES1_68k
X_U2_U4         U2_N16870555 U2_N16870565 U2_N17829079 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U19         U2_N17506014 U2_TON_RST U2_N17560757 N17560747
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM17         U2_SS_END 0 VALUE { IF(V(VREF)>0.97,1,0)    }
X_U2_U7         U2_N17088400 U2_N17774502 U2_N18028351 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V3         U2_N16870565 0 1
R_U2_R12         0 U2_N17849296  4e6 TC=0,0 
V_U2_V1         U2_N17804687 0 0.5
C_U2_C12         0 U2_OUT  1.443n  
C_U2_C9         0 U2_N17088400  1p IC=0 
V_U2_V17         U2_VC_UTSN U2_N17849296 0.7
R_U2_R9         U2_N17756012 U2_OUT  3  
R_U2_R2         U2_N17804705 U2_VC_PFM  247.5e3  
X_U2_U193         N233201 U2_GATE_NB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_S3    N233201 0 U2_N17088400 0 Ton_Timer_U2_S3 
D_U2_D8         U2_N17088400 U2_N17088404 D_D1 
G_U2_ABMII6         U2_N17088404 U2_N17088400 VALUE {
+  IF(V(U2_N17639879)>0.5,V(U2_IC_PFM),0)    }
C_U2_C11         U2_VC_PFM 0  0.3e-12  
C_U2_C1         U2_N16870501 VOUT  2p  
R_U2_R13         U2_N17849338 U2_VC_UTSN  2e6 TC=0,0 
C_U2_C10         U2_N17804705 U2_N17804691  15e-12  
V_U2_V4         U2_N17772694 U2_N17772955 705m
X_U2_U189         U2_N17560757 N233506 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U2_D5         0 U2_N17946673 D_D111 
X_U2_U187         U2_GATE_NB U2_SSP U2_PRE_CHG_DIS OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U2_V12         U2_N17088404 0 7
X_U2_U20         U2_N17829079 U2_TON_RST_CALC U2_TON_RST AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U2_C14         U2_N17849338 0  8e-12  TC=0,0 
X_U2_U5         U2_N17772694 U2_VC_PFM d_d PARAMS:
E_U2_ABM20         U2_RAMP 0 VALUE { IF(V(U2_N17946673)<0.99,V(U2_N17946673),1)
+     }
D_U2_D2         U2_N16870555 U2_N16870551 D_D1 
E_U2_ABM18         U2_IC_UTSN 0 VALUE {
+  IF(V(U2_IC_PFM)<(0.053*V(VIN)*1e-6+5e-9),V(U2_N17849298),0)    }
X_U2_U192         U2_N17509498 U2_SSP U2_N17506014 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U191         U2_N17665856 U2_T_PFM U2_N17671750 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U2_ABM24         U2_IC_PFM 0 VALUE {
+  IF(V(U2_HV_LD)>0.5,(V(U2_VC_PFM)-0.7)/7.5k,V(U2_IC_PFM_INT))    }
X_U2_U194         COMP U2_N17965788 U2_HV_LD COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U2_ABM13         U2_N17849352 0 VALUE { 
+ {V(U2_ICLMP_PFM)+(V(VIN)*0.0002e-6)-0.5e-6}    }
D_U2_D4         0 U2_N16870732 D_D1 
V_U2_V2         U2_N16870551 0 2
X_U2_H5    0 U2_N17772955 U2_ICLMP_PFM 0 Ton_Timer_U2_H5 
G_U2_ABMII5         U2_N17849375 U2_VC_UTSN VALUE { V(U2_N17849352)/12    }
V_U2_V13         U2_VC_PFM U2_N17420250 0.7
X_U2_S2    U2_PRE_CHG_DIS 0 U2_N16870555 0 Ton_Timer_U2_S2 
E_U2_GAIN2         U2_N18106249 0 VALUE {1 * V(ISENSE)}
V_U2_V16         U2_N17849375 0 20
D_U2_D6         0 U2_N17088400 D_D1 
X_U2_U190         U2_N17592403 N233201 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U197         U2_SS_END U2_HV_LD U2_N17972134 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U2_D7         U2_N17946673 U2_N17946701 D_D111 
R_U2_R5         VIN U2_N16870732  1k  
X_U2_U198         U2_SS_END FPWM_MODE U2_N18056806 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U199         FPWM_MODE U2_N17984877 U2_N17973219 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U2_ABM2I1         U2_N16870732 0 VALUE { IF(V(SDWN) > 0.5,0,  
+ ((V(COMP)-0.7)*1m))   }
E_U2_ABM23         U2_IC_PFM_INT 0 VALUE {
+  IF(V(U2_SS_END)>0.5,(IF(V(ULTRASONIC_MODE)>0.5,(MAX((V(U2_VC_PFM)-0.7)/15k,  
+ 0.052*V(VIN)*1e-6)),(V(U2_VC_PFM)-0.7)/15k)),(V(U2_VC_PFM)-0.7)/15k)   }
X_U2_S4    U2_N18088551 0 U2_N17946673 0 Ton_Timer_U2_S4 
R_U2_R6         U2_N18106249 U2_ISENSE_FILT  2k  
X_U2_S1    U2_PRE_CHG_DIS 0 VOUT U2_N16870501 Ton_Timer_U2_S1 
G_U2_ABMII2         U2_N17946701 U2_N17946673 VALUE {
+  IF(V(U2_N18056806)>0.5,10e-9,0)    }
R_U2_R7         U2_N17420250 0  3.25e6  
C_U2_C6         0 U2_ISENSE_FILT  1n  
X_U2_U196         FPWM_MODE U2_N18085635 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U21         U2_N17671750 U2_TON_RST N17592776 U2_N17592403
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_R1         0 U2_N16870487  530k  
X_U2_U22         U2_N17506014 N233201 U2_N17665856 N17668526
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V14         U2_N17639879 0 1
C_C15         0 FB  200f IC=0 
R_R33         N16481353 0  1e6  
X_U19         GATE_N N260537 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
.IC         V(COMP )=0
.ENDS TPS61253A_TRANS
*$
.subckt TPS61253A_TRANS_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=1e9 Ron=1 Voff=0.2 Von=0.8
.ends TPS61253A_TRANS_S3
*$
.subckt Soft_start_U549_S68 1 2 3 4  
S_U549_S68         3 4 1 2 _U549_S68
RS_U549_S68         1 2 1G
.MODEL         _U549_S68 VSWITCH Roff=100e9 Ron=2e3 Voff=0.2 Von=0.8
.ends Soft_start_U549_S68
*$
.subckt FAULTS_U550_S5 1 2 3 4  
S_U550_S5         3 4 1 2 _U550_S5
RS_U550_S5         1 2 1G
.MODEL         _U550_S5 VSWITCH Roff=100e9 Ron=1m Voff=0.2 Von=0.8
.ends FAULTS_U550_S5
*$
.subckt FAULTS_U550_S4 1 2 3 4  
S_U550_S4         3 4 1 2 _U550_S4
RS_U550_S4         1 2 1G
.MODEL         _U550_S4 VSWITCH Roff=100e9 Ron=1m Voff=0.2 Von=0.8
.ends FAULTS_U550_S4
*$
.subckt Driver_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e6 Ron=1m Voff=0.2 Von=0.8
.ends Driver_U5_S3
*$
.subckt Driver_U5_S1 1 2 3 4  
S_U5_S1         3 4 1 2 _U5_S1
RS_U5_S1         1 2 1G
.MODEL         _U5_S1 VSWITCH Roff=1e6 Ron=40m Voff=0.2 Von=0.8
.ends Driver_U5_S1
*$
.subckt Driver_U5_F1 1 2 3 4  
F_U5_F1         3 4 VF_U5_F1 1
VF_U5_F1         1 2 0V
.ends Driver_U5_F1
*$
.subckt Driver_U5_S2 1 2 3 4  
S_U5_S2         3 4 1 2 _U5_S2
RS_U5_S2         1 2 1G
.MODEL         _U5_S2 VSWITCH Roff=1e6 Ron=60m Voff=0.2 Von=0.8
.ends Driver_U5_S2
*$
.subckt Driver_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.2 Von=0.8
.ends Driver_U5_S4
*$
.subckt Driver_U5_H3 1 2 3 4  
H_U5_H3         3 4 VH_U5_H3 1
VH_U5_H3         1 2 0V
.ends Driver_U5_H3
*$
.subckt Driver_U5_H1 1 2 3 4  
H_U5_H1         3 4 VH_U5_H1 1
VH_U5_H1         1 2 0V
.ends Driver_U5_H1
*$
.subckt ErrorAmp_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1450MEG Ron=100 Voff=0.2V Von=0.8V
.ends ErrorAmp_U1_S1
*$
.subckt ErrorAmp_U1_H5 1 2 3 4  
H_U1_H5         3 4 VH_U1_H5 {8}
VH_U1_H5         1 2 0V
.ends ErrorAmp_U1_H5
*$
.subckt TPS61253A_TRANS_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=100e9 Ron={5/5m} Voff=0.2 Von=0.8
.ends TPS61253A_TRANS_S2
*$
.subckt Ton_Timer_U2_S5 1 2 3 4  
S_U2_S5         3 4 1 2 _U2_S5
RS_U2_S5         1 2 1G
.MODEL         _U2_S5 VSWITCH Roff=100e9 Ron=70k Voff=0.2 Von=0.8
.ends Ton_Timer_U2_S5
*$
.subckt Ton_Timer_U2_F1 1 2 3 4  
F_U2_F1         3 4 VF_U2_F1 4
VF_U2_F1         1 2 0V
.ends Ton_Timer_U2_F1
*$
.subckt Ton_Timer_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL         _U2_S3 VSWITCH Roff=10e9 Ron=1m Voff=0.2 Von=0.8
.ends Ton_Timer_U2_S3
*$
.subckt Ton_Timer_U2_H5 1 2 3 4  
H_U2_H5         3 4 VH_U2_H5 {1}
VH_U2_H5         1 2 0V
.ends Ton_Timer_U2_H5
*$
.subckt Ton_Timer_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Ton_Timer_U2_S2
*$
.subckt Ton_Timer_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL         _U2_S4 VSWITCH Roff=100e9 Ron=1m Voff=0.2 Von=0.8
.ends Ton_Timer_U2_S4
*$
.subckt Ton_Timer_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Ton_Timer_U2_S1
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT D_Dnew 1 2
D1 1 2 DD7
.MODEL DD7 D( IS=1e-15 TT=10p Rs=0.005 N=.01 )
.ENDS D_Dnew
*$
.SUBCKT VC_RES1_10K	1 2	4 5
ERES	1	3	VALUE = { IF(V(4,5)>0,I(VSENSE)*34K/V(4,5),0) }
VSENSE	3	2	DC	0V
.ENDS
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT VC_RES1_68k	1 2	4 5
ERES	1	3	VALUE = { IF(V(4,5)>0,I(VSENSE)*68k/V(4,5),0) }
VSENSE	3	2	DC	0V
.ENDS
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.model Mbreakp PMOS VTO=-0.6 KP=0.1 W=450n L=10n LAMBDA=0.12 RDS=90000
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
*$
.MODEL D_D111 D( IS=1e-15 TT=10p Rs=0.05 N=.001 )
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
