void ddr_ddrc_regs_print() {

	unsigned int *UMCTL2_REG_BASE = (unsigned int *)(0xBF042000);
	unsigned int *DDR4_PHY_REG_BASE = (unsigned int *)(0xBF043000);
	/*
	unsigned int reg_num = 0;
	for ( ; reg_num < 1024; ++reg_num ) {
		printf("0x%X : 0x%X\n", reg_num * 4, UMCTL2_REG_BASE[reg_num]);
	}
	*/
	printf("\nUMCTL2 registers:\n");
	printf("Status registers:\n\n");

	printf("STAT 0x%03X: 0x%08X\n",		0x004, UMCTL2_REG_BASE[0x004 / 4]);
	printf("MRSTAT 0x%03X: 0x%08X\n",	0x018, UMCTL2_REG_BASE[0x018 / 4]);
	printf("ECCSTAT 0x%03X: 0x%08X\n",	0x078, UMCTL2_REG_BASE[0x078 / 4]);
	printf("ECCERRCNT 0x%03X: 0x%08X\n",0x080, UMCTL2_REG_BASE[0x080 / 4]);
	printf("DFISTAT 0x%03X: 0x%08X\n",	0x1BC, UMCTL2_REG_BASE[0x1BC / 4]);
	printf("DBGSTAT 0x%03X: 0x%08X\n",	0x310, UMCTL2_REG_BASE[0x310 / 4]);
	printf("PSTAT 0x%03X: 0x%08X\n",	0x3FC, UMCTL2_REG_BASE[0x3FC / 4]);
	printf("SBRSTAT 0x%03X: 0x%08X\n",	0xF28, UMCTL2_REG_BASE[0x000 / 4]);

	printf("\n\nDDR4 Phy registers:\n");
	printf("Status registers:\n\n");

	printf("RIDR 0x%03X: 0x%08X\n",		0x000, DDR4_PHY_REG_BASE[0x00 / 4]);
	printf("PGSR0 0x%03X: 0x%08X\n",	0x030, DDR4_PHY_REG_BASE[0x30 / 4]);
	printf("PGSR1 0x%03X: 0x%08X\n",	0x004, DDR4_PHY_REG_BASE[0x34 / 4]);
	printf("PLLGR 0x%03X: 0x%08X\n",	0x080, DDR4_PHY_REG_BASE[0x80 / 4]);
	printf("DCUSR0 0x%03X: 0x%08X\n",	0x318, DDR4_PHY_REG_BASE[0x318 / 4]);
	printf("DCUSR1 0x%03X: 0x%08X\n",	0x31C, DDR4_PHY_REG_BASE[0x31C / 4]);
	printf("BISTGSR 0x%03X: 0x%08X\n",	0x430, DDR4_PHY_REG_BASE[0x430 / 4]);
	printf("BISTWER0 0x%03X: 0x%08X\n",	0x434, DDR4_PHY_REG_BASE[0x434 / 4]);
	printf("BISTWER1 0x%03X: 0x%08X\n",	0x438, DDR4_PHY_REG_BASE[0x438 / 4]);
	printf("BISTBER0 0x%03X: 0x%08X\n",	0x43C, DDR4_PHY_REG_BASE[0x43C / 4]);
	printf("BISTBER1 0x%03X: 0x%08X\n",	0x440, DDR4_PHY_REG_BASE[0x440 / 4]);
	printf("BISTBER2 0x%03X: 0x%08X\n",	0x444, DDR4_PHY_REG_BASE[0x444 / 4]);
	printf("BISTBER3 0x%03X: 0x%08X\n",	0x448, DDR4_PHY_REG_BASE[0x448 / 4]);
	printf("BISTBER4 0x%03X: 0x%08X\n",	0x44C, DDR4_PHY_REG_BASE[0x43C / 4]);
	printf("BISTWCSR 0x%03X: 0x%08X\n",	0x450, DDR4_PHY_REG_BASE[0x450 / 4]);
	printf("ZQRC 0x%03X: 0x%08X\n",		0x680, DDR4_PHY_REG_BASE[0x680 / 4]);
	printf("ZQ0SR 0x%03X: 0x%08X\n",	0x68C, DDR4_PHY_REG_BASE[0x68C / 4]);
	printf("ZQ1SR 0x%03X: 0x%08X\n",	0x700, DDR4_PHY_REG_BASE[0x700 / 4]);
	printf("DX0RSR0 0x%03X: 0x%08X\n",	0x7D0, DDR4_PHY_REG_BASE[0x7D0 / 4]);
	printf("DX0RSR1 0x%03X: 0x%08X\n",	0x7D4, DDR4_PHY_REG_BASE[0x7D4 / 4]);
	printf("DX0RSR2 0x%03X: 0x%08X\n",	0x7D8, DDR4_PHY_REG_BASE[0x7D8 / 4]);
	printf("DX0RSR3 0x%03X: 0x%08X\n",	0x7DC, DDR4_PHY_REG_BASE[0x7DC / 4]);
	printf("DX0GSR0 0x%03X: 0x%08X\n",	0x7E0, DDR4_PHY_REG_BASE[0x7E0 / 4]);
	printf("DX0GSR1 0x%03X: 0x%08X\n",	0x7E4, DDR4_PHY_REG_BASE[0x7E4 / 4]);
	printf("DX0GSR2 0x%03X: 0x%08X\n",	0x7E8, DDR4_PHY_REG_BASE[0x7E8 / 4]);
	printf("DX0GSR3 0x%03X: 0x%08X\n",	0x7EC, DDR4_PHY_REG_BASE[0x7EC / 4]);

	printf("\nControl registers:\n\n");

	printf("PGCR1 0x%03X: 0x%08X\n",	0x014, DDR4_PHY_REG_BASE[0x014 / 4]);
	printf("PLLCR 0x%03X: 0x%08X\n",	0x080, DDR4_PHY_REG_BASE[0x080 / 4]);
	printf("PGCR2 0x%03X: 0x%08X\n",	0x018, DDR4_PHY_REG_BASE[0x018 / 4]);
	printf("PTR1 0x%03X: 0x%08X\n",		0x044, DDR4_PHY_REG_BASE[0x044 / 4]);
	printf("PTR3 0x%03X: 0x%08X\n",		0x04C, DDR4_PHY_REG_BASE[0x04C / 4]);
	printf("PTR4 0x%03X: 0x%08X\n",		0x050, DDR4_PHY_REG_BASE[0x050 / 4]);
	printf("DTPR0 0x%03X: 0x%08X\n",	0x110, DDR4_PHY_REG_BASE[0x110 / 4]);
	printf("DTPR1 0x%03X: 0x%08X\n",	0x114, DDR4_PHY_REG_BASE[0x114 / 4]);
	printf("DTPR2 0x%03X: 0x%08X\n",	0x118, DDR4_PHY_REG_BASE[0x118 / 4]);
	printf("DTPR3 0x%03X: 0x%08X\n",	0x11C, DDR4_PHY_REG_BASE[0x11C / 4]);
	printf("DTPR4 0x%03X: 0x%08X\n",	0x120, DDR4_PHY_REG_BASE[0x120 / 4]);
	printf("DTPR5 0x%03X: 0x%08X\n",	0x124, DDR4_PHY_REG_BASE[0x124 / 4]);
	printf("MR0 0x%03X: 0x%08X\n",		0x180, DDR4_PHY_REG_BASE[0x180 / 4]);
	printf("MR1 0x%03X: 0x%08X\n",		0x184, DDR4_PHY_REG_BASE[0x184 / 4]);
	printf("MR2 0x%03X: 0x%08X\n",		0x188, DDR4_PHY_REG_BASE[0x188 / 4]);
	printf("MR3 0x%03X: 0x%08X\n",		0x18C, DDR4_PHY_REG_BASE[0x18C / 4]);
	printf("PIR 0x%03X: 0x%08X\n",		0x004, DDR4_PHY_REG_BASE[0x004 / 4]);
	printf("DX0BDLR2 0x%03X: 0x%08X\n",	0x748, DDR4_PHY_REG_BASE[0x748 / 4]);
	printf("DX1BDLR2 0x%03X: 0x%08X\n",	0x848, DDR4_PHY_REG_BASE[0x848 / 4]);
	printf("DX2BDLR2 0x%03X: 0x%08X\n",	0x948, DDR4_PHY_REG_BASE[0x948 / 4]);
	printf("DX3BDLR2 0x%03X: 0x%08X\n",	0xA48, DDR4_PHY_REG_BASE[0xA48 / 4]);
	printf("DX4BDLR2 0x%03X: 0x%08X\n",	0xB48, DDR4_PHY_REG_BASE[0xB48 / 4]);
	printf("DXCCR 0x%03X: 0x%08X\n",	0x088, DDR4_PHY_REG_BASE[0x088 / 4]);
	printf("RFSHCTL3 0x%03X: 0x%08X\n",	0x060, UMCTL2_REG_BASE[0x060 / 4]);
	printf("PCTRL_0 0x%03X: 0x%08X\n",	0x490, UMCTL2_REG_BASE[0x490 / 4]);
	printf("\n");
	printf("INIT3 0x%03X: 0x%08X\n",	0x0DC, UMCTL2_REG_BASE[0x0DC / 4]);
	printf("INIT4 0x%03X: 0x%08X\n",	0x0E0, UMCTL2_REG_BASE[0x0E0 / 4]);
	printf("DFITMG0 0x%03X: 0x%08X\n",	0x190, UMCTL2_REG_BASE[0x190 / 4]);
	printf("DFITMG1 0x%03X: 0x%08X\n",	0x194, UMCTL2_REG_BASE[0x194 / 4]);
	printf("DRAMTMG0 0x%03X: 0x%08X\n",	0x100, UMCTL2_REG_BASE[0x100 / 4]);
	printf("DRAMTMG1 0x%03X: 0x%08X\n",	0x104, UMCTL2_REG_BASE[0x104 / 4]);
	printf("DRAMTMG2 0x%03X: 0x%08X\n",	0x108, UMCTL2_REG_BASE[0x108 / 4]);
	printf("DRAMTMG3 0x%03X: 0x%08X\n",	0x10C, UMCTL2_REG_BASE[0x10C / 4]);
	printf("DRAMTMG4 0x%03X: 0x%08X\n",	0x110, UMCTL2_REG_BASE[0x110 / 4]);
	printf("DRAMTMG5 0x%03X: 0x%08X\n",	0x114, UMCTL2_REG_BASE[0x114 / 4]);
	printf("DRAMTMG6 0x%03X: 0x%08X\n",	0x118, UMCTL2_REG_BASE[0x118 / 4]);
	printf("DRAMTMG7 0x%03X: 0x%08X\n",	0x11C, UMCTL2_REG_BASE[0x11C / 4]);
	printf("DRAMTMG8 0x%03X: 0x%08X\n",	0x120, UMCTL2_REG_BASE[0x120 / 4]);
	printf("ADDRMAP0 0x%03X: 0x%08X\n",	0x200, UMCTL2_REG_BASE[0x200 / 4]);
	printf("ADDRMAP1 0x%03X: 0x%08X\n",	0x204, UMCTL2_REG_BASE[0x204 / 4]);
	printf("ADDRMAP2 0x%03X: 0x%08X\n",	0x208, UMCTL2_REG_BASE[0x208 / 4]);
	printf("ADDRMAP3 0x%03X: 0x%08X\n",	0x20C, UMCTL2_REG_BASE[0x20C / 4]);
	printf("ADDRMAP4 0x%03X: 0x%08X\n",	0x210, UMCTL2_REG_BASE[0x210 / 4]);
	printf("ADDRMAP5 0x%03X: 0x%08X\n",	0x214, UMCTL2_REG_BASE[0x214 / 4]);
	printf("ADDRMAP6 0x%03X: 0x%08X\n",	0x218, UMCTL2_REG_BASE[0x218 / 4]);
	printf("SARBASE0 0x%03X: 0x%08X\n",	0xF04, UMCTL2_REG_BASE[0xF04 / 4]);
	printf("SARSIZE0 0x%03X: 0x%08X\n",	0xF08, UMCTL2_REG_BASE[0xF08 / 4]);
	printf("SARBASE1 0x%03X: 0x%08X\n",	0xF0C, UMCTL2_REG_BASE[0xF0C / 4]);
	printf("SARSIZE1 0x%03X: 0x%08X\n",	0xF10, UMCTL2_REG_BASE[0xF10 / 4]);
	printf("SARBASE2 0x%03X: 0x%08X\n",	0xF14, UMCTL2_REG_BASE[0xF14 / 4]);
	printf("SARSIZE2 0x%03X: 0x%08X\n",	0xF18, UMCTL2_REG_BASE[0xF18 / 4]);
	printf("RFSHTMG 0x%03X: 0x%08X\n",	0x064, UMCTL2_REG_BASE[0x064 / 4]);
	printf("ODTCFG 0x%03X: 0x%08X\n",	0x240, UMCTL2_REG_BASE[0x240 / 4]);
	printf("ODTMAP 0x%03X: 0x%08X\n",	0x244, UMCTL2_REG_BASE[0x244 / 4]);
	printf("ZQCTL0 0x%03X: 0x%08X\n",	0x180, UMCTL2_REG_BASE[0x180 / 4]);
	printf("ECCCFG0 0x%03X: 0x%08X\n",	0x070, UMCTL2_REG_BASE[0x070 / 4]);
	printf("INIT0 0x%03X: 0x%08X\n",	0x0D0, UMCTL2_REG_BASE[0x0D0 / 4]);
	printf("DFIUPD0 0x%03X: 0x%08X\n",	0x1A0, UMCTL2_REG_BASE[0x1A0 / 4]);
	printf("MSTR 0x%03X: 0x%08X\n",		0x000, UMCTL2_REG_BASE[0x000 / 4]);
	printf("MRCTRL0 0x%03X: 0x%08X\n",	0x010, UMCTL2_REG_BASE[0x010 / 4]);
	printf("MRCTRL1 0x%03X: 0x%08X\n",	0x014, UMCTL2_REG_BASE[0x014 / 4]);

	mdelay(100);
	
}