<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\PROJECT\temp\gowin\hdmi_colorbar\impl\synthesize\rev_1\hdmi_colorbar.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\PROJECT\temp\gowin\hdmi_colorbar\src\tangnano_hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\PROJECT\temp\gowin\hdmi_colorbar\src\tangnano_hdmi.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 13 05:03:52 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>487</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>778</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>video_clock</td>
<td>Base</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>15.873</td>
<td></td>
<td></td>
<td>vclk_out_reg </td>
</tr>
<tr>
<td>CLOCK_24M</td>
<td>Base</td>
<td>41.666</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>XTAL_IN </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.002
<td>0.000</td>
<td>3.968</td>
<td></td>
<td>CLOCK_24M</td>
<td></td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.968</td>
<td>252.004
<td>0.000</td>
<td>1.984</td>
<td></td>
<td>CLOCK_24M</td>
<td></td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.968</td>
<td>252.004
<td>0.000</td>
<td>1.984</td>
<td></td>
<td>CLOCK_24M</td>
<td></td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.001
<td>0.000</td>
<td>5.952</td>
<td></td>
<td>CLOCK_24M</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>video_clock</td>
<td>68.612(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>398.342(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLOCK_24M!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>video_clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_24M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_24M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.426</td>
<td>vclk_reg_Z[1]/Q</td>
<td>vclk_reg_Z[2]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>1.910</td>
</tr>
<tr>
<td>2</td>
<td>6.071</td>
<td>vclk_reg_Z[4]/Q</td>
<td>vclk_out_reg_Z/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>1.265</td>
</tr>
<tr>
<td>3</td>
<td>6.539</td>
<td>vclk_reg_Z[4]/Q</td>
<td>vclk_reg_Z[0]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>0.797</td>
</tr>
<tr>
<td>4</td>
<td>6.542</td>
<td>vclk_reg_Z[0]/Q</td>
<td>vclk_reg_Z[1]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>0.794</td>
</tr>
<tr>
<td>5</td>
<td>6.542</td>
<td>vclk_reg_Z[2]/Q</td>
<td>vclk_reg_Z[3]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>0.794</td>
</tr>
<tr>
<td>6</td>
<td>6.542</td>
<td>vclk_reg_Z[3]/Q</td>
<td>vclk_reg_Z[4]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>0.794</td>
</tr>
<tr>
<td>7</td>
<td>25.108</td>
<td>u3/u_enc_b/qm_reg_Z[3]/Q</td>
<td>u3/u_enc_b/cnt_Z[4]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.975</td>
</tr>
<tr>
<td>8</td>
<td>25.195</td>
<td>u3/u_enc_r/qm_reg_Z[2]/Q</td>
<td>u3/u_enc_r/cnt_Z[3]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.888</td>
</tr>
<tr>
<td>9</td>
<td>25.287</td>
<td>u3/u_enc_b/qm_reg_Z[3]/Q</td>
<td>u3/u_enc_b/cnt_Z[3]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.796</td>
</tr>
<tr>
<td>10</td>
<td>25.502</td>
<td>u3/u_enc_r/qm_reg_Z[2]/Q</td>
<td>u3/u_enc_r/cnt_Z[4]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.581</td>
</tr>
<tr>
<td>11</td>
<td>25.820</td>
<td>u3/u_enc_g/qm_reg_Z[0]/Q</td>
<td>u3/u_enc_g/cnt_Z[4]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.263</td>
</tr>
<tr>
<td>12</td>
<td>25.992</td>
<td>u3/u_enc_g/qm_reg_Z[0]/Q</td>
<td>u3/u_enc_g/cnt_Z[3]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.091</td>
</tr>
<tr>
<td>13</td>
<td>26.209</td>
<td>u3/u_enc_b/qm_reg_Z[1]/Q</td>
<td>u3/u_enc_b/cnt_Z[2]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.874</td>
</tr>
<tr>
<td>14</td>
<td>26.483</td>
<td>u3/u_enc_r/qm_reg_Z[2]/Q</td>
<td>u3/u_enc_r/cnt_Z[2]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.600</td>
</tr>
<tr>
<td>15</td>
<td>26.569</td>
<td>u3/u_enc_b/qm_reg_Z[1]/Q</td>
<td>u3/u_enc_b/qout_reg[7]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.514</td>
</tr>
<tr>
<td>16</td>
<td>26.569</td>
<td>u3/u_enc_b/qm_reg_Z[1]/Q</td>
<td>u3/u_enc_b/qout_reg[9]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.514</td>
</tr>
<tr>
<td>17</td>
<td>26.582</td>
<td>u1/hcount_Z[6]/Q</td>
<td>u1/cb_bout_reg_Z[1]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.857</td>
</tr>
<tr>
<td>18</td>
<td>26.587</td>
<td>u1/hcount_Z[6]/Q</td>
<td>u1/cb_bout_reg_Z[6]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.853</td>
</tr>
<tr>
<td>19</td>
<td>26.587</td>
<td>u1/hcount_Z[6]/Q</td>
<td>u1/cb_bout_reg_Z[7]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.853</td>
</tr>
<tr>
<td>20</td>
<td>26.847</td>
<td>u3/u_enc_r/qm_reg_Z[2]/Q</td>
<td>u3/u_enc_r/qout_reg[6]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.236</td>
</tr>
<tr>
<td>21</td>
<td>26.911</td>
<td>u3/u_enc_r/qm_reg_Z[2]/Q</td>
<td>u3/u_enc_r/qout_reg[7]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.172</td>
</tr>
<tr>
<td>22</td>
<td>26.943</td>
<td>u1/hcount_Z[6]/Q</td>
<td>u1/cb_bout_reg_Z[2]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.497</td>
</tr>
<tr>
<td>23</td>
<td>26.943</td>
<td>u1/hcount_Z[6]/Q</td>
<td>u1/cb_bout_reg_Z[4]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.497</td>
</tr>
<tr>
<td>24</td>
<td>26.943</td>
<td>u1/hcount_Z[6]/Q</td>
<td>u1/cb_bout_reg_Z[5]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.497</td>
</tr>
<tr>
<td>25</td>
<td>26.966</td>
<td>u3/u_enc_r/qm_reg_Z[2]/Q</td>
<td>u3/u_enc_r/qout_reg[0]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.117</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.550</td>
<td>u3/u_enc_r/qout_reg[8]/Q</td>
<td>u3/u_ser_dat2/D8</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.550</td>
<td>u3/u_enc_r/qout_reg[6]/Q</td>
<td>u3/u_ser_dat2/D6</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.570</td>
<td>vclk_reg_Z[0]/Q</td>
<td>vclk_reg_Z[1]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>vclk_reg_Z[2]/Q</td>
<td>vclk_reg_Z[3]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>vclk_reg_Z[3]/Q</td>
<td>vclk_reg_Z[4]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>vclk_reg_Z[4]/Q</td>
<td>vclk_reg_Z[0]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.576</td>
<td>u2/delay_de_reg[1]/Q</td>
<td>u3/u_enc_b/de_reg/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>8</td>
<td>0.582</td>
<td>u2/delay_hs_reg_Z[0]/Q</td>
<td>u2/delay_hs_reg_Z[1]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>9</td>
<td>0.583</td>
<td>u3/u_enc_r/qout_reg[5]/Q</td>
<td>u3/u_ser_dat2/D5</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u1/vblank_reg/Q</td>
<td>u1/vblank_reg/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u1/lampcount_Z[3]/Q</td>
<td>u1/lampcount_Z[3]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u1/areastate_Z[5]/Q</td>
<td>u1/areastate_Z[5]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u1/areastate_Z[20]/Q</td>
<td>u1/areastate_Z[20]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u1/areastate_Z[19]/Q</td>
<td>u1/areastate_Z[19]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>u1/areastate_Z[15]/Q</td>
<td>u1/areastate_Z[15]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>u2/vec_y_reg_Z/Q</td>
<td>u2/vec_y_reg_Z/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>u1/areastate_Z[8]/Q</td>
<td>u1/areastate_Z[8]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>u1/areastate_Z[16]/Q</td>
<td>u1/areastate_Z[16]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>u1/areastate_Z[10]/Q</td>
<td>u1/areastate_Z[10]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.715</td>
<td>u1/areastate_Z[4]/Q</td>
<td>u1/areastate_Z[4]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>21</td>
<td>0.853</td>
<td>u0/count_reg_Z[1]/Q</td>
<td>u0/count_reg_Z[1]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>22</td>
<td>0.854</td>
<td>u1/vcount_Z[1]/Q</td>
<td>u1/vcount_Z[1]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>23</td>
<td>0.854</td>
<td>u0/count_reg_Z[5]/Q</td>
<td>u0/count_reg_Z[5]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>24</td>
<td>0.854</td>
<td>u0/count_reg_Z[11]/Q</td>
<td>u0/count_reg_Z[11]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>25</td>
<td>0.854</td>
<td>u0/count_reg_Z[13]/Q</td>
<td>u0/count_reg_Z[13]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td>2</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td>3</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_out_reg_Z</td>
</tr>
<tr>
<td>4</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td>5</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td>6</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td>7</td>
<td>2.254</td>
<td>3.504</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td>8</td>
<td>2.254</td>
<td>3.504</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td>9</td>
<td>2.254</td>
<td>3.504</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_out_reg_Z</td>
</tr>
<tr>
<td>10</td>
<td>2.254</td>
<td>3.504</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[2]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[1]/Q</td>
</tr>
<tr>
<td>3.821</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>vclk_reg_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.452, 76.009%; tC2Q: 0.458, 23.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_out_reg_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">vclk_out_reg_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_out_reg_Z</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 63.779%; tC2Q: 0.458, 36.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/Q</td>
</tr>
<tr>
<td>2.708</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>vclk_reg_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.339, 42.517%; tC2Q: 0.458, 57.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[0]/Q</td>
</tr>
<tr>
<td>2.705</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>vclk_reg_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.336, 42.293%; tC2Q: 0.458, 57.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[2]/Q</td>
</tr>
<tr>
<td>2.705</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>vclk_reg_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.336, 42.293%; tC2Q: 0.458, 57.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[3]/Q</td>
</tr>
<tr>
<td>2.705</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>vclk_reg_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.336, 42.293%; tC2Q: 0.458, 57.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_b/qm_reg_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>u3/u_enc_b/qm_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qm_reg_Z[3]/Q</td>
</tr>
<tr>
<td>5.446</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>u3/u_enc_b/num_1_cZ[3]/I0</td>
</tr>
<tr>
<td>6.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_1_cZ[3]/F</td>
</tr>
<tr>
<td>6.551</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>u3/u_enc_b/num_3_cZ[3]/I0</td>
</tr>
<tr>
<td>7.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_3_cZ[3]/F</td>
</tr>
<tr>
<td>8.465</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>u3/u_enc_b/num[3]/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num[3]/F</td>
</tr>
<tr>
<td>9.102</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>u3/u_enc_b/un1_cnt_2_sqmuxa_a0_0_cZ/I1</td>
</tr>
<tr>
<td>9.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_cnt_2_sqmuxa_a0_0_cZ/F</td>
</tr>
<tr>
<td>9.930</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td>u3/u_enc_b/un1_cnt_2_sqmuxa_0_1_cZ/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_cnt_2_sqmuxa_0_1_cZ/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>u3/u_enc_b/un1_cnt_2_sqmuxa_0/I1</td>
</tr>
<tr>
<td>12.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_cnt_2_sqmuxa_0/F</td>
</tr>
<tr>
<td>13.289</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>u3/u_enc_b/un8_m9_1_1_0_cZ/I1</td>
</tr>
<tr>
<td>14.350</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_m9_1_1_0_cZ/F</td>
</tr>
<tr>
<td>14.769</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td>u3/u_enc_b/un8_m9_1_cZ/I3</td>
</tr>
<tr>
<td>15.868</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_m9_1_cZ/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>u3/u_enc_b/un8_m9_cZ/I3</td>
</tr>
<tr>
<td>17.315</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_m9_cZ/F</td>
</tr>
<tr>
<td>17.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>u3/u_enc_b/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/cnt_Z[4]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>u3/u_enc_b/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.557, 61.232%; route: 4.959, 35.488%; tC2Q: 0.458, 3.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qm_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_r/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u3/u_enc_r/qm_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qm_reg_Z[2]/Q</td>
</tr>
<tr>
<td>5.485</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>u3/u_enc_r/SUM_3_a2[0]/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/SUM_3_a2[0]/F</td>
</tr>
<tr>
<td>6.133</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>u3/u_enc_r/g0_12_1_cZ/I0</td>
</tr>
<tr>
<td>7.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12_1_cZ/F</td>
</tr>
<tr>
<td>7.237</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u3/u_enc_r/g0_12/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12/F</td>
</tr>
<tr>
<td>9.486</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/un122_de_reg_N_2L1_cZ/I2</td>
</tr>
<tr>
<td>10.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg_N_2L1_cZ/F</td>
</tr>
<tr>
<td>11.411</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/I2</td>
</tr>
<tr>
<td>12.213</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u3/u_enc_r/un1_de_reg_mb[0]/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb[0]/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u3/u_enc_r/un1_num_2_xx_mm[2]/I3</td>
</tr>
<tr>
<td>14.483</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_num_2_xx_mm[2]/F</td>
</tr>
<tr>
<td>14.908</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>u3/u_enc_r/un8_axbxc2_0_1_cZ/I0</td>
</tr>
<tr>
<td>15.710</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_axbxc2_0_1_cZ/F</td>
</tr>
<tr>
<td>16.129</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u3/u_enc_r/un8_axbxc2_0_cZ/I2</td>
</tr>
<tr>
<td>17.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_axbxc2_0_cZ/F</td>
</tr>
<tr>
<td>17.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u3/u_enc_r/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_r/cnt_Z[3]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u3/u_enc_r/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.053, 57.986%; route: 5.377, 38.714%; tC2Q: 0.458, 3.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_b/qm_reg_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>u3/u_enc_b/qm_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qm_reg_Z[3]/Q</td>
</tr>
<tr>
<td>5.446</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>u3/u_enc_b/num_1_cZ[3]/I0</td>
</tr>
<tr>
<td>6.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_1_cZ[3]/F</td>
</tr>
<tr>
<td>6.551</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>u3/u_enc_b/num_3_cZ[3]/I0</td>
</tr>
<tr>
<td>7.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_3_cZ[3]/F</td>
</tr>
<tr>
<td>8.465</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>u3/u_enc_b/num[3]/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num[3]/F</td>
</tr>
<tr>
<td>9.102</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>u3/u_enc_b/un1_cnt_2_sqmuxa_a0_0_cZ/I1</td>
</tr>
<tr>
<td>9.924</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_cnt_2_sqmuxa_a0_0_cZ/F</td>
</tr>
<tr>
<td>9.930</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td>u3/u_enc_b/un1_cnt_2_sqmuxa_0_1_cZ/I2</td>
</tr>
<tr>
<td>10.956</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_cnt_2_sqmuxa_0_1_cZ/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>u3/u_enc_b/un1_cnt_2_sqmuxa_0/I1</td>
</tr>
<tr>
<td>12.474</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_cnt_2_sqmuxa_0/F</td>
</tr>
<tr>
<td>13.289</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>u3/u_enc_b/un1_num_2_xx_mm[1]/I3</td>
</tr>
<tr>
<td>13.915</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_num_2_xx_mm[1]/F</td>
</tr>
<tr>
<td>14.719</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][A]</td>
<td>u3/u_enc_b/un8_axbxc2_0_0_0/I2</td>
</tr>
<tr>
<td>15.818</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C15[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_axbxc2_0_0_0/F</td>
</tr>
<tr>
<td>16.314</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>u3/u_enc_b/un8_axbxc2_0/I2</td>
</tr>
<tr>
<td>17.136</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_axbxc2_0/F</td>
</tr>
<tr>
<td>17.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" font-weight:bold;">u3/u_enc_b/cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>u3/u_enc_b/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/cnt_Z[3]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>u3/u_enc_b/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.318, 60.294%; route: 5.020, 36.384%; tC2Q: 0.458, 3.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qm_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_r/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u3/u_enc_r/qm_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qm_reg_Z[2]/Q</td>
</tr>
<tr>
<td>5.485</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>u3/u_enc_r/SUM_3_a2[0]/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/SUM_3_a2[0]/F</td>
</tr>
<tr>
<td>6.133</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>u3/u_enc_r/g0_12_1_cZ/I0</td>
</tr>
<tr>
<td>7.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12_1_cZ/F</td>
</tr>
<tr>
<td>7.237</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u3/u_enc_r/g0_12/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12/F</td>
</tr>
<tr>
<td>9.486</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/un122_de_reg_N_2L1_cZ/I2</td>
</tr>
<tr>
<td>10.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg_N_2L1_cZ/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u3/u_enc_r/un1_cnt_2_sqmuxa_sx_cZ/I3</td>
</tr>
<tr>
<td>11.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_cnt_2_sqmuxa_sx_cZ/F</td>
</tr>
<tr>
<td>11.712</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][A]</td>
<td>u3/u_enc_r/un1_cnt_2_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>12.738</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C3[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_cnt_2_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>13.161</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u3/u_enc_r/un8_m7_0_N_2L1/I2</td>
</tr>
<tr>
<td>13.983</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_m7_0_N_2L1/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u3/u_enc_r/un8_m7_0_cZ/I3</td>
</tr>
<tr>
<td>15.609</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_m7_0_cZ/F</td>
</tr>
<tr>
<td>16.099</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u3/u_enc_r/un8_m7_cZ/I2</td>
</tr>
<tr>
<td>16.921</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_m7_cZ/F</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u3/u_enc_r/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_r/cnt_Z[4]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u3/u_enc_r/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.514, 62.691%; route: 4.609, 33.934%; tC2Q: 0.458, 3.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_g/qm_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_g/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>u3/u_enc_g/qm_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R3C9[0][B]</td>
<td style=" font-weight:bold;">u3/u_enc_g/qm_reg_Z[0]/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td>u3/u_enc_g/SUM_3_a2[0]/I0</td>
</tr>
<tr>
<td>6.036</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R2C10[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/SUM_3_a2[0]/F</td>
</tr>
<tr>
<td>6.461</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[3][A]</td>
<td>u3/u_enc_g/num_13_1_N_4L6/I0</td>
</tr>
<tr>
<td>7.560</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C11[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_1_N_4L6/F</td>
</tr>
<tr>
<td>8.381</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>u3/u_enc_g/num_13_1_cZ[2]/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_1_cZ[2]/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>u3/u_enc_g/num_13_cZ[2]/I2</td>
</tr>
<tr>
<td>9.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_cZ[2]/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>u3/u_enc_g/un122_de_reg/I1</td>
</tr>
<tr>
<td>11.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R2C12[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un122_de_reg/F</td>
</tr>
<tr>
<td>12.239</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>u3/u_enc_g/un8_m7_0_N_3L4_cZ/I0</td>
</tr>
<tr>
<td>12.865</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_m7_0_N_3L4_cZ/F</td>
</tr>
<tr>
<td>12.871</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td>u3/u_enc_g/un8_m7_0_N_4L6_cZ/I3</td>
</tr>
<tr>
<td>13.673</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_m7_0_N_4L6_cZ/F</td>
</tr>
<tr>
<td>14.092</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>u3/u_enc_g/un8_m7_0_cZ/I3</td>
</tr>
<tr>
<td>15.153</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_m7_0_cZ/F</td>
</tr>
<tr>
<td>15.571</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>u3/u_enc_g/un8_i_cZ[4]/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_i_cZ[4]/F</td>
</tr>
<tr>
<td>16.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_g/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>u3/u_enc_g/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_g/cnt_Z[4]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>u3/u_enc_g/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.161, 61.530%; route: 4.644, 35.014%; tC2Q: 0.458, 3.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_g/qm_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_g/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][B]</td>
<td>u3/u_enc_g/qm_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R3C9[0][B]</td>
<td style=" font-weight:bold;">u3/u_enc_g/qm_reg_Z[0]/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[1][A]</td>
<td>u3/u_enc_g/SUM_3_a2[0]/I0</td>
</tr>
<tr>
<td>6.036</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R2C10[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/SUM_3_a2[0]/F</td>
</tr>
<tr>
<td>6.461</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[3][A]</td>
<td>u3/u_enc_g/num_13_1_N_4L6/I0</td>
</tr>
<tr>
<td>7.560</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C11[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_1_N_4L6/F</td>
</tr>
<tr>
<td>8.381</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td>u3/u_enc_g/num_13_1_cZ[2]/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_1_cZ[2]/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[3][B]</td>
<td>u3/u_enc_g/num_13_cZ[2]/I2</td>
</tr>
<tr>
<td>9.834</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C10[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_cZ[2]/F</td>
</tr>
<tr>
<td>10.685</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>u3/u_enc_g/un1_de_reg_3_.m2_e_1/I1</td>
</tr>
<tr>
<td>11.784</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un1_de_reg_3_.m2_e_1/F</td>
</tr>
<tr>
<td>12.120</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>u3/u_enc_g/un1_de_reg_3_.m2_e/I1</td>
</tr>
<tr>
<td>12.942</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un1_de_reg_3_.m2_e/F</td>
</tr>
<tr>
<td>13.751</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>u3/u_enc_g/un8_4_m[0]/I2</td>
</tr>
<tr>
<td>14.573</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_4_m[0]/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>u3/u_enc_g/un8_axbxc2_1_cZ/I2</td>
</tr>
<tr>
<td>15.386</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_axbxc2_1_cZ/F</td>
</tr>
<tr>
<td>15.805</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>u3/u_enc_g/un8_axbxc2_cZ/I2</td>
</tr>
<tr>
<td>16.431</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_axbxc2_cZ/F</td>
</tr>
<tr>
<td>16.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">u3/u_enc_g/cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>u3/u_enc_g/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_g/cnt_Z[3]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>u3/u_enc_g/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.779, 59.422%; route: 4.854, 37.077%; tC2Q: 0.458, 3.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_b/qm_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>u3/u_enc_b/qm_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qm_reg_Z[1]/Q</td>
</tr>
<tr>
<td>5.437</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>u3/u_enc_b/num_9_0_a2_1_cZ[0]/I1</td>
</tr>
<tr>
<td>6.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_9_0_a2_1_cZ[0]/F</td>
</tr>
<tr>
<td>6.542</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>u3/u_enc_b/num_9_0_a2[0]/I0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_9_0_a2[0]/F</td>
</tr>
<tr>
<td>7.369</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>u3/u_enc_b/num_13_cZ[1]/I0</td>
</tr>
<tr>
<td>8.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_13_cZ[1]/F</td>
</tr>
<tr>
<td>9.407</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>u3/u_enc_b/un122_de_reg_0_0_cZ/I2</td>
</tr>
<tr>
<td>10.468</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_0_0_cZ/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>u3/u_enc_b/un122_de_reg_0/I3</td>
</tr>
<tr>
<td>11.710</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_0/F</td>
</tr>
<tr>
<td>12.542</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>u3/u_enc_b/un1_de_reg_3_.m2_e/I3</td>
</tr>
<tr>
<td>13.168</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_de_reg_3_.m2_e/F</td>
</tr>
<tr>
<td>13.995</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>u3/u_enc_b/un8_4_m[1]/I1</td>
</tr>
<tr>
<td>15.094</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_4_m[1]/F</td>
</tr>
<tr>
<td>15.588</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u3/u_enc_b/un8_axbxc1_0/I1</td>
</tr>
<tr>
<td>16.214</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_axbxc1_0/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u3/u_enc_b/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/cnt_Z[2]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u3/u_enc_b/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.187, 55.825%; route: 5.229, 40.615%; tC2Q: 0.458, 3.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qm_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_r/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u3/u_enc_r/qm_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qm_reg_Z[2]/Q</td>
</tr>
<tr>
<td>5.485</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>u3/u_enc_r/SUM_3_a2[0]/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/SUM_3_a2[0]/F</td>
</tr>
<tr>
<td>6.133</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>u3/u_enc_r/g0_12_1_cZ/I0</td>
</tr>
<tr>
<td>7.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12_1_cZ/F</td>
</tr>
<tr>
<td>7.237</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u3/u_enc_r/g0_12/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12/F</td>
</tr>
<tr>
<td>9.486</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/un122_de_reg_N_2L1_cZ/I2</td>
</tr>
<tr>
<td>10.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg_N_2L1_cZ/F</td>
</tr>
<tr>
<td>11.411</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/I2</td>
</tr>
<tr>
<td>12.213</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u3/u_enc_r/un1_de_reg_mb[0]/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb[0]/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u3/u_enc_r/un1_num_2_xx_mm[2]/I3</td>
</tr>
<tr>
<td>14.483</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_num_2_xx_mm[2]/F</td>
</tr>
<tr>
<td>14.908</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u3/u_enc_r/un8_axbxc1_0_cZ/I0</td>
</tr>
<tr>
<td>15.940</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_axbxc1_0_cZ/F</td>
</tr>
<tr>
<td>15.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u3/u_enc_r/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_r/cnt_Z[2]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u3/u_enc_r/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.184, 57.016%; route: 4.958, 39.346%; tC2Q: 0.458, 3.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_b/qm_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/qout_reg[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>u3/u_enc_b/qm_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qm_reg_Z[1]/Q</td>
</tr>
<tr>
<td>5.437</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>u3/u_enc_b/num_9_0_a2_1_cZ[0]/I1</td>
</tr>
<tr>
<td>6.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_9_0_a2_1_cZ[0]/F</td>
</tr>
<tr>
<td>6.542</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>u3/u_enc_b/num_9_0_a2[0]/I0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_9_0_a2[0]/F</td>
</tr>
<tr>
<td>7.369</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>u3/u_enc_b/num_13_cZ[1]/I0</td>
</tr>
<tr>
<td>8.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_13_cZ[1]/F</td>
</tr>
<tr>
<td>9.407</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>u3/u_enc_b/un122_de_reg_0_0_cZ/I2</td>
</tr>
<tr>
<td>10.468</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_0_0_cZ/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>u3/u_enc_b/un122_de_reg_0/I3</td>
</tr>
<tr>
<td>11.710</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_0/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>u3/u_enc_b/un1_de_reg_cZ[0]/I2</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_de_reg_cZ[0]/F</td>
</tr>
<tr>
<td>15.032</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u3/u_enc_b/qout_reg_22_cZ[7]/I3</td>
</tr>
<tr>
<td>15.854</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/qout_reg_22_cZ[7]/F</td>
</tr>
<tr>
<td>15.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qout_reg[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u3/u_enc_b/qout_reg[7]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/qout_reg[7]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>u3/u_enc_b/qout_reg[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 53.459%; route: 5.366, 42.878%; tC2Q: 0.458, 3.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_b/qm_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/qout_reg[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>u3/u_enc_b/qm_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qm_reg_Z[1]/Q</td>
</tr>
<tr>
<td>5.437</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>u3/u_enc_b/num_9_0_a2_1_cZ[0]/I1</td>
</tr>
<tr>
<td>6.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_9_0_a2_1_cZ[0]/F</td>
</tr>
<tr>
<td>6.542</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>u3/u_enc_b/num_9_0_a2[0]/I0</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_9_0_a2[0]/F</td>
</tr>
<tr>
<td>7.369</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>u3/u_enc_b/num_13_cZ[1]/I0</td>
</tr>
<tr>
<td>8.401</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_13_cZ[1]/F</td>
</tr>
<tr>
<td>9.407</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>u3/u_enc_b/un122_de_reg_0_0_cZ/I2</td>
</tr>
<tr>
<td>10.468</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_0_0_cZ/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][A]</td>
<td>u3/u_enc_b/un122_de_reg_0/I3</td>
</tr>
<tr>
<td>11.710</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R3C17[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_0/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>u3/u_enc_b/un1_de_reg_cZ[0]/I2</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_de_reg_cZ[0]/F</td>
</tr>
<tr>
<td>15.032</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u3/u_enc_b/qout_reg_22_cZ[9]/I3</td>
</tr>
<tr>
<td>15.854</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/qout_reg_22_cZ[9]/F</td>
</tr>
<tr>
<td>15.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qout_reg[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u3/u_enc_b/qout_reg[9]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/qout_reg[9]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u3/u_enc_b/qout_reg[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.690, 53.459%; route: 5.366, 42.878%; tC2Q: 0.458, 3.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u1/hcount_Z[6]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[6]/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u1/areastate_ns_0_o3_1[7]/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0_o3_1[7]/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>u1/areastate_ns_i_o2[0]/I0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_i_o2[0]/F</td>
</tr>
<tr>
<td>9.066</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/cb_bout_reg_0_sqmuxa_2_cZ/I0</td>
</tr>
<tr>
<td>10.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_2_cZ/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>u1/un1_areastate_10_10_cZ/I3</td>
</tr>
<tr>
<td>12.246</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_10_cZ/F</td>
</tr>
<tr>
<td>12.252</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u1/un1_areastate_10_13_cZ/I3</td>
</tr>
<tr>
<td>13.278</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_13_cZ/F</td>
</tr>
<tr>
<td>13.697</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.322</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>16.197</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>u1/cb_bout_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[1]</td>
</tr>
<tr>
<td>42.780</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>u1/cb_bout_reg_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.353, 41.634%; route: 7.046, 54.801%; tC2Q: 0.458, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u1/hcount_Z[6]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[6]/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u1/areastate_ns_0_o3_1[7]/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0_o3_1[7]/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>u1/areastate_ns_i_o2[0]/I0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_i_o2[0]/F</td>
</tr>
<tr>
<td>9.066</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/cb_bout_reg_0_sqmuxa_2_cZ/I0</td>
</tr>
<tr>
<td>10.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_2_cZ/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>u1/un1_areastate_10_10_cZ/I3</td>
</tr>
<tr>
<td>12.246</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_10_cZ/F</td>
</tr>
<tr>
<td>12.252</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u1/un1_areastate_10_13_cZ/I3</td>
</tr>
<tr>
<td>13.278</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_13_cZ/F</td>
</tr>
<tr>
<td>13.697</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.322</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>16.193</td>
<td>1.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[6]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u1/cb_bout_reg_Z[6]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[6]</td>
</tr>
<tr>
<td>42.780</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u1/cb_bout_reg_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.353, 41.649%; route: 7.041, 54.785%; tC2Q: 0.458, 3.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u1/hcount_Z[6]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[6]/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u1/areastate_ns_0_o3_1[7]/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0_o3_1[7]/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>u1/areastate_ns_i_o2[0]/I0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_i_o2[0]/F</td>
</tr>
<tr>
<td>9.066</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/cb_bout_reg_0_sqmuxa_2_cZ/I0</td>
</tr>
<tr>
<td>10.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_2_cZ/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>u1/un1_areastate_10_10_cZ/I3</td>
</tr>
<tr>
<td>12.246</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_10_cZ/F</td>
</tr>
<tr>
<td>12.252</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u1/un1_areastate_10_13_cZ/I3</td>
</tr>
<tr>
<td>13.278</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_13_cZ/F</td>
</tr>
<tr>
<td>13.697</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.322</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>16.193</td>
<td>1.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[7]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u1/cb_bout_reg_Z[7]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[7]</td>
</tr>
<tr>
<td>42.780</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u1/cb_bout_reg_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.353, 41.649%; route: 7.041, 54.785%; tC2Q: 0.458, 3.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qm_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_r/qout_reg[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u3/u_enc_r/qm_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qm_reg_Z[2]/Q</td>
</tr>
<tr>
<td>5.485</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>u3/u_enc_r/SUM_3_a2[0]/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/SUM_3_a2[0]/F</td>
</tr>
<tr>
<td>6.133</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>u3/u_enc_r/g0_12_1_cZ/I0</td>
</tr>
<tr>
<td>7.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12_1_cZ/F</td>
</tr>
<tr>
<td>7.237</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u3/u_enc_r/g0_12/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12/F</td>
</tr>
<tr>
<td>9.486</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/un122_de_reg_N_2L1_cZ/I2</td>
</tr>
<tr>
<td>10.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg_N_2L1_cZ/F</td>
</tr>
<tr>
<td>11.411</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/I2</td>
</tr>
<tr>
<td>12.213</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u3/u_enc_r/un1_de_reg_mb[0]/I2</td>
</tr>
<tr>
<td>13.258</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb[0]/F</td>
</tr>
<tr>
<td>14.754</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u3/u_enc_r/qout_reg_22_cZ[6]/I2</td>
</tr>
<tr>
<td>15.576</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/qout_reg_22_cZ[6]/F</td>
</tr>
<tr>
<td>15.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u3/u_enc_r/qout_reg[6]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_r/qout_reg[6]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u3/u_enc_r/qout_reg[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.173, 50.451%; route: 5.604, 45.803%; tC2Q: 0.458, 3.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qm_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_r/qout_reg[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u3/u_enc_r/qm_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qm_reg_Z[2]/Q</td>
</tr>
<tr>
<td>5.485</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>u3/u_enc_r/SUM_3_a2[0]/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/SUM_3_a2[0]/F</td>
</tr>
<tr>
<td>6.133</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>u3/u_enc_r/g0_12_1_cZ/I0</td>
</tr>
<tr>
<td>7.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12_1_cZ/F</td>
</tr>
<tr>
<td>7.237</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u3/u_enc_r/g0_12/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12/F</td>
</tr>
<tr>
<td>9.486</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/un122_de_reg_N_2L1_cZ/I2</td>
</tr>
<tr>
<td>10.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg_N_2L1_cZ/F</td>
</tr>
<tr>
<td>11.411</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/I2</td>
</tr>
<tr>
<td>12.213</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u3/u_enc_r/un1_de_reg_mb[0]/I2</td>
</tr>
<tr>
<td>13.258</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb[0]/F</td>
</tr>
<tr>
<td>14.413</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u3/u_enc_r/qout_reg_22_cZ[7]/I2</td>
</tr>
<tr>
<td>15.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/qout_reg_22_cZ[7]/F</td>
</tr>
<tr>
<td>15.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u3/u_enc_r/qout_reg[7]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_r/qout_reg[7]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u3/u_enc_r/qout_reg[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.450, 52.990%; route: 5.264, 43.244%; tC2Q: 0.458, 3.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u1/hcount_Z[6]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[6]/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u1/areastate_ns_0_o3_1[7]/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0_o3_1[7]/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>u1/areastate_ns_i_o2[0]/I0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_i_o2[0]/F</td>
</tr>
<tr>
<td>9.066</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/cb_bout_reg_0_sqmuxa_2_cZ/I0</td>
</tr>
<tr>
<td>10.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_2_cZ/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>u1/un1_areastate_10_10_cZ/I3</td>
</tr>
<tr>
<td>12.246</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_10_cZ/F</td>
</tr>
<tr>
<td>12.252</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u1/un1_areastate_10_13_cZ/I3</td>
</tr>
<tr>
<td>13.278</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_13_cZ/F</td>
</tr>
<tr>
<td>13.697</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.322</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>15.837</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[1][A]</td>
<td>u1/cb_bout_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[2]</td>
</tr>
<tr>
<td>42.780</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C8[1][A]</td>
<td>u1/cb_bout_reg_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.353, 42.834%; route: 6.686, 53.499%; tC2Q: 0.458, 3.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u1/hcount_Z[6]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[6]/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u1/areastate_ns_0_o3_1[7]/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0_o3_1[7]/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>u1/areastate_ns_i_o2[0]/I0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_i_o2[0]/F</td>
</tr>
<tr>
<td>9.066</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/cb_bout_reg_0_sqmuxa_2_cZ/I0</td>
</tr>
<tr>
<td>10.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_2_cZ/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>u1/un1_areastate_10_10_cZ/I3</td>
</tr>
<tr>
<td>12.246</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_10_cZ/F</td>
</tr>
<tr>
<td>12.252</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u1/un1_areastate_10_13_cZ/I3</td>
</tr>
<tr>
<td>13.278</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_13_cZ/F</td>
</tr>
<tr>
<td>13.697</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.322</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>15.837</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>u1/cb_bout_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[4]</td>
</tr>
<tr>
<td>42.780</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C8[0][A]</td>
<td>u1/cb_bout_reg_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.353, 42.834%; route: 6.686, 53.499%; tC2Q: 0.458, 3.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u1/hcount_Z[6]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[6]/Q</td>
</tr>
<tr>
<td>5.623</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u1/areastate_ns_0_o3_1[7]/I2</td>
</tr>
<tr>
<td>6.649</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0_o3_1[7]/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>u1/areastate_ns_i_o2[0]/I0</td>
</tr>
<tr>
<td>7.899</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_i_o2[0]/F</td>
</tr>
<tr>
<td>9.066</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/cb_bout_reg_0_sqmuxa_2_cZ/I0</td>
</tr>
<tr>
<td>10.098</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_2_cZ/F</td>
</tr>
<tr>
<td>11.424</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>u1/un1_areastate_10_10_cZ/I3</td>
</tr>
<tr>
<td>12.246</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_10_cZ/F</td>
</tr>
<tr>
<td>12.252</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>u1/un1_areastate_10_13_cZ/I3</td>
</tr>
<tr>
<td>13.278</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_13_cZ/F</td>
</tr>
<tr>
<td>13.697</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.322</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>15.837</td>
<td>1.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[1][B]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C8[1][B]</td>
<td>u1/cb_bout_reg_Z[5]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[5]</td>
</tr>
<tr>
<td>42.780</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C8[1][B]</td>
<td>u1/cb_bout_reg_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.353, 42.834%; route: 6.686, 53.499%; tC2Q: 0.458, 3.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qm_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_r/qout_reg[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.340</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u3/u_enc_r/qm_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>3.798</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qm_reg_Z[2]/Q</td>
</tr>
<tr>
<td>5.485</td>
<td>1.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>u3/u_enc_r/SUM_3_a2[0]/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/SUM_3_a2[0]/F</td>
</tr>
<tr>
<td>6.133</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>u3/u_enc_r/g0_12_1_cZ/I0</td>
</tr>
<tr>
<td>7.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12_1_cZ/F</td>
</tr>
<tr>
<td>7.237</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u3/u_enc_r/g0_12/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_12/F</td>
</tr>
<tr>
<td>9.486</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/un122_de_reg_N_2L1_cZ/I2</td>
</tr>
<tr>
<td>10.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg_N_2L1_cZ/F</td>
</tr>
<tr>
<td>11.411</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/I2</td>
</tr>
<tr>
<td>12.213</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb_1_0_cZ[0]/F</td>
</tr>
<tr>
<td>12.632</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u3/u_enc_r/un1_de_reg_mb[0]/I2</td>
</tr>
<tr>
<td>13.258</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_mb[0]/F</td>
</tr>
<tr>
<td>14.425</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>u3/u_enc_r/qout_reg_22_cZ[0]/I2</td>
</tr>
<tr>
<td>15.457</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/qout_reg_22_cZ[0]/F</td>
</tr>
<tr>
<td>15.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.023</td>
<td>3.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>u3/u_enc_r/qout_reg[0]/CLK</td>
</tr>
<tr>
<td>42.823</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_r/qout_reg[0]</td>
</tr>
<tr>
<td>42.423</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>u3/u_enc_r/qout_reg[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.383, 52.678%; route: 5.276, 43.539%; tC2Q: 0.458, 3.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.340, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qout_reg[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u3/u_enc_r/qout_reg[8]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[8]/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u3/u_ser_dat2/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2/PCLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td>2.511</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qout_reg[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u3/u_enc_r/qout_reg[6]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[6]/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u3/u_ser_dat2/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2/PCLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td>2.511</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[0]/Q</td>
</tr>
<tr>
<td>2.005</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>vclk_reg_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[2]/Q</td>
</tr>
<tr>
<td>2.005</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>vclk_reg_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[3]/Q</td>
</tr>
<tr>
<td>2.005</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>vclk_reg_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/Q</td>
</tr>
<tr>
<td>2.006</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>vclk_reg_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u2/delay_de_reg[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/de_reg</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>u2/delay_de_reg[1]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">u2/delay_de_reg[1]/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/de_reg/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u3/u_enc_b/de_reg/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/de_reg</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u3/u_enc_b/de_reg</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u2/delay_hs_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u2/delay_hs_reg_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>u2/delay_hs_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">u2/delay_hs_reg_Z[0]/Q</td>
</tr>
<tr>
<td>3.078</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">u2/delay_hs_reg_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u2/delay_hs_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u2/delay_hs_reg_Z[1]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u2/delay_hs_reg_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.741%; tC2Q: 0.333, 57.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qout_reg[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td>u3/u_enc_r/qout_reg[5]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[5]/Q</td>
</tr>
<tr>
<td>3.094</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u3/u_ser_dat2/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2/PCLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td>2.511</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/vblank_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/vblank_reg</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>u1/vblank_reg/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C15[0][A]</td>
<td style=" font-weight:bold;">u1/vblank_reg/Q</td>
</tr>
<tr>
<td>2.832</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>u1/vblank_reg_1_f0/I3</td>
</tr>
<tr>
<td>3.204</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">u1/vblank_reg_1_f0/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" font-weight:bold;">u1/vblank_reg/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>u1/vblank_reg/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/vblank_reg</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>u1/vblank_reg</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/lampcount_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/lampcount_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u1/lampcount_Z[3]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u1/lampcount_Z[3]/Q</td>
</tr>
<tr>
<td>2.832</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u1/lampcount_3_cZ[3]/I0</td>
</tr>
<tr>
<td>3.204</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">u1/lampcount_3_cZ[3]/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u1/lampcount_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u1/lampcount_Z[3]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/lampcount_Z[3]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u1/lampcount_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u1/areastate_Z[5]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[5]/Q</td>
</tr>
<tr>
<td>2.832</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u1/N_445_i_cZ/I2</td>
</tr>
<tr>
<td>3.204</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">u1/N_445_i_cZ/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u1/areastate_Z[5]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[5]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u1/areastate_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[20]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[20]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u1/areastate_Z[20]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[20]/Q</td>
</tr>
<tr>
<td>2.832</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u1/areastate_ns_0[4]/I1</td>
</tr>
<tr>
<td>3.204</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[4]/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[20]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u1/areastate_Z[20]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[20]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u1/areastate_Z[20]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[19]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[19]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u1/areastate_Z[19]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[19]/Q</td>
</tr>
<tr>
<td>2.832</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u1/areastate_ns_0[5]/I0</td>
</tr>
<tr>
<td>3.204</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[5]/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[19]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u1/areastate_Z[19]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[19]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u1/areastate_Z[19]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u1/areastate_Z[15]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[15]/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u1/N_425_i_cZ/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">u1/N_425_i_cZ/F</td>
</tr>
<tr>
<td>3.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[15]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u1/areastate_Z[15]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[15]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u1/areastate_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u2/vec_y_reg_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u2/vec_y_reg_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>u2/vec_y_reg_Z/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R10C5[0][A]</td>
<td style=" font-weight:bold;">u2/vec_y_reg_Z/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>u2/N_13_i_cZ/I1</td>
</tr>
<tr>
<td>3.205</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td style=" background: #97FFFF;">u2/N_13_i_cZ/F</td>
</tr>
<tr>
<td>3.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td style=" font-weight:bold;">u2/vec_y_reg_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>u2/vec_y_reg_Z/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u2/vec_y_reg_Z</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C5[0][A]</td>
<td>u2/vec_y_reg_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u1/areastate_Z[8]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[8]/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u1/N_441_i_cZ/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u1/N_441_i_cZ/F</td>
</tr>
<tr>
<td>3.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u1/areastate_Z[8]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[8]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u1/areastate_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>u1/areastate_Z[16]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[16]/Q</td>
</tr>
<tr>
<td>2.834</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>u1/areastate_ns_0[8]/I1</td>
</tr>
<tr>
<td>3.206</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[8]/F</td>
</tr>
<tr>
<td>3.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[16]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>u1/areastate_Z[16]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[16]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>u1/areastate_Z[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>u1/areastate_Z[10]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[10]/Q</td>
</tr>
<tr>
<td>2.835</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>u1/areastate_ns_0[14]/I0</td>
</tr>
<tr>
<td>3.207</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[14]/F</td>
</tr>
<tr>
<td>3.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>u1/areastate_Z[10]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[10]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>u1/areastate_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>u1/areastate_Z[4]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[4]/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>u1/areastate_ns_0[20]/I0</td>
</tr>
<tr>
<td>3.211</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[20]/F</td>
</tr>
<tr>
<td>3.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>u1/areastate_Z[4]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[4]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>u1/areastate_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/count_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/count_reg_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>u0/count_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">u0/count_reg_Z[1]/Q</td>
</tr>
<tr>
<td>2.832</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C14[1][B]</td>
<td>u0/un3_count_reg_cry_1_0/I0</td>
</tr>
<tr>
<td>3.349</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">u0/un3_count_reg_cry_1_0/SUM</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">u0/count_reg_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>u0/count_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/count_reg_Z[1]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>u0/count_reg_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/vcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/vcount_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>u1/vcount_Z[1]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">u1/vcount_Z[1]/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C16[1][B]</td>
<td>u1/un1_vcount_cry_1_0/I0</td>
</tr>
<tr>
<td>3.350</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">u1/un1_vcount_cry_1_0/SUM</td>
</tr>
<tr>
<td>3.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">u1/vcount_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>u1/vcount_Z[1]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/vcount_Z[1]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>u1/vcount_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/count_reg_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/count_reg_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>u0/count_reg_Z[5]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C15[0][B]</td>
<td style=" font-weight:bold;">u0/count_reg_Z[5]/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C15[0][B]</td>
<td>u0/un3_count_reg_cry_5_0/I0</td>
</tr>
<tr>
<td>3.350</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">u0/un3_count_reg_cry_5_0/SUM</td>
</tr>
<tr>
<td>3.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" font-weight:bold;">u0/count_reg_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>u0/count_reg_Z[5]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/count_reg_Z[5]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>u0/count_reg_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/count_reg_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/count_reg_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>u0/count_reg_Z[11]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">u0/count_reg_Z[11]/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C16[0][B]</td>
<td>u0/un3_count_reg_cry_11_0/I0</td>
</tr>
<tr>
<td>3.350</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">u0/un3_count_reg_cry_11_0/SUM</td>
</tr>
<tr>
<td>3.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">u0/count_reg_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>u0/count_reg_Z[11]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/count_reg_Z[11]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>u0/count_reg_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/count_reg_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/count_reg_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>u0/count_reg_Z[13]/CLK</td>
</tr>
<tr>
<td>2.829</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">u0/count_reg_Z[13]/Q</td>
</tr>
<tr>
<td>2.833</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C16[1][B]</td>
<td>u0/un3_count_reg_cry_13_0/I0</td>
</tr>
<tr>
<td>3.350</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">u0/un3_count_reg_cry_13_0/SUM</td>
</tr>
<tr>
<td>3.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">u0/count_reg_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>R3C9[1][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>2.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>u0/count_reg_Z[13]/CLK</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/count_reg_Z[13]</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>u0/count_reg_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.496, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_out_reg_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.415</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.415</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_out_reg_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.415</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.415</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>293</td>
<td>vclk_out_reg</td>
<td>25.108</td>
<td>3.631</td>
</tr>
<tr>
<td>71</td>
<td>de_reg</td>
<td>28.175</td>
<td>3.455</td>
</tr>
<tr>
<td>42</td>
<td>un93_hcount</td>
<td>27.432</td>
<td>1.834</td>
</tr>
<tr>
<td>32</td>
<td>pos_x_reg13</td>
<td>32.419</td>
<td>2.354</td>
</tr>
<tr>
<td>27</td>
<td>de_sig</td>
<td>32.365</td>
<td>1.544</td>
</tr>
<tr>
<td>26</td>
<td>count_reg[24]</td>
<td>31.913</td>
<td>1.324</td>
</tr>
<tr>
<td>26</td>
<td>count_reg[26]</td>
<td>31.745</td>
<td>1.377</td>
</tr>
<tr>
<td>26</td>
<td>count_reg[25]</td>
<td>31.988</td>
<td>1.358</td>
</tr>
<tr>
<td>24</td>
<td>test_rom_q</td>
<td>33.021</td>
<td>1.016</td>
</tr>
<tr>
<td>24</td>
<td>x_enable_reg</td>
<td>35.710</td>
<td>1.816</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C15</td>
<td>0.667</td>
</tr>
<tr>
<td>R8C14</td>
<td>0.639</td>
</tr>
<tr>
<td>R8C4</td>
<td>0.583</td>
</tr>
<tr>
<td>R8C13</td>
<td>0.569</td>
</tr>
<tr>
<td>R9C14</td>
<td>0.542</td>
</tr>
<tr>
<td>R8C17</td>
<td>0.542</td>
</tr>
<tr>
<td>R5C15</td>
<td>0.528</td>
</tr>
<tr>
<td>R8C12</td>
<td>0.528</td>
</tr>
<tr>
<td>R5C17</td>
<td>0.514</td>
</tr>
<tr>
<td>R7C13</td>
<td>0.500</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name video_clock -period 39.683 -waveform {0 15.873} [get_nets {vclock_sig}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLOCK_24M -period 41.666 -waveform {0 20.833} [get_ports {XTAL_IN}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
