[connectivity]
sp=cp4_1_opt_accel_1.cp4_1_update_0_sm10_027_write_pipe0:DDR[0]
sp=cp4_1_opt_accel_1.raw_update_0_sm0_021_read_pipe0:DDR[1]
