

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Tue Nov  5 19:32:42 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.790|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  899|  899|  899|  899|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_202  |dct_2d  |  762|  762|  762|  762|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   66|   66|         4|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   66|   66|         4|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     226|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|      8|    1107|    1157|    0|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     224|    -|
|Register         |        0|      -|     369|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        5|      8|    1476|    1735|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+------+------+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------+--------+---------+-------+------+------+-----+
    |grp_dct_2d_fu_202  |dct_2d  |        3|      8|  1107|  1157|    0|
    +-------------------+--------+---------+-------+------+------+-----+
    |Total              |        |        3|      8|  1107|  1157|    0|
    +-------------------+--------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_col_inbuf   |        1|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|    0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln59_fu_230_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln62_1_fu_309_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln62_fu_284_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln71_fu_326_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln74_1_fu_394_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln74_fu_405_p2       |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_364_p2            |     +    |      0|  0|  13|           1|           4|
    |c_fu_268_p2              |     +    |      0|  0|  13|           1|           4|
    |r_1_fu_332_p2            |     +    |      0|  0|  13|           1|           4|
    |r_fu_236_p2              |     +    |      0|  0|  13|           1|           4|
    |icmp_ln59_fu_224_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln61_fu_242_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln71_fu_320_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln73_fu_338_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln59_1_fu_256_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln59_fu_248_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln71_1_fu_352_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln71_fu_344_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 226|          78|          88|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3          |   9|          2|    1|          2|
    |ap_phi_mux_r_0_i2_phi_fu_184_p4  |   9|          2|    4|          8|
    |ap_phi_mux_r_0_i_phi_fu_151_p4   |   9|          2|    4|          8|
    |buf_2d_in_address0               |  15|          3|    6|         18|
    |buf_2d_in_ce0                    |  15|          3|    1|          3|
    |buf_2d_in_ce1                    |   9|          2|    1|          2|
    |buf_2d_out_address0              |  15|          3|    6|         18|
    |buf_2d_out_ce0                   |  15|          3|    1|          3|
    |buf_2d_out_we0                   |   9|          2|    1|          2|
    |c_0_i4_reg_191                   |   9|          2|    4|          8|
    |c_0_i_reg_158                    |   9|          2|    4|          8|
    |indvar_flatten11_reg_169         |   9|          2|    7|         14|
    |indvar_flatten_reg_136           |   9|          2|    7|         14|
    |r_0_i2_reg_180                   |   9|          2|    4|          8|
    |r_0_i_reg_147                    |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 224|         47|   59|        137|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln74_reg_492                |   6|   0|    6|          0|
    |add_ln74_reg_492_pp1_iter2_reg  |   6|   0|    6|          0|
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3         |   1|   0|    1|          0|
    |buf_2d_out_load_reg_497         |  16|   0|   16|          0|
    |c_0_i4_reg_191                  |   4|   0|    4|          0|
    |c_0_i_reg_158                   |   4|   0|    4|          0|
    |grp_dct_2d_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln59_reg_415               |   1|   0|    1|          0|
    |icmp_ln71_reg_456               |   1|   0|    1|          0|
    |indvar_flatten11_reg_169        |   7|   0|    7|          0|
    |indvar_flatten_reg_136          |   7|   0|    7|          0|
    |input_load_reg_451              |  16|   0|   16|          0|
    |r_0_i2_reg_180                  |   4|   0|    4|          0|
    |r_0_i_reg_147                   |   4|   0|    4|          0|
    |select_ln59_1_reg_430           |   4|   0|    4|          0|
    |select_ln59_reg_424             |   4|   0|    4|          0|
    |select_ln71_1_reg_471           |   4|   0|    4|          0|
    |select_ln71_reg_465             |   4|   0|    4|          0|
    |trunc_ln59_reg_436              |   3|   0|    3|          0|
    |trunc_ln71_reg_477              |   3|   0|    3|          0|
    |icmp_ln59_reg_415               |  64|  32|    1|          0|
    |icmp_ln71_reg_456               |  64|  32|    1|          0|
    |select_ln59_1_reg_430           |  64|  32|    4|          0|
    |select_ln59_reg_424             |  64|  32|    4|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 369| 128|  123|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

