{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538875584377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538875584397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 06 20:26:24 2018 " "Processing started: Sat Oct 06 20:26:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538875584397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875584397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TripleBuffer -c TripleBuffer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off TripleBuffer -c TripleBuffer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875584398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538875585150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538875585150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dummy_memory.v(66) " "Verilog HDL warning at dummy_memory.v(66): extended using \"x\" or \"z\"" {  } { { "dummy_memory.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/dummy_memory.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875600530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummy_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file dummy_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "dummy_memory.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/dummy_memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875600533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875600533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601040 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_capture.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601046 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_capture.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_registers.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601051 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_registers.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601056 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triplebuffer_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triplebuffer_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TripleBuffer_top " "Found entity 1: TripleBuffer_top" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_control_1 " "Found entity 1: tri_control_1" {  } { { "triple_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601070 ""} { "Info" "ISGN_ENTITY_NAME" "2 tri_control " "Found entity 2: tri_control" {  } { { "triple_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_controller.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_muxes.v 3 3 " "Found 3 design units, including 3 entities, in source file triple_muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_mem_mux " "Found entity 1: tri_mem_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601079 ""} { "Info" "ISGN_ENTITY_NAME" "2 tri_data_mux " "Found entity 2: tri_data_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601079 ""} { "Info" "ISGN_ENTITY_NAME" "3 tri_ready_mux " "Found entity 3: tri_ready_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(131) " "Verilog HDL warning at sram_controller.v(131): extended using \"x\" or \"z\"" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875601085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Found entity 1: sram_ctrl" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601088 ""} { "Info" "ISGN_ENTITY_NAME" "2 up_conv " "Found entity 2: up_conv" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file capture_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 capture_buff " "Found entity 1: capture_buff" {  } { { "capture_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/capture_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmission_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file transmission_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr_buff " "Found entity 1: tr_buff" {  } { { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/transmission_buffer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601108 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "rgb.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/rgb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601112 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "rgb.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/rgb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "vga_addr_gen.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga_addr_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601118 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "vga_addr_gen.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga_addr_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601118 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(40) " "Verilog HDL information at clock_dividers.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538875601124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(72) " "Verilog HDL information at clock_dividers.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538875601124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(102) " "Verilog HDL information at clock_dividers.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538875601124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.v 6 6 " "Found 6 design units, including 6 entities, in source file clock_dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 MHz_25 " "Found entity 1: MHz_25" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601132 ""} { "Info" "ISGN_ENTITY_NAME" "2 kHz_50 " "Found entity 2: kHz_50" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601132 ""} { "Info" "ISGN_ENTITY_NAME" "3 MHz_1 " "Found entity 3: MHz_1" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601132 ""} { "Info" "ISGN_ENTITY_NAME" "4 Hz_5 " "Found entity 4: Hz_5" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601132 ""} { "Info" "ISGN_ENTITY_NAME" "5 notBlock " "Found entity 5: notBlock" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601132 ""} { "Info" "ISGN_ENTITY_NAME" "6 andBlock " "Found entity 6: andBlock" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll150.v 1 1 " "Found 1 design units, including 1 entities, in source file pll150.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll150 " "Found entity 1: pll150" {  } { { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601139 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(124) " "Verilog HDL warning at test_bench.v(124): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875601145 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(125) " "Verilog HDL warning at test_bench.v(125): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875601146 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(126) " "Verilog HDL warning at test_bench.v(126): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875601146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triplebuffer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file triplebuffer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TripleBuffer " "Found entity 1: TripleBuffer" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TripleBuffer_top " "Elaborating entity \"TripleBuffer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538875601250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:inst5 " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:inst5\"" {  } { { "TripleBuffer_top.bdf" "inst5" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -272 800 992 -128 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:inst5\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:inst5\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MHz_25 MHz_25:m25 " "Elaborating entity \"MHz_25\" for hierarchy \"MHz_25:m25\"" {  } { { "TripleBuffer_top.bdf" "m25" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -216 440 592 -136 "m25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notBlock notBlock:inst16 " "Elaborating entity \"notBlock\" for hierarchy \"notBlock:inst16\"" {  } { { "TripleBuffer_top.bdf" "inst16" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -216 640 760 -136 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "TripleBuffer_top.bdf" "vga" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 584 -104 72 728 "vga" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl sram_ctrl:inst2 " "Elaborating entity \"sram_ctrl\" for hierarchy \"sram_ctrl:inst2\"" {  } { { "TripleBuffer_top.bdf" "inst2" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -128 1040 1272 80 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(37) " "Verilog HDL assignment warning at sram_controller.v(37): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538875601364 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(38) " "Verilog HDL assignment warning at sram_controller.v(38): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538875601364 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(39) " "Verilog HDL assignment warning at sram_controller.v(39): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538875601364 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_mem_mux tri_mem_mux:inst " "Elaborating entity \"tri_mem_mux\" for hierarchy \"tri_mem_mux:inst\"" {  } { { "TripleBuffer_top.bdf" "inst" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 48 640 960 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture_buff capture_buff:inst4 " "Elaborating entity \"capture_buff\" for hierarchy \"capture_buff:inst4\"" {  } { { "TripleBuffer_top.bdf" "inst4" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 48 232 504 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_ready_mux tri_ready_mux:inst6 " "Elaborating entity \"tri_ready_mux\" for hierarchy \"tri_ready_mux:inst6\"" {  } { { "TripleBuffer_top.bdf" "inst6" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 624 808 984 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_control tri_control:inst9 " "Elaborating entity \"tri_control\" for hierarchy \"tri_control:inst9\"" {  } { { "TripleBuffer_top.bdf" "inst9" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 176 -88 160 288 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:inst17 " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:inst17\"" {  } { { "TripleBuffer_top.bdf" "inst17" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 8 -48 120 120 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr_buff tr_buff:inst8 " "Elaborating entity \"tr_buff\" for hierarchy \"tr_buff:inst8\"" {  } { { "TripleBuffer_top.bdf" "inst8" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 248 192 544 392 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:inst15 " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:inst15\"" {  } { { "TripleBuffer_top.bdf" "inst15" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 320 -120 64 432 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_data_mux tri_data_mux:inst11 " "Elaborating entity \"tri_data_mux\" for hierarchy \"tri_data_mux:inst11\"" {  } { { "TripleBuffer_top.bdf" "inst11" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 512 784 1096 624 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kHz_50 kHz_50:inst7 " "Elaborating entity \"kHz_50\" for hierarchy \"kHz_50:inst7\"" {  } { { "TripleBuffer_top.bdf" "inst7" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -320 440 592 -240 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_conv up_conv:inst12 " "Elaborating entity \"up_conv\" for hierarchy \"up_conv:inst12\"" {  } { { "TripleBuffer_top.bdf" "inst12" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -96 1544 1768 -16 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:inst14 " "Elaborating entity \"RGB\" for hierarchy \"RGB:inst14\"" {  } { { "TripleBuffer_top.bdf" "inst14" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 456 -104 64 568 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll150 pll150:inst10 " "Elaborating entity \"pll150\" for hierarchy \"pll150:inst10\"" {  } { { "TripleBuffer_top.bdf" "inst10" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -296 168 408 -144 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll150:inst10\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll150:inst10\|altpll:altpll_component\"" {  } { { "pll150.v" "altpll_component" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll150:inst10\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll150:inst10\|altpll:altpll_component\"" {  } { { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll150:inst10\|altpll:altpll_component " "Instantiated megafunction \"pll150:inst10\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll150 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875601785 ""}  } { { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538875601785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll150_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll150_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll150_altpll " "Found entity 1: pll150_altpll" {  } { { "db/pll150_altpll.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/pll150_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875601863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875601863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll150_altpll pll150:inst10\|altpll:altpll_component\|pll150_altpll:auto_generated " "Elaborating entity \"pll150_altpll\" for hierarchy \"pll150:inst10\|altpll:altpll_component\|pll150_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875601865 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll150:inst10\|altpll:altpll_component\|pll150_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll150:inst10\|altpll:altpll_component\|pll150_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll150_altpll.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/pll150_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 90 0 0 } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -296 168 408 -144 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538875602142 "|TripleBuffer_top|pll150:inst10|altpll:altpll_component|pll150_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1538875602142 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1538875602142 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875602840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875602840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875602840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875602840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875602840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875602840 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TripleBuffer.TripleBuffer_top0.rtl.mif " "Parameter INIT_FILE set to TripleBuffer.TripleBuffer_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875602840 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538875602840 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1538875602840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875603065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875603065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875603065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875603065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875603065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875603065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875603065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TripleBuffer.TripleBuffer_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"TripleBuffer.TripleBuffer_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875603065 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538875603065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c411 " "Found entity 1: altsyncram_c411" {  } { { "db/altsyncram_c411.tdf" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/altsyncram_c411.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875603168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875603168 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 61 -1 0 } } { "capture_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/capture_buffer.v" 20 -1 0 } } { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/transmission_buffer.v" 18 -1 0 } } { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/transmission_buffer.v" 44 -1 0 } } { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1538875603811 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1538875603811 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "camera_pwdn GND " "Pin \"camera_pwdn\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -184 1000 1176 -168 "camera_pwdn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_reset VCC " "Pin \"camera_reset\" is stuck at VCC" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -200 1000 1176 -184 "camera_reset" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|camera_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Nsync VCC " "Pin \"VGA_Nsync\" is stuck at VCC" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 688 104 280 704 "VGA_Nsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|VGA_Nsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_ce_a_n GND " "Pin \"sram_x_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -24 1288 1464 -8 "sram_x_ce_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_x_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_ub_a_n GND " "Pin \"sram_x_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -8 1288 1464 8 "sram_x_ub_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_x_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_lb_a_n GND " "Pin \"sram_x_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 8 1288 1464 24 "sram_x_lb_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_x_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_ce_a_n GND " "Pin \"sram_y_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 184 1288 1464 200 "sram_y_ce_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_y_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_ub_a_n GND " "Pin \"sram_y_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 200 1288 1464 216 "sram_y_ub_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_y_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_lb_a_n GND " "Pin \"sram_y_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 216 1288 1464 232 "sram_y_lb_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_y_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_ce_a_n GND " "Pin \"sram_z_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 392 1288 1464 408 "sram_z_ce_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_z_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_ub_a_n GND " "Pin \"sram_z_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 408 1288 1464 424 "sram_z_ub_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_z_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_lb_a_n GND " "Pin \"sram_z_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 424 1288 1464 440 "sram_z_lb_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_z_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[19\] GND " "Pin \"sram_x_addr\[19\]\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -72 1784 1960 -56 "sram_x_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_x_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[18\] GND " "Pin \"sram_x_addr\[18\]\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -72 1784 1960 -56 "sram_x_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_x_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[17\] GND " "Pin \"sram_x_addr\[17\]\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -72 1784 1960 -56 "sram_x_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_x_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[16\] GND " "Pin \"sram_x_addr\[16\]\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -72 1784 1960 -56 "sram_x_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875604076 "|TripleBuffer_top|sram_x_addr[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538875604076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538875604191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538875604782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/output_files/TripleBuffer_top.map.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/output_files/TripleBuffer_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875604870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538875605453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875605453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "693 " "Implemented 693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538875605700 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538875605700 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1538875605700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "513 " "Implemented 513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538875605700 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1538875605700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538875605700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538875605787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 06 20:26:45 2018 " "Processing ended: Sat Oct 06 20:26:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538875605787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538875605787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538875605787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875605787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1538875607593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538875607620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 06 20:26:46 2018 " "Processing started: Sat Oct 06 20:26:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538875607620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538875607620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TripleBuffer -c TripleBuffer_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TripleBuffer -c TripleBuffer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538875607620 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1538875608003 ""}
{ "Info" "0" "" "Project  = TripleBuffer" {  } {  } 0 0 "Project  = TripleBuffer" 0 0 "Fitter" 0 0 1538875608004 ""}
{ "Info" "0" "" "Revision = TripleBuffer_top" {  } {  } 0 0 "Revision = TripleBuffer_top" 0 0 "Fitter" 0 0 1538875608004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1538875608225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1538875608227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TripleBuffer_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TripleBuffer_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538875608248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538875608360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538875608360 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538875608864 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538875608874 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538875609220 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1538875609220 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 1756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538875609227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 1758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538875609227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 1760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538875609227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 1762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538875609227 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538875609227 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538875609232 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1538875609498 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 164 " "No exact pin location assignment(s) for 2 pins of 164 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1538875610574 ""}
{ "Info" "ISTA_SDC_FOUND" "TripleBuffer_top.sdc " "Reading SDC File: 'TripleBuffer_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538875611070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TripleBuffer_top.sdc 1 clk_in_raw port or pin or register or keeper or net or combinational node or node " "Ignored filter at TripleBuffer_top.sdc(1): clk_in_raw could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538875611076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TripleBuffer_top.sdc 1 Argument <targets> is not an object ID " "Ignored create_clock at TripleBuffer_top.sdc(1): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000 -name clk_in_raw clk_in_raw " "create_clock -period 20.000 -name clk_in_raw clk_in_raw" {  } { { "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538875611077 ""}  } { { "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538875611077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1538875611078 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MHz_25:m25\|clk_out clk_in " "Register MHz_25:m25\|clk_out is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1538875611081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1538875611081 "|TripleBuffer_top|clk_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1538875611086 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1538875611088 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538875611088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538875611088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000    cam_vsync " " 100.000    cam_vsync" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538875611088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        mhz25 " "  40.000        mhz25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538875611088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         pclk " "  40.000         pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538875611088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      vga_clk " "  40.000      vga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538875611088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000    vga_vsync " " 100.000    vga_vsync" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538875611088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         xclk " "  40.000         xclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538875611088 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1538875611088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1538875611195 ""}  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -104 -48 128 -88 "clk_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 1739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538875611195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MHz_25:m25\|clk_out  " "Automatically promoted node MHz_25:m25\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1538875611196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov7670_controller:inst5\|sys_clk " "Destination node ov7670_controller:inst5\|sys_clk" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1538875611196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MHz_25:m25\|clk_out~0 " "Destination node MHz_25:m25\|clk_out~0" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 1337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1538875611196 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_clkout~output " "Destination node VGA_clkout~output" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 608 104 280 624 "VGA_clkout" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1538875611196 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1538875611196 ""}  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538875611196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538875611689 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538875611690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538875611691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538875611694 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538875611698 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538875611703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538875611704 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538875611706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538875611771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1538875611773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538875611773 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1538875611833 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1538875611833 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1538875611833 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538875611835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 17 46 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538875611835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 48 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538875611835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 55 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538875611835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 22 43 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538875611835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 47 11 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 47 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538875611835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538875611835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538875611835 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1538875611835 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1538875611835 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button_resend " "Node \"button_resend\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button_resend" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1538875612158 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_in_raw " "Node \"clk_in_raw\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in_raw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1538875612158 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1538875612158 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538875612158 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1538875612177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538875616598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538875616865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538875616946 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538875618149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538875618149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538875618817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1538875622651 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538875622651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1538875622954 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1538875622954 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538875622954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538875622957 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1538875623165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538875623191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538875623729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538875623730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538875624180 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538875625239 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1538875625892 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "62 Cyclone IV E " "62 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_siod 3.3-V LVCMOS AE21 " "Pin camera_siod uses I/O standard 3.3-V LVCMOS at AE21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_siod } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_siod" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -216 1000 1176 -200 "camera_siod" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[15\] 3.3-V LVCMOS T25 " "Pin sram_y_data_io\[15\] uses I/O standard 3.3-V LVCMOS at T25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[15\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[14\] 3.3-V LVCMOS T26 " "Pin sram_y_data_io\[14\] uses I/O standard 3.3-V LVCMOS at T26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[14\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[13\] 3.3-V LVCMOS U25 " "Pin sram_y_data_io\[13\] uses I/O standard 3.3-V LVCMOS at U25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[13\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[12\] 3.3-V LVCMOS U26 " "Pin sram_y_data_io\[12\] uses I/O standard 3.3-V LVCMOS at U26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[12\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[11\] 3.3-V LVCMOS L21 " "Pin sram_y_data_io\[11\] uses I/O standard 3.3-V LVCMOS at L21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[11\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[10\] 3.3-V LVCMOS L22 " "Pin sram_y_data_io\[10\] uses I/O standard 3.3-V LVCMOS at L22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[10\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[9\] 3.3-V LVCMOS N25 " "Pin sram_y_data_io\[9\] uses I/O standard 3.3-V LVCMOS at N25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[9\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[8\] 3.3-V LVCMOS N26 " "Pin sram_y_data_io\[8\] uses I/O standard 3.3-V LVCMOS at N26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[8\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[7\] 3.3-V LVCMOS P25 " "Pin sram_y_data_io\[7\] uses I/O standard 3.3-V LVCMOS at P25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[7\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[6\] 3.3-V LVCMOS P26 " "Pin sram_y_data_io\[6\] uses I/O standard 3.3-V LVCMOS at P26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[6\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[5\] 3.3-V LVCMOS P21 " "Pin sram_y_data_io\[5\] uses I/O standard 3.3-V LVCMOS at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[5\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[4\] 3.3-V LVCMOS R21 " "Pin sram_y_data_io\[4\] uses I/O standard 3.3-V LVCMOS at R21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[4\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[3\] 3.3-V LVCMOS R22 " "Pin sram_y_data_io\[3\] uses I/O standard 3.3-V LVCMOS at R22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[3\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[2\] 3.3-V LVCMOS R23 " "Pin sram_y_data_io\[2\] uses I/O standard 3.3-V LVCMOS at R23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[2\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[1\] 3.3-V LVCMOS T21 " "Pin sram_y_data_io\[1\] uses I/O standard 3.3-V LVCMOS at T21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[1\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_y_data_io\[0\] 3.3-V LVCMOS T22 " "Pin sram_y_data_io\[0\] uses I/O standard 3.3-V LVCMOS at T22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_y_data_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_y_data_io\[0\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 232 1288 1464 248 "sram_y_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[15\] 3.3-V LVCMOS F24 " "Pin sram_z_data_io\[15\] uses I/O standard 3.3-V LVCMOS at F24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[15\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[14\] 3.3-V LVCMOS F25 " "Pin sram_z_data_io\[14\] uses I/O standard 3.3-V LVCMOS at F25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[14\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[13\] 3.3-V LVCMOS D26 " "Pin sram_z_data_io\[13\] uses I/O standard 3.3-V LVCMOS at D26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[13\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[12\] 3.3-V LVCMOS C27 " "Pin sram_z_data_io\[12\] uses I/O standard 3.3-V LVCMOS at C27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[12\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[11\] 3.3-V LVCMOS F26 " "Pin sram_z_data_io\[11\] uses I/O standard 3.3-V LVCMOS at F26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[11\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[10\] 3.3-V LVCMOS E26 " "Pin sram_z_data_io\[10\] uses I/O standard 3.3-V LVCMOS at E26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[10\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[9\] 3.3-V LVCMOS G25 " "Pin sram_z_data_io\[9\] uses I/O standard 3.3-V LVCMOS at G25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[9\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[8\] 3.3-V LVCMOS G26 " "Pin sram_z_data_io\[8\] uses I/O standard 3.3-V LVCMOS at G26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[8\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[7\] 3.3-V LVCMOS H25 " "Pin sram_z_data_io\[7\] uses I/O standard 3.3-V LVCMOS at H25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[7\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[6\] 3.3-V LVCMOS H26 " "Pin sram_z_data_io\[6\] uses I/O standard 3.3-V LVCMOS at H26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[6\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[5\] 3.3-V LVCMOS K25 " "Pin sram_z_data_io\[5\] uses I/O standard 3.3-V LVCMOS at K25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[5\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[4\] 3.3-V LVCMOS K26 " "Pin sram_z_data_io\[4\] uses I/O standard 3.3-V LVCMOS at K26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[4\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[3\] 3.3-V LVCMOS L23 " "Pin sram_z_data_io\[3\] uses I/O standard 3.3-V LVCMOS at L23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[3\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[2\] 3.3-V LVCMOS L24 " "Pin sram_z_data_io\[2\] uses I/O standard 3.3-V LVCMOS at L24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[2\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[1\] 3.3-V LVCMOS M25 " "Pin sram_z_data_io\[1\] uses I/O standard 3.3-V LVCMOS at M25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[1\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_z_data_io\[0\] 3.3-V LVCMOS M26 " "Pin sram_z_data_io\[0\] uses I/O standard 3.3-V LVCMOS at M26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_z_data_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_z_data_io\[0\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 440 1288 1464 456 "sram_z_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[15\] 3.3-V LVCMOS AG3 " "Pin sram_x_data_io\[15\] uses I/O standard 3.3-V LVCMOS at AG3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[15\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[14\] 3.3-V LVCMOS AF3 " "Pin sram_x_data_io\[14\] uses I/O standard 3.3-V LVCMOS at AF3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[14\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[13\] 3.3-V LVCMOS AE4 " "Pin sram_x_data_io\[13\] uses I/O standard 3.3-V LVCMOS at AE4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[13\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[12\] 3.3-V LVCMOS AE3 " "Pin sram_x_data_io\[12\] uses I/O standard 3.3-V LVCMOS at AE3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[12\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[11\] 3.3-V LVCMOS AE1 " "Pin sram_x_data_io\[11\] uses I/O standard 3.3-V LVCMOS at AE1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[11\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[10\] 3.3-V LVCMOS AE2 " "Pin sram_x_data_io\[10\] uses I/O standard 3.3-V LVCMOS at AE2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[10\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[9\] 3.3-V LVCMOS AD2 " "Pin sram_x_data_io\[9\] uses I/O standard 3.3-V LVCMOS at AD2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[9\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[8\] 3.3-V LVCMOS AD1 " "Pin sram_x_data_io\[8\] uses I/O standard 3.3-V LVCMOS at AD1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[8\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[7\] 3.3-V LVCMOS AF7 " "Pin sram_x_data_io\[7\] uses I/O standard 3.3-V LVCMOS at AF7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[7\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[6\] 3.3-V LVCMOS AH6 " "Pin sram_x_data_io\[6\] uses I/O standard 3.3-V LVCMOS at AH6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[6\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[5\] 3.3-V LVCMOS AG6 " "Pin sram_x_data_io\[5\] uses I/O standard 3.3-V LVCMOS at AG6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[5\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[4\] 3.3-V LVCMOS AF6 " "Pin sram_x_data_io\[4\] uses I/O standard 3.3-V LVCMOS at AF6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[4\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[3\] 3.3-V LVCMOS AH4 " "Pin sram_x_data_io\[3\] uses I/O standard 3.3-V LVCMOS at AH4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[3\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[2\] 3.3-V LVCMOS AG4 " "Pin sram_x_data_io\[2\] uses I/O standard 3.3-V LVCMOS at AG4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[2\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[1\] 3.3-V LVCMOS AF4 " "Pin sram_x_data_io\[1\] uses I/O standard 3.3-V LVCMOS at AF4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[1\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_x_data_io\[0\] 3.3-V LVCMOS AH3 " "Pin sram_x_data_io\[0\] uses I/O standard 3.3-V LVCMOS at AH3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_x_data_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_x_data_io\[0\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 24 1288 1464 40 "sram_x_data_io" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 2.5 V Y2 " "Pin clk_in uses I/O standard 2.5 V at Y2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -104 -48 128 -88 "clk_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button_reset 2.5 V M23 " "Pin button_reset uses I/O standard 2.5 V at M23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { button_reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button_reset" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -88 -48 128 -72 "button_reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_vsync 3.3-V LVCMOS AF25 " "Pin camera_vsync uses I/O standard 3.3-V LVCMOS at AF25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_vsync } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_vsync" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 48 -248 -72 64 "camera_vsync" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_pclk 3.3-V LVCMOS AC19 " "Pin camera_pclk uses I/O standard 3.3-V LVCMOS at AC19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_pclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_pclk" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 32 -248 -72 48 "camera_pclk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_href 3.3-V LVCMOS AC22 " "Pin camera_href uses I/O standard 3.3-V LVCMOS at AC22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_href } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_href" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 64 -248 -72 80 "camera_href" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[7\] 3.3-V LVCMOS AE16 " "Pin camera_data\[7\] uses I/O standard 3.3-V LVCMOS at AE16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[7\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 80 -248 -72 96 "camera_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[4\] 3.3-V LVCMOS AC21 " "Pin camera_data\[4\] uses I/O standard 3.3-V LVCMOS at AC21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[4\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 80 -248 -72 96 "camera_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[3\] 3.3-V LVCMOS Y17 " "Pin camera_data\[3\] uses I/O standard 3.3-V LVCMOS at Y17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[3\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 80 -248 -72 96 "camera_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[2\] 3.3-V LVCMOS AB21 " "Pin camera_data\[2\] uses I/O standard 3.3-V LVCMOS at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[2\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 80 -248 -72 96 "camera_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[1\] 3.3-V LVCMOS AC15 " "Pin camera_data\[1\] uses I/O standard 3.3-V LVCMOS at AC15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[1\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 80 -248 -72 96 "camera_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[6\] 3.3-V LVCMOS AD21 " "Pin camera_data\[6\] uses I/O standard 3.3-V LVCMOS at AD21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[6\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 80 -248 -72 96 "camera_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[5\] 3.3-V LVCMOS Y16 " "Pin camera_data\[5\] uses I/O standard 3.3-V LVCMOS at Y16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[5\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 80 -248 -72 96 "camera_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[0\] 3.3-V LVCMOS AB22 " "Pin camera_data\[0\] uses I/O standard 3.3-V LVCMOS at AB22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[0\]" } } } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 80 -248 -72 96 "camera_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538875625931 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1538875625931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/output_files/TripleBuffer_top.fit.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/output_files/TripleBuffer_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538875626091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5452 " "Peak virtual memory: 5452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538875626886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 06 20:27:06 2018 " "Processing ended: Sat Oct 06 20:27:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538875626886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538875626886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538875626886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538875626886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1538875628459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538875628479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 06 20:27:08 2018 " "Processing started: Sat Oct 06 20:27:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538875628479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1538875628479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TripleBuffer -c TripleBuffer_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TripleBuffer -c TripleBuffer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1538875628479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1538875629067 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1538875632561 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1538875632742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538875633371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 06 20:27:13 2018 " "Processing ended: Sat Oct 06 20:27:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538875633371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538875633371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538875633371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1538875633371 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1538875634097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1538875635343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538875635365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 06 20:27:14 2018 " "Processing started: Sat Oct 06 20:27:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538875635365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1538875635365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TripleBuffer -c TripleBuffer_top " "Command: quartus_sta TripleBuffer -c TripleBuffer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1538875635365 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1538875635670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1538875636095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1538875636095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875636159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875636159 ""}
{ "Info" "ISTA_SDC_FOUND" "TripleBuffer_top.sdc " "Reading SDC File: 'TripleBuffer_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1538875636836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TripleBuffer_top.sdc 1 clk_in_raw port or pin or register or keeper or net or combinational node or node " "Ignored filter at TripleBuffer_top.sdc(1): clk_in_raw could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1538875636842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock TripleBuffer_top.sdc 1 Argument <targets> is not an object ID " "Ignored create_clock at TripleBuffer_top.sdc(1): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000 -name clk_in_raw clk_in_raw " "create_clock -period 20.000 -name clk_in_raw clk_in_raw" {  } { { "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538875636843 ""}  } { { "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1538875636843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1538875636845 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MHz_25:m25\|clk_out clk_in " "Register MHz_25:m25\|clk_out is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1538875636859 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1538875636859 "|TripleBuffer_top|clk_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538875636863 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1538875636864 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1538875636892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.218 " "Worst-case setup slack is 5.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875636952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875636952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.218               0.000 mhz25  " "    5.218               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875636952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.834               0.000 pclk  " "    6.834               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875636952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875636952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875636972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875636972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 mhz25  " "    0.360               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875636972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 pclk  " "    0.440               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875636972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875636972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538875636987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538875637002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.628 " "Worst-case minimum pulse width slack is 19.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.628               0.000 mhz25  " "   19.628               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.637               0.000 pclk  " "   19.637               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.555               0.000 vga_clk  " "   26.555               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.555               0.000 xclk  " "   26.555               0.000 xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 cam_vsync  " "   96.000               0.000 cam_vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875637019 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875637207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875637207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875637207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875637207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.053 ns " "Worst Case Available Settling Time: 19.053 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875637207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875637207 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538875637207 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538875637228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1538875637256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1538875637743 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MHz_25:m25\|clk_out clk_in " "Register MHz_25:m25\|clk_out is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1538875637910 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1538875637910 "|TripleBuffer_top|clk_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538875637912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.699 " "Worst-case setup slack is 5.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.699               0.000 mhz25  " "    5.699               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.296               0.000 pclk  " "    7.296               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875637988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875637988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 mhz25  " "    0.355               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 pclk  " "    0.387               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875638058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538875638076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538875638115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.693 " "Worst-case minimum pulse width slack is 19.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.693               0.000 pclk  " "   19.693               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 mhz25  " "   19.700               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.555               0.000 vga_clk  " "   26.555               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.555               0.000 xclk  " "   26.555               0.000 xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 cam_vsync  " "   96.000               0.000 cam_vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875638145 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.182 ns " "Worst Case Available Settling Time: 19.182 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638313 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538875638313 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538875638335 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MHz_25:m25\|clk_out clk_in " "Register MHz_25:m25\|clk_out is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1538875638475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1538875638475 "|TripleBuffer_top|clk_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538875638476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.397 " "Worst-case setup slack is 7.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.397               0.000 mhz25  " "    7.397               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.246               0.000 pclk  " "    8.246               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875638498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 mhz25  " "    0.151               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 pclk  " "    0.201               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875638519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538875638536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538875638558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.184 " "Worst-case minimum pulse width slack is 19.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.184               0.000 pclk  " "   19.184               0.000 pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.516               0.000 mhz25  " "   19.516               0.000 mhz25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.543               0.000 vga_clk  " "   29.543               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.543               0.000 xclk  " "   29.543               0.000 xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 cam_vsync  " "   96.000               0.000 cam_vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538875638610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538875638610 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.025 ns " "Worst Case Available Settling Time: 19.025 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538875638778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538875638778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538875639555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538875639559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538875639800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 06 20:27:19 2018 " "Processing ended: Sat Oct 06 20:27:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538875639800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538875639800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538875639800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1538875639800 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1538875640699 ""}
