22:59:19 INFO  : Platform repository initialization has completed.
22:59:19 INFO  : Launching XSCT server: xsct -n  -interactive /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/temp_xsdb_launch_script.tcl
22:59:20 INFO  : Registering command handlers for Vitis TCF services
22:59:29 INFO  : XSCT server has started successfully.
22:59:29 INFO  : plnx-install-location is set to ''
22:59:29 INFO  : Successfully done setting XSCT server connection channel  
22:59:29 INFO  : Successfully done setting workspace for the tool. 
22:59:29 INFO  : Successfully done query RDI_DATADIR 
23:01:03 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:01:03 INFO  : Result from executing command 'getPlatforms': 
23:01:03 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:01:03 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:01:28 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:03:16 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:03:16 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:03:19 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
23:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:09:04 INFO  : 'jtag frequency' command is executed.
23:09:04 INFO  : Context for 'APU' is selected.
23:09:04 INFO  : System reset is completed.
23:09:07 INFO  : 'after 3000' command is executed.
23:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:09:10 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit"
23:09:10 INFO  : Context for 'APU' is selected.
23:09:10 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:09:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:10 INFO  : Context for 'APU' is selected.
23:09:10 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl' is done.
23:09:11 INFO  : 'ps7_init' command is executed.
23:09:11 INFO  : 'ps7_post_config' command is executed.
23:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:11 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:11 INFO  : 'con' command is executed.
23:09:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:11 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA_system/_ide/scripts/debugger_vqc_fpga-default.tcl'
23:10:13 INFO  : Disconnected from the channel tcfchan#2.
23:10:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/temp_xsdb_launch_script.tcl
23:11:05 INFO  : Platform repository initialization has completed.
23:11:06 INFO  : Registering command handlers for Vitis TCF services
23:11:10 INFO  : XSCT server has started successfully.
23:11:10 INFO  : plnx-install-location is set to ''
23:11:11 INFO  : Successfully done setting XSCT server connection channel  
23:11:11 INFO  : Successfully done query RDI_DATADIR 
23:11:11 INFO  : Successfully done setting workspace for the tool. 
23:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:28:23 INFO  : 'jtag frequency' command is executed.
23:28:23 INFO  : Context for 'APU' is selected.
23:28:23 INFO  : System reset is completed.
23:28:26 INFO  : 'after 3000' command is executed.
23:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:28:29 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit"
23:28:29 INFO  : Context for 'APU' is selected.
23:28:29 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:28:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:29 INFO  : Context for 'APU' is selected.
23:28:29 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl' is done.
23:28:30 INFO  : 'ps7_init' command is executed.
23:28:30 INFO  : 'ps7_post_config' command is executed.
23:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:30 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:30 INFO  : 'con' command is executed.
23:28:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:30 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA_system/_ide/scripts/debugger_vqc_fpga-default.tcl'
23:38:25 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
23:39:08 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
23:39:59 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
23:40:08 INFO  : Disconnected from the channel tcfchan#1.
23:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:40:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:41:06 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
23:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:41:15 INFO  : 'jtag frequency' command is executed.
23:41:15 INFO  : Context for 'APU' is selected.
23:41:15 INFO  : System reset is completed.
23:41:18 INFO  : 'after 3000' command is executed.
23:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:41:20 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit"
23:41:20 INFO  : Context for 'APU' is selected.
23:41:21 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:21 INFO  : Context for 'APU' is selected.
23:41:21 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl' is done.
23:41:21 INFO  : 'ps7_init' command is executed.
23:41:21 INFO  : 'ps7_post_config' command is executed.
23:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:21 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:22 INFO  : 'con' command is executed.
23:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:41:22 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA_system/_ide/scripts/systemdebugger_vqc_fpga_system_standalone.tcl'
23:41:33 INFO  : Disconnected from the channel tcfchan#2.
23:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:41:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:41:56 INFO  : 'jtag frequency' command is executed.
23:41:57 INFO  : Context for 'APU' is selected.
23:41:57 INFO  : System reset is completed.
23:42:00 INFO  : 'after 3000' command is executed.
23:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:42:02 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit"
23:42:02 INFO  : Context for 'APU' is selected.
23:42:06 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:06 INFO  : Context for 'APU' is selected.
23:42:06 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl' is done.
23:42:07 INFO  : 'ps7_init' command is executed.
23:42:07 INFO  : 'ps7_post_config' command is executed.
23:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:07 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:07 INFO  : 'con' command is executed.
23:42:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:42:07 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA_system/_ide/scripts/debugger_vqc_fpga-default.tcl'
23:42:46 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
23:42:58 INFO  : Disconnected from the channel tcfchan#3.
23:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:42:59 INFO  : 'jtag frequency' command is executed.
23:42:59 INFO  : Context for 'APU' is selected.
23:42:59 INFO  : System reset is completed.
23:43:02 INFO  : 'after 3000' command is executed.
23:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:43:05 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit"
23:43:05 INFO  : Context for 'APU' is selected.
23:43:09 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:09 INFO  : Context for 'APU' is selected.
23:43:09 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl' is done.
23:43:10 INFO  : 'ps7_init' command is executed.
23:43:10 INFO  : 'ps7_post_config' command is executed.
23:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:10 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:10 INFO  : 'con' command is executed.
23:43:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:43:10 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA_system/_ide/scripts/debugger_vqc_fpga-default.tcl'
23:51:09 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
23:51:23 INFO  : Disconnected from the channel tcfchan#4.
23:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:51:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:51:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:51:39 INFO  : 'jtag frequency' command is executed.
23:51:39 INFO  : Context for 'APU' is selected.
23:51:39 INFO  : System reset is completed.
23:51:42 INFO  : 'after 3000' command is executed.
23:51:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:51:45 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit"
23:51:45 INFO  : Context for 'APU' is selected.
23:51:49 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:51:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:49 INFO  : Context for 'APU' is selected.
23:51:49 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl' is done.
23:51:50 INFO  : 'ps7_init' command is executed.
23:51:50 INFO  : 'ps7_post_config' command is executed.
23:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:50 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:50 INFO  : 'con' command is executed.
23:51:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:51:50 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA_system/_ide/scripts/debugger_vqc_fpga-default.tcl'
00:02:12 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
00:04:08 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
00:04:31 INFO  : Disconnected from the channel tcfchan#5.
00:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:04:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:11 INFO  : 'jtag frequency' command is executed.
00:05:11 INFO  : Context for 'APU' is selected.
00:05:11 INFO  : System reset is completed.
00:05:14 INFO  : 'after 3000' command is executed.
00:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:05:16 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit"
00:05:16 INFO  : Context for 'APU' is selected.
00:05:20 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:05:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:21 INFO  : Context for 'APU' is selected.
00:05:21 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl' is done.
00:05:21 INFO  : 'ps7_init' command is executed.
00:05:21 INFO  : 'ps7_post_config' command is executed.
00:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:21 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:22 INFO  : 'con' command is executed.
00:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:05:22 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA_system/_ide/scripts/debugger_vqc_fpga-default.tcl'
00:09:04 INFO  : Checking for BSP changes to sync application flags for project 'VQC_FPGA'...
00:09:23 INFO  : Disconnected from the channel tcfchan#6.
00:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:09:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:09:39 INFO  : 'jtag frequency' command is executed.
00:09:39 INFO  : Context for 'APU' is selected.
00:09:39 INFO  : System reset is completed.
00:09:42 INFO  : 'after 3000' command is executed.
00:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:09:44 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit"
00:09:44 INFO  : Context for 'APU' is selected.
00:09:48 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:48 INFO  : Context for 'APU' is selected.
00:09:48 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl' is done.
00:09:49 INFO  : 'ps7_init' command is executed.
00:09:49 INFO  : 'ps7_post_config' command is executed.
00:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:49 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA/Debug/VQC_FPGA.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:49 INFO  : 'con' command is executed.
00:09:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:09:49 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA_system/_ide/scripts/debugger_vqc_fpga-default.tcl'
00:10:12 INFO  : Disconnected from the channel tcfchan#7.
