<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GowinProjects\adc_card\impl\gwsynthesis\adc_card.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GowinProjects\adc_card\src\pinos.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 17 13:25:21 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1811</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>912</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>oscillator/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>oscillator/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>oscillator/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>oscillator/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td>90.757(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of oscillator/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of oscillator/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of oscillator/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oscillator/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.886</td>
<td>adc_mem_driver/counterdata_8_s2/Q</td>
<td>adc_mem_driver/counterdata_19_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.618</td>
</tr>
<tr>
<td>2</td>
<td>0.894</td>
<td>adc_mem_driver/stepmode_0_s4/Q</td>
<td>adc_mem_driver/counter_12_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.610</td>
</tr>
<tr>
<td>3</td>
<td>0.961</td>
<td>adc_mem_driver/stepmode_0_s4/Q</td>
<td>adc_mem_driver/counter_13_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.543</td>
</tr>
<tr>
<td>4</td>
<td>1.048</td>
<td>adc_mem_driver/stepmode_0_s4/Q</td>
<td>adc_mem_driver/counter_11_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.457</td>
</tr>
<tr>
<td>5</td>
<td>1.079</td>
<td>ctr_fifo_read_enable_s0/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.426</td>
</tr>
<tr>
<td>6</td>
<td>1.119</td>
<td>adc_mem_driver/stepmode_0_s4/Q</td>
<td>adc_mem_driver/counter_6_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.385</td>
</tr>
<tr>
<td>7</td>
<td>1.121</td>
<td>adc_mem_driver/stepmode_0_s4/Q</td>
<td>adc_mem_driver/counter_5_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.383</td>
</tr>
<tr>
<td>8</td>
<td>1.121</td>
<td>adc_mem_driver/stepmode_0_s4/Q</td>
<td>adc_mem_driver/counter_9_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.383</td>
</tr>
<tr>
<td>9</td>
<td>1.121</td>
<td>adc_mem_driver/stepmode_0_s4/Q</td>
<td>adc_mem_driver/counter_14_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.383</td>
</tr>
<tr>
<td>10</td>
<td>1.224</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_17_s4/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.281</td>
</tr>
<tr>
<td>11</td>
<td>1.282</td>
<td>adc_mem_driver/counter_15_s2/Q</td>
<td>adc_mem_driver/adc_enable_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.579</td>
</tr>
<tr>
<td>12</td>
<td>1.386</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/counterdata_6_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.119</td>
</tr>
<tr>
<td>13</td>
<td>1.388</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_9_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.473</td>
</tr>
<tr>
<td>14</td>
<td>1.388</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_10_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.473</td>
</tr>
<tr>
<td>15</td>
<td>1.388</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_11_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.473</td>
</tr>
<tr>
<td>16</td>
<td>1.388</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_15_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.473</td>
</tr>
<tr>
<td>17</td>
<td>1.388</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_18_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.473</td>
</tr>
<tr>
<td>18</td>
<td>1.393</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_16_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.469</td>
</tr>
<tr>
<td>19</td>
<td>1.393</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_19_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.469</td>
</tr>
<tr>
<td>20</td>
<td>1.393</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_21_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.469</td>
</tr>
<tr>
<td>21</td>
<td>1.397</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_22_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.464</td>
</tr>
<tr>
<td>22</td>
<td>1.402</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_3_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.460</td>
</tr>
<tr>
<td>23</td>
<td>1.402</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_4_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.460</td>
</tr>
<tr>
<td>24</td>
<td>1.402</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_6_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.460</td>
</tr>
<tr>
<td>25</td>
<td>1.402</td>
<td>adc_mem_driver/counter_10_s2/Q</td>
<td>adc_mem_driver/address_7_s2/CE</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>10.460</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.557</td>
<td>uart_control/arrived_s5/Q</td>
<td>uart_control/arrived_s5/RESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>0.557</td>
<td>adc_mem_driver/fifo_write_enable_s0/Q</td>
<td>adc_mem_driver/fifo_write_enable_s0/RESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>3</td>
<td>0.557</td>
<td>ctr_write_strobe_s0/Q</td>
<td>ctr_write_strobe_s0/RESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>4</td>
<td>0.558</td>
<td>ctr_read_strobe_s0/Q</td>
<td>ctr_read_strobe_s0/RESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>5</td>
<td>0.561</td>
<td>ctr_fifo_read_enable_s0/Q</td>
<td>ctr_fifo_read_enable_s0/RESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>6</td>
<td>0.562</td>
<td>uart_control/error_s1/Q</td>
<td>uart_control/error_s1/RESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>7</td>
<td>0.564</td>
<td>uart_control/uart/data_arrived_s0/Q</td>
<td>uart_control/uart/data_arrived_s0/RESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.579</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>uart_control/uart/cntbit_out_0_s1/Q</td>
<td>uart_control/uart/cntbit_out_0_s1/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>uart_control/uart/cntbit_out_4_s1/Q</td>
<td>uart_control/uart/cntbit_out_4_s1/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>uart_control/uart/cntbit_in_4_s1/Q</td>
<td>uart_control/uart/cntbit_in_4_s1/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>uart_control/u_data_out_2_s4/Q</td>
<td>uart_control/u_data_out_2_s4/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>uart_control/u_data_out_7_s4/Q</td>
<td>uart_control/u_data_out_7_s4/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>uart_control/bytesreceived_2_s2/Q</td>
<td>uart_control/bytesreceived_2_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>adc_mem_driver/spi_command/shifter_0_s3/Q</td>
<td>adc_mem_driver/spi_command/shifter_0_s3/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>adc_mem_driver/spi_command/command_ctr_2_s0/Q</td>
<td>adc_mem_driver/spi_command/command_ctr_2_s0/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>adc_mem_driver/adc/stepADC_0_s2/Q</td>
<td>adc_mem_driver/adc/stepADC_0_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>adc_mem_driver/adc/counterADC_0_s0/Q</td>
<td>adc_mem_driver/adc/counterADC_0_s0/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>adc_mem_driver/teste_0_s5/Q</td>
<td>adc_mem_driver/teste_0_s5/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>adc_mem_driver/counterdata_4_s2/Q</td>
<td>adc_mem_driver/counterdata_4_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>adc_mem_driver/counterdata_22_s2/Q</td>
<td>adc_mem_driver/counterdata_22_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>uart_control/uart/time_out_1_s1/Q</td>
<td>uart_control/uart/time_out_1_s1/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>uart_control/uart/time_out_4_s1/Q</td>
<td>uart_control/uart/time_out_4_s1/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>uart_control/uart/cntbit_in_0_s1/Q</td>
<td>uart_control/uart/cntbit_in_0_s1/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>uart_control/arrived_s5/Q</td>
<td>uart_control/arrived_s5/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>uart_control/bytesreceived_0_s2/Q</td>
<td>uart_control/bytesreceived_0_s2/D</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.959</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.931</td>
</tr>
<tr>
<td>2</td>
<td>3.959</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.931</td>
</tr>
<tr>
<td>3</td>
<td>3.959</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_0_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.931</td>
</tr>
<tr>
<td>4</td>
<td>3.959</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.931</td>
</tr>
<tr>
<td>5</td>
<td>4.269</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.622</td>
</tr>
<tr>
<td>6</td>
<td>4.269</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.622</td>
</tr>
<tr>
<td>7</td>
<td>4.269</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.622</td>
</tr>
<tr>
<td>8</td>
<td>4.269</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.622</td>
</tr>
<tr>
<td>9</td>
<td>4.269</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.622</td>
</tr>
<tr>
<td>10</td>
<td>4.269</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.622</td>
</tr>
<tr>
<td>11</td>
<td>4.273</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.617</td>
</tr>
<tr>
<td>12</td>
<td>4.273</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.617</td>
</tr>
<tr>
<td>13</td>
<td>4.273</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.617</td>
</tr>
<tr>
<td>14</td>
<td>4.577</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.314</td>
</tr>
<tr>
<td>15</td>
<td>4.577</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.314</td>
</tr>
<tr>
<td>16</td>
<td>4.577</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.314</td>
</tr>
<tr>
<td>17</td>
<td>4.577</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.314</td>
</tr>
<tr>
<td>18</td>
<td>4.577</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.314</td>
</tr>
<tr>
<td>19</td>
<td>4.577</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.314</td>
</tr>
<tr>
<td>20</td>
<td>4.587</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0/PRESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.304</td>
</tr>
<tr>
<td>21</td>
<td>4.587</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.304</td>
</tr>
<tr>
<td>22</td>
<td>4.587</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.304</td>
</tr>
<tr>
<td>23</td>
<td>4.587</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.304</td>
</tr>
<tr>
<td>24</td>
<td>4.592</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_0_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.298</td>
</tr>
<tr>
<td>25</td>
<td>4.592</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_1_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>1.298</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.529</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.581</td>
</tr>
<tr>
<td>2</td>
<td>6.529</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.581</td>
</tr>
<tr>
<td>3</td>
<td>6.529</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.581</td>
</tr>
<tr>
<td>4</td>
<td>6.529</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.581</td>
</tr>
<tr>
<td>5</td>
<td>6.786</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Full_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.838</td>
</tr>
<tr>
<td>6</td>
<td>6.786</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.838</td>
</tr>
<tr>
<td>7</td>
<td>6.786</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.838</td>
</tr>
<tr>
<td>8</td>
<td>6.786</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_6_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.838</td>
</tr>
<tr>
<td>9</td>
<td>6.786</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_6_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.838</td>
</tr>
<tr>
<td>10</td>
<td>6.793</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0/PRESET</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.844</td>
</tr>
<tr>
<td>11</td>
<td>6.793</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.844</td>
</tr>
<tr>
<td>12</td>
<td>6.793</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.844</td>
</tr>
<tr>
<td>13</td>
<td>6.793</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.844</td>
</tr>
<tr>
<td>14</td>
<td>6.799</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.851</td>
</tr>
<tr>
<td>15</td>
<td>6.799</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.851</td>
</tr>
<tr>
<td>16</td>
<td>6.799</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.851</td>
</tr>
<tr>
<td>17</td>
<td>6.799</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.851</td>
</tr>
<tr>
<td>18</td>
<td>6.799</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.851</td>
</tr>
<tr>
<td>19</td>
<td>6.799</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.851</td>
</tr>
<tr>
<td>20</td>
<td>6.838</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.890</td>
</tr>
<tr>
<td>21</td>
<td>6.838</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.890</td>
</tr>
<tr>
<td>22</td>
<td>6.838</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.890</td>
</tr>
<tr>
<td>23</td>
<td>6.841</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.893</td>
</tr>
<tr>
<td>24</td>
<td>6.841</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.893</td>
</tr>
<tr>
<td>25</td>
<td>6.841</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-5.952</td>
<td>0.011</td>
<td>0.893</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addsize_22_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addsize_20_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addsize_16_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addsize_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>micro_frameout_22_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_mem_driver/fifo_write_enable_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_mem_driver/address_13_s2</td>
</tr>
<tr>
<td>8</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_mem_driver/spi_command/sendcommand_s6</td>
</tr>
<tr>
<td>9</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_mem_driver/spi_command/shifter_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_mem_driver/address_15_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counterdata_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counterdata_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>adc_mem_driver/counterdata_8_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counterdata_8_s2/Q</td>
</tr>
<tr>
<td>3.548</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td>adc_mem_driver/n1499_s19/I0</td>
</tr>
<tr>
<td>4.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1499_s19/F</td>
</tr>
<tr>
<td>5.791</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>adc_mem_driver/n1499_s17/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1499_s17/F</td>
</tr>
<tr>
<td>7.769</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>adc_mem_driver/n1493_s17/I3</td>
</tr>
<tr>
<td>8.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C18[2][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1493_s17/F</td>
</tr>
<tr>
<td>9.683</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>adc_mem_driver/n1487_s19/I3</td>
</tr>
<tr>
<td>10.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1487_s19/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>adc_mem_driver/n1487_s16/I1</td>
</tr>
<tr>
<td>12.408</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1487_s16/F</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counterdata_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>adc_mem_driver/counterdata_19_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>adc_mem_driver/counterdata_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 46.532%; route: 5.219, 49.151%; tC2Q: 0.458, 4.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/stepmode_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counter_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>adc_mem_driver/stepmode_0_s4/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/stepmode_0_s4/Q</td>
</tr>
<tr>
<td>3.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>adc_mem_driver/stepmode_2_s7/I1</td>
</tr>
<tr>
<td>4.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/stepmode_2_s7/F</td>
</tr>
<tr>
<td>5.221</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>adc_mem_driver/mem_sio_out_3_s6/I3</td>
</tr>
<tr>
<td>6.320</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/mem_sio_out_3_s6/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>adc_mem_driver/n1481_s17/I3</td>
</tr>
<tr>
<td>8.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s17/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>adc_mem_driver/n1399_s18/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1399_s18/F</td>
</tr>
<tr>
<td>11.301</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>adc_mem_driver/n1402_s17/I2</td>
</tr>
<tr>
<td>12.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1402_s17/F</td>
</tr>
<tr>
<td>12.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>adc_mem_driver/counter_12_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>adc_mem_driver/counter_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.317, 50.112%; route: 4.835, 45.569%; tC2Q: 0.458, 4.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/stepmode_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counter_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>adc_mem_driver/stepmode_0_s4/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/stepmode_0_s4/Q</td>
</tr>
<tr>
<td>3.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>adc_mem_driver/stepmode_2_s7/I1</td>
</tr>
<tr>
<td>4.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/stepmode_2_s7/F</td>
</tr>
<tr>
<td>5.221</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>adc_mem_driver/mem_sio_out_3_s6/I3</td>
</tr>
<tr>
<td>6.320</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/mem_sio_out_3_s6/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>adc_mem_driver/n1481_s17/I3</td>
</tr>
<tr>
<td>8.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s17/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>adc_mem_driver/n1399_s18/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1399_s18/F</td>
</tr>
<tr>
<td>11.301</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>adc_mem_driver/n1401_s17/I2</td>
</tr>
<tr>
<td>12.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1401_s17/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>adc_mem_driver/counter_13_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>adc_mem_driver/counter_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 49.795%; route: 4.835, 45.858%; tC2Q: 0.458, 4.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/stepmode_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counter_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>adc_mem_driver/stepmode_0_s4/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/stepmode_0_s4/Q</td>
</tr>
<tr>
<td>3.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>adc_mem_driver/stepmode_2_s7/I1</td>
</tr>
<tr>
<td>4.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/stepmode_2_s7/F</td>
</tr>
<tr>
<td>5.221</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>adc_mem_driver/mem_sio_out_3_s6/I3</td>
</tr>
<tr>
<td>6.320</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/mem_sio_out_3_s6/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>adc_mem_driver/n1481_s17/I3</td>
</tr>
<tr>
<td>8.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s17/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>adc_mem_driver/n1399_s18/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1399_s18/F</td>
</tr>
<tr>
<td>11.148</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>adc_mem_driver/n1403_s17/I2</td>
</tr>
<tr>
<td>12.247</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1403_s17/F</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>adc_mem_driver/counter_11_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>adc_mem_driver/counter_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.317, 50.846%; route: 4.682, 44.771%; tC2Q: 0.458, 4.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_fifo_read_enable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>ctr_fifo_read_enable_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">ctr_fifo_read_enable_s0/Q</td>
</tr>
<tr>
<td>3.735</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[3][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_next_2_s5/I3</td>
</tr>
<tr>
<td>4.834</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R10C11[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/fifo/fifo_inst/rbin_num_next_2_s5/F</td>
</tr>
<tr>
<td>5.350</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[3][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rgraynext_3_s1/I2</td>
</tr>
<tr>
<td>6.411</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C11[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/fifo/fifo_inst/Equal.rgraynext_3_s1/F</td>
</tr>
<tr>
<td>6.836</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rgraynext_3_s0/I2</td>
</tr>
<tr>
<td>7.868</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/fifo/fifo_inst/Equal.rgraynext_3_s0/F</td>
</tr>
<tr>
<td>8.678</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/n152_s0/I0</td>
</tr>
<tr>
<td>9.636</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/fifo/fifo_inst/n152_s0/COUT</td>
</tr>
<tr>
<td>9.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/n153_s0/CIN</td>
</tr>
<tr>
<td>9.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/fifo/fifo_inst/n153_s0/COUT</td>
</tr>
<tr>
<td>9.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C13[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/n154_s0/CIN</td>
</tr>
<tr>
<td>9.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/fifo/fifo_inst/n154_s0/COUT</td>
</tr>
<tr>
<td>11.117</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>12.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/fifo/fifo_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>12.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.363, 51.439%; route: 4.605, 44.165%; tC2Q: 0.458, 4.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/stepmode_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>adc_mem_driver/stepmode_0_s4/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/stepmode_0_s4/Q</td>
</tr>
<tr>
<td>3.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>adc_mem_driver/stepmode_2_s7/I1</td>
</tr>
<tr>
<td>4.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/stepmode_2_s7/F</td>
</tr>
<tr>
<td>5.221</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>adc_mem_driver/mem_sio_out_3_s6/I3</td>
</tr>
<tr>
<td>6.320</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/mem_sio_out_3_s6/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>adc_mem_driver/n1481_s17/I3</td>
</tr>
<tr>
<td>8.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s17/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>adc_mem_driver/n1399_s18/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1399_s18/F</td>
</tr>
<tr>
<td>11.143</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>adc_mem_driver/n1408_s17/I2</td>
</tr>
<tr>
<td>12.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1408_s17/F</td>
</tr>
<tr>
<td>12.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>adc_mem_driver/counter_6_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[2][A]</td>
<td>adc_mem_driver/counter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 50.551%; route: 4.677, 45.036%; tC2Q: 0.458, 4.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/stepmode_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counter_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>adc_mem_driver/stepmode_0_s4/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/stepmode_0_s4/Q</td>
</tr>
<tr>
<td>3.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>adc_mem_driver/stepmode_2_s7/I1</td>
</tr>
<tr>
<td>4.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/stepmode_2_s7/F</td>
</tr>
<tr>
<td>5.221</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>adc_mem_driver/mem_sio_out_3_s6/I3</td>
</tr>
<tr>
<td>6.320</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/mem_sio_out_3_s6/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>adc_mem_driver/n1481_s17/I3</td>
</tr>
<tr>
<td>8.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s17/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>adc_mem_driver/n1399_s18/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1399_s18/F</td>
</tr>
<tr>
<td>11.141</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>adc_mem_driver/n1409_s17/I0</td>
</tr>
<tr>
<td>12.173</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1409_s17/F</td>
</tr>
<tr>
<td>12.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>adc_mem_driver/counter_5_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>adc_mem_driver/counter_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 50.562%; route: 4.675, 45.024%; tC2Q: 0.458, 4.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/stepmode_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counter_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>adc_mem_driver/stepmode_0_s4/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/stepmode_0_s4/Q</td>
</tr>
<tr>
<td>3.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>adc_mem_driver/stepmode_2_s7/I1</td>
</tr>
<tr>
<td>4.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/stepmode_2_s7/F</td>
</tr>
<tr>
<td>5.221</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>adc_mem_driver/mem_sio_out_3_s6/I3</td>
</tr>
<tr>
<td>6.320</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/mem_sio_out_3_s6/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>adc_mem_driver/n1481_s17/I3</td>
</tr>
<tr>
<td>8.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s17/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>adc_mem_driver/n1399_s18/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1399_s18/F</td>
</tr>
<tr>
<td>11.141</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>adc_mem_driver/n1405_s17/I2</td>
</tr>
<tr>
<td>12.173</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1405_s17/F</td>
</tr>
<tr>
<td>12.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>adc_mem_driver/counter_9_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>adc_mem_driver/counter_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 50.562%; route: 4.675, 45.024%; tC2Q: 0.458, 4.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/stepmode_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counter_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>adc_mem_driver/stepmode_0_s4/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/stepmode_0_s4/Q</td>
</tr>
<tr>
<td>3.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>adc_mem_driver/stepmode_2_s7/I1</td>
</tr>
<tr>
<td>4.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/stepmode_2_s7/F</td>
</tr>
<tr>
<td>5.221</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>adc_mem_driver/mem_sio_out_3_s6/I3</td>
</tr>
<tr>
<td>6.320</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/mem_sio_out_3_s6/F</td>
</tr>
<tr>
<td>7.316</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>adc_mem_driver/n1481_s17/I3</td>
</tr>
<tr>
<td>8.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s17/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>adc_mem_driver/n1399_s18/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1399_s18/F</td>
</tr>
<tr>
<td>11.141</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>adc_mem_driver/n1400_s17/I0</td>
</tr>
<tr>
<td>12.173</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1400_s17/F</td>
</tr>
<tr>
<td>12.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>adc_mem_driver/counter_14_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>adc_mem_driver/counter_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.250, 50.562%; route: 4.675, 45.024%; tC2Q: 0.458, 4.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>11.039</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>adc_mem_driver/n1433_s10/I0</td>
</tr>
<tr>
<td>12.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1433_s10/F</td>
</tr>
<tr>
<td>12.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_17_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>adc_mem_driver/address_17_s4/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>adc_mem_driver/address_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 47.410%; route: 4.948, 48.132%; tC2Q: 0.458, 4.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/adc_enable_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>adc_mem_driver/counter_15_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C17[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_15_s2/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][B]</td>
<td>adc_mem_driver/n455_s4/I3</td>
</tr>
<tr>
<td>3.881</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s4/F</td>
</tr>
<tr>
<td>5.198</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>adc_mem_driver/n1373_s19/I2</td>
</tr>
<tr>
<td>6.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1373_s19/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>adc_mem_driver/n1374_s17/I2</td>
</tr>
<tr>
<td>7.909</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1374_s17/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>adc_mem_driver/n1479_s9/I2</td>
</tr>
<tr>
<td>9.695</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1479_s9/F</td>
</tr>
<tr>
<td>10.522</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td>adc_mem_driver/adc_enable_s4/I3</td>
</tr>
<tr>
<td>11.583</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/adc_enable_s4/F</td>
</tr>
<tr>
<td>12.369</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/adc_enable_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>adc_mem_driver/adc_enable_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>adc_mem_driver/adc_enable_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.234, 40.022%; route: 5.887, 55.645%; tC2Q: 0.458, 4.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counterdata_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc_mem_driver/teste_11_s7/I2</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/teste_11_s7/F</td>
</tr>
<tr>
<td>7.621</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>adc_mem_driver/teste_11_s6/I2</td>
</tr>
<tr>
<td>8.246</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/teste_11_s6/F</td>
</tr>
<tr>
<td>8.677</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>adc_mem_driver/n1481_s23/I3</td>
</tr>
<tr>
<td>9.776</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s23/F</td>
</tr>
<tr>
<td>11.087</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>adc_mem_driver/n1513_s16/I2</td>
</tr>
<tr>
<td>11.909</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1513_s16/F</td>
</tr>
<tr>
<td>11.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counterdata_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>adc_mem_driver/counterdata_6_s2/CLK</td>
</tr>
<tr>
<td>13.295</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>adc_mem_driver/counterdata_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.467, 44.147%; route: 5.193, 51.324%; tC2Q: 0.458, 4.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.263</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_9_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>adc_mem_driver/address_9_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>adc_mem_driver/address_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.480%; route: 5.147, 49.144%; tC2Q: 0.458, 4.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.263</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_10_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>adc_mem_driver/address_10_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>adc_mem_driver/address_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.480%; route: 5.147, 49.144%; tC2Q: 0.458, 4.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.263</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_11_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>adc_mem_driver/address_11_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>adc_mem_driver/address_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.480%; route: 5.147, 49.144%; tC2Q: 0.458, 4.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.263</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_15_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>adc_mem_driver/address_15_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>adc_mem_driver/address_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.480%; route: 5.147, 49.144%; tC2Q: 0.458, 4.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.263</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_18_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>adc_mem_driver/address_18_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>adc_mem_driver/address_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.480%; route: 5.147, 49.144%; tC2Q: 0.458, 4.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_16_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>adc_mem_driver/address_16_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>adc_mem_driver/address_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.500%; route: 5.142, 49.121%; tC2Q: 0.458, 4.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_19_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>adc_mem_driver/address_19_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>adc_mem_driver/address_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.500%; route: 5.142, 49.121%; tC2Q: 0.458, 4.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.259</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_21_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>adc_mem_driver/address_21_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>adc_mem_driver/address_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.500%; route: 5.142, 49.121%; tC2Q: 0.458, 4.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.254</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_22_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>adc_mem_driver/address_22_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>adc_mem_driver/address_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.521%; route: 5.138, 49.099%; tC2Q: 0.458, 4.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.250</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>adc_mem_driver/address_3_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>adc_mem_driver/address_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.541%; route: 5.133, 49.077%; tC2Q: 0.458, 4.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.250</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_4_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>adc_mem_driver/address_4_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>adc_mem_driver/address_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.541%; route: 5.133, 49.077%; tC2Q: 0.458, 4.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.250</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_6_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>adc_mem_driver/address_6_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>adc_mem_driver/address_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.541%; route: 5.133, 49.077%; tC2Q: 0.458, 4.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counter_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/address_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>adc_mem_driver/counter_10_s2/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/counter_10_s2/Q</td>
</tr>
<tr>
<td>3.235</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][A]</td>
<td>adc_mem_driver/n455_s3/I1</td>
</tr>
<tr>
<td>4.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C14[3][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n455_s3/F</td>
</tr>
<tr>
<td>5.171</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>adc_mem_driver/n1037_s2/I1</td>
</tr>
<tr>
<td>5.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s2/F</td>
</tr>
<tr>
<td>6.487</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>adc_mem_driver/n1037_s0/I2</td>
</tr>
<tr>
<td>7.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1037_s0/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>adc_mem_driver/reading_s9/I0</td>
</tr>
<tr>
<td>9.227</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/reading_s9/F</td>
</tr>
<tr>
<td>10.065</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>adc_mem_driver/address_22_s6/I0</td>
</tr>
<tr>
<td>11.091</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">adc_mem_driver/address_22_s6/F</td>
</tr>
<tr>
<td>12.250</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/address_7_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>adc_mem_driver/address_7_s2/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>adc_mem_driver/address_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.868, 46.541%; route: 5.133, 49.077%; tC2Q: 0.458, 4.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/arrived_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/arrived_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>uart_control/arrived_s5/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/arrived_s5/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/arrived_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>uart_control/arrived_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>uart_control/arrived_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo_write_enable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo_write_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>adc_mem_driver/fifo_write_enable_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C17[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo_write_enable_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo_write_enable_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>adc_mem_driver/fifo_write_enable_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>adc_mem_driver/fifo_write_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_write_strobe_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctr_write_strobe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>ctr_write_strobe_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">ctr_write_strobe_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">ctr_write_strobe_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>ctr_write_strobe_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>ctr_write_strobe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_read_strobe_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctr_read_strobe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>ctr_read_strobe_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">ctr_read_strobe_s0/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">ctr_read_strobe_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>ctr_read_strobe_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>ctr_read_strobe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>ctr_fifo_read_enable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ctr_fifo_read_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>ctr_fifo_read_enable_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">ctr_fifo_read_enable_s0/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">ctr_fifo_read_enable_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>ctr_fifo_read_enable_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>ctr_fifo_read_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/error_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/error_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>uart_control/error_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">uart_control/error_s1/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">uart_control/error_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>uart_control/error_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>uart_control/error_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.242%; tC2Q: 0.333, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/data_arrived_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/data_arrived_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>uart_control/uart/data_arrived_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">uart_control/uart/data_arrived_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">uart_control/uart/data_arrived_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>uart_control/uart/data_arrived_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>uart_control/uart/data_arrived_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.477%; tC2Q: 0.333, 57.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/cntbit_out_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/cntbit_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uart_control/uart/cntbit_out_0_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_out_0_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uart_control/uart/n372_s1/I1</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n372_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uart_control/uart/cntbit_out_0_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>uart_control/uart/cntbit_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/cntbit_out_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/cntbit_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>uart_control/uart/cntbit_out_4_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_out_4_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>uart_control/uart/n368_s1/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n368_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_out_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>uart_control/uart/cntbit_out_4_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>uart_control/uart/cntbit_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/cntbit_in_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/cntbit_in_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>uart_control/uart/cntbit_in_4_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_in_4_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>uart_control/uart/n207_s1/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n207_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_in_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>uart_control/uart/cntbit_in_4_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>uart_control/uart/cntbit_in_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/u_data_out_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/u_data_out_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>uart_control/u_data_out_2_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">uart_control/u_data_out_2_s4/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>uart_control/n1007_s11/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n1007_s11/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">uart_control/u_data_out_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>uart_control/u_data_out_2_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>uart_control/u_data_out_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/u_data_out_7_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/u_data_out_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uart_control/u_data_out_7_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">uart_control/u_data_out_7_s4/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uart_control/n997_s10/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n997_s10/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">uart_control/u_data_out_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uart_control/u_data_out_7_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>uart_control/u_data_out_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/bytesreceived_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/bytesreceived_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uart_control/bytesreceived_2_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/bytesreceived_2_s2/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uart_control/n778_s12/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n778_s12/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/bytesreceived_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uart_control/bytesreceived_2_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uart_control/bytesreceived_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/spi_command/shifter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/spi_command/shifter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>adc_mem_driver/spi_command/shifter_0_s3/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/spi_command/shifter_0_s3/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>adc_mem_driver/spi_command/n22_s4/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/spi_command/n22_s4/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/spi_command/shifter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>adc_mem_driver/spi_command/shifter_0_s3/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>adc_mem_driver/spi_command/shifter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/spi_command/command_ctr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/spi_command/command_ctr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>adc_mem_driver/spi_command/command_ctr_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/spi_command/command_ctr_2_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>adc_mem_driver/spi_command/n7_s0/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/spi_command/n7_s0/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/spi_command/command_ctr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>adc_mem_driver/spi_command/command_ctr_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>adc_mem_driver/spi_command/command_ctr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/adc/stepADC_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/adc/stepADC_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>adc_mem_driver/adc/stepADC_0_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/adc/stepADC_0_s2/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>adc_mem_driver/adc/n41_s5/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/adc/n41_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/adc/stepADC_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>adc_mem_driver/adc/stepADC_0_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>adc_mem_driver/adc/stepADC_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/adc/counterADC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/adc/counterADC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>adc_mem_driver/adc/counterADC_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/adc/counterADC_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>adc_mem_driver/adc/n143_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/adc/n143_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/adc/counterADC_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>adc_mem_driver/adc/counterADC_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>adc_mem_driver/adc/counterADC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/teste_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/teste_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>adc_mem_driver/teste_0_s5/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/teste_0_s5/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>adc_mem_driver/n663_s3/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n663_s3/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/teste_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>adc_mem_driver/teste_0_s5/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>adc_mem_driver/teste_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counterdata_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counterdata_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>adc_mem_driver/counterdata_4_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counterdata_4_s2/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>adc_mem_driver/n1517_s16/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1517_s16/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counterdata_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>adc_mem_driver/counterdata_4_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>adc_mem_driver/counterdata_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/counterdata_22_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/counterdata_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>adc_mem_driver/counterdata_22_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counterdata_22_s2/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>adc_mem_driver/n1481_s16/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">adc_mem_driver/n1481_s16/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/counterdata_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>adc_mem_driver/counterdata_22_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>adc_mem_driver/counterdata_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/time_out_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/time_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>uart_control/uart/time_out_1_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_out_1_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>uart_control/uart/n247_s1/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n247_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_out_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>uart_control/uart/time_out_1_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>uart_control/uart/time_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/time_out_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/time_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uart_control/uart/time_out_4_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_out_4_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uart_control/uart/n244_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n244_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">uart_control/uart/time_out_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uart_control/uart/time_out_4_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uart_control/uart/time_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/uart/cntbit_in_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/uart/cntbit_in_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uart_control/uart/cntbit_in_0_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_in_0_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uart_control/uart/n211_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uart_control/uart/n211_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">uart_control/uart/cntbit_in_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uart_control/uart/cntbit_in_0_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uart_control/uart/cntbit_in_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/arrived_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/arrived_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>uart_control/arrived_s5/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/arrived_s5/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>uart_control/n396_s6/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">uart_control/n396_s6/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">uart_control/arrived_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>uart_control/arrived_s5/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>uart_control/arrived_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_control/bytesreceived_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_control/bytesreceived_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_control/bytesreceived_0_s2/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/bytesreceived_0_s2/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_control/n782_s7/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">uart_control/n782_s7/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">uart_control/bytesreceived_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_control/bytesreceived_0_s2/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_control/bytesreceived_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.692</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.473, 76.269%; tC2Q: 0.458, 23.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.692</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.473, 76.269%; tC2Q: 0.458, 23.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.692</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.473, 76.269%; tC2Q: 0.458, 23.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.692</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.473, 76.269%; tC2Q: 0.458, 23.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.382</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 71.736%; tC2Q: 0.458, 28.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.382</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 71.736%; tC2Q: 0.458, 28.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.382</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 71.736%; tC2Q: 0.458, 28.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.382</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 71.736%; tC2Q: 0.458, 28.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.382</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 71.736%; tC2Q: 0.458, 28.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.382</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 71.736%; tC2Q: 0.458, 28.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.378</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 71.656%; tC2Q: 0.458, 28.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.378</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 71.656%; tC2Q: 0.458, 28.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.378</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 71.656%; tC2Q: 0.458, 28.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.075</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 65.114%; tC2Q: 0.458, 34.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.075</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 65.114%; tC2Q: 0.458, 34.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.075</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 65.114%; tC2Q: 0.458, 34.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.075</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 65.114%; tC2Q: 0.458, 34.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.075</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 65.114%; tC2Q: 0.458, 34.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>9.075</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 65.114%; tC2Q: 0.458, 34.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.065</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 64.852%; tC2Q: 0.458, 35.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.065</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 64.852%; tC2Q: 0.458, 35.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.065</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 64.852%; tC2Q: 0.458, 35.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.065</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 64.852%; tC2Q: 0.458, 35.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.059</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 64.692%; tC2Q: 0.458, 35.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.219</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.059</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.651</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 64.692%; tC2Q: 0.458, 35.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.274</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.274</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.274</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.274</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.532</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.538</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 60.525%; tC2Q: 0.333, 39.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.538</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 60.525%; tC2Q: 0.333, 39.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.538</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 60.525%; tC2Q: 0.333, 39.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.538</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/rbin_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 60.525%; tC2Q: 0.333, 39.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.544</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.813%; tC2Q: 0.333, 39.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.544</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.813%; tC2Q: 0.333, 39.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.544</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.813%; tC2Q: 0.333, 39.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.544</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.813%; tC2Q: 0.333, 39.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.544</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.813%; tC2Q: 0.333, 39.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.544</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.813%; tC2Q: 0.333, 39.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.583</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.556, 62.528%; tC2Q: 0.333, 37.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.583</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.556, 62.528%; tC2Q: 0.333, 37.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.583</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.556, 62.528%; tC2Q: 0.333, 37.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.587</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 62.685%; tC2Q: 0.333, 37.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.587</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 62.685%; tC2Q: 0.333, 37.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>8.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>28</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>8.587</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_R</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>adc_mem_driver/fifo/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 62.685%; tC2Q: 0.333, 37.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addsize_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>addsize_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>addsize_22_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addsize_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>addsize_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>addsize_20_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addsize_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>addsize_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>addsize_16_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addsize_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>addsize_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>addsize_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>micro_frameout_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>micro_frameout_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>micro_frameout_22_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_mem_driver/fifo_write_enable_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc_mem_driver/fifo_write_enable_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc_mem_driver/fifo_write_enable_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_mem_driver/address_13_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc_mem_driver/address_13_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc_mem_driver/address_13_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_mem_driver/spi_command/sendcommand_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc_mem_driver/spi_command/sendcommand_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc_mem_driver/spi_command/sendcommand_s6/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_mem_driver/spi_command/shifter_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc_mem_driver/spi_command/shifter_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc_mem_driver/spi_command/shifter_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_mem_driver/address_15_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.498</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc_mem_driver/address_15_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.451</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.635</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc_mem_driver/address_15_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>450</td>
<td>clk</td>
<td>0.886</td>
<td>0.661</td>
</tr>
<tr>
<td>64</td>
<td>datain_63_8</td>
<td>2.645</td>
<td>1.353</td>
</tr>
<tr>
<td>60</td>
<td>datain_7_13</td>
<td>2.645</td>
<td>1.507</td>
</tr>
<tr>
<td>31</td>
<td>u_readytosend</td>
<td>3.611</td>
<td>1.396</td>
</tr>
<tr>
<td>28</td>
<td>reset_r[1]</td>
<td>4.273</td>
<td>1.159</td>
</tr>
<tr>
<td>28</td>
<td>reset_w[1]</td>
<td>3.959</td>
<td>1.473</td>
</tr>
<tr>
<td>26</td>
<td>u_writting_15</td>
<td>1.963</td>
<td>1.839</td>
</tr>
<tr>
<td>26</td>
<td>n1259_7</td>
<td>3.733</td>
<td>1.353</td>
</tr>
<tr>
<td>25</td>
<td>n1259_3</td>
<td>1.964</td>
<td>1.812</td>
</tr>
<tr>
<td>24</td>
<td>reading_15</td>
<td>1.224</td>
<td>1.832</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
