-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "02/05/2025 09:09:22"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	projeto7 IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	pause : IN std_logic;
	time_select_1 : IN std_logic;
	time_select_2 : IN std_logic;
	led : OUT std_logic;
	ssd_unit : OUT std_logic_vector(6 DOWNTO 0);
	ssd_tens : OUT std_logic_vector(6 DOWNTO 0);
	ssd_hundreds : OUT std_logic_vector(6 DOWNTO 0);
	ssd_thousands : OUT std_logic_vector(6 DOWNTO 0)
	);
END projeto7;

-- Design Ports Information
-- led	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_unit[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_unit[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_unit[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_unit[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_unit[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_unit[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_unit[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_tens[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_tens[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_tens[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_tens[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_tens[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_tens[5]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_tens[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_hundreds[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_hundreds[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_hundreds[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_hundreds[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_hundreds[4]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_hundreds[5]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_hundreds[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_thousands[0]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_thousands[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_thousands[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_thousands[3]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_thousands[4]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_thousands[5]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ssd_thousands[6]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pause	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- time_select_2	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- time_select_1	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF projeto7 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_pause : std_logic;
SIGNAL ww_time_select_1 : std_logic;
SIGNAL ww_time_select_2 : std_logic;
SIGNAL ww_led : std_logic;
SIGNAL ww_ssd_unit : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_ssd_tens : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_ssd_hundreds : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_ssd_thousands : std_logic_vector(6 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \led~output_o\ : std_logic;
SIGNAL \ssd_unit[0]~output_o\ : std_logic;
SIGNAL \ssd_unit[1]~output_o\ : std_logic;
SIGNAL \ssd_unit[2]~output_o\ : std_logic;
SIGNAL \ssd_unit[3]~output_o\ : std_logic;
SIGNAL \ssd_unit[4]~output_o\ : std_logic;
SIGNAL \ssd_unit[5]~output_o\ : std_logic;
SIGNAL \ssd_unit[6]~output_o\ : std_logic;
SIGNAL \ssd_tens[0]~output_o\ : std_logic;
SIGNAL \ssd_tens[1]~output_o\ : std_logic;
SIGNAL \ssd_tens[2]~output_o\ : std_logic;
SIGNAL \ssd_tens[3]~output_o\ : std_logic;
SIGNAL \ssd_tens[4]~output_o\ : std_logic;
SIGNAL \ssd_tens[5]~output_o\ : std_logic;
SIGNAL \ssd_tens[6]~output_o\ : std_logic;
SIGNAL \ssd_hundreds[0]~output_o\ : std_logic;
SIGNAL \ssd_hundreds[1]~output_o\ : std_logic;
SIGNAL \ssd_hundreds[2]~output_o\ : std_logic;
SIGNAL \ssd_hundreds[3]~output_o\ : std_logic;
SIGNAL \ssd_hundreds[4]~output_o\ : std_logic;
SIGNAL \ssd_hundreds[5]~output_o\ : std_logic;
SIGNAL \ssd_hundreds[6]~output_o\ : std_logic;
SIGNAL \ssd_thousands[0]~output_o\ : std_logic;
SIGNAL \ssd_thousands[1]~output_o\ : std_logic;
SIGNAL \ssd_thousands[2]~output_o\ : std_logic;
SIGNAL \ssd_thousands[3]~output_o\ : std_logic;
SIGNAL \ssd_thousands[4]~output_o\ : std_logic;
SIGNAL \ssd_thousands[5]~output_o\ : std_logic;
SIGNAL \ssd_thousands[6]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \time_select_2~input_o\ : std_logic;
SIGNAL \time_left[2]~9_combout\ : std_logic;
SIGNAL \time_select_1~input_o\ : std_logic;
SIGNAL \time_left[1]~13_combout\ : std_logic;
SIGNAL \pause~input_o\ : std_logic;
SIGNAL \paused~0_combout\ : std_logic;
SIGNAL \paused~q\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \clk_div_count~11_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \Add1~21\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~24_combout\ : std_logic;
SIGNAL \clk_div_count~10_combout\ : std_logic;
SIGNAL \Add1~25\ : std_logic;
SIGNAL \Add1~26_combout\ : std_logic;
SIGNAL \clk_div_count~9_combout\ : std_logic;
SIGNAL \Add1~27\ : std_logic;
SIGNAL \Add1~28_combout\ : std_logic;
SIGNAL \clk_div_count~8_combout\ : std_logic;
SIGNAL \Add1~29\ : std_logic;
SIGNAL \Add1~30_combout\ : std_logic;
SIGNAL \clk_div_count~7_combout\ : std_logic;
SIGNAL \Add1~31\ : std_logic;
SIGNAL \Add1~32_combout\ : std_logic;
SIGNAL \Add1~33\ : std_logic;
SIGNAL \Add1~34_combout\ : std_logic;
SIGNAL \clk_div_count~6_combout\ : std_logic;
SIGNAL \Add1~35\ : std_logic;
SIGNAL \Add1~36_combout\ : std_logic;
SIGNAL \Add1~37\ : std_logic;
SIGNAL \Add1~38_combout\ : std_logic;
SIGNAL \clk_div_count~5_combout\ : std_logic;
SIGNAL \Add1~39\ : std_logic;
SIGNAL \Add1~40_combout\ : std_logic;
SIGNAL \clk_div_count~4_combout\ : std_logic;
SIGNAL \Add1~41\ : std_logic;
SIGNAL \Add1~42_combout\ : std_logic;
SIGNAL \clk_div_count~3_combout\ : std_logic;
SIGNAL \Add1~43\ : std_logic;
SIGNAL \Add1~44_combout\ : std_logic;
SIGNAL \clk_div_count~2_combout\ : std_logic;
SIGNAL \Add1~45\ : std_logic;
SIGNAL \Add1~46_combout\ : std_logic;
SIGNAL \clk_div_count~1_combout\ : std_logic;
SIGNAL \Add1~47\ : std_logic;
SIGNAL \Add1~48_combout\ : std_logic;
SIGNAL \Add1~49\ : std_logic;
SIGNAL \Add1~50_combout\ : std_logic;
SIGNAL \clk_div_count~0_combout\ : std_logic;
SIGNAL \Add1~51\ : std_logic;
SIGNAL \Add1~52_combout\ : std_logic;
SIGNAL \Add1~53\ : std_logic;
SIGNAL \Add1~54_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Add1~55\ : std_logic;
SIGNAL \Add1~56_combout\ : std_logic;
SIGNAL \Add1~57\ : std_logic;
SIGNAL \Add1~58_combout\ : std_logic;
SIGNAL \Add1~59\ : std_logic;
SIGNAL \Add1~60_combout\ : std_logic;
SIGNAL \Add1~61\ : std_logic;
SIGNAL \Add1~62_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \Equal0~10_combout\ : std_logic;
SIGNAL \time_left[13]~20_combout\ : std_logic;
SIGNAL \time_left[0]~21_combout\ : std_logic;
SIGNAL \Add0~1_cout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \time_left[1]~15_combout\ : std_logic;
SIGNAL \time_left[1]~_emulated_q\ : std_logic;
SIGNAL \time_left[1]~14_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \time_left[2]~11_combout\ : std_logic;
SIGNAL \time_left[2]~_emulated_q\ : std_logic;
SIGNAL \time_left[2]~10_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \time_left[3]~23_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \time_left[4]~22_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \time_left[5]~5_combout\ : std_logic;
SIGNAL \time_left[5]~7_combout\ : std_logic;
SIGNAL \time_left[5]~_emulated_q\ : std_logic;
SIGNAL \time_left[5]~6_combout\ : std_logic;
SIGNAL \time_left[6]~1_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \time_left[6]~3_combout\ : std_logic;
SIGNAL \time_left[6]~_emulated_q\ : std_logic;
SIGNAL \time_left[6]~2_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \Equal1~3_combout\ : std_logic;
SIGNAL \Equal1~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~202_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~203_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~204_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~205_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~206_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~207_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~208_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~209_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~210_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~211_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~212_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~213_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~214_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~215_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~216_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~217_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~218_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~219_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~220_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~222_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~221_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~223_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~224_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~225_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~226_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~227_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~228_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~229_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~230_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~231_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~232_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~233_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~234_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~235_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~236_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~237_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~238_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~239_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~240_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~241_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~243_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~242_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~244_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~245_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~246_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~247_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~248_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~249_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~250_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~251_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~252_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~253_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~255_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~256_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~257_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~258_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~259_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~260_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~261_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~262_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~263_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~264_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~265_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~267_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~268_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~269_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~270_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~271_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~272_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~273_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~274_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~275_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~276_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~278_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~277_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~280_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~281_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~282_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[161]~283_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~284_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~285_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~286_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~288_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[155]~289_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~290_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~291_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~296_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~356_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~298_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~299_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~364_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~294_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~295_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[195]~309_combout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[192]~311_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[193]~369_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[189]~368_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Equal2~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Equal2~5_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Equal2~3_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Equal2~2_combout\ : std_logic;
SIGNAL \Equal2~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[191]~367_combout\ : std_logic;
SIGNAL \Equal2~7_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[187]~310_combout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \Equal2~8_combout\ : std_logic;
SIGNAL \Equal2~9_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ : std_logic;
SIGNAL \Equal2~11_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\ : std_logic;
SIGNAL \Equal10~0_combout\ : std_logic;
SIGNAL \Equal2~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\ : std_logic;
SIGNAL \WideNor0~0_combout\ : std_logic;
SIGNAL \Equal10~1_combout\ : std_logic;
SIGNAL \Equal6~2_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \WideNor0~2_combout\ : std_logic;
SIGNAL \WideNor0~3_combout\ : std_logic;
SIGNAL \WideNor0~1_combout\ : std_logic;
SIGNAL \WideOr5~combout\ : std_logic;
SIGNAL \WideOr4~0_combout\ : std_logic;
SIGNAL \WideOr4~combout\ : std_logic;
SIGNAL \WideNor0~4_combout\ : std_logic;
SIGNAL \ssd_map~0_combout\ : std_logic;
SIGNAL \WideOr0~0_combout\ : std_logic;
SIGNAL \WideOr0~1_combout\ : std_logic;
SIGNAL \WideOr3~combout\ : std_logic;
SIGNAL \WideOr1~0_combout\ : std_logic;
SIGNAL \WideOr1~combout\ : std_logic;
SIGNAL \WideOr0~combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~170_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~171_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~160_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~172_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~173_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~161_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~162_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~174_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~163_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~175_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~164_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~176_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~165_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~177_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~178_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[187]~253_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~293_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~237_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~241_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~297_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~299_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~243_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~301_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~245_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~166_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~167_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~179_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Equal12~3_combout\ : std_logic;
SIGNAL \Equal12~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Equal12~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Equal12~7_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Equal12~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Equal12~5_combout\ : std_logic;
SIGNAL \Equal12~9_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[189]~251_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[191]~250_combout\ : std_logic;
SIGNAL \Equal12~0_combout\ : std_logic;
SIGNAL \Equal12~1_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[195]~252_combout\ : std_logic;
SIGNAL \Equal12~2_combout\ : std_logic;
SIGNAL \Equal12~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~168_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~169_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~159_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~158_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\ : std_logic;
SIGNAL \Equal13~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ : std_logic;
SIGNAL \Equal17~0_combout\ : std_logic;
SIGNAL \WideNor1~0_combout\ : std_logic;
SIGNAL \Equal12~11_combout\ : std_logic;
SIGNAL \WideNor1~1_combout\ : std_logic;
SIGNAL \WideNor1~3_combout\ : std_logic;
SIGNAL \Equal20~0_combout\ : std_logic;
SIGNAL \Equal15~0_combout\ : std_logic;
SIGNAL \WideNor1~2_combout\ : std_logic;
SIGNAL \WideOr11~combout\ : std_logic;
SIGNAL \Equal14~0_combout\ : std_logic;
SIGNAL \WideNor1~4_combout\ : std_logic;
SIGNAL \WideNor1~5_combout\ : std_logic;
SIGNAL \WideOr10~combout\ : std_logic;
SIGNAL \Equal14~1_combout\ : std_logic;
SIGNAL \ssd_map~1_combout\ : std_logic;
SIGNAL \WideOr6~0_combout\ : std_logic;
SIGNAL \WideOr6~1_combout\ : std_logic;
SIGNAL \WideOr9~combout\ : std_logic;
SIGNAL \WideOr7~combout\ : std_logic;
SIGNAL \WideOr6~combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~134_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[35]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[35]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~100_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~97_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[41]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[41]~135_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[47]~103_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[47]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~104_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~136_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~137_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~109_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~111_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[53]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~113_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~114_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~138_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[55]~115_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[55]~116_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~117_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~119_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~139_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[177]~147_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[177]~183_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[175]~185_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[175]~149_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[174]~150_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[174]~186_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[173]~151_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[173]~187_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[172]~152_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[172]~188_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[168]~142_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[168]~143_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\ : std_logic;
SIGNAL \Equal22~11_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ : std_logic;
SIGNAL \Equal22~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[189]~158_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[188]~159_combout\ : std_logic;
SIGNAL \Equal22~1_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \Equal22~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \Equal22~3_combout\ : std_logic;
SIGNAL \Equal22~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Equal22~5_combout\ : std_logic;
SIGNAL \Equal22~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[190]~161_combout\ : std_logic;
SIGNAL \Equal22~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[192]~160_combout\ : std_logic;
SIGNAL \Equal22~7_combout\ : std_logic;
SIGNAL \Equal22~9_combout\ : std_logic;
SIGNAL \Equal31~0_combout\ : std_logic;
SIGNAL \Equal22~10_combout\ : std_logic;
SIGNAL \Equal30~0_combout\ : std_logic;
SIGNAL \WideNor2~0_combout\ : std_logic;
SIGNAL \Equal23~0_combout\ : std_logic;
SIGNAL \WideNor2~2_combout\ : std_logic;
SIGNAL \Equal22~12_combout\ : std_logic;
SIGNAL \WideNor2~1_combout\ : std_logic;
SIGNAL \WideOr17~combout\ : std_logic;
SIGNAL \Equal24~0_combout\ : std_logic;
SIGNAL \WideOr16~0_combout\ : std_logic;
SIGNAL \WideOr16~combout\ : std_logic;
SIGNAL \Equal24~1_combout\ : std_logic;
SIGNAL \ssd_map~2_combout\ : std_logic;
SIGNAL \WideOr12~0_combout\ : std_logic;
SIGNAL \WideOr12~1_combout\ : std_logic;
SIGNAL \WideOr15~combout\ : std_logic;
SIGNAL \Equal25~0_combout\ : std_logic;
SIGNAL \WideOr13~combout\ : std_logic;
SIGNAL \WideOr12~combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[48]~48_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[48]~49_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[47]~51_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[47]~50_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[46]~53_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[46]~52_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[45]~55_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[45]~54_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[53]~75_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[53]~56_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[52]~57_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[52]~76_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[51]~77_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[51]~58_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[50]~59_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[50]~60_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[58]~61_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[56]~78_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[56]~63_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[55]~65_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[55]~64_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[63]~66_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[62]~67_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[62]~74_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[61]~68_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[61]~79_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[60]~70_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[60]~69_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \WideOr23~2_combout\ : std_logic;
SIGNAL \WideOr23~combout\ : std_logic;
SIGNAL \WideOr22~2_combout\ : std_logic;
SIGNAL \WideOr22~combout\ : std_logic;
SIGNAL \Equal32~0_combout\ : std_logic;
SIGNAL \WideNor3~0_combout\ : std_logic;
SIGNAL \ssd_map~3_combout\ : std_logic;
SIGNAL \Equal33~0_combout\ : std_logic;
SIGNAL \WideOr18~2_combout\ : std_logic;
SIGNAL \WideOr21~combout\ : std_logic;
SIGNAL \WideOr20~3_combout\ : std_logic;
SIGNAL \WideOr20~combout\ : std_logic;
SIGNAL \WideOr19~2_combout\ : std_logic;
SIGNAL \WideOr19~combout\ : std_logic;
SIGNAL \WideOr18~combout\ : std_logic;
SIGNAL time_left : std_logic_vector(13 DOWNTO 0);
SIGNAL clk_div_count : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_pause~input_o\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_WideOr20~combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_pause <= pause;
ww_time_select_1 <= time_select_1;
ww_time_select_2 <= time_select_2;
led <= ww_led;
ssd_unit <= ww_ssd_unit;
ssd_tens <= ww_ssd_tens;
ssd_hundreds <= ww_ssd_hundreds;
ssd_thousands <= ww_ssd_thousands;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\ALT_INV_pause~input_o\ <= NOT \pause~input_o\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\ALT_INV_WideOr20~combout\ <= NOT \WideOr20~combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y48_N20
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X49_Y54_N9
\led~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Equal1~4_combout\,
	devoe => ww_devoe,
	o => \led~output_o\);

-- Location: IOOBUF_X54_Y54_N9
\ssd_unit[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr5~combout\,
	devoe => ww_devoe,
	o => \ssd_unit[0]~output_o\);

-- Location: IOOBUF_X54_Y54_N30
\ssd_unit[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr4~combout\,
	devoe => ww_devoe,
	o => \ssd_unit[1]~output_o\);

-- Location: IOOBUF_X56_Y54_N9
\ssd_unit[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssd_map~0_combout\,
	devoe => ww_devoe,
	o => \ssd_unit[2]~output_o\);

-- Location: IOOBUF_X54_Y54_N2
\ssd_unit[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr3~combout\,
	devoe => ww_devoe,
	o => \ssd_unit[3]~output_o\);

-- Location: IOOBUF_X54_Y54_N23
\ssd_unit[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideNor0~0_combout\,
	devoe => ww_devoe,
	o => \ssd_unit[4]~output_o\);

-- Location: IOOBUF_X51_Y54_N2
\ssd_unit[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr1~combout\,
	devoe => ww_devoe,
	o => \ssd_unit[5]~output_o\);

-- Location: IOOBUF_X54_Y54_N16
\ssd_unit[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr0~combout\,
	devoe => ww_devoe,
	o => \ssd_unit[6]~output_o\);

-- Location: IOOBUF_X31_Y39_N9
\ssd_tens[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr11~combout\,
	devoe => ww_devoe,
	o => \ssd_tens[0]~output_o\);

-- Location: IOOBUF_X31_Y39_N2
\ssd_tens[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr10~combout\,
	devoe => ww_devoe,
	o => \ssd_tens[1]~output_o\);

-- Location: IOOBUF_X34_Y39_N23
\ssd_tens[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssd_map~1_combout\,
	devoe => ww_devoe,
	o => \ssd_tens[2]~output_o\);

-- Location: IOOBUF_X36_Y39_N16
\ssd_tens[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr9~combout\,
	devoe => ww_devoe,
	o => \ssd_tens[3]~output_o\);

-- Location: IOOBUF_X36_Y39_N30
\ssd_tens[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideNor1~1_combout\,
	devoe => ww_devoe,
	o => \ssd_tens[4]~output_o\);

-- Location: IOOBUF_X36_Y39_N23
\ssd_tens[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr7~combout\,
	devoe => ww_devoe,
	o => \ssd_tens[5]~output_o\);

-- Location: IOOBUF_X29_Y39_N9
\ssd_tens[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr6~combout\,
	devoe => ww_devoe,
	o => \ssd_tens[6]~output_o\);

-- Location: IOOBUF_X31_Y39_N23
\ssd_hundreds[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr17~combout\,
	devoe => ww_devoe,
	o => \ssd_hundreds[0]~output_o\);

-- Location: IOOBUF_X34_Y39_N2
\ssd_hundreds[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr16~combout\,
	devoe => ww_devoe,
	o => \ssd_hundreds[1]~output_o\);

-- Location: IOOBUF_X34_Y39_N16
\ssd_hundreds[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssd_map~2_combout\,
	devoe => ww_devoe,
	o => \ssd_hundreds[2]~output_o\);

-- Location: IOOBUF_X34_Y39_N30
\ssd_hundreds[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr15~combout\,
	devoe => ww_devoe,
	o => \ssd_hundreds[3]~output_o\);

-- Location: IOOBUF_X34_Y39_N9
\ssd_hundreds[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideNor2~0_combout\,
	devoe => ww_devoe,
	o => \ssd_hundreds[4]~output_o\);

-- Location: IOOBUF_X31_Y39_N16
\ssd_hundreds[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr13~combout\,
	devoe => ww_devoe,
	o => \ssd_hundreds[5]~output_o\);

-- Location: IOOBUF_X31_Y39_N30
\ssd_hundreds[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr12~combout\,
	devoe => ww_devoe,
	o => \ssd_hundreds[6]~output_o\);

-- Location: IOOBUF_X78_Y37_N2
\ssd_thousands[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr23~combout\,
	devoe => ww_devoe,
	o => \ssd_thousands[0]~output_o\);

-- Location: IOOBUF_X78_Y40_N16
\ssd_thousands[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr22~combout\,
	devoe => ww_devoe,
	o => \ssd_thousands[1]~output_o\);

-- Location: IOOBUF_X78_Y37_N9
\ssd_thousands[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssd_map~3_combout\,
	devoe => ww_devoe,
	o => \ssd_thousands[2]~output_o\);

-- Location: IOOBUF_X78_Y40_N23
\ssd_thousands[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr21~combout\,
	devoe => ww_devoe,
	o => \ssd_thousands[3]~output_o\);

-- Location: IOOBUF_X78_Y37_N23
\ssd_thousands[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_WideOr20~combout\,
	devoe => ww_devoe,
	o => \ssd_thousands[4]~output_o\);

-- Location: IOOBUF_X78_Y37_N16
\ssd_thousands[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr19~combout\,
	devoe => ww_devoe,
	o => \ssd_thousands[5]~output_o\);

-- Location: IOOBUF_X78_Y40_N2
\ssd_thousands[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \WideOr18~combout\,
	devoe => ww_devoe,
	o => \ssd_thousands[6]~output_o\);

-- Location: IOIBUF_X34_Y0_N29
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G19
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X56_Y54_N1
\reset~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: IOIBUF_X56_Y54_N15
\time_select_2~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_time_select_2,
	o => \time_select_2~input_o\);

-- Location: LCCOMB_X55_Y50_N10
\time_left[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[2]~9_combout\ = (\reset~input_o\ & (!\time_select_2~input_o\)) # (!\reset~input_o\ & ((\time_left[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \time_select_2~input_o\,
	datac => \time_left[2]~9_combout\,
	datad => \reset~input_o\,
	combout => \time_left[2]~9_combout\);

-- Location: IOIBUF_X56_Y54_N29
\time_select_1~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_time_select_1,
	o => \time_select_1~input_o\);

-- Location: LCCOMB_X55_Y50_N12
\time_left[1]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[1]~13_combout\ = (\reset~input_o\ & (!\time_select_1~input_o\)) # (!\reset~input_o\ & ((\time_left[1]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \time_select_1~input_o\,
	datac => \time_left[1]~13_combout\,
	datad => \reset~input_o\,
	combout => \time_left[1]~13_combout\);

-- Location: IOIBUF_X69_Y54_N1
\pause~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pause,
	o => \pause~input_o\);

-- Location: LCCOMB_X56_Y50_N22
\paused~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \paused~0_combout\ = \pause~input_o\ $ (\paused~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pause~input_o\,
	datac => \paused~q\,
	combout => \paused~0_combout\);

-- Location: FF_X56_Y50_N23
paused : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \paused~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \paused~q\);

-- Location: LCCOMB_X56_Y53_N0
\Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = clk_div_count(0) $ (VCC)
-- \Add1~1\ = CARRY(clk_div_count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(0),
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: FF_X56_Y53_N1
\clk_div_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(0));

-- Location: LCCOMB_X56_Y53_N2
\Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (clk_div_count(1) & (!\Add1~1\)) # (!clk_div_count(1) & ((\Add1~1\) # (GND)))
-- \Add1~3\ = CARRY((!\Add1~1\) # (!clk_div_count(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(1),
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: FF_X56_Y53_N3
\clk_div_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(1));

-- Location: LCCOMB_X56_Y53_N4
\Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = (clk_div_count(2) & (\Add1~3\ $ (GND))) # (!clk_div_count(2) & (!\Add1~3\ & VCC))
-- \Add1~5\ = CARRY((clk_div_count(2) & !\Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(2),
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: FF_X56_Y53_N5
\clk_div_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(2));

-- Location: LCCOMB_X56_Y53_N6
\Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (clk_div_count(3) & (!\Add1~5\)) # (!clk_div_count(3) & ((\Add1~5\) # (GND)))
-- \Add1~7\ = CARRY((!\Add1~5\) # (!clk_div_count(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(3),
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: FF_X56_Y53_N7
\clk_div_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(3));

-- Location: LCCOMB_X56_Y53_N8
\Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (clk_div_count(4) & (\Add1~7\ $ (GND))) # (!clk_div_count(4) & (!\Add1~7\ & VCC))
-- \Add1~9\ = CARRY((clk_div_count(4) & !\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(4),
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: FF_X56_Y53_N9
\clk_div_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~8_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(4));

-- Location: LCCOMB_X56_Y53_N10
\Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (clk_div_count(5) & (!\Add1~9\)) # (!clk_div_count(5) & ((\Add1~9\) # (GND)))
-- \Add1~11\ = CARRY((!\Add1~9\) # (!clk_div_count(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(5),
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: FF_X56_Y53_N11
\clk_div_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~10_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(5));

-- Location: LCCOMB_X56_Y53_N12
\Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (clk_div_count(6) & (\Add1~11\ $ (GND))) # (!clk_div_count(6) & (!\Add1~11\ & VCC))
-- \Add1~13\ = CARRY((clk_div_count(6) & !\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(6),
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: FF_X56_Y53_N13
\clk_div_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~12_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(6));

-- Location: LCCOMB_X56_Y53_N14
\Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (clk_div_count(7) & (!\Add1~13\)) # (!clk_div_count(7) & ((\Add1~13\) # (GND)))
-- \Add1~15\ = CARRY((!\Add1~13\) # (!clk_div_count(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(7),
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X57_Y52_N0
\clk_div_count~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~11_combout\ = (!\Equal0~10_combout\ & \Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datad => \Add1~14_combout\,
	combout => \clk_div_count~11_combout\);

-- Location: FF_X57_Y52_N1
\clk_div_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~11_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(7));

-- Location: LCCOMB_X57_Y52_N30
\Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = (clk_div_count(4) & (clk_div_count(6) & (!clk_div_count(7) & clk_div_count(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(4),
	datab => clk_div_count(6),
	datac => clk_div_count(7),
	datad => clk_div_count(5),
	combout => \Equal0~8_combout\);

-- Location: LCCOMB_X57_Y52_N16
\Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~9_combout\ = (clk_div_count(3) & (clk_div_count(1) & (clk_div_count(2) & clk_div_count(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(3),
	datab => clk_div_count(1),
	datac => clk_div_count(2),
	datad => clk_div_count(0),
	combout => \Equal0~9_combout\);

-- Location: LCCOMB_X56_Y53_N16
\Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = (clk_div_count(8) & (\Add1~15\ $ (GND))) # (!clk_div_count(8) & (!\Add1~15\ & VCC))
-- \Add1~17\ = CARRY((clk_div_count(8) & !\Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(8),
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: FF_X56_Y53_N17
\clk_div_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~16_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(8));

-- Location: LCCOMB_X56_Y53_N18
\Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (clk_div_count(9) & (!\Add1~17\)) # (!clk_div_count(9) & ((\Add1~17\) # (GND)))
-- \Add1~19\ = CARRY((!\Add1~17\) # (!clk_div_count(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(9),
	datad => VCC,
	cin => \Add1~17\,
	combout => \Add1~18_combout\,
	cout => \Add1~19\);

-- Location: FF_X56_Y53_N19
\clk_div_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~18_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(9));

-- Location: LCCOMB_X56_Y53_N20
\Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = (clk_div_count(10) & (\Add1~19\ $ (GND))) # (!clk_div_count(10) & (!\Add1~19\ & VCC))
-- \Add1~21\ = CARRY((clk_div_count(10) & !\Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(10),
	datad => VCC,
	cin => \Add1~19\,
	combout => \Add1~20_combout\,
	cout => \Add1~21\);

-- Location: FF_X56_Y53_N21
\clk_div_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~20_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(10));

-- Location: LCCOMB_X56_Y53_N22
\Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = (clk_div_count(11) & (!\Add1~21\)) # (!clk_div_count(11) & ((\Add1~21\) # (GND)))
-- \Add1~23\ = CARRY((!\Add1~21\) # (!clk_div_count(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(11),
	datad => VCC,
	cin => \Add1~21\,
	combout => \Add1~22_combout\,
	cout => \Add1~23\);

-- Location: FF_X56_Y53_N23
\clk_div_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~22_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(11));

-- Location: LCCOMB_X56_Y53_N24
\Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~24_combout\ = (clk_div_count(12) & (\Add1~23\ $ (GND))) # (!clk_div_count(12) & (!\Add1~23\ & VCC))
-- \Add1~25\ = CARRY((clk_div_count(12) & !\Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(12),
	datad => VCC,
	cin => \Add1~23\,
	combout => \Add1~24_combout\,
	cout => \Add1~25\);

-- Location: LCCOMB_X57_Y53_N26
\clk_div_count~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~10_combout\ = (\Add1~24_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~24_combout\,
	datad => \Equal0~10_combout\,
	combout => \clk_div_count~10_combout\);

-- Location: FF_X57_Y53_N27
\clk_div_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~10_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(12));

-- Location: LCCOMB_X56_Y53_N26
\Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~26_combout\ = (clk_div_count(13) & (!\Add1~25\)) # (!clk_div_count(13) & ((\Add1~25\) # (GND)))
-- \Add1~27\ = CARRY((!\Add1~25\) # (!clk_div_count(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(13),
	datad => VCC,
	cin => \Add1~25\,
	combout => \Add1~26_combout\,
	cout => \Add1~27\);

-- Location: LCCOMB_X57_Y53_N12
\clk_div_count~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~9_combout\ = (\Add1~26_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~26_combout\,
	datad => \Equal0~10_combout\,
	combout => \clk_div_count~9_combout\);

-- Location: FF_X57_Y53_N13
\clk_div_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(13));

-- Location: LCCOMB_X56_Y53_N28
\Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~28_combout\ = (clk_div_count(14) & (\Add1~27\ $ (GND))) # (!clk_div_count(14) & (!\Add1~27\ & VCC))
-- \Add1~29\ = CARRY((clk_div_count(14) & !\Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(14),
	datad => VCC,
	cin => \Add1~27\,
	combout => \Add1~28_combout\,
	cout => \Add1~29\);

-- Location: LCCOMB_X57_Y53_N10
\clk_div_count~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~8_combout\ = (!\Equal0~10_combout\ & \Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~10_combout\,
	datad => \Add1~28_combout\,
	combout => \clk_div_count~8_combout\);

-- Location: FF_X57_Y53_N11
\clk_div_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~8_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(14));

-- Location: LCCOMB_X56_Y53_N30
\Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~30_combout\ = (clk_div_count(15) & (!\Add1~29\)) # (!clk_div_count(15) & ((\Add1~29\) # (GND)))
-- \Add1~31\ = CARRY((!\Add1~29\) # (!clk_div_count(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(15),
	datad => VCC,
	cin => \Add1~29\,
	combout => \Add1~30_combout\,
	cout => \Add1~31\);

-- Location: LCCOMB_X57_Y53_N4
\clk_div_count~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~7_combout\ = (!\Equal0~10_combout\ & \Add1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~10_combout\,
	datad => \Add1~30_combout\,
	combout => \clk_div_count~7_combout\);

-- Location: FF_X57_Y53_N5
\clk_div_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~7_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(15));

-- Location: LCCOMB_X56_Y52_N0
\Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~32_combout\ = (clk_div_count(16) & (\Add1~31\ $ (GND))) # (!clk_div_count(16) & (!\Add1~31\ & VCC))
-- \Add1~33\ = CARRY((clk_div_count(16) & !\Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(16),
	datad => VCC,
	cin => \Add1~31\,
	combout => \Add1~32_combout\,
	cout => \Add1~33\);

-- Location: FF_X56_Y52_N1
\clk_div_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(16));

-- Location: LCCOMB_X56_Y52_N2
\Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~34_combout\ = (clk_div_count(17) & (!\Add1~33\)) # (!clk_div_count(17) & ((\Add1~33\) # (GND)))
-- \Add1~35\ = CARRY((!\Add1~33\) # (!clk_div_count(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(17),
	datad => VCC,
	cin => \Add1~33\,
	combout => \Add1~34_combout\,
	cout => \Add1~35\);

-- Location: LCCOMB_X57_Y52_N2
\clk_div_count~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~6_combout\ = (!\Equal0~10_combout\ & \Add1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datad => \Add1~34_combout\,
	combout => \clk_div_count~6_combout\);

-- Location: FF_X57_Y52_N3
\clk_div_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(17));

-- Location: LCCOMB_X56_Y52_N4
\Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~36_combout\ = (clk_div_count(18) & (\Add1~35\ $ (GND))) # (!clk_div_count(18) & (!\Add1~35\ & VCC))
-- \Add1~37\ = CARRY((clk_div_count(18) & !\Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(18),
	datad => VCC,
	cin => \Add1~35\,
	combout => \Add1~36_combout\,
	cout => \Add1~37\);

-- Location: FF_X56_Y52_N5
\clk_div_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~36_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(18));

-- Location: LCCOMB_X56_Y52_N6
\Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~38_combout\ = (clk_div_count(19) & (!\Add1~37\)) # (!clk_div_count(19) & ((\Add1~37\) # (GND)))
-- \Add1~39\ = CARRY((!\Add1~37\) # (!clk_div_count(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(19),
	datad => VCC,
	cin => \Add1~37\,
	combout => \Add1~38_combout\,
	cout => \Add1~39\);

-- Location: LCCOMB_X57_Y52_N8
\clk_div_count~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~5_combout\ = (\Add1~38_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~38_combout\,
	datad => \Equal0~10_combout\,
	combout => \clk_div_count~5_combout\);

-- Location: FF_X57_Y52_N9
\clk_div_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(19));

-- Location: LCCOMB_X56_Y52_N8
\Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~40_combout\ = (clk_div_count(20) & (\Add1~39\ $ (GND))) # (!clk_div_count(20) & (!\Add1~39\ & VCC))
-- \Add1~41\ = CARRY((clk_div_count(20) & !\Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(20),
	datad => VCC,
	cin => \Add1~39\,
	combout => \Add1~40_combout\,
	cout => \Add1~41\);

-- Location: LCCOMB_X57_Y52_N28
\clk_div_count~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~4_combout\ = (!\Equal0~10_combout\ & \Add1~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datad => \Add1~40_combout\,
	combout => \clk_div_count~4_combout\);

-- Location: FF_X57_Y52_N29
\clk_div_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(20));

-- Location: LCCOMB_X56_Y52_N10
\Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~42_combout\ = (clk_div_count(21) & (!\Add1~41\)) # (!clk_div_count(21) & ((\Add1~41\) # (GND)))
-- \Add1~43\ = CARRY((!\Add1~41\) # (!clk_div_count(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(21),
	datad => VCC,
	cin => \Add1~41\,
	combout => \Add1~42_combout\,
	cout => \Add1~43\);

-- Location: LCCOMB_X57_Y52_N18
\clk_div_count~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~3_combout\ = (!\Equal0~10_combout\ & \Add1~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datad => \Add1~42_combout\,
	combout => \clk_div_count~3_combout\);

-- Location: FF_X57_Y52_N19
\clk_div_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(21));

-- Location: LCCOMB_X56_Y52_N12
\Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~44_combout\ = (clk_div_count(22) & (\Add1~43\ $ (GND))) # (!clk_div_count(22) & (!\Add1~43\ & VCC))
-- \Add1~45\ = CARRY((clk_div_count(22) & !\Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(22),
	datad => VCC,
	cin => \Add1~43\,
	combout => \Add1~44_combout\,
	cout => \Add1~45\);

-- Location: LCCOMB_X57_Y52_N20
\clk_div_count~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~2_combout\ = (!\Equal0~10_combout\ & \Add1~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datad => \Add1~44_combout\,
	combout => \clk_div_count~2_combout\);

-- Location: FF_X57_Y52_N21
\clk_div_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(22));

-- Location: LCCOMB_X56_Y52_N14
\Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~46_combout\ = (clk_div_count(23) & (!\Add1~45\)) # (!clk_div_count(23) & ((\Add1~45\) # (GND)))
-- \Add1~47\ = CARRY((!\Add1~45\) # (!clk_div_count(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(23),
	datad => VCC,
	cin => \Add1~45\,
	combout => \Add1~46_combout\,
	cout => \Add1~47\);

-- Location: LCCOMB_X57_Y52_N26
\clk_div_count~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~1_combout\ = (!\Equal0~10_combout\ & \Add1~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datad => \Add1~46_combout\,
	combout => \clk_div_count~1_combout\);

-- Location: FF_X57_Y52_N27
\clk_div_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(23));

-- Location: LCCOMB_X56_Y52_N16
\Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~48_combout\ = (clk_div_count(24) & (\Add1~47\ $ (GND))) # (!clk_div_count(24) & (!\Add1~47\ & VCC))
-- \Add1~49\ = CARRY((clk_div_count(24) & !\Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(24),
	datad => VCC,
	cin => \Add1~47\,
	combout => \Add1~48_combout\,
	cout => \Add1~49\);

-- Location: FF_X56_Y52_N17
\clk_div_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~48_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(24));

-- Location: LCCOMB_X56_Y52_N18
\Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~50_combout\ = (clk_div_count(25) & (!\Add1~49\)) # (!clk_div_count(25) & ((\Add1~49\) # (GND)))
-- \Add1~51\ = CARRY((!\Add1~49\) # (!clk_div_count(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(25),
	datad => VCC,
	cin => \Add1~49\,
	combout => \Add1~50_combout\,
	cout => \Add1~51\);

-- Location: LCCOMB_X57_Y52_N10
\clk_div_count~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \clk_div_count~0_combout\ = (!\Equal0~10_combout\ & \Add1~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datad => \Add1~50_combout\,
	combout => \clk_div_count~0_combout\);

-- Location: FF_X57_Y52_N11
\clk_div_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_div_count~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(25));

-- Location: LCCOMB_X56_Y52_N20
\Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~52_combout\ = (clk_div_count(26) & (\Add1~51\ $ (GND))) # (!clk_div_count(26) & (!\Add1~51\ & VCC))
-- \Add1~53\ = CARRY((clk_div_count(26) & !\Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(26),
	datad => VCC,
	cin => \Add1~51\,
	combout => \Add1~52_combout\,
	cout => \Add1~53\);

-- Location: FF_X56_Y52_N21
\clk_div_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~52_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(26));

-- Location: LCCOMB_X56_Y52_N22
\Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~54_combout\ = (clk_div_count(27) & (!\Add1~53\)) # (!clk_div_count(27) & ((\Add1~53\) # (GND)))
-- \Add1~55\ = CARRY((!\Add1~53\) # (!clk_div_count(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(27),
	datad => VCC,
	cin => \Add1~53\,
	combout => \Add1~54_combout\,
	cout => \Add1~55\);

-- Location: FF_X56_Y52_N23
\clk_div_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~54_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(27));

-- Location: LCCOMB_X57_Y52_N12
\Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (clk_div_count(25) & (!clk_div_count(26) & (!clk_div_count(27) & !clk_div_count(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(25),
	datab => clk_div_count(26),
	datac => clk_div_count(27),
	datad => clk_div_count(24),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X57_Y52_N14
\Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (clk_div_count(23) & (clk_div_count(21) & (clk_div_count(20) & clk_div_count(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(23),
	datab => clk_div_count(21),
	datac => clk_div_count(20),
	datad => clk_div_count(22),
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X57_Y52_N4
\Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!clk_div_count(16) & (clk_div_count(19) & (!clk_div_count(18) & clk_div_count(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(16),
	datab => clk_div_count(19),
	datac => clk_div_count(18),
	datad => clk_div_count(17),
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X56_Y52_N24
\Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~56_combout\ = (clk_div_count(28) & (\Add1~55\ $ (GND))) # (!clk_div_count(28) & (!\Add1~55\ & VCC))
-- \Add1~57\ = CARRY((clk_div_count(28) & !\Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(28),
	datad => VCC,
	cin => \Add1~55\,
	combout => \Add1~56_combout\,
	cout => \Add1~57\);

-- Location: FF_X56_Y52_N25
\clk_div_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~56_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(28));

-- Location: LCCOMB_X56_Y52_N26
\Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~58_combout\ = (clk_div_count(29) & (!\Add1~57\)) # (!clk_div_count(29) & ((\Add1~57\) # (GND)))
-- \Add1~59\ = CARRY((!\Add1~57\) # (!clk_div_count(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(29),
	datad => VCC,
	cin => \Add1~57\,
	combout => \Add1~58_combout\,
	cout => \Add1~59\);

-- Location: FF_X56_Y52_N27
\clk_div_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~58_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(29));

-- Location: LCCOMB_X56_Y52_N28
\Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~60_combout\ = (clk_div_count(30) & (\Add1~59\ $ (GND))) # (!clk_div_count(30) & (!\Add1~59\ & VCC))
-- \Add1~61\ = CARRY((clk_div_count(30) & !\Add1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => clk_div_count(30),
	datad => VCC,
	cin => \Add1~59\,
	combout => \Add1~60_combout\,
	cout => \Add1~61\);

-- Location: FF_X56_Y52_N29
\clk_div_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~60_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(30));

-- Location: LCCOMB_X56_Y52_N30
\Add1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~62_combout\ = clk_div_count(31) $ (\Add1~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(31),
	cin => \Add1~61\,
	combout => \Add1~62_combout\);

-- Location: FF_X56_Y52_N31
\clk_div_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add1~62_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \ALT_INV_pause~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => clk_div_count(31));

-- Location: LCCOMB_X57_Y52_N24
\Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!clk_div_count(30) & (!clk_div_count(31) & (!clk_div_count(29) & !clk_div_count(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(30),
	datab => clk_div_count(31),
	datac => clk_div_count(29),
	datad => clk_div_count(28),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X57_Y52_N22
\Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~1_combout\ & (\Equal0~2_combout\ & (\Equal0~3_combout\ & \Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~1_combout\,
	datab => \Equal0~2_combout\,
	datac => \Equal0~3_combout\,
	datad => \Equal0~0_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X57_Y53_N8
\Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = (clk_div_count(12) & clk_div_count(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => clk_div_count(12),
	datad => clk_div_count(13),
	combout => \Equal0~5_combout\);

-- Location: LCCOMB_X57_Y53_N18
\Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = (!clk_div_count(8) & (!clk_div_count(11) & (!clk_div_count(10) & !clk_div_count(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(8),
	datab => clk_div_count(11),
	datac => clk_div_count(10),
	datad => clk_div_count(9),
	combout => \Equal0~6_combout\);

-- Location: LCCOMB_X57_Y53_N20
\Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = (clk_div_count(14) & (clk_div_count(15) & (\Equal0~5_combout\ & \Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => clk_div_count(14),
	datab => clk_div_count(15),
	datac => \Equal0~5_combout\,
	datad => \Equal0~6_combout\,
	combout => \Equal0~7_combout\);

-- Location: LCCOMB_X57_Y52_N6
\Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal0~10_combout\ = (\Equal0~8_combout\ & (\Equal0~9_combout\ & (\Equal0~4_combout\ & \Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~8_combout\,
	datab => \Equal0~9_combout\,
	datac => \Equal0~4_combout\,
	datad => \Equal0~7_combout\,
	combout => \Equal0~10_combout\);

-- Location: LCCOMB_X56_Y50_N0
\time_left[13]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[13]~20_combout\ = (!\Equal1~4_combout\ & (!\paused~q\ & (!\pause~input_o\ & \Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~4_combout\,
	datab => \paused~q\,
	datac => \pause~input_o\,
	datad => \Equal0~10_combout\,
	combout => \time_left[13]~20_combout\);

-- Location: LCCOMB_X56_Y50_N28
\time_left[0]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[0]~21_combout\ = \time_left[13]~20_combout\ $ (time_left(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[13]~20_combout\,
	datac => time_left(0),
	combout => \time_left[0]~21_combout\);

-- Location: FF_X56_Y50_N29
\time_left[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \time_left[0]~21_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(0));

-- Location: LCCOMB_X57_Y50_N2
\Add0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~1_cout\ = CARRY(time_left(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => time_left(0),
	datad => VCC,
	cout => \Add0~1_cout\);

-- Location: LCCOMB_X57_Y50_N4
\Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\time_left[1]~14_combout\ & (\Add0~1_cout\ & VCC)) # (!\time_left[1]~14_combout\ & (!\Add0~1_cout\))
-- \Add0~3\ = CARRY((!\time_left[1]~14_combout\ & !\Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[1]~14_combout\,
	datad => VCC,
	cin => \Add0~1_cout\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X56_Y50_N20
\time_left[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[1]~15_combout\ = \time_left[1]~13_combout\ $ (\Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \time_left[1]~13_combout\,
	datac => \Add0~2_combout\,
	combout => \time_left[1]~15_combout\);

-- Location: FF_X56_Y50_N21
\time_left[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \time_left[1]~15_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \time_left[1]~_emulated_q\);

-- Location: LCCOMB_X55_Y50_N14
\time_left[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[1]~14_combout\ = (\reset~input_o\ & (!\time_select_1~input_o\)) # (!\reset~input_o\ & ((\time_left[1]~_emulated_q\ $ (\time_left[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_select_1~input_o\,
	datab => \reset~input_o\,
	datac => \time_left[1]~_emulated_q\,
	datad => \time_left[1]~13_combout\,
	combout => \time_left[1]~14_combout\);

-- Location: LCCOMB_X57_Y50_N6
\Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (\time_left[2]~10_combout\ & ((GND) # (!\Add0~3\))) # (!\time_left[2]~10_combout\ & (\Add0~3\ $ (GND)))
-- \Add0~5\ = CARRY((\time_left[2]~10_combout\) # (!\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[2]~10_combout\,
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X56_Y50_N30
\time_left[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[2]~11_combout\ = \time_left[2]~9_combout\ $ (\Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \time_left[2]~9_combout\,
	datad => \Add0~4_combout\,
	combout => \time_left[2]~11_combout\);

-- Location: FF_X56_Y50_N31
\time_left[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \time_left[2]~11_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \time_left[2]~_emulated_q\);

-- Location: LCCOMB_X55_Y50_N4
\time_left[2]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[2]~10_combout\ = (\reset~input_o\ & (!\time_select_2~input_o\)) # (!\reset~input_o\ & ((\time_left[2]~_emulated_q\ $ (\time_left[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \time_select_2~input_o\,
	datac => \time_left[2]~_emulated_q\,
	datad => \time_left[2]~9_combout\,
	combout => \time_left[2]~10_combout\);

-- Location: LCCOMB_X57_Y50_N8
\Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (time_left(3) & (!\Add0~5\)) # (!time_left(3) & (\Add0~5\ & VCC))
-- \Add0~7\ = CARRY((time_left(3) & !\Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => time_left(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X56_Y50_N14
\time_left[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[3]~23_combout\ = !\Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~6_combout\,
	combout => \time_left[3]~23_combout\);

-- Location: FF_X56_Y50_N15
\time_left[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \time_left[3]~23_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(3));

-- Location: LCCOMB_X57_Y50_N10
\Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (time_left(4) & (\Add0~7\ $ (GND))) # (!time_left(4) & ((GND) # (!\Add0~7\)))
-- \Add0~9\ = CARRY((!\Add0~7\) # (!time_left(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => time_left(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X56_Y50_N4
\time_left[4]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[4]~22_combout\ = !\Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~8_combout\,
	combout => \time_left[4]~22_combout\);

-- Location: FF_X56_Y50_N5
\time_left[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \time_left[4]~22_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(4));

-- Location: LCCOMB_X57_Y50_N12
\Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (\time_left[5]~6_combout\ & (\Add0~9\ & VCC)) # (!\time_left[5]~6_combout\ & (!\Add0~9\))
-- \Add0~11\ = CARRY((!\time_left[5]~6_combout\ & !\Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \time_left[5]~6_combout\,
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X56_Y50_N8
\time_left[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[5]~5_combout\ = (\reset~input_o\ & (\time_select_1~input_o\)) # (!\reset~input_o\ & ((\time_left[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \time_select_1~input_o\,
	datac => \time_left[5]~5_combout\,
	datad => \reset~input_o\,
	combout => \time_left[5]~5_combout\);

-- Location: LCCOMB_X56_Y50_N26
\time_left[5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[5]~7_combout\ = \Add0~10_combout\ $ (\time_left[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~10_combout\,
	datad => \time_left[5]~5_combout\,
	combout => \time_left[5]~7_combout\);

-- Location: FF_X56_Y50_N27
\time_left[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \time_left[5]~7_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \time_left[5]~_emulated_q\);

-- Location: LCCOMB_X56_Y50_N16
\time_left[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[5]~6_combout\ = (\reset~input_o\ & (\time_select_1~input_o\)) # (!\reset~input_o\ & ((\time_left[5]~_emulated_q\ $ (\time_left[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \time_select_1~input_o\,
	datac => \time_left[5]~_emulated_q\,
	datad => \time_left[5]~5_combout\,
	combout => \time_left[5]~6_combout\);

-- Location: LCCOMB_X56_Y50_N6
\time_left[6]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[6]~1_combout\ = (\reset~input_o\ & ((\time_select_2~input_o\))) # (!\reset~input_o\ & (\time_left[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[6]~1_combout\,
	datab => \time_select_2~input_o\,
	datad => \reset~input_o\,
	combout => \time_left[6]~1_combout\);

-- Location: LCCOMB_X57_Y50_N14
\Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (\time_left[6]~2_combout\ & ((GND) # (!\Add0~11\))) # (!\time_left[6]~2_combout\ & (\Add0~11\ $ (GND)))
-- \Add0~13\ = CARRY((\time_left[6]~2_combout\) # (!\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[6]~2_combout\,
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X56_Y50_N18
\time_left[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[6]~3_combout\ = \time_left[6]~1_combout\ $ (\Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[6]~1_combout\,
	datac => \Add0~12_combout\,
	combout => \time_left[6]~3_combout\);

-- Location: FF_X56_Y50_N19
\time_left[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \time_left[6]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \time_left[6]~_emulated_q\);

-- Location: LCCOMB_X56_Y50_N24
\time_left[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \time_left[6]~2_combout\ = (\reset~input_o\ & (\time_select_2~input_o\)) # (!\reset~input_o\ & ((\time_left[6]~_emulated_q\ $ (\time_left[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_select_2~input_o\,
	datab => \time_left[6]~_emulated_q\,
	datac => \reset~input_o\,
	datad => \time_left[6]~1_combout\,
	combout => \time_left[6]~2_combout\);

-- Location: LCCOMB_X56_Y50_N10
\Equal1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = (time_left(3) & (!\time_left[5]~6_combout\ & (!\time_left[6]~2_combout\ & !time_left(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(3),
	datab => \time_left[5]~6_combout\,
	datac => \time_left[6]~2_combout\,
	datad => time_left(0),
	combout => \Equal1~2_combout\);

-- Location: LCCOMB_X57_Y50_N16
\Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (time_left(7) & (\Add0~13\ & VCC)) # (!time_left(7) & (!\Add0~13\))
-- \Add0~15\ = CARRY((!time_left(7) & !\Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => time_left(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: FF_X57_Y50_N17
\time_left[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~14_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(7));

-- Location: LCCOMB_X57_Y50_N18
\Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (time_left(8) & ((GND) # (!\Add0~15\))) # (!time_left(8) & (\Add0~15\ $ (GND)))
-- \Add0~17\ = CARRY((time_left(8)) # (!\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => time_left(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: FF_X57_Y50_N19
\time_left[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~16_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(8));

-- Location: LCCOMB_X57_Y50_N20
\Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (time_left(9) & (\Add0~17\ & VCC)) # (!time_left(9) & (!\Add0~17\))
-- \Add0~19\ = CARRY((!time_left(9) & !\Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => time_left(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: FF_X57_Y50_N21
\time_left[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~18_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(9));

-- Location: LCCOMB_X57_Y50_N22
\Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (time_left(10) & ((GND) # (!\Add0~19\))) # (!time_left(10) & (\Add0~19\ $ (GND)))
-- \Add0~21\ = CARRY((time_left(10)) # (!\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => time_left(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: FF_X57_Y50_N23
\time_left[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~20_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(10));

-- Location: LCCOMB_X57_Y50_N24
\Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (time_left(11) & (\Add0~21\ & VCC)) # (!time_left(11) & (!\Add0~21\))
-- \Add0~23\ = CARRY((!time_left(11) & !\Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => time_left(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: FF_X57_Y50_N25
\time_left[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~22_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(11));

-- Location: LCCOMB_X57_Y50_N26
\Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (time_left(12) & ((GND) # (!\Add0~23\))) # (!time_left(12) & (\Add0~23\ $ (GND)))
-- \Add0~25\ = CARRY((time_left(12)) # (!\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => time_left(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: FF_X57_Y50_N27
\time_left[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~24_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(12));

-- Location: LCCOMB_X57_Y50_N28
\Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = \Add0~25\ $ (!time_left(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => time_left(13),
	cin => \Add0~25\,
	combout => \Add0~26_combout\);

-- Location: FF_X57_Y50_N29
\time_left[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~26_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \time_left[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => time_left(13));

-- Location: LCCOMB_X57_Y50_N0
\Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (!time_left(10) & (!time_left(11) & (!time_left(12) & !time_left(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(10),
	datab => time_left(11),
	datac => time_left(12),
	datad => time_left(13),
	combout => \Equal1~0_combout\);

-- Location: LCCOMB_X57_Y50_N30
\Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = (!time_left(8) & (!time_left(7) & (time_left(4) & !time_left(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(8),
	datab => time_left(7),
	datac => time_left(4),
	datad => time_left(9),
	combout => \Equal1~1_combout\);

-- Location: LCCOMB_X55_Y50_N16
\Equal1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~3_combout\ = (!\time_left[1]~14_combout\ & !\time_left[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \time_left[1]~14_combout\,
	datad => \time_left[2]~10_combout\,
	combout => \Equal1~3_combout\);

-- Location: LCCOMB_X56_Y50_N12
\Equal1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal1~4_combout\ = (\Equal1~2_combout\ & (\Equal1~0_combout\ & (\Equal1~1_combout\ & \Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal1~2_combout\,
	datab => \Equal1~0_combout\,
	datac => \Equal1~1_combout\,
	datad => \Equal1~3_combout\,
	combout => \Equal1~4_combout\);

-- Location: LCCOMB_X55_Y46_N22
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = time_left(11) $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(time_left(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => time_left(11),
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X55_Y46_N24
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (time_left(12) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!time_left(12) & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!time_left(12) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => time_left(12),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X55_Y46_N26
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (time_left(13) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!time_left(13) & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((time_left(13) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => time_left(13),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X55_Y46_N28
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X55_Y46_N20
\Mod0|auto_generated|divider|divider|StageOut[45]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~202_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & time_left(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => time_left(13),
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~202_combout\);

-- Location: LCCOMB_X55_Y46_N2
\Mod0|auto_generated|divider|divider|StageOut[45]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~203_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~203_combout\);

-- Location: LCCOMB_X55_Y46_N30
\Mod0|auto_generated|divider|divider|StageOut[44]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~204_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & time_left(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => time_left(12),
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~204_combout\);

-- Location: LCCOMB_X55_Y46_N16
\Mod0|auto_generated|divider|divider|StageOut[44]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~205_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~205_combout\);

-- Location: LCCOMB_X57_Y46_N20
\Mod0|auto_generated|divider|divider|StageOut[43]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~206_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & time_left(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => time_left(11),
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~206_combout\);

-- Location: LCCOMB_X55_Y46_N14
\Mod0|auto_generated|divider|divider|StageOut[43]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~207_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~207_combout\);

-- Location: LCCOMB_X55_Y46_N0
\Mod0|auto_generated|divider|divider|StageOut[42]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~208_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & time_left(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => time_left(10),
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~208_combout\);

-- Location: LCCOMB_X55_Y46_N18
\Mod0|auto_generated|divider|divider|StageOut[42]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~209_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & time_left(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => time_left(10),
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~209_combout\);

-- Location: LCCOMB_X55_Y46_N4
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~209_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[42]~208_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[42]~208_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~209_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X55_Y46_N6
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[43]~206_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[43]~207_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~206_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[43]~207_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~206_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~207_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[43]~206_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[43]~207_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X55_Y46_N8
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[44]~204_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~205_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[44]~204_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~205_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~204_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~204_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~205_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X55_Y46_N10
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~202_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~203_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~202_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[45]~203_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[45]~202_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~203_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~202_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~203_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X55_Y46_N12
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X56_Y46_N26
\Mod0|auto_generated|divider|divider|StageOut[60]~370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((time_left(13)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => time_left(13),
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\);

-- Location: LCCOMB_X56_Y46_N24
\Mod0|auto_generated|divider|divider|StageOut[60]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~210_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~210_combout\);

-- Location: LCCOMB_X56_Y46_N30
\Mod0|auto_generated|divider|divider|StageOut[59]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~211_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~211_combout\);

-- Location: LCCOMB_X56_Y46_N4
\Mod0|auto_generated|divider|divider|StageOut[59]~371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (time_left(12))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => time_left(12),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\);

-- Location: LCCOMB_X56_Y46_N8
\Mod0|auto_generated|divider|divider|StageOut[58]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~212_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~212_combout\);

-- Location: LCCOMB_X56_Y46_N2
\Mod0|auto_generated|divider|divider|StageOut[58]~372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((time_left(11)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => time_left(11),
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\);

-- Location: LCCOMB_X56_Y46_N6
\Mod0|auto_generated|divider|divider|StageOut[57]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~213_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & time_left(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => time_left(10),
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~213_combout\);

-- Location: LCCOMB_X57_Y46_N22
\Mod0|auto_generated|divider|divider|StageOut[57]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~214_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~214_combout\);

-- Location: LCCOMB_X57_Y46_N4
\Mod0|auto_generated|divider|divider|StageOut[56]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~215_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & time_left(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => time_left(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~215_combout\);

-- Location: LCCOMB_X57_Y46_N26
\Mod0|auto_generated|divider|divider|StageOut[56]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~216_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & time_left(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => time_left(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~216_combout\);

-- Location: LCCOMB_X56_Y46_N10
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[56]~215_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[56]~216_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[56]~215_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[56]~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~215_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[56]~216_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X56_Y46_N12
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[57]~213_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~214_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~213_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[57]~214_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[57]~213_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~214_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~213_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~214_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X56_Y46_N14
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[58]~212_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[58]~212_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~212_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~212_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X56_Y46_N16
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[59]~211_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[59]~211_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[59]~211_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[59]~211_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X56_Y46_N18
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[60]~210_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[60]~210_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[60]~210_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~210_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X56_Y46_N20
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X56_Y46_N0
\Mod0|auto_generated|divider|divider|StageOut[75]~313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[60]~370_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\);

-- Location: LCCOMB_X58_Y46_N14
\Mod0|auto_generated|divider|divider|StageOut[75]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~217_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~217_combout\);

-- Location: LCCOMB_X56_Y46_N22
\Mod0|auto_generated|divider|divider|StageOut[74]~314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[59]~371_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\);

-- Location: LCCOMB_X58_Y46_N28
\Mod0|auto_generated|divider|divider|StageOut[74]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~218_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~218_combout\);

-- Location: LCCOMB_X56_Y46_N28
\Mod0|auto_generated|divider|divider|StageOut[73]~315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~372_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\);

-- Location: LCCOMB_X58_Y46_N18
\Mod0|auto_generated|divider|divider|StageOut[73]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~219_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~219_combout\);

-- Location: LCCOMB_X57_Y46_N12
\Mod0|auto_generated|divider|divider|StageOut[72]~373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (time_left(10))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(10),
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\);

-- Location: LCCOMB_X58_Y46_N16
\Mod0|auto_generated|divider|divider|StageOut[72]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~220_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~220_combout\);

-- Location: LCCOMB_X57_Y46_N14
\Mod0|auto_generated|divider|divider|StageOut[71]~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~222_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~222_combout\);

-- Location: LCCOMB_X57_Y46_N28
\Mod0|auto_generated|divider|divider|StageOut[71]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~221_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & time_left(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => time_left(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~221_combout\);

-- Location: LCCOMB_X57_Y46_N16
\Mod0|auto_generated|divider|divider|StageOut[70]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~223_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & time_left(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => time_left(8),
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~223_combout\);

-- Location: LCCOMB_X57_Y46_N30
\Mod0|auto_generated|divider|divider|StageOut[70]~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~224_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & time_left(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => time_left(8),
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~224_combout\);

-- Location: LCCOMB_X58_Y46_N0
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[70]~223_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[70]~224_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[70]~223_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[70]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~223_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~224_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X58_Y46_N2
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[71]~222_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[71]~221_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~222_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[71]~221_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[71]~222_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~221_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[71]~222_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[71]~221_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X58_Y46_N4
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~220_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~220_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~220_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X58_Y46_N6
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~219_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[73]~219_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~219_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~219_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X58_Y46_N8
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~218_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[74]~218_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[74]~218_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~218_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X58_Y46_N10
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~217_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[75]~217_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~217_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[75]~217_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X58_Y46_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X58_Y46_N30
\Mod0|auto_generated|divider|divider|StageOut[90]~316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~313_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\);

-- Location: LCCOMB_X58_Y47_N28
\Mod0|auto_generated|divider|divider|StageOut[90]~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~225_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~225_combout\);

-- Location: LCCOMB_X58_Y46_N24
\Mod0|auto_generated|divider|divider|StageOut[89]~317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~314_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\);

-- Location: LCCOMB_X58_Y47_N2
\Mod0|auto_generated|divider|divider|StageOut[89]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~226_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~226_combout\);

-- Location: LCCOMB_X58_Y47_N20
\Mod0|auto_generated|divider|divider|StageOut[88]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~227_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~227_combout\);

-- Location: LCCOMB_X58_Y46_N26
\Mod0|auto_generated|divider|divider|StageOut[88]~318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[73]~315_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\);

-- Location: LCCOMB_X58_Y47_N22
\Mod0|auto_generated|divider|divider|StageOut[87]~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~228_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~228_combout\);

-- Location: LCCOMB_X58_Y46_N20
\Mod0|auto_generated|divider|divider|StageOut[87]~319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~373_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\);

-- Location: LCCOMB_X57_Y46_N0
\Mod0|auto_generated|divider|divider|StageOut[86]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~229_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~229_combout\);

-- Location: LCCOMB_X57_Y46_N18
\Mod0|auto_generated|divider|divider|StageOut[86]~374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((time_left(9)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => time_left(9),
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\);

-- Location: LCCOMB_X57_Y46_N6
\Mod0|auto_generated|divider|divider|StageOut[85]~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~230_combout\ = (time_left(8) & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => time_left(8),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~230_combout\);

-- Location: LCCOMB_X57_Y46_N8
\Mod0|auto_generated|divider|divider|StageOut[85]~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~231_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~231_combout\);

-- Location: LCCOMB_X57_Y48_N16
\Mod0|auto_generated|divider|divider|StageOut[84]~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~232_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & time_left(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => time_left(7),
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~232_combout\);

-- Location: LCCOMB_X57_Y47_N4
\Mod0|auto_generated|divider|divider|StageOut[84]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~233_combout\ = (time_left(7) & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => time_left(7),
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~233_combout\);

-- Location: LCCOMB_X58_Y47_N4
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[84]~232_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~233_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[84]~232_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~232_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~233_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X58_Y47_N6
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[85]~230_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[85]~231_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~230_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[85]~231_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[85]~230_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~231_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[85]~230_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~231_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X58_Y47_N8
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[86]~229_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[86]~229_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~229_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[86]~229_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X58_Y47_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[87]~228_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~228_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[87]~228_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~228_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X58_Y47_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[88]~227_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~227_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[88]~227_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~227_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X58_Y47_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[89]~226_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[89]~226_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~226_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[89]~226_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X58_Y47_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~225_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[90]~225_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[90]~225_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~225_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X58_Y47_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X58_Y47_N0
\Mod0|auto_generated|divider|divider|StageOut[105]~320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~316_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\);

-- Location: LCCOMB_X58_Y48_N28
\Mod0|auto_generated|divider|divider|StageOut[105]~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~234_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~234_combout\);

-- Location: LCCOMB_X58_Y48_N30
\Mod0|auto_generated|divider|divider|StageOut[104]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~235_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~235_combout\);

-- Location: LCCOMB_X58_Y47_N26
\Mod0|auto_generated|divider|divider|StageOut[104]~321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[89]~317_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\);

-- Location: LCCOMB_X58_Y47_N24
\Mod0|auto_generated|divider|divider|StageOut[103]~322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[88]~318_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\);

-- Location: LCCOMB_X57_Y48_N22
\Mod0|auto_generated|divider|divider|StageOut[103]~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~236_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~236_combout\);

-- Location: LCCOMB_X57_Y48_N8
\Mod0|auto_generated|divider|divider|StageOut[102]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~237_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~237_combout\);

-- Location: LCCOMB_X58_Y47_N30
\Mod0|auto_generated|divider|divider|StageOut[102]~323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[87]~319_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\);

-- Location: LCCOMB_X57_Y46_N2
\Mod0|auto_generated|divider|divider|StageOut[101]~324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~374_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\);

-- Location: LCCOMB_X57_Y48_N18
\Mod0|auto_generated|divider|divider|StageOut[101]~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~238_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~238_combout\);

-- Location: LCCOMB_X57_Y46_N24
\Mod0|auto_generated|divider|divider|StageOut[100]~375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((time_left(8)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => time_left(8),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\);

-- Location: LCCOMB_X57_Y48_N24
\Mod0|auto_generated|divider|divider|StageOut[100]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~239_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~239_combout\);

-- Location: LCCOMB_X57_Y48_N10
\Mod0|auto_generated|divider|divider|StageOut[99]~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~240_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & time_left(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => time_left(7),
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~240_combout\);

-- Location: LCCOMB_X57_Y48_N4
\Mod0|auto_generated|divider|divider|StageOut[99]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~241_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~241_combout\);

-- Location: LCCOMB_X58_Y48_N26
\Mod0|auto_generated|divider|divider|StageOut[98]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~243_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \time_left[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \time_left[6]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~243_combout\);

-- Location: LCCOMB_X58_Y48_N0
\Mod0|auto_generated|divider|divider|StageOut[98]~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~242_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \time_left[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \time_left[6]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~242_combout\);

-- Location: LCCOMB_X58_Y48_N8
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[98]~243_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[98]~242_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[98]~243_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[98]~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~243_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~242_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X58_Y48_N10
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[99]~240_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~241_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~240_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[99]~241_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[99]~240_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~241_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~240_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~241_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X58_Y48_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~239_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~239_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~239_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X58_Y48_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~238_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[101]~238_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[101]~238_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~238_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X58_Y48_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[102]~237_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[102]~237_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[102]~237_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~237_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X58_Y48_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[103]~236_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[103]~236_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~236_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~236_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X58_Y48_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[104]~235_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~235_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[104]~235_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~235_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X58_Y48_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[105]~234_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~234_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[105]~234_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[105]~234_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X58_Y48_N24
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X58_Y48_N6
\Mod0|auto_generated|divider|divider|StageOut[120]~325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~320_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\);

-- Location: LCCOMB_X56_Y48_N0
\Mod0|auto_generated|divider|divider|StageOut[120]~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~244_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~244_combout\);

-- Location: LCCOMB_X56_Y48_N6
\Mod0|auto_generated|divider|divider|StageOut[119]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~245_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~245_combout\);

-- Location: LCCOMB_X58_Y48_N4
\Mod0|auto_generated|divider|divider|StageOut[119]~326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~321_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\);

-- Location: LCCOMB_X56_Y48_N4
\Mod0|auto_generated|divider|divider|StageOut[118]~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~246_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~246_combout\);

-- Location: LCCOMB_X57_Y48_N2
\Mod0|auto_generated|divider|divider|StageOut[118]~327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~322_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\);

-- Location: LCCOMB_X57_Y48_N30
\Mod0|auto_generated|divider|divider|StageOut[117]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~247_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~247_combout\);

-- Location: LCCOMB_X57_Y48_N12
\Mod0|auto_generated|divider|divider|StageOut[117]~328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~323_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\);

-- Location: LCCOMB_X52_Y48_N20
\Mod0|auto_generated|divider|divider|StageOut[116]~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~248_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~248_combout\);

-- Location: LCCOMB_X57_Y48_N14
\Mod0|auto_generated|divider|divider|StageOut[116]~329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~324_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\);

-- Location: LCCOMB_X57_Y48_N20
\Mod0|auto_generated|divider|divider|StageOut[115]~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~249_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~249_combout\);

-- Location: LCCOMB_X57_Y48_N28
\Mod0|auto_generated|divider|divider|StageOut[115]~330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~375_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\);

-- Location: LCCOMB_X56_Y48_N2
\Mod0|auto_generated|divider|divider|StageOut[114]~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~250_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~250_combout\);

-- Location: LCCOMB_X57_Y48_N26
\Mod0|auto_generated|divider|divider|StageOut[114]~376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (time_left(7))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(7),
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\);

-- Location: LCCOMB_X55_Y49_N20
\Mod0|auto_generated|divider|divider|StageOut[113]~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~251_combout\ = (\time_left[6]~2_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \time_left[6]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~251_combout\);

-- Location: LCCOMB_X56_Y47_N0
\Mod0|auto_generated|divider|divider|StageOut[113]~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~252_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~252_combout\);

-- Location: LCCOMB_X56_Y48_N10
\Mod0|auto_generated|divider|divider|StageOut[112]~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \time_left[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \time_left[5]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\);

-- Location: LCCOMB_X56_Y48_N8
\Mod0|auto_generated|divider|divider|StageOut[112]~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~253_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \time_left[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \time_left[5]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~253_combout\);

-- Location: LCCOMB_X56_Y48_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[112]~253_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[112]~253_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[112]~253_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X56_Y48_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[113]~251_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[113]~252_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[113]~251_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[113]~252_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[113]~251_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[113]~252_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[113]~251_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[113]~252_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X56_Y48_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[114]~250_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[114]~250_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[114]~250_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[114]~250_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X56_Y48_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[115]~249_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~249_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[115]~249_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[115]~249_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X56_Y48_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[116]~248_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~248_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[116]~248_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[116]~248_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X56_Y48_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[117]~247_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~247_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[117]~247_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~247_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X56_Y48_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[118]~246_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[118]~246_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[118]~246_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[118]~246_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X56_Y48_N26
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[119]~245_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[119]~245_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[119]~245_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[119]~245_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X56_Y48_N28
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[120]~244_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[120]~244_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[120]~244_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[120]~244_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X56_Y48_N30
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X55_Y48_N2
\Mod0|auto_generated|divider|divider|StageOut[135]~331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[120]~325_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\);

-- Location: LCCOMB_X55_Y48_N26
\Mod0|auto_generated|divider|divider|StageOut[135]~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~255_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~255_combout\);

-- Location: LCCOMB_X55_Y48_N4
\Mod0|auto_generated|divider|divider|StageOut[134]~332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[119]~326_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\);

-- Location: LCCOMB_X55_Y48_N0
\Mod0|auto_generated|divider|divider|StageOut[134]~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~256_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~256_combout\);

-- Location: LCCOMB_X55_Y48_N6
\Mod0|auto_generated|divider|divider|StageOut[133]~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~257_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~257_combout\);

-- Location: LCCOMB_X55_Y48_N14
\Mod0|auto_generated|divider|divider|StageOut[133]~333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[118]~327_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\);

-- Location: LCCOMB_X57_Y48_N6
\Mod0|auto_generated|divider|divider|StageOut[132]~334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~328_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\);

-- Location: LCCOMB_X54_Y48_N0
\Mod0|auto_generated|divider|divider|StageOut[132]~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~258_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~258_combout\);

-- Location: LCCOMB_X52_Y48_N26
\Mod0|auto_generated|divider|divider|StageOut[131]~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~259_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~259_combout\);

-- Location: LCCOMB_X52_Y48_N12
\Mod0|auto_generated|divider|divider|StageOut[131]~335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~329_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\);

-- Location: LCCOMB_X57_Y48_N0
\Mod0|auto_generated|divider|divider|StageOut[130]~336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~330_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\);

-- Location: LCCOMB_X54_Y48_N26
\Mod0|auto_generated|divider|divider|StageOut[130]~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~260_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~260_combout\);

-- Location: LCCOMB_X55_Y48_N20
\Mod0|auto_generated|divider|divider|StageOut[129]~337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[114]~376_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\);

-- Location: LCCOMB_X55_Y48_N8
\Mod0|auto_generated|divider|divider|StageOut[129]~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~261_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~261_combout\);

-- Location: LCCOMB_X51_Y48_N20
\Mod0|auto_generated|divider|divider|StageOut[128]~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~262_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~262_combout\);

-- Location: LCCOMB_X55_Y49_N30
\Mod0|auto_generated|divider|divider|StageOut[128]~377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\time_left[6]~2_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \time_left[6]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\);

-- Location: LCCOMB_X54_Y48_N30
\Mod0|auto_generated|divider|divider|StageOut[127]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~263_combout\ = (\time_left[5]~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \time_left[5]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~263_combout\);

-- Location: LCCOMB_X54_Y48_N28
\Mod0|auto_generated|divider|divider|StageOut[127]~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~264_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~264_combout\);

-- Location: LCCOMB_X55_Y48_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !time_left(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => time_left(4),
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X55_Y48_N12
\Mod0|auto_generated|divider|divider|StageOut[126]~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\);

-- Location: LCCOMB_X55_Y48_N10
\Mod0|auto_generated|divider|divider|StageOut[126]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~265_combout\ = (!time_left(4) & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(4),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~265_combout\);

-- Location: LCCOMB_X54_Y48_N4
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~265_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~265_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X54_Y48_N6
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[127]~263_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[127]~264_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~263_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[127]~264_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[127]~263_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~264_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[127]~263_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[127]~264_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X54_Y48_N8
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[128]~262_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[128]~262_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~262_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~262_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X54_Y48_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[129]~261_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[129]~261_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~261_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~261_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X54_Y48_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[130]~260_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[130]~260_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[130]~260_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~260_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X54_Y48_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[131]~259_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[131]~259_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[131]~259_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[131]~259_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X54_Y48_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[132]~258_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[132]~258_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[132]~258_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[132]~258_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X54_Y48_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[133]~257_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~257_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[133]~257_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[133]~257_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X54_Y48_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~256_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[134]~256_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[134]~256_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[134]~256_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X54_Y48_N22
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[135]~255_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[135]~255_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~255_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[135]~255_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X54_Y48_N24
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X55_Y48_N30
\Mod0|auto_generated|divider|divider|StageOut[150]~338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[135]~331_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\);

-- Location: LCCOMB_X52_Y49_N2
\Mod0|auto_generated|divider|divider|StageOut[150]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~267_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~267_combout\);

-- Location: LCCOMB_X55_Y48_N16
\Mod0|auto_generated|divider|divider|StageOut[149]~339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[134]~332_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\);

-- Location: LCCOMB_X51_Y50_N8
\Mod0|auto_generated|divider|divider|StageOut[149]~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~268_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~268_combout\);

-- Location: LCCOMB_X55_Y48_N18
\Mod0|auto_generated|divider|divider|StageOut[148]~340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[133]~333_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\);

-- Location: LCCOMB_X51_Y49_N0
\Mod0|auto_generated|divider|divider|StageOut[148]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~269_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~269_combout\);

-- Location: LCCOMB_X54_Y48_N2
\Mod0|auto_generated|divider|divider|StageOut[147]~341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~334_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\);

-- Location: LCCOMB_X51_Y48_N14
\Mod0|auto_generated|divider|divider|StageOut[147]~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~270_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~270_combout\);

-- Location: LCCOMB_X52_Y48_N4
\Mod0|auto_generated|divider|divider|StageOut[146]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~271_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~271_combout\);

-- Location: LCCOMB_X52_Y48_N2
\Mod0|auto_generated|divider|divider|StageOut[146]~342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[131]~335_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\);

-- Location: LCCOMB_X51_Y48_N10
\Mod0|auto_generated|divider|divider|StageOut[145]~343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[130]~336_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\);

-- Location: LCCOMB_X51_Y48_N4
\Mod0|auto_generated|divider|divider|StageOut[145]~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~272_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~272_combout\);

-- Location: LCCOMB_X55_Y48_N28
\Mod0|auto_generated|divider|divider|StageOut[144]~344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~337_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\);

-- Location: LCCOMB_X52_Y49_N28
\Mod0|auto_generated|divider|divider|StageOut[144]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~273_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~273_combout\);

-- Location: LCCOMB_X51_Y49_N30
\Mod0|auto_generated|divider|divider|StageOut[143]~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~274_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~274_combout\);

-- Location: LCCOMB_X51_Y48_N0
\Mod0|auto_generated|divider|divider|StageOut[143]~345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~377_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\);

-- Location: LCCOMB_X52_Y48_N0
\Mod0|auto_generated|divider|divider|StageOut[142]~378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\time_left[5]~6_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[5]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\);

-- Location: LCCOMB_X52_Y48_N22
\Mod0|auto_generated|divider|divider|StageOut[142]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~275_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~275_combout\);

-- Location: LCCOMB_X55_Y48_N22
\Mod0|auto_generated|divider|divider|StageOut[141]~379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (!time_left(4))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(4),
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\);

-- Location: LCCOMB_X51_Y48_N26
\Mod0|auto_generated|divider|divider|StageOut[141]~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~276_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~276_combout\);

-- Location: LCCOMB_X52_Y49_N24
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !time_left(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => time_left(3),
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X52_Y49_N14
\Mod0|auto_generated|divider|divider|StageOut[140]~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~278_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~278_combout\);

-- Location: LCCOMB_X51_Y49_N28
\Mod0|auto_generated|divider|divider|StageOut[140]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~277_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !time_left(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => time_left(3),
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~277_combout\);

-- Location: LCCOMB_X51_Y49_N4
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[140]~278_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[140]~277_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[140]~278_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[140]~277_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[140]~278_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~277_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X51_Y49_N6
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[141]~276_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[141]~276_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~276_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[141]~276_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X51_Y49_N8
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~275_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~275_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[142]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[142]~275_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X51_Y49_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[143]~274_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[143]~274_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[143]~274_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[143]~274_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X51_Y49_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[144]~273_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[144]~273_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[144]~273_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~273_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X51_Y49_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~272_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[145]~272_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~272_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~272_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X51_Y49_N16
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[146]~271_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~271_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[146]~271_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~271_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X51_Y49_N18
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[147]~270_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[147]~270_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~270_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~270_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X51_Y49_N20
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[148]~269_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[148]~269_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[148]~269_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~269_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X51_Y49_N22
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[149]~268_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[149]~268_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[149]~268_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[149]~268_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X51_Y49_N24
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[150]~267_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[150]~267_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[150]~267_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[150]~267_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X51_Y49_N26
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X52_Y49_N4
\Mod0|auto_generated|divider|divider|StageOut[165]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\);

-- Location: LCCOMB_X52_Y49_N0
\Mod0|auto_generated|divider|divider|StageOut[165]~346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[150]~338_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\);

-- Location: LCCOMB_X51_Y50_N2
\Mod0|auto_generated|divider|divider|StageOut[164]~347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[149]~339_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\);

-- Location: LCCOMB_X51_Y50_N6
\Mod0|auto_generated|divider|divider|StageOut[164]~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~280_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~280_combout\);

-- Location: LCCOMB_X51_Y50_N0
\Mod0|auto_generated|divider|divider|StageOut[163]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~281_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~281_combout\);

-- Location: LCCOMB_X51_Y49_N2
\Mod0|auto_generated|divider|divider|StageOut[163]~348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[148]~340_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\);

-- Location: LCCOMB_X51_Y50_N10
\Mod0|auto_generated|divider|divider|StageOut[162]~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~282_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~282_combout\);

-- Location: LCCOMB_X51_Y48_N18
\Mod0|auto_generated|divider|divider|StageOut[162]~349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~341_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\);

-- Location: LCCOMB_X52_Y48_N28
\Mod0|auto_generated|divider|divider|StageOut[161]~350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[146]~342_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\);

-- Location: LCCOMB_X52_Y48_N16
\Mod0|auto_generated|divider|divider|StageOut[161]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[161]~283_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[161]~283_combout\);

-- Location: LCCOMB_X51_Y48_N16
\Mod0|auto_generated|divider|divider|StageOut[160]~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~284_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~284_combout\);

-- Location: LCCOMB_X51_Y48_N28
\Mod0|auto_generated|divider|divider|StageOut[160]~351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[145]~343_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\);

-- Location: LCCOMB_X52_Y49_N10
\Mod0|auto_generated|divider|divider|StageOut[159]~352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[144]~344_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\);

-- Location: LCCOMB_X52_Y49_N30
\Mod0|auto_generated|divider|divider|StageOut[159]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~285_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~285_combout\);

-- Location: LCCOMB_X51_Y48_N22
\Mod0|auto_generated|divider|divider|StageOut[158]~353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[143]~345_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\);

-- Location: LCCOMB_X51_Y48_N2
\Mod0|auto_generated|divider|divider|StageOut[158]~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~286_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~286_combout\);

-- Location: LCCOMB_X52_Y48_N10
\Mod0|auto_generated|divider|divider|StageOut[157]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\);

-- Location: LCCOMB_X52_Y48_N18
\Mod0|auto_generated|divider|divider|StageOut[157]~354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\);

-- Location: LCCOMB_X51_Y48_N12
\Mod0|auto_generated|divider|divider|StageOut[156]~355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\);

-- Location: LCCOMB_X51_Y48_N24
\Mod0|auto_generated|divider|divider|StageOut[156]~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~288_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~288_combout\);

-- Location: LCCOMB_X52_Y49_N16
\Mod0|auto_generated|divider|divider|StageOut[155]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[155]~289_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[155]~289_combout\);

-- Location: LCCOMB_X52_Y49_N6
\Mod0|auto_generated|divider|divider|StageOut[155]~380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((!time_left(3)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => time_left(3),
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\);

-- Location: LCCOMB_X55_Y50_N30
\Mod0|auto_generated|divider|divider|StageOut[154]~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~290_combout\ = (\time_left[2]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[2]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~290_combout\);

-- Location: LCCOMB_X55_Y50_N20
\Mod0|auto_generated|divider|divider|StageOut[154]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~291_combout\ = (\time_left[2]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[2]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~291_combout\);

-- Location: LCCOMB_X52_Y50_N0
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[154]~290_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[154]~291_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[154]~290_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[154]~291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[154]~290_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[154]~291_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X52_Y50_N2
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[155]~289_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[155]~289_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[155]~289_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[155]~289_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X52_Y50_N4
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~288_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~288_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[156]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~288_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X52_Y50_N6
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X52_Y50_N8
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~286_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[158]~286_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[158]~286_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~286_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X52_Y50_N10
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[159]~285_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[159]~285_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~285_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[159]~285_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X52_Y50_N12
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[160]~284_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[160]~284_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[160]~284_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[160]~284_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X52_Y50_N14
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[161]~283_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[161]~283_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[161]~283_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[161]~283_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X52_Y50_N16
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[162]~282_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~282_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[162]~282_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[162]~282_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X52_Y50_N18
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[163]~281_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~281_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[163]~281_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~281_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X52_Y50_N20
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~280_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[164]~280_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[164]~280_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[164]~280_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X52_Y50_N22
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X52_Y50_N24
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X52_Y47_N4
\Mod0|auto_generated|divider|divider|StageOut[180]~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~296_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~296_combout\);

-- Location: LCCOMB_X52_Y49_N12
\Mod0|auto_generated|divider|divider|StageOut[180]~356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~356_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~356_combout\);

-- Location: LCCOMB_X51_Y50_N24
\Mod0|auto_generated|divider|divider|StageOut[179]~357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~347_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\);

-- Location: LCCOMB_X52_Y50_N28
\Mod0|auto_generated|divider|divider|StageOut[179]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\);

-- Location: LCCOMB_X51_Y50_N14
\Mod0|auto_generated|divider|divider|StageOut[178]~358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~348_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\);

-- Location: LCCOMB_X51_Y50_N28
\Mod0|auto_generated|divider|divider|StageOut[178]~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~298_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~298_combout\);

-- Location: LCCOMB_X51_Y50_N16
\Mod0|auto_generated|divider|divider|StageOut[177]~359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[162]~349_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\);

-- Location: LCCOMB_X51_Y50_N30
\Mod0|auto_generated|divider|divider|StageOut[177]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~299_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~299_combout\);

-- Location: LCCOMB_X52_Y48_N24
\Mod0|auto_generated|divider|divider|StageOut[176]~360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[161]~350_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\);

-- Location: LCCOMB_X52_Y47_N14
\Mod0|auto_generated|divider|divider|StageOut[176]~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\);

-- Location: LCCOMB_X51_Y48_N6
\Mod0|auto_generated|divider|divider|StageOut[175]~361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~351_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\);

-- Location: LCCOMB_X52_Y47_N28
\Mod0|auto_generated|divider|divider|StageOut[175]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\);

-- Location: LCCOMB_X52_Y49_N26
\Mod0|auto_generated|divider|divider|StageOut[174]~362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[159]~352_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\);

-- Location: LCCOMB_X52_Y47_N10
\Mod0|auto_generated|divider|divider|StageOut[174]~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\);

-- Location: LCCOMB_X51_Y48_N8
\Mod0|auto_generated|divider|divider|StageOut[173]~363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~353_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\);

-- Location: LCCOMB_X52_Y47_N12
\Mod0|auto_generated|divider|divider|StageOut[173]~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\);

-- Location: LCCOMB_X52_Y48_N14
\Mod0|auto_generated|divider|divider|StageOut[172]~364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~364_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~364_combout\);

-- Location: LCCOMB_X52_Y48_N8
\Mod0|auto_generated|divider|divider|StageOut[172]~304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\);

-- Location: LCCOMB_X52_Y47_N2
\Mod0|auto_generated|divider|divider|StageOut[171]~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\);

-- Location: LCCOMB_X51_Y48_N30
\Mod0|auto_generated|divider|divider|StageOut[171]~365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~355_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\);

-- Location: LCCOMB_X52_Y50_N30
\Mod0|auto_generated|divider|divider|StageOut[170]~306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\);

-- Location: LCCOMB_X52_Y49_N20
\Mod0|auto_generated|divider|divider|StageOut[170]~366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[155]~380_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\);

-- Location: LCCOMB_X55_Y50_N6
\Mod0|auto_generated|divider|divider|StageOut[169]~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \time_left[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \time_left[2]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\);

-- Location: LCCOMB_X52_Y50_N26
\Mod0|auto_generated|divider|divider|StageOut[169]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\);

-- Location: LCCOMB_X55_Y50_N8
\Mod0|auto_generated|divider|divider|StageOut[168]~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~294_combout\ = (\time_left[1]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[1]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~294_combout\);

-- Location: LCCOMB_X55_Y50_N18
\Mod0|auto_generated|divider|divider|StageOut[168]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~295_combout\ = (\time_left[1]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[1]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~295_combout\);

-- Location: LCCOMB_X51_Y47_N2
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[168]~294_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~295_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[168]~294_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~295_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~294_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[168]~295_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X51_Y47_N4
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X51_Y47_N6
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X51_Y47_N8
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X51_Y47_N10
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[172]~364_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[172]~364_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[172]~364_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[172]~364_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X51_Y47_N12
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X51_Y47_N14
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X51_Y47_N16
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X51_Y47_N18
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X51_Y47_N20
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[177]~299_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[177]~299_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~299_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[177]~299_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X51_Y47_N22
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[178]~298_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[178]~298_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[178]~298_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[178]~298_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X51_Y47_N24
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X51_Y47_N26
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Mod0|auto_generated|divider|divider|StageOut[180]~296_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[180]~356_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Mod0|auto_generated|divider|divider|StageOut[180]~296_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[180]~356_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[180]~296_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[180]~356_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[180]~296_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[180]~356_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X51_Y47_N28
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X52_Y49_N22
\Mod0|auto_generated|divider|divider|StageOut[195]~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[195]~309_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~346_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~279_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[195]~309_combout\);

-- Location: LCCOMB_X51_Y50_N12
\Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = ((!\Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[195]~309_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[179]~357_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[195]~309_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[179]~297_combout\,
	combout => \Equal2~0_combout\);

-- Location: LCCOMB_X51_Y50_N18
\Mod0|auto_generated|divider|divider|StageOut[192]~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[192]~311_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[177]~359_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[192]~311_combout\);

-- Location: LCCOMB_X51_Y50_N22
\Mod0|auto_generated|divider|divider|StageOut[193]~369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[193]~369_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[178]~358_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[193]~369_combout\);

-- Location: LCCOMB_X52_Y47_N22
\Mod0|auto_generated|divider|divider|StageOut[189]~368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[189]~368_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[174]~362_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[189]~368_combout\);

-- Location: LCCOMB_X52_Y47_N30
\Equal2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\) # ((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ 
-- & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	combout => \Equal2~4_combout\);

-- Location: LCCOMB_X52_Y47_N16
\Equal2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~5_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[171]~365_combout\,
	combout => \Equal2~5_combout\);

-- Location: LCCOMB_X52_Y47_N8
\Equal2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~3_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\) # ((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \Equal2~3_combout\);

-- Location: LCCOMB_X52_Y47_N6
\Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\) # ((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ 
-- & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Equal2~2_combout\);

-- Location: LCCOMB_X52_Y47_N18
\Equal2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~6_combout\ = (\Equal2~4_combout\ & (!\Equal2~5_combout\ & (\Equal2~3_combout\ & \Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~4_combout\,
	datab => \Equal2~5_combout\,
	datac => \Equal2~3_combout\,
	datad => \Equal2~2_combout\,
	combout => \Equal2~6_combout\);

-- Location: LCCOMB_X52_Y47_N24
\Mod0|auto_generated|divider|divider|StageOut[191]~367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[191]~367_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~360_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[191]~367_combout\);

-- Location: LCCOMB_X52_Y47_N20
\Equal2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~7_combout\ = (!\Mod0|auto_generated|divider|divider|StageOut[191]~367_combout\ & (((!\Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[175]~361_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[191]~367_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\,
	combout => \Equal2~7_combout\);

-- Location: LCCOMB_X52_Y48_N30
\Mod0|auto_generated|divider|divider|StageOut[187]~310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[187]~310_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~287_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[157]~354_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[187]~310_combout\);

-- Location: LCCOMB_X52_Y47_N0
\Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = ((!\Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[187]~310_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[173]~363_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[187]~310_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\,
	combout => \Equal2~1_combout\);

-- Location: LCCOMB_X52_Y47_N26
\Equal2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~8_combout\ = (!\Mod0|auto_generated|divider|divider|StageOut[189]~368_combout\ & (\Equal2~6_combout\ & (\Equal2~7_combout\ & \Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[189]~368_combout\,
	datab => \Equal2~6_combout\,
	datac => \Equal2~7_combout\,
	datad => \Equal2~1_combout\,
	combout => \Equal2~8_combout\);

-- Location: LCCOMB_X51_Y50_N4
\Equal2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~9_combout\ = (\Equal2~0_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[192]~311_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[193]~369_combout\ & \Equal2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[192]~311_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[193]~369_combout\,
	datad => \Equal2~8_combout\,
	combout => \Equal2~9_combout\);

-- Location: LCCOMB_X51_Y47_N0
\Mod0|auto_generated|divider|divider|StageOut[184]~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~292_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[169]~293_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\);

-- Location: LCCOMB_X55_Y50_N26
\Equal2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~11_combout\ = (!\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (!\time_left[1]~14_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[1]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	combout => \Equal2~11_combout\);

-- Location: LCCOMB_X51_Y47_N30
\Mod0|auto_generated|divider|divider|StageOut[185]~312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[170]~366_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\);

-- Location: LCCOMB_X51_Y50_N26
\Equal10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal10~0_combout\ = (!time_left(0) & (\Equal2~9_combout\ & (\Equal2~11_combout\ & \Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(0),
	datab => \Equal2~9_combout\,
	datac => \Equal2~11_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\,
	combout => \Equal10~0_combout\);

-- Location: LCCOMB_X54_Y50_N20
\Equal2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal2~10_combout\ = (\Equal2~9_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\ & !time_left(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal2~9_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\,
	datad => time_left(0),
	combout => \Equal2~10_combout\);

-- Location: LCCOMB_X55_Y50_N24
\Mod0|auto_generated|divider|divider|StageOut[183]~308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\time_left[1]~14_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[1]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\);

-- Location: LCCOMB_X54_Y50_N10
\WideNor0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor0~0_combout\ = (!\Equal10~0_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\)) # (!\Equal2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal10~0_combout\,
	datab => \Equal2~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \WideNor0~0_combout\);

-- Location: LCCOMB_X54_Y50_N26
\Equal10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal10~1_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & (\Equal2~9_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datac => \Equal2~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \Equal10~1_combout\);

-- Location: LCCOMB_X55_Y50_N28
\Equal6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal6~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (!\time_left[1]~14_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[1]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	combout => \Equal6~2_combout\);

-- Location: LCCOMB_X51_Y50_N20
\Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (\Equal2~9_combout\ & (time_left(0) & !\Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal2~9_combout\,
	datac => time_left(0),
	datad => \Mod0|auto_generated|divider|divider|StageOut[185]~312_combout\,
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X54_Y50_N24
\WideNor0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor0~2_combout\ = (\Equal10~1_combout\ & ((time_left(0)) # ((\Equal6~2_combout\ & \Equal3~0_combout\)))) # (!\Equal10~1_combout\ & (\Equal6~2_combout\ & (\Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal10~1_combout\,
	datab => \Equal6~2_combout\,
	datac => \Equal3~0_combout\,
	datad => time_left(0),
	combout => \WideNor0~2_combout\);

-- Location: LCCOMB_X54_Y50_N22
\WideNor0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor0~3_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & ((!\Equal2~10_combout\))) # (!\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & 
-- (!\Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datab => \Equal2~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \WideNor0~3_combout\);

-- Location: LCCOMB_X54_Y50_N12
\WideNor0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor0~1_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\ & (\Equal3~0_combout\)) # (!\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\ & 
-- ((\Equal2~10_combout\))))) # (!\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & (\Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datab => \Equal2~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \WideNor0~1_combout\);

-- Location: LCCOMB_X54_Y50_N28
WideOr5 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr5~combout\ = ((\WideNor0~0_combout\ & (!\WideNor0~2_combout\ & !\WideNor0~1_combout\))) # (!\WideNor0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor0~0_combout\,
	datab => \WideNor0~2_combout\,
	datac => \WideNor0~3_combout\,
	datad => \WideNor0~1_combout\,
	combout => \WideOr5~combout\);

-- Location: LCCOMB_X54_Y50_N14
\WideOr4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr4~0_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\ & ((\Equal2~10_combout\))) # (!\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\ & 
-- (\Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datab => \Equal2~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \WideOr4~0_combout\);

-- Location: LCCOMB_X54_Y50_N8
WideOr4 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr4~combout\ = (\WideOr4~0_combout\) # ((!\WideNor0~1_combout\ & (!\WideNor0~2_combout\ & \WideNor0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor0~1_combout\,
	datab => \WideNor0~2_combout\,
	datac => \WideOr4~0_combout\,
	datad => \WideNor0~0_combout\,
	combout => \WideOr4~combout\);

-- Location: LCCOMB_X54_Y50_N6
\WideNor0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor0~4_combout\ = ((\WideNor0~2_combout\) # (\WideNor0~1_combout\)) # (!\WideNor0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor0~0_combout\,
	datab => \WideNor0~2_combout\,
	datad => \WideNor0~1_combout\,
	combout => \WideNor0~4_combout\);

-- Location: LCCOMB_X54_Y50_N0
\ssd_map~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ssd_map~0_combout\ = ((\Equal2~10_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\))) # (!\WideNor0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor0~4_combout\,
	datab => \Equal2~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \ssd_map~0_combout\);

-- Location: LCCOMB_X54_Y50_N30
\WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr0~0_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ $ (\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\)) # (!\Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \WideOr0~0_combout\);

-- Location: LCCOMB_X54_Y50_N4
\WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr0~1_combout\ = (\WideOr0~0_combout\ & (((\WideNor0~2_combout\) # (\WideNor0~1_combout\)) # (!\WideNor0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor0~0_combout\,
	datab => \WideNor0~2_combout\,
	datac => \WideOr0~0_combout\,
	datad => \WideNor0~1_combout\,
	combout => \WideOr0~1_combout\);

-- Location: LCCOMB_X54_Y50_N18
WideOr3 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr3~combout\ = ((\Equal2~10_combout\ & \Equal6~2_combout\)) # (!\WideOr0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr0~1_combout\,
	datab => \Equal2~10_combout\,
	datad => \Equal6~2_combout\,
	combout => \WideOr3~combout\);

-- Location: LCCOMB_X54_Y50_N16
\WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr1~0_combout\ = (!\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & (\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\ & ((\Equal3~0_combout\) # (\Equal2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal3~0_combout\,
	datab => \Equal2~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \WideOr1~0_combout\);

-- Location: LCCOMB_X54_Y53_N24
WideOr1 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr1~combout\ = (\WideOr1~0_combout\) # (!\WideOr0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \WideOr1~0_combout\,
	datad => \WideOr0~1_combout\,
	combout => \WideOr1~combout\);

-- Location: LCCOMB_X54_Y50_N2
WideOr0 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr0~combout\ = ((\Equal2~10_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\))) # (!\WideOr0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr0~1_combout\,
	datab => \Equal2~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[184]~307_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[183]~308_combout\,
	combout => \WideOr0~combout\);

-- Location: LCCOMB_X52_Y46_N6
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = time_left(11) $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(time_left(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => time_left(11),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X52_Y46_N8
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (time_left(12) & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!time_left(12) & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!time_left(12) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => time_left(12),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X52_Y46_N10
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (time_left(13) & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!time_left(13) & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- VCC))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((time_left(13) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => time_left(13),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X52_Y46_N12
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X54_Y46_N8
\Div0|auto_generated|divider|divider|StageOut[18]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~100_combout\ = (time_left(13) & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(13),
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~100_combout\);

-- Location: LCCOMB_X52_Y46_N0
\Div0|auto_generated|divider|divider|StageOut[18]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~101_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~101_combout\);

-- Location: LCCOMB_X52_Y46_N16
\Div0|auto_generated|divider|divider|StageOut[17]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~103_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~103_combout\);

-- Location: LCCOMB_X52_Y46_N14
\Div0|auto_generated|divider|divider|StageOut[17]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~102_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & time_left(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => time_left(12),
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~102_combout\);

-- Location: LCCOMB_X52_Y46_N20
\Div0|auto_generated|divider|divider|StageOut[16]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~105_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~105_combout\);

-- Location: LCCOMB_X52_Y46_N18
\Div0|auto_generated|divider|divider|StageOut[16]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & time_left(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => time_left(11),
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\);

-- Location: LCCOMB_X51_Y46_N12
\Div0|auto_generated|divider|divider|StageOut[15]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~107_combout\ = (time_left(10) & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(10),
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~107_combout\);

-- Location: LCCOMB_X54_Y46_N6
\Div0|auto_generated|divider|divider|StageOut[15]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~106_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & time_left(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => time_left(10),
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~106_combout\);

-- Location: LCCOMB_X52_Y46_N22
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[15]~107_combout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~106_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~107_combout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[15]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[15]~106_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X52_Y46_N24
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[16]~105_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[16]~104_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[16]~105_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[16]~104_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~105_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[16]~104_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[16]~105_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X52_Y46_N26
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~102_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~102_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[17]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[17]~103_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[17]~102_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X52_Y46_N28
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~100_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[18]~101_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~100_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~101_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X52_Y46_N30
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X52_Y46_N2
\Div0|auto_generated|divider|divider|StageOut[23]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~170_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((time_left(12)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => time_left(12),
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~170_combout\);

-- Location: LCCOMB_X51_Y46_N14
\Div0|auto_generated|divider|divider|StageOut[23]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~108_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~108_combout\);

-- Location: LCCOMB_X52_Y46_N4
\Div0|auto_generated|divider|divider|StageOut[22]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~171_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((time_left(11)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => time_left(11),
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~171_combout\);

-- Location: LCCOMB_X51_Y46_N0
\Div0|auto_generated|divider|divider|StageOut[22]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~109_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~109_combout\);

-- Location: LCCOMB_X51_Y46_N6
\Div0|auto_generated|divider|divider|StageOut[21]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ = (time_left(10) & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(10),
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~110_combout\);

-- Location: LCCOMB_X51_Y46_N4
\Div0|auto_generated|divider|divider|StageOut[21]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~111_combout\);

-- Location: LCCOMB_X51_Y46_N10
\Div0|auto_generated|divider|divider|StageOut[20]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~112_combout\ = (time_left(9) & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(9),
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~112_combout\);

-- Location: LCCOMB_X51_Y46_N28
\Div0|auto_generated|divider|divider|StageOut[20]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~113_combout\ = (time_left(9) & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(9),
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~113_combout\);

-- Location: LCCOMB_X51_Y46_N16
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[20]~112_combout\) # (\Div0|auto_generated|divider|divider|StageOut[20]~113_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~112_combout\) # (\Div0|auto_generated|divider|divider|StageOut[20]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~112_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~113_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X51_Y46_N18
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[21]~110_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[21]~111_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[21]~111_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~110_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~110_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~111_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X51_Y46_N20
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[22]~171_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~109_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[22]~171_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~109_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[22]~171_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[22]~171_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[22]~109_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X51_Y46_N22
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~170_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[23]~108_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[23]~170_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[23]~108_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X51_Y46_N24
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X50_Y46_N22
\Div0|auto_generated|divider|divider|StageOut[26]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & time_left(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => time_left(9),
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~116_combout\);

-- Location: LCCOMB_X50_Y46_N20
\Div0|auto_generated|divider|divider|StageOut[26]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~117_combout\);

-- Location: LCCOMB_X50_Y46_N6
\Div0|auto_generated|divider|divider|StageOut[25]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~118_combout\ = (time_left(8) & \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => time_left(8),
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~118_combout\);

-- Location: LCCOMB_X50_Y46_N2
\Div0|auto_generated|divider|divider|StageOut[25]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~119_combout\ = (time_left(8) & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => time_left(8),
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~119_combout\);

-- Location: LCCOMB_X50_Y46_N8
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[25]~118_combout\) # (\Div0|auto_generated|divider|divider|StageOut[25]~119_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~118_combout\) # (\Div0|auto_generated|divider|divider|StageOut[25]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~118_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~119_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X50_Y46_N10
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[26]~116_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~117_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[26]~117_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~116_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~117_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X51_Y46_N30
\Div0|auto_generated|divider|divider|StageOut[28]~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~160_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[22]~171_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[22]~171_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~160_combout\);

-- Location: LCCOMB_X50_Y46_N0
\Div0|auto_generated|divider|divider|StageOut[28]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~114_combout\);

-- Location: LCCOMB_X51_Y46_N2
\Div0|auto_generated|divider|divider|StageOut[27]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~172_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (time_left(10))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => time_left(10),
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~172_combout\);

-- Location: LCCOMB_X51_Y46_N26
\Div0|auto_generated|divider|divider|StageOut[27]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~115_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~115_combout\);

-- Location: LCCOMB_X50_Y46_N12
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[27]~172_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~115_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[27]~172_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~115_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~172_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~172_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~115_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X50_Y46_N14
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~160_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[28]~114_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~160_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~114_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X50_Y46_N16
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X50_Y46_N18
\Div0|auto_generated|divider|divider|StageOut[32]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~173_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((time_left(9)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => time_left(9),
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~173_combout\);

-- Location: LCCOMB_X50_Y46_N28
\Div0|auto_generated|divider|divider|StageOut[33]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~120_combout\);

-- Location: LCCOMB_X51_Y46_N8
\Div0|auto_generated|divider|divider|StageOut[33]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~161_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~172_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~172_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~161_combout\);

-- Location: LCCOMB_X50_Y46_N26
\Div0|auto_generated|divider|divider|StageOut[32]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~121_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~121_combout\);

-- Location: LCCOMB_X50_Y46_N30
\Div0|auto_generated|divider|divider|StageOut[31]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~123_combout\);

-- Location: LCCOMB_X50_Y46_N24
\Div0|auto_generated|divider|divider|StageOut[31]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & time_left(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => time_left(8),
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~122_combout\);

-- Location: LCCOMB_X51_Y45_N12
\Div0|auto_generated|divider|divider|StageOut[30]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~124_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & time_left(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => time_left(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~124_combout\);

-- Location: LCCOMB_X51_Y45_N14
\Div0|auto_generated|divider|divider|StageOut[30]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~125_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & time_left(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => time_left(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~125_combout\);

-- Location: LCCOMB_X51_Y45_N22
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[30]~124_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~125_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~124_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~124_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~125_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X51_Y45_N24
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[31]~123_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~122_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[31]~122_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~123_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~122_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~123_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~122_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X51_Y45_N26
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[32]~173_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~121_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[32]~173_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~121_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~173_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~173_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~121_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X51_Y45_N28
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~120_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~161_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~120_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~161_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X51_Y45_N30
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X50_Y46_N4
\Div0|auto_generated|divider|divider|StageOut[38]~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~162_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~173_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~173_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~162_combout\);

-- Location: LCCOMB_X50_Y45_N22
\Div0|auto_generated|divider|divider|StageOut[38]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X51_Y45_N4
\Div0|auto_generated|divider|divider|StageOut[37]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~127_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~127_combout\);

-- Location: LCCOMB_X50_Y45_N28
\Div0|auto_generated|divider|divider|StageOut[37]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~174_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((time_left(8)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => time_left(8),
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~174_combout\);

-- Location: LCCOMB_X51_Y45_N2
\Div0|auto_generated|divider|divider|StageOut[36]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & time_left(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => time_left(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~128_combout\);

-- Location: LCCOMB_X51_Y45_N16
\Div0|auto_generated|divider|divider|StageOut[36]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~129_combout\);

-- Location: LCCOMB_X51_Y45_N6
\Div0|auto_generated|divider|divider|StageOut[35]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~130_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \time_left[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \time_left[6]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~130_combout\);

-- Location: LCCOMB_X51_Y45_N0
\Div0|auto_generated|divider|divider|StageOut[35]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~131_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \time_left[6]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \time_left[6]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~131_combout\);

-- Location: LCCOMB_X50_Y45_N0
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[35]~130_combout\) # (\Div0|auto_generated|divider|divider|StageOut[35]~131_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[35]~130_combout\) # (\Div0|auto_generated|divider|divider|StageOut[35]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[35]~130_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[35]~131_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X50_Y45_N2
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[36]~128_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[36]~129_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[36]~129_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[36]~128_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[36]~129_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~128_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~129_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X50_Y45_N4
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[37]~127_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~174_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[37]~127_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~174_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~127_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~127_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~174_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X50_Y45_N6
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[38]~162_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~162_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X50_Y45_N8
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X50_Y41_N14
\Div0|auto_generated|divider|divider|StageOut[43]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~132_combout\);

-- Location: LCCOMB_X50_Y45_N24
\Div0|auto_generated|divider|divider|StageOut[43]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~163_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~174_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[37]~174_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~163_combout\);

-- Location: LCCOMB_X51_Y45_N20
\Div0|auto_generated|divider|divider|StageOut[42]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~175_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((time_left(7)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => time_left(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~175_combout\);

-- Location: LCCOMB_X51_Y45_N10
\Div0|auto_generated|divider|divider|StageOut[42]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~133_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~133_combout\);

-- Location: LCCOMB_X50_Y45_N10
\Div0|auto_generated|divider|divider|StageOut[41]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~135_combout\);

-- Location: LCCOMB_X51_Y45_N8
\Div0|auto_generated|divider|divider|StageOut[41]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ = (\time_left[6]~2_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \time_left[6]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~134_combout\);

-- Location: LCCOMB_X50_Y44_N6
\Div0|auto_generated|divider|divider|StageOut[40]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ = (\time_left[5]~6_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \time_left[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\);

-- Location: LCCOMB_X51_Y45_N18
\Div0|auto_generated|divider|divider|StageOut[40]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ = (\time_left[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \time_left[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~137_combout\);

-- Location: LCCOMB_X50_Y45_N12
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[40]~136_combout\) # (\Div0|auto_generated|divider|divider|StageOut[40]~137_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~136_combout\) # (\Div0|auto_generated|divider|divider|StageOut[40]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X50_Y45_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[41]~135_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[41]~134_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[41]~134_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[41]~135_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[41]~134_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[41]~135_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[41]~134_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X50_Y45_N16
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[42]~175_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[42]~133_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[42]~175_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[42]~133_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[42]~175_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[42]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~175_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~133_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X50_Y45_N18
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~132_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~163_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~132_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~163_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X50_Y45_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X46_Y39_N24
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X51_Y41_N14
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X51_Y41_N16
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X51_Y41_N18
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X51_Y41_N20
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X51_Y41_N22
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X51_Y41_N24
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X51_Y41_N26
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X51_Y40_N16
\Mod1|auto_generated|divider|divider|StageOut[90]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\);

-- Location: LCCOMB_X51_Y41_N8
\Mod1|auto_generated|divider|divider|StageOut[89]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\);

-- Location: LCCOMB_X51_Y41_N6
\Mod1|auto_generated|divider|divider|StageOut[88]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\);

-- Location: LCCOMB_X51_Y41_N4
\Mod1|auto_generated|divider|divider|StageOut[87]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\);

-- Location: LCCOMB_X51_Y40_N22
\Mod1|auto_generated|divider|divider|StageOut[87]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\);

-- Location: LCCOMB_X51_Y41_N30
\Mod1|auto_generated|divider|divider|StageOut[86]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\);

-- Location: LCCOMB_X51_Y40_N20
\Mod1|auto_generated|divider|divider|StageOut[86]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\);

-- Location: LCCOMB_X51_Y40_N26
\Mod1|auto_generated|divider|divider|StageOut[85]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\);

-- Location: LCCOMB_X51_Y41_N12
\Mod1|auto_generated|divider|divider|StageOut[85]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\);

-- Location: LCCOMB_X47_Y40_N12
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X47_Y40_N14
\Mod1|auto_generated|divider|divider|StageOut[84]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\);

-- Location: LCCOMB_X47_Y40_N24
\Mod1|auto_generated|divider|divider|StageOut[84]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\);

-- Location: LCCOMB_X51_Y40_N0
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[84]~177_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X51_Y40_N2
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[85]~175_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[85]~176_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X51_Y40_N4
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[86]~174_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[86]~173_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X51_Y40_N6
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[87]~172_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[87]~171_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X51_Y40_N8
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[88]~170_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X51_Y40_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & VCC)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[89]~169_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X51_Y40_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[90]~168_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X51_Y40_N14
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X51_Y40_N28
\Mod1|auto_generated|divider|divider|StageOut[105]~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\);

-- Location: LCCOMB_X51_Y40_N24
\Mod1|auto_generated|divider|divider|StageOut[105]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\);

-- Location: LCCOMB_X51_Y40_N30
\Mod1|auto_generated|divider|divider|StageOut[104]~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\);

-- Location: LCCOMB_X51_Y40_N18
\Mod1|auto_generated|divider|divider|StageOut[104]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\);

-- Location: LCCOMB_X51_Y41_N2
\Mod1|auto_generated|divider|divider|StageOut[103]~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\);

-- Location: LCCOMB_X50_Y40_N18
\Mod1|auto_generated|divider|divider|StageOut[103]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\);

-- Location: LCCOMB_X50_Y40_N20
\Mod1|auto_generated|divider|divider|StageOut[102]~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\);

-- Location: LCCOMB_X51_Y41_N0
\Mod1|auto_generated|divider|divider|StageOut[102]~304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\);

-- Location: LCCOMB_X50_Y40_N22
\Mod1|auto_generated|divider|divider|StageOut[101]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\);

-- Location: LCCOMB_X51_Y41_N28
\Mod1|auto_generated|divider|divider|StageOut[101]~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\);

-- Location: LCCOMB_X49_Y40_N10
\Mod1|auto_generated|divider|divider|StageOut[100]~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\);

-- Location: LCCOMB_X51_Y41_N10
\Mod1|auto_generated|divider|divider|StageOut[100]~306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\);

-- Location: LCCOMB_X47_Y40_N28
\Mod1|auto_generated|divider|divider|StageOut[99]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\);

-- Location: LCCOMB_X47_Y40_N0
\Mod1|auto_generated|divider|divider|StageOut[99]~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\);

-- Location: LCCOMB_X49_Y40_N16
\Mod1|auto_generated|divider|divider|StageOut[98]~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\);

-- Location: LCCOMB_X49_Y40_N4
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X49_Y40_N30
\Mod1|auto_generated|divider|divider|StageOut[98]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\);

-- Location: LCCOMB_X50_Y40_N0
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[98]~186_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X50_Y40_N2
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[99]~185_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X50_Y40_N4
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[100]~184_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X50_Y40_N6
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[101]~183_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X50_Y40_N8
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[102]~182_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X50_Y40_N10
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[103]~181_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X50_Y40_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[104]~180_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X50_Y40_N14
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[105]~179_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X50_Y40_N16
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X49_Y40_N20
\Mod1|auto_generated|divider|divider|StageOut[120]~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\);

-- Location: LCCOMB_X49_Y40_N6
\Mod1|auto_generated|divider|divider|StageOut[120]~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[105]~256_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\);

-- Location: LCCOMB_X50_Y40_N28
\Mod1|auto_generated|divider|divider|StageOut[119]~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~257_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\);

-- Location: LCCOMB_X46_Y40_N28
\Mod1|auto_generated|divider|divider|StageOut[119]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\);

-- Location: LCCOMB_X50_Y40_N30
\Mod1|auto_generated|divider|divider|StageOut[118]~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[103]~258_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\);

-- Location: LCCOMB_X46_Y40_N2
\Mod1|auto_generated|divider|divider|StageOut[118]~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\);

-- Location: LCCOMB_X47_Y40_N6
\Mod1|auto_generated|divider|divider|StageOut[117]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\);

-- Location: LCCOMB_X50_Y40_N24
\Mod1|auto_generated|divider|divider|StageOut[117]~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[102]~304_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\);

-- Location: LCCOMB_X49_Y40_N22
\Mod1|auto_generated|divider|divider|StageOut[116]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\);

-- Location: LCCOMB_X50_Y40_N26
\Mod1|auto_generated|divider|divider|StageOut[116]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[101]~305_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\);

-- Location: LCCOMB_X49_Y40_N12
\Mod1|auto_generated|divider|divider|StageOut[115]~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[100]~306_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\);

-- Location: LCCOMB_X49_Y40_N24
\Mod1|auto_generated|divider|divider|StageOut[115]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\);

-- Location: LCCOMB_X47_Y40_N20
\Mod1|auto_generated|divider|divider|StageOut[114]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~307_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\);

-- Location: LCCOMB_X46_Y40_N4
\Mod1|auto_generated|divider|divider|StageOut[114]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\);

-- Location: LCCOMB_X49_Y40_N2
\Mod1|auto_generated|divider|divider|StageOut[113]~308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\);

-- Location: LCCOMB_X49_Y40_N26
\Mod1|auto_generated|divider|divider|StageOut[113]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\);

-- Location: LCCOMB_X47_Y40_N4
\Mod1|auto_generated|divider|divider|StageOut[112]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\);

-- Location: LCCOMB_X47_Y40_N26
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X47_Y40_N18
\Mod1|auto_generated|divider|divider|StageOut[112]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\);

-- Location: LCCOMB_X46_Y40_N6
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[112]~196_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X46_Y40_N8
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[113]~195_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X46_Y40_N10
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[114]~194_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X46_Y40_N12
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~193_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X46_Y40_N14
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[116]~192_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X46_Y40_N16
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[117]~191_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X46_Y40_N18
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[118]~190_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X46_Y40_N20
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[119]~189_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X46_Y40_N22
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[120]~188_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X46_Y40_N24
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X45_Y40_N26
\Mod1|auto_generated|divider|divider|StageOut[135]~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\);

-- Location: LCCOMB_X49_Y40_N14
\Mod1|auto_generated|divider|divider|StageOut[135]~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[120]~259_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\);

-- Location: LCCOMB_X44_Y40_N0
\Mod1|auto_generated|divider|divider|StageOut[134]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\);

-- Location: LCCOMB_X46_Y40_N30
\Mod1|auto_generated|divider|divider|StageOut[134]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[119]~260_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\);

-- Location: LCCOMB_X45_Y40_N24
\Mod1|auto_generated|divider|divider|StageOut[133]~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\);

-- Location: LCCOMB_X46_Y40_N0
\Mod1|auto_generated|divider|divider|StageOut[133]~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[118]~261_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\);

-- Location: LCCOMB_X47_Y40_N22
\Mod1|auto_generated|divider|divider|StageOut[132]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~262_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\);

-- Location: LCCOMB_X47_Y40_N16
\Mod1|auto_generated|divider|divider|StageOut[132]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\);

-- Location: LCCOMB_X49_Y40_N28
\Mod1|auto_generated|divider|divider|StageOut[131]~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[116]~263_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\);

-- Location: LCCOMB_X46_Y39_N10
\Mod1|auto_generated|divider|divider|StageOut[131]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\);

-- Location: LCCOMB_X44_Y40_N2
\Mod1|auto_generated|divider|divider|StageOut[130]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\);

-- Location: LCCOMB_X49_Y40_N18
\Mod1|auto_generated|divider|divider|StageOut[130]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[115]~264_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\);

-- Location: LCCOMB_X49_Y40_N8
\Mod1|auto_generated|divider|divider|StageOut[129]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\);

-- Location: LCCOMB_X46_Y40_N26
\Mod1|auto_generated|divider|divider|StageOut[129]~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[114]~265_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\);

-- Location: LCCOMB_X44_Y40_N16
\Mod1|auto_generated|divider|divider|StageOut[128]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\);

-- Location: LCCOMB_X49_Y40_N0
\Mod1|auto_generated|divider|divider|StageOut[128]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[113]~308_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\);

-- Location: LCCOMB_X47_Y40_N10
\Mod1|auto_generated|divider|divider|StageOut[127]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\);

-- Location: LCCOMB_X47_Y40_N2
\Mod1|auto_generated|divider|divider|StageOut[127]~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\);

-- Location: LCCOMB_X45_Y40_N22
\Mod1|auto_generated|divider|divider|StageOut[126]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\);

-- Location: LCCOMB_X46_Y39_N12
\Mod1|auto_generated|divider|divider|StageOut[126]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\);

-- Location: LCCOMB_X45_Y40_N0
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[126]~207_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X45_Y40_N2
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[127]~206_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X45_Y40_N4
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[128]~205_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X45_Y40_N6
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~204_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X45_Y40_N8
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~203_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X45_Y40_N10
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[131]~202_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X45_Y40_N12
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[132]~201_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X45_Y40_N14
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[133]~200_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X45_Y40_N16
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~199_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X45_Y40_N18
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[135]~198_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X45_Y40_N20
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X46_Y39_N4
\Mod1|auto_generated|divider|divider|StageOut[141]~310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\);

-- Location: LCCOMB_X45_Y39_N0
\Mod1|auto_generated|divider|divider|StageOut[141]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\);

-- Location: LCCOMB_X50_Y45_N30
\Div0|auto_generated|divider|divider|StageOut[48]~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~164_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[42]~175_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~175_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~164_combout\);

-- Location: LCCOMB_X50_Y44_N0
\Div0|auto_generated|divider|divider|StageOut[48]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~138_combout\);

-- Location: LCCOMB_X50_Y45_N26
\Div0|auto_generated|divider|divider|StageOut[47]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~176_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\time_left[6]~2_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \time_left[6]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~176_combout\);

-- Location: LCCOMB_X50_Y44_N2
\Div0|auto_generated|divider|divider|StageOut[47]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~139_combout\);

-- Location: LCCOMB_X50_Y44_N26
\Div0|auto_generated|divider|divider|StageOut[46]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~141_combout\);

-- Location: LCCOMB_X50_Y44_N4
\Div0|auto_generated|divider|divider|StageOut[46]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \time_left[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \time_left[5]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~140_combout\);

-- Location: LCCOMB_X50_Y44_N28
\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !time_left(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => time_left(4),
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X50_Y44_N30
\Div0|auto_generated|divider|divider|StageOut[45]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~143_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~143_combout\);

-- Location: LCCOMB_X50_Y44_N8
\Div0|auto_generated|divider|divider|StageOut[45]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~142_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !time_left(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => time_left(4),
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~142_combout\);

-- Location: LCCOMB_X50_Y44_N16
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[45]~143_combout\) # (\Div0|auto_generated|divider|divider|StageOut[45]~142_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[45]~143_combout\) # (\Div0|auto_generated|divider|divider|StageOut[45]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~142_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X50_Y44_N18
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[46]~141_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[46]~140_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[46]~140_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[46]~141_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~141_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~140_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X50_Y44_N20
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[47]~176_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[47]~176_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[47]~176_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[47]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[47]~176_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X50_Y44_N22
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[48]~164_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[48]~164_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~138_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X50_Y44_N24
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X44_Y39_N12
\Mod1|auto_generated|divider|divider|StageOut[140]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\);

-- Location: LCCOMB_X44_Y39_N20
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X44_Y39_N22
\Mod1|auto_generated|divider|divider|StageOut[140]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\);

-- Location: LCCOMB_X45_Y39_N6
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[140]~219_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X45_Y39_N8
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[141]~218_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X45_Y40_N28
\Mod1|auto_generated|divider|divider|StageOut[150]~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\);

-- Location: LCCOMB_X45_Y39_N4
\Mod1|auto_generated|divider|divider|StageOut[150]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\);

-- Location: LCCOMB_X44_Y40_N6
\Mod1|auto_generated|divider|divider|StageOut[149]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\);

-- Location: LCCOMB_X44_Y40_N10
\Mod1|auto_generated|divider|divider|StageOut[149]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\);

-- Location: LCCOMB_X44_Y39_N26
\Mod1|auto_generated|divider|divider|StageOut[148]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\);

-- Location: LCCOMB_X45_Y40_N30
\Mod1|auto_generated|divider|divider|StageOut[148]~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\);

-- Location: LCCOMB_X47_Y40_N8
\Mod1|auto_generated|divider|divider|StageOut[147]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\);

-- Location: LCCOMB_X44_Y40_N24
\Mod1|auto_generated|divider|divider|StageOut[147]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\);

-- Location: LCCOMB_X46_Y39_N2
\Mod1|auto_generated|divider|divider|StageOut[146]~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\);

-- Location: LCCOMB_X46_Y39_N22
\Mod1|auto_generated|divider|divider|StageOut[146]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\);

-- Location: LCCOMB_X45_Y39_N30
\Mod1|auto_generated|divider|divider|StageOut[145]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\);

-- Location: LCCOMB_X44_Y40_N4
\Mod1|auto_generated|divider|divider|StageOut[145]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\);

-- Location: LCCOMB_X46_Y39_N20
\Mod1|auto_generated|divider|divider|StageOut[144]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\);

-- Location: LCCOMB_X46_Y39_N0
\Mod1|auto_generated|divider|divider|StageOut[144]~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\);

-- Location: LCCOMB_X44_Y40_N14
\Mod1|auto_generated|divider|divider|StageOut[143]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\);

-- Location: LCCOMB_X44_Y39_N28
\Mod1|auto_generated|divider|divider|StageOut[143]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\);

-- Location: LCCOMB_X44_Y39_N14
\Mod1|auto_generated|divider|divider|StageOut[142]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\);

-- Location: LCCOMB_X47_Y40_N30
\Mod1|auto_generated|divider|divider|StageOut[142]~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[127]~309_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\);

-- Location: LCCOMB_X45_Y39_N10
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[142]~217_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X45_Y39_N12
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[143]~216_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X45_Y39_N14
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X45_Y39_N16
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X45_Y39_N18
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X45_Y39_N20
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X45_Y39_N22
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X45_Y39_N24
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X45_Y39_N26
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X45_Y39_N28
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X45_Y38_N30
\Mod1|auto_generated|divider|divider|StageOut[165]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\);

-- Location: LCCOMB_X45_Y39_N2
\Mod1|auto_generated|divider|divider|StageOut[165]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[150]~274_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\);

-- Location: LCCOMB_X44_Y40_N22
\Mod1|auto_generated|divider|divider|StageOut[164]~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\);

-- Location: LCCOMB_X44_Y40_N8
\Mod1|auto_generated|divider|divider|StageOut[164]~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[149]~275_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\);

-- Location: LCCOMB_X44_Y39_N4
\Mod1|auto_generated|divider|divider|StageOut[163]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[148]~276_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\);

-- Location: LCCOMB_X44_Y39_N0
\Mod1|auto_generated|divider|divider|StageOut[163]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\);

-- Location: LCCOMB_X44_Y40_N18
\Mod1|auto_generated|divider|divider|StageOut[162]~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[147]~277_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\);

-- Location: LCCOMB_X44_Y40_N28
\Mod1|auto_generated|divider|divider|StageOut[162]~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\);

-- Location: LCCOMB_X45_Y38_N20
\Mod1|auto_generated|divider|divider|StageOut[161]~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\);

-- Location: LCCOMB_X46_Y39_N14
\Mod1|auto_generated|divider|divider|StageOut[161]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[146]~278_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\);

-- Location: LCCOMB_X44_Y40_N20
\Mod1|auto_generated|divider|divider|StageOut[160]~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[145]~279_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\);

-- Location: LCCOMB_X45_Y38_N26
\Mod1|auto_generated|divider|divider|StageOut[160]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\);

-- Location: LCCOMB_X46_Y39_N26
\Mod1|auto_generated|divider|divider|StageOut[159]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\);

-- Location: LCCOMB_X46_Y39_N16
\Mod1|auto_generated|divider|divider|StageOut[159]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[144]~280_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\);

-- Location: LCCOMB_X44_Y40_N26
\Mod1|auto_generated|divider|divider|StageOut[158]~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[143]~281_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\);

-- Location: LCCOMB_X45_Y38_N16
\Mod1|auto_generated|divider|divider|StageOut[158]~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\);

-- Location: LCCOMB_X44_Y39_N2
\Mod1|auto_generated|divider|divider|StageOut[157]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\);

-- Location: LCCOMB_X44_Y39_N30
\Mod1|auto_generated|divider|divider|StageOut[157]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[142]~282_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\);

-- Location: LCCOMB_X46_Y39_N8
\Mod1|auto_generated|divider|divider|StageOut[156]~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\);

-- Location: LCCOMB_X46_Y39_N18
\Mod1|auto_generated|divider|divider|StageOut[156]~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[141]~310_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\);

-- Location: LCCOMB_X44_Y39_N10
\Mod1|auto_generated|divider|divider|StageOut[155]~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\);

-- Location: LCCOMB_X44_Y39_N8
\Mod1|auto_generated|divider|divider|StageOut[155]~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\);

-- Location: LCCOMB_X50_Y44_N10
\Div0|auto_generated|divider|divider|StageOut[53]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~165_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[47]~176_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[47]~176_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~165_combout\);

-- Location: LCCOMB_X51_Y44_N2
\Div0|auto_generated|divider|divider|StageOut[53]~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~144_combout\);

-- Location: LCCOMB_X50_Y44_N12
\Div0|auto_generated|divider|divider|StageOut[52]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~177_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\time_left[5]~6_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \time_left[5]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~177_combout\);

-- Location: LCCOMB_X51_Y44_N0
\Div0|auto_generated|divider|divider|StageOut[52]~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~145_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~145_combout\);

-- Location: LCCOMB_X50_Y44_N14
\Div0|auto_generated|divider|divider|StageOut[51]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~178_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((!time_left(4)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => time_left(4),
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~178_combout\);

-- Location: LCCOMB_X51_Y44_N14
\Div0|auto_generated|divider|divider|StageOut[51]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~146_combout\);

-- Location: LCCOMB_X51_Y44_N12
\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !time_left(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => time_left(3),
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X51_Y44_N30
\Div0|auto_generated|divider|divider|StageOut[50]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~148_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~148_combout\);

-- Location: LCCOMB_X51_Y44_N8
\Div0|auto_generated|divider|divider|StageOut[50]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~147_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !time_left(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => time_left(3),
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~147_combout\);

-- Location: LCCOMB_X51_Y44_N20
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[50]~148_combout\) # (\Div0|auto_generated|divider|divider|StageOut[50]~147_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[50]~148_combout\) # (\Div0|auto_generated|divider|divider|StageOut[50]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~147_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X51_Y44_N22
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[51]~178_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~146_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~178_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~146_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~178_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~146_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~178_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~146_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X51_Y44_N24
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[52]~177_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~145_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[52]~177_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~145_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~177_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[52]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~177_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~145_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X51_Y44_N26
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[53]~165_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[53]~144_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[53]~165_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[53]~144_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X51_Y44_N28
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X45_Y38_N6
\Mod1|auto_generated|divider|divider|StageOut[154]~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\);

-- Location: LCCOMB_X45_Y38_N0
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X45_Y38_N12
\Mod1|auto_generated|divider|divider|StageOut[154]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\);

-- Location: LCCOMB_X44_Y38_N2
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[154]~232_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X44_Y38_N4
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[155]~231_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X44_Y38_N6
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[156]~230_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X44_Y38_N8
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X44_Y38_N10
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[158]~228_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X44_Y38_N12
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X44_Y38_N14
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[160]~226_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X44_Y38_N16
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X44_Y38_N18
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[162]~224_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X44_Y38_N20
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[163]~223_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X44_Y38_N22
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[164]~222_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X44_Y38_N24
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X44_Y38_N26
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X46_Y39_N30
\Mod1|auto_generated|divider|divider|StageOut[171]~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[156]~292_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\);

-- Location: LCCOMB_X43_Y38_N18
\Mod1|auto_generated|divider|divider|StageOut[171]~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\);

-- Location: LCCOMB_X44_Y39_N6
\Mod1|auto_generated|divider|divider|StageOut[187]~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[187]~253_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[157]~229_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[187]~253_combout\);

-- Location: LCCOMB_X45_Y38_N2
\Mod1|auto_generated|divider|divider|StageOut[180]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~293_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~293_combout\);

-- Location: LCCOMB_X45_Y38_N14
\Mod1|auto_generated|divider|divider|StageOut[180]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~237_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~237_combout\);

-- Location: LCCOMB_X44_Y40_N12
\Mod1|auto_generated|divider|divider|StageOut[179]~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[164]~284_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\);

-- Location: LCCOMB_X41_Y38_N20
\Mod1|auto_generated|divider|divider|StageOut[179]~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\);

-- Location: LCCOMB_X43_Y38_N30
\Mod1|auto_generated|divider|divider|StageOut[178]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\);

-- Location: LCCOMB_X44_Y39_N24
\Mod1|auto_generated|divider|divider|StageOut[178]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[163]~285_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\);

-- Location: LCCOMB_X44_Y40_N30
\Mod1|auto_generated|divider|divider|StageOut[177]~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[162]~286_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\);

-- Location: LCCOMB_X41_Y38_N6
\Mod1|auto_generated|divider|divider|StageOut[177]~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\);

-- Location: LCCOMB_X45_Y38_N4
\Mod1|auto_generated|divider|divider|StageOut[176]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~241_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~241_combout\);

-- Location: LCCOMB_X45_Y38_N24
\Mod1|auto_generated|divider|divider|StageOut[176]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~297_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~297_combout\);

-- Location: LCCOMB_X45_Y38_N10
\Mod1|auto_generated|divider|divider|StageOut[175]~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[160]~288_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\);

-- Location: LCCOMB_X44_Y38_N0
\Mod1|auto_generated|divider|divider|StageOut[175]~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\);

-- Location: LCCOMB_X46_Y39_N28
\Mod1|auto_generated|divider|divider|StageOut[174]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~299_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~299_combout\);

-- Location: LCCOMB_X43_Y38_N0
\Mod1|auto_generated|divider|divider|StageOut[174]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~243_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~243_combout\);

-- Location: LCCOMB_X41_Y38_N12
\Mod1|auto_generated|divider|divider|StageOut[173]~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\);

-- Location: LCCOMB_X45_Y38_N8
\Mod1|auto_generated|divider|divider|StageOut[173]~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[158]~290_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\);

-- Location: LCCOMB_X44_Y39_N18
\Mod1|auto_generated|divider|divider|StageOut[172]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~301_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[157]~291_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~301_combout\);

-- Location: LCCOMB_X44_Y38_N28
\Mod1|auto_generated|divider|divider|StageOut[172]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~245_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~245_combout\);

-- Location: LCCOMB_X43_Y38_N20
\Mod1|auto_generated|divider|divider|StageOut[170]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\);

-- Location: LCCOMB_X44_Y39_N16
\Mod1|auto_generated|divider|divider|StageOut[170]~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[155]~311_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\);

-- Location: LCCOMB_X45_Y38_N18
\Mod1|auto_generated|divider|divider|StageOut[169]~312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\);

-- Location: LCCOMB_X43_Y38_N8
\Mod1|auto_generated|divider|divider|StageOut[169]~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\);

-- Location: LCCOMB_X51_Y44_N4
\Div0|auto_generated|divider|divider|StageOut[58]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~166_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~177_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~177_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~166_combout\);

-- Location: LCCOMB_X51_Y44_N16
\Div0|auto_generated|divider|divider|StageOut[58]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~149_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~149_combout\);

-- Location: LCCOMB_X51_Y44_N18
\Div0|auto_generated|divider|divider|StageOut[57]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~167_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~178_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[51]~178_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~167_combout\);

-- Location: LCCOMB_X51_Y43_N0
\Div0|auto_generated|divider|divider|StageOut[57]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~150_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~150_combout\);

-- Location: LCCOMB_X51_Y44_N6
\Div0|auto_generated|divider|divider|StageOut[56]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~179_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((!time_left(3)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => time_left(3),
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~179_combout\);

-- Location: LCCOMB_X51_Y44_N10
\Div0|auto_generated|divider|divider|StageOut[56]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~151_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~151_combout\);

-- Location: LCCOMB_X50_Y43_N10
\Div0|auto_generated|divider|divider|StageOut[55]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~153_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \time_left[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \time_left[2]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~153_combout\);

-- Location: LCCOMB_X50_Y43_N4
\Div0|auto_generated|divider|divider|StageOut[55]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~152_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \time_left[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \time_left[2]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~152_combout\);

-- Location: LCCOMB_X51_Y43_N20
\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[55]~153_combout\) # (\Div0|auto_generated|divider|divider|StageOut[55]~152_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[55]~153_combout\) # (\Div0|auto_generated|divider|divider|StageOut[55]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~153_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~152_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X51_Y43_N22
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[56]~179_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~151_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[56]~179_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[56]~151_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[56]~179_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[56]~151_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~179_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~151_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X51_Y43_N24
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[57]~167_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~150_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[57]~167_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~150_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~167_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~167_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~150_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X51_Y43_N26
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~166_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[58]~149_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~166_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~149_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X51_Y43_N28
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X41_Y38_N16
\Mod1|auto_generated|divider|divider|StageOut[168]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\);

-- Location: LCCOMB_X41_Y38_N4
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X41_Y38_N18
\Mod1|auto_generated|divider|divider|StageOut[168]~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\);

-- Location: LCCOMB_X42_Y38_N4
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X42_Y38_N6
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X42_Y38_N8
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X42_Y38_N10
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X42_Y38_N12
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[172]~301_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[172]~245_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[172]~301_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[172]~245_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[172]~301_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[172]~245_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[172]~301_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[172]~245_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X42_Y38_N14
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X42_Y38_N16
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[174]~299_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[174]~243_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[174]~299_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[174]~243_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[174]~299_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[174]~243_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[174]~299_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[174]~243_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X42_Y38_N18
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X42_Y38_N20
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[176]~241_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[176]~297_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[176]~241_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[176]~297_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[176]~241_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[176]~297_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[176]~241_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[176]~297_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X42_Y38_N22
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X42_Y38_N24
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X42_Y38_N26
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X42_Y38_N28
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Mod1|auto_generated|divider|divider|StageOut[180]~293_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[180]~237_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Mod1|auto_generated|divider|divider|StageOut[180]~293_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[180]~237_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[180]~293_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[180]~237_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[180]~293_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[180]~237_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X42_Y38_N30
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X43_Y38_N26
\Equal12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~3_combout\ = ((!\Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[187]~253_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[171]~302_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[171]~246_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[187]~253_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Equal12~3_combout\);

-- Location: LCCOMB_X41_Y38_N10
\Equal12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~4_combout\ = (\Equal12~3_combout\ & (((!\Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal12~3_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[179]~238_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[179]~294_combout\,
	combout => \Equal12~4_combout\);

-- Location: LCCOMB_X43_Y38_N22
\Equal12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\) # ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	combout => \Equal12~6_combout\);

-- Location: LCCOMB_X43_Y38_N4
\Equal12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~7_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\) # ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Equal12~7_combout\);

-- Location: LCCOMB_X43_Y38_N14
\Equal12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[178]~239_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[178]~295_combout\,
	combout => \Equal12~8_combout\);

-- Location: LCCOMB_X43_Y38_N24
\Equal12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~5_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\) # ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ 
-- & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Equal12~5_combout\);

-- Location: LCCOMB_X43_Y38_N16
\Equal12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~9_combout\ = (\Equal12~6_combout\ & (\Equal12~7_combout\ & (!\Equal12~8_combout\ & \Equal12~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal12~6_combout\,
	datab => \Equal12~7_combout\,
	datac => \Equal12~8_combout\,
	datad => \Equal12~5_combout\,
	combout => \Equal12~9_combout\);

-- Location: LCCOMB_X44_Y38_N30
\Mod1|auto_generated|divider|divider|StageOut[189]~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[189]~251_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~227_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[159]~289_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[189]~251_combout\);

-- Location: LCCOMB_X45_Y38_N22
\Mod1|auto_generated|divider|divider|StageOut[191]~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[191]~250_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[161]~225_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[161]~287_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[191]~250_combout\);

-- Location: LCCOMB_X42_Y38_N0
\Equal12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[189]~251_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[191]~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[189]~251_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[175]~298_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[177]~240_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[191]~250_combout\,
	combout => \Equal12~0_combout\);

-- Location: LCCOMB_X43_Y38_N12
\Equal12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~1_combout\ = ((!\Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\ & (!\Equal12~0_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[175]~242_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Equal12~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[177]~296_combout\,
	combout => \Equal12~1_combout\);

-- Location: LCCOMB_X45_Y38_N28
\Mod1|auto_generated|divider|divider|StageOut[195]~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[195]~252_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[165]~283_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[165]~221_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[195]~252_combout\);

-- Location: LCCOMB_X41_Y38_N28
\Equal12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~2_combout\ = ((!\Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[195]~252_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[173]~300_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[173]~244_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[195]~252_combout\,
	combout => \Equal12~2_combout\);

-- Location: LCCOMB_X41_Y38_N8
\Equal12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~10_combout\ = (\Equal12~4_combout\ & (\Equal12~9_combout\ & (\Equal12~1_combout\ & \Equal12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal12~4_combout\,
	datab => \Equal12~9_combout\,
	datac => \Equal12~1_combout\,
	datad => \Equal12~2_combout\,
	combout => \Equal12~10_combout\);

-- Location: LCCOMB_X43_Y38_N2
\Mod1|auto_generated|divider|divider|StageOut[185]~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[170]~247_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[170]~303_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\);

-- Location: LCCOMB_X51_Y43_N12
\Div0|auto_generated|divider|divider|StageOut[63]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~154_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~154_combout\);

-- Location: LCCOMB_X51_Y43_N18
\Div0|auto_generated|divider|divider|StageOut[63]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~168_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~167_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~167_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~168_combout\);

-- Location: LCCOMB_X51_Y43_N30
\Div0|auto_generated|divider|divider|StageOut[62]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~169_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~179_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~179_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~169_combout\);

-- Location: LCCOMB_X51_Y43_N14
\Div0|auto_generated|divider|divider|StageOut[62]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~155_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~155_combout\);

-- Location: LCCOMB_X50_Y43_N16
\Div0|auto_generated|divider|divider|StageOut[61]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~156_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \time_left[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \time_left[2]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~156_combout\);

-- Location: LCCOMB_X51_Y43_N16
\Div0|auto_generated|divider|divider|StageOut[61]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~157_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~157_combout\);

-- Location: LCCOMB_X50_Y43_N12
\Div0|auto_generated|divider|divider|StageOut[60]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~159_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \time_left[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \time_left[1]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~159_combout\);

-- Location: LCCOMB_X50_Y43_N6
\Div0|auto_generated|divider|divider|StageOut[60]~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~158_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \time_left[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \time_left[1]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~158_combout\);

-- Location: LCCOMB_X51_Y43_N2
\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[60]~159_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~159_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~158_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X51_Y43_N4
\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~156_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~157_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~156_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~157_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X51_Y43_N6
\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~169_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~169_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~155_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X51_Y43_N8
\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~154_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~168_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~154_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~168_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X51_Y43_N10
\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X41_Y38_N30
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X41_Y38_N14
\Mod1|auto_generated|divider|divider|StageOut[182]~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\);

-- Location: LCCOMB_X38_Y38_N24
\Equal13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal13~0_combout\ = (\Equal12~10_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\ & \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal12~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\,
	combout => \Equal13~0_combout\);

-- Location: LCCOMB_X41_Y38_N22
\Mod1|auto_generated|divider|divider|StageOut[183]~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[168]~236_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[168]~235_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\);

-- Location: LCCOMB_X43_Y38_N6
\Mod1|auto_generated|divider|divider|StageOut[184]~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[169]~312_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\);

-- Location: LCCOMB_X37_Y38_N12
\Equal17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal17~0_combout\ = (\Equal13~0_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal13~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	combout => \Equal17~0_combout\);

-- Location: LCCOMB_X41_Y38_N24
\WideNor1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor1~0_combout\ = (!\Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\ & \Equal12~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\,
	datad => \Equal12~10_combout\,
	combout => \WideNor1~0_combout\);

-- Location: LCCOMB_X37_Y38_N16
\Equal12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal12~11_combout\ = (!\Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\ & (\Equal12~10_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\,
	datac => \Equal12~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\,
	combout => \Equal12~11_combout\);

-- Location: LCCOMB_X37_Y38_N2
\WideNor1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor1~1_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & (((!\Equal12~11_combout\)))) # (!\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\) 
-- # ((!\WideNor1~0_combout\ & !\Equal12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor1~0_combout\,
	datab => \Equal12~11_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	combout => \WideNor1~1_combout\);

-- Location: LCCOMB_X37_Y38_N26
\WideNor1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor1~3_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ & ((!\Equal12~11_combout\))) # (!\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ & 
-- (!\Equal13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	datab => \Equal13~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Equal12~11_combout\,
	combout => \WideNor1~3_combout\);

-- Location: LCCOMB_X43_Y38_N10
\Equal20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal20~0_combout\ = (!\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ & \Equal12~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	datad => \Equal12~10_combout\,
	combout => \Equal20~0_combout\);

-- Location: LCCOMB_X43_Y38_N28
\Equal15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal15~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & (\Equal12~10_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datab => \Equal12~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\,
	combout => \Equal15~0_combout\);

-- Location: LCCOMB_X42_Y38_N2
\WideNor1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor1~2_combout\ = (\Equal15~0_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\ & \Equal20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\,
	datac => \Equal20~0_combout\,
	datad => \Equal15~0_combout\,
	combout => \WideNor1~2_combout\);

-- Location: LCCOMB_X37_Y38_N28
WideOr11 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr11~combout\ = ((!\Equal17~0_combout\ & (\WideNor1~1_combout\ & !\WideNor1~2_combout\))) # (!\WideNor1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal17~0_combout\,
	datab => \WideNor1~1_combout\,
	datac => \WideNor1~3_combout\,
	datad => \WideNor1~2_combout\,
	combout => \WideOr11~combout\);

-- Location: LCCOMB_X37_Y38_N18
\Equal14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal14~0_combout\ = (\Equal12~10_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal12~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[182]~254_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[185]~255_combout\,
	combout => \Equal14~0_combout\);

-- Location: LCCOMB_X37_Y38_N20
\WideNor1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor1~4_combout\ = (!\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & ((\Equal13~0_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ & \Equal12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	datab => \Equal13~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Equal12~11_combout\,
	combout => \WideNor1~4_combout\);

-- Location: LCCOMB_X37_Y38_N30
\WideNor1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor1~5_combout\ = (\WideNor1~4_combout\) # ((\WideNor1~2_combout\) # (!\WideNor1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \WideNor1~4_combout\,
	datac => \WideNor1~1_combout\,
	datad => \WideNor1~2_combout\,
	combout => \WideNor1~5_combout\);

-- Location: LCCOMB_X37_Y38_N4
WideOr10 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr10~combout\ = (\Equal17~0_combout\) # (((\Equal14~0_combout\ & \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\)) # (!\WideNor1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal17~0_combout\,
	datab => \Equal14~0_combout\,
	datac => \WideNor1~5_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	combout => \WideOr10~combout\);

-- Location: LCCOMB_X37_Y38_N22
\Equal14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal14~1_combout\ = (\Equal12~11_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal12~11_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	combout => \Equal14~1_combout\);

-- Location: LCCOMB_X37_Y38_N24
\ssd_map~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ssd_map~1_combout\ = (\Equal14~1_combout\) # ((!\WideNor1~2_combout\ & (\WideNor1~1_combout\ & !\WideNor1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor1~2_combout\,
	datab => \WideNor1~1_combout\,
	datac => \Equal14~1_combout\,
	datad => \WideNor1~4_combout\,
	combout => \ssd_map~1_combout\);

-- Location: LCCOMB_X37_Y38_N14
\WideOr6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr6~0_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ $ (\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\)) # (!\Equal13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal13~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	combout => \WideOr6~0_combout\);

-- Location: LCCOMB_X37_Y38_N8
\WideOr6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr6~1_combout\ = (\WideOr6~0_combout\ & ((\WideNor1~2_combout\) # ((\WideNor1~4_combout\) # (!\WideNor1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor1~2_combout\,
	datab => \WideNor1~1_combout\,
	datac => \WideOr6~0_combout\,
	datad => \WideNor1~4_combout\,
	combout => \WideOr6~1_combout\);

-- Location: LCCOMB_X37_Y38_N10
WideOr9 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr9~combout\ = ((\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & \Equal12~11_combout\))) # (!\WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	datab => \WideOr6~1_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Equal12~11_combout\,
	combout => \WideOr9~combout\);

-- Location: LCCOMB_X37_Y38_N0
WideOr7 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr7~combout\ = (\Equal14~1_combout\) # (((\Equal15~0_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\)) # (!\WideOr6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal14~1_combout\,
	datab => \Equal15~0_combout\,
	datac => \WideOr6~1_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	combout => \WideOr7~combout\);

-- Location: LCCOMB_X37_Y38_N6
WideOr6 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr6~combout\ = ((!\Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\ & \Equal12~11_combout\))) # (!\WideOr6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	datab => \WideOr6~1_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[183]~249_combout\,
	datad => \Equal12~11_combout\,
	combout => \WideOr6~combout\);

-- Location: LCCOMB_X50_Y42_N0
\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X50_Y42_N2
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X50_Y42_N4
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X50_Y42_N6
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X50_Y42_N8
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X49_Y42_N26
\Div1|auto_generated|divider|divider|StageOut[33]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~84_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~84_combout\);

-- Location: LCCOMB_X49_Y42_N28
\Div1|auto_generated|divider|divider|StageOut[33]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~85_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~85_combout\);

-- Location: LCCOMB_X49_Y42_N30
\Div1|auto_generated|divider|divider|StageOut[32]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~87_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~87_combout\);

-- Location: LCCOMB_X50_Y42_N26
\Div1|auto_generated|divider|divider|StageOut[32]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~86_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~86_combout\);

-- Location: LCCOMB_X49_Y42_N22
\Div1|auto_generated|divider|divider|StageOut[31]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~88_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~88_combout\);

-- Location: LCCOMB_X49_Y42_N4
\Div1|auto_generated|divider|divider|StageOut[31]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~89_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~89_combout\);

-- Location: LCCOMB_X49_Y42_N6
\Div1|auto_generated|divider|divider|StageOut[30]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~90_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~90_combout\);

-- Location: LCCOMB_X49_Y42_N0
\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X49_Y42_N20
\Div1|auto_generated|divider|divider|StageOut[30]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~91_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~91_combout\);

-- Location: LCCOMB_X49_Y42_N8
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[30]~90_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~91_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[30]~90_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[30]~90_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~91_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X49_Y42_N10
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[31]~88_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[31]~89_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~88_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[31]~89_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[31]~88_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~89_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[31]~88_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~89_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X49_Y42_N12
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[32]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~86_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[32]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~86_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[32]~87_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~86_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X49_Y42_N14
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[33]~84_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~85_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~84_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~85_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X49_Y42_N16
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X50_Y42_N20
\Div1|auto_generated|divider|divider|StageOut[38]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~132_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~132_combout\);

-- Location: LCCOMB_X49_Y39_N24
\Div1|auto_generated|divider|divider|StageOut[38]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~92_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~92_combout\);

-- Location: LCCOMB_X49_Y42_N18
\Div1|auto_generated|divider|divider|StageOut[37]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~133_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~133_combout\);

-- Location: LCCOMB_X49_Y39_N14
\Div1|auto_generated|divider|divider|StageOut[37]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~93_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~93_combout\);

-- Location: LCCOMB_X49_Y42_N24
\Div1|auto_generated|divider|divider|StageOut[36]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~134_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~134_combout\);

-- Location: LCCOMB_X49_Y39_N20
\Div1|auto_generated|divider|divider|StageOut[36]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~94_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~94_combout\);

-- Location: LCCOMB_X49_Y39_N30
\Div1|auto_generated|divider|divider|StageOut[35]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[35]~95_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[35]~95_combout\);

-- Location: LCCOMB_X49_Y39_N18
\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X49_Y39_N28
\Div1|auto_generated|divider|divider|StageOut[35]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[35]~96_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[35]~96_combout\);

-- Location: LCCOMB_X49_Y39_N0
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[35]~95_combout\) # (\Div1|auto_generated|divider|divider|StageOut[35]~96_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[35]~95_combout\) # (\Div1|auto_generated|divider|divider|StageOut[35]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[35]~95_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[35]~96_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X49_Y39_N2
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[36]~134_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[36]~94_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[36]~134_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[36]~94_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[36]~134_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[36]~94_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~134_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[36]~94_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X49_Y39_N4
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~93_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~93_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~133_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[37]~93_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X49_Y39_N6
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[38]~132_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[38]~92_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[38]~132_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~92_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X49_Y39_N8
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X50_Y41_N12
\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X50_Y41_N20
\Div1|auto_generated|divider|divider|StageOut[40]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~101_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X50_Y41_N22
\Div1|auto_generated|divider|divider|StageOut[40]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~100_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~100_combout\);

-- Location: LCCOMB_X49_Y41_N22
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\Div1|auto_generated|divider|divider|StageOut[40]~100_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\Div1|auto_generated|divider|divider|StageOut[40]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~100_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X49_Y39_N16
\Div1|auto_generated|divider|divider|StageOut[42]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~123_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[36]~134_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[36]~134_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~123_combout\);

-- Location: LCCOMB_X49_Y39_N22
\Div1|auto_generated|divider|divider|StageOut[43]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~97_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~97_combout\);

-- Location: LCCOMB_X49_Y39_N10
\Div1|auto_generated|divider|divider|StageOut[43]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~122_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[37]~133_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~122_combout\);

-- Location: LCCOMB_X50_Y41_N4
\Div1|auto_generated|divider|divider|StageOut[42]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~98_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~98_combout\);

-- Location: LCCOMB_X49_Y39_N12
\Div1|auto_generated|divider|divider|StageOut[41]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[41]~99_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[41]~99_combout\);

-- Location: LCCOMB_X49_Y39_N26
\Div1|auto_generated|divider|divider|StageOut[41]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[41]~135_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[41]~135_combout\);

-- Location: LCCOMB_X49_Y41_N24
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[41]~99_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[41]~135_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[41]~99_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[41]~135_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[41]~99_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[41]~135_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[41]~99_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[41]~135_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X49_Y41_N26
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[42]~123_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[42]~123_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[42]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~98_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[42]~123_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X49_Y41_N28
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[43]~97_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~122_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[43]~97_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[43]~122_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X49_Y41_N30
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X50_Y41_N2
\Div1|auto_generated|divider|divider|StageOut[48]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~124_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[42]~123_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~123_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~124_combout\);

-- Location: LCCOMB_X49_Y41_N18
\Div1|auto_generated|divider|divider|StageOut[48]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~102_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~102_combout\);

-- Location: LCCOMB_X49_Y41_N12
\Div1|auto_generated|divider|divider|StageOut[47]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[47]~103_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[47]~103_combout\);

-- Location: LCCOMB_X49_Y41_N20
\Div1|auto_generated|divider|divider|StageOut[47]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[47]~125_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[41]~135_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[41]~135_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[47]~125_combout\);

-- Location: LCCOMB_X49_Y41_N10
\Div1|auto_generated|divider|divider|StageOut[46]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~104_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~104_combout\);

-- Location: LCCOMB_X50_Y41_N24
\Div1|auto_generated|divider|divider|StageOut[46]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~136_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~136_combout\);

-- Location: LCCOMB_X46_Y41_N30
\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X46_Y41_N12
\Div1|auto_generated|divider|divider|StageOut[45]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~106_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~106_combout\);

-- Location: LCCOMB_X46_Y41_N26
\Div1|auto_generated|divider|divider|StageOut[45]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~105_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~105_combout\);

-- Location: LCCOMB_X49_Y41_N0
\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[45]~106_combout\) # (\Div1|auto_generated|divider|divider|StageOut[45]~105_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[45]~106_combout\) # (\Div1|auto_generated|divider|divider|StageOut[45]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[45]~106_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[45]~105_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X49_Y41_N2
\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[46]~104_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[46]~136_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[46]~104_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[46]~136_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[46]~104_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[46]~136_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[46]~104_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[46]~136_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X49_Y41_N4
\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[47]~103_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[47]~125_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[47]~103_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[47]~125_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[47]~103_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[47]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[47]~103_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[47]~125_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X49_Y41_N6
\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[48]~124_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[48]~102_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[48]~124_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X49_Y41_N8
\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X49_Y41_N16
\Div1|auto_generated|divider|divider|StageOut[52]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~127_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[46]~136_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[46]~136_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~127_combout\);

-- Location: LCCOMB_X46_Y41_N24
\Div1|auto_generated|divider|divider|StageOut[52]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~108_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~108_combout\);

-- Location: LCCOMB_X46_Y41_N22
\Div1|auto_generated|divider|divider|StageOut[51]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~137_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~137_combout\);

-- Location: LCCOMB_X46_Y41_N14
\Div1|auto_generated|divider|divider|StageOut[51]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~109_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~109_combout\);

-- Location: LCCOMB_X46_Y41_N20
\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X46_Y41_N10
\Div1|auto_generated|divider|divider|StageOut[50]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~111_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~111_combout\);

-- Location: LCCOMB_X46_Y41_N16
\Div1|auto_generated|divider|divider|StageOut[50]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~110_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~110_combout\);

-- Location: LCCOMB_X46_Y41_N0
\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[50]~111_combout\) # (\Div1|auto_generated|divider|divider|StageOut[50]~110_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[50]~111_combout\) # (\Div1|auto_generated|divider|divider|StageOut[50]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~111_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~110_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X46_Y41_N2
\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[51]~137_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[51]~109_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[51]~137_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[51]~109_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[51]~137_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[51]~109_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~137_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~109_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X46_Y41_N4
\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[52]~108_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[52]~108_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[52]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~127_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~108_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X49_Y41_N14
\Div1|auto_generated|divider|divider|StageOut[53]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~126_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[47]~125_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[47]~125_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~126_combout\);

-- Location: LCCOMB_X46_Y41_N18
\Div1|auto_generated|divider|divider|StageOut[53]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[53]~107_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[53]~107_combout\);

-- Location: LCCOMB_X46_Y41_N6
\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[53]~126_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[53]~107_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[53]~126_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[53]~107_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X46_Y41_N8
\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X45_Y41_N22
\Div1|auto_generated|divider|divider|StageOut[58]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~112_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~112_combout\);

-- Location: LCCOMB_X45_Y41_N2
\Div1|auto_generated|divider|divider|StageOut[58]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~128_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[52]~127_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~128_combout\);

-- Location: LCCOMB_X45_Y41_N20
\Div1|auto_generated|divider|divider|StageOut[57]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~113_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~113_combout\);

-- Location: LCCOMB_X46_Y41_N28
\Div1|auto_generated|divider|divider|StageOut[57]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[51]~137_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~137_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\);

-- Location: LCCOMB_X45_Y41_N28
\Div1|auto_generated|divider|divider|StageOut[56]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~114_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~114_combout\);

-- Location: LCCOMB_X45_Y41_N4
\Div1|auto_generated|divider|divider|StageOut[56]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~138_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~138_combout\);

-- Location: LCCOMB_X45_Y41_N30
\Div1|auto_generated|divider|divider|StageOut[55]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[55]~115_combout\ = (\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[55]~115_combout\);

-- Location: LCCOMB_X45_Y41_N0
\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X45_Y41_N24
\Div1|auto_generated|divider|divider|StageOut[55]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[55]~116_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[55]~116_combout\);

-- Location: LCCOMB_X45_Y41_N6
\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[55]~115_combout\) # (\Div1|auto_generated|divider|divider|StageOut[55]~116_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[55]~115_combout\) # (\Div1|auto_generated|divider|divider|StageOut[55]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[55]~115_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[55]~116_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X45_Y41_N8
\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[56]~114_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[56]~138_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[56]~114_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[56]~138_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[56]~114_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[56]~138_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[56]~114_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[56]~138_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X45_Y41_N10
\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~129_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~129_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[57]~113_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X45_Y41_N12
\Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[58]~112_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[58]~128_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[58]~112_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[58]~128_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X45_Y41_N14
\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X44_Y37_N10
\Div1|auto_generated|divider|divider|StageOut[63]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~117_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~117_combout\);

-- Location: LCCOMB_X45_Y41_N16
\Div1|auto_generated|divider|divider|StageOut[63]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~130_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[57]~129_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~129_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~130_combout\);

-- Location: LCCOMB_X45_Y41_N18
\Div1|auto_generated|divider|divider|StageOut[62]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~131_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[56]~138_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[56]~138_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~131_combout\);

-- Location: LCCOMB_X44_Y37_N4
\Div1|auto_generated|divider|divider|StageOut[62]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~118_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~118_combout\);

-- Location: LCCOMB_X45_Y37_N4
\Div1|auto_generated|divider|divider|StageOut[61]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~119_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~119_combout\);

-- Location: LCCOMB_X45_Y41_N26
\Div1|auto_generated|divider|divider|StageOut[61]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~139_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~139_combout\);

-- Location: LCCOMB_X44_Y37_N20
\Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X44_Y37_N12
\Div1|auto_generated|divider|divider|StageOut[60]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~121_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~121_combout\);

-- Location: LCCOMB_X44_Y37_N18
\Div1|auto_generated|divider|divider|StageOut[60]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~120_combout\ = (\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X44_Y37_N22
\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[60]~121_combout\) # (\Div1|auto_generated|divider|divider|StageOut[60]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[60]~121_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X44_Y37_N24
\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[61]~119_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[61]~139_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[61]~119_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[61]~139_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X44_Y37_N26
\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[62]~131_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[62]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[62]~131_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~118_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X44_Y37_N28
\Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[63]~117_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[63]~130_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[63]~117_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[63]~130_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X44_Y37_N30
\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X40_Y35_N2
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\ = !\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\);

-- Location: LCCOMB_X42_Y37_N0
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X42_Y37_N2
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X42_Y37_N4
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X42_Y37_N6
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X42_Y37_N8
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ $ (GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X42_Y37_N10
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X42_Y37_N12
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ $ (GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X42_Y37_N14
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X42_Y37_N16
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ $ (GND)
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY(!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X42_Y37_N18
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X44_Y36_N24
\Mod2|auto_generated|divider|divider|StageOut[135]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\);

-- Location: LCCOMB_X42_Y37_N20
\Mod2|auto_generated|divider|divider|StageOut[134]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\);

-- Location: LCCOMB_X44_Y36_N18
\Mod2|auto_generated|divider|divider|StageOut[133]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\);

-- Location: LCCOMB_X42_Y36_N0
\Mod2|auto_generated|divider|divider|StageOut[132]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\);

-- Location: LCCOMB_X43_Y36_N4
\Mod2|auto_generated|divider|divider|StageOut[131]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\);

-- Location: LCCOMB_X42_Y36_N6
\Mod2|auto_generated|divider|divider|StageOut[130]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\);

-- Location: LCCOMB_X42_Y37_N30
\Mod2|auto_generated|divider|divider|StageOut[129]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\);

-- Location: LCCOMB_X44_Y36_N28
\Mod2|auto_generated|divider|divider|StageOut[129]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\);

-- Location: LCCOMB_X44_Y36_N6
\Mod2|auto_generated|divider|divider|StageOut[128]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\);

-- Location: LCCOMB_X44_Y36_N16
\Mod2|auto_generated|divider|divider|StageOut[128]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\);

-- Location: LCCOMB_X42_Y36_N12
\Mod2|auto_generated|divider|divider|StageOut[127]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\);

-- Location: LCCOMB_X43_Y36_N2
\Mod2|auto_generated|divider|divider|StageOut[127]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\);

-- Location: LCCOMB_X42_Y35_N12
\Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X42_Y35_N2
\Mod2|auto_generated|divider|divider|StageOut[126]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\);

-- Location: LCCOMB_X43_Y36_N0
\Mod2|auto_generated|divider|divider|StageOut[126]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\);

-- Location: LCCOMB_X43_Y36_N8
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[126]~115_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[126]~114_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X43_Y36_N10
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[127]~112_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[127]~113_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X43_Y36_N12
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[128]~110_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[128]~111_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X43_Y36_N14
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[129]~109_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[129]~108_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X43_Y36_N16
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\ & ((GND) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[130]~107_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X43_Y36_N18
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & VCC)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[131]~106_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X43_Y36_N20
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\ & ((GND) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[132]~105_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X43_Y36_N22
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & VCC)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[133]~104_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X43_Y36_N24
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\ & ((GND) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ $ (GND)))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[134]~103_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X43_Y36_N26
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & VCC)) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|StageOut[135]~102_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X43_Y36_N28
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X44_Y36_N22
\Mod2|auto_generated|divider|divider|StageOut[150]~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\);

-- Location: LCCOMB_X43_Y35_N24
\Mod2|auto_generated|divider|divider|StageOut[150]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\);

-- Location: LCCOMB_X42_Y37_N28
\Mod2|auto_generated|divider|divider|StageOut[149]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\);

-- Location: LCCOMB_X43_Y35_N26
\Mod2|auto_generated|divider|divider|StageOut[149]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\);

-- Location: LCCOMB_X44_Y36_N14
\Mod2|auto_generated|divider|divider|StageOut[148]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\);

-- Location: LCCOMB_X44_Y36_N8
\Mod2|auto_generated|divider|divider|StageOut[148]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\);

-- Location: LCCOMB_X42_Y36_N8
\Mod2|auto_generated|divider|divider|StageOut[147]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\);

-- Location: LCCOMB_X42_Y36_N14
\Mod2|auto_generated|divider|divider|StageOut[147]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\);

-- Location: LCCOMB_X42_Y35_N26
\Mod2|auto_generated|divider|divider|StageOut[146]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\);

-- Location: LCCOMB_X42_Y35_N28
\Mod2|auto_generated|divider|divider|StageOut[146]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\);

-- Location: LCCOMB_X43_Y36_N30
\Mod2|auto_generated|divider|divider|StageOut[145]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\);

-- Location: LCCOMB_X42_Y36_N30
\Mod2|auto_generated|divider|divider|StageOut[145]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & 
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\);

-- Location: LCCOMB_X42_Y37_N26
\Mod2|auto_generated|divider|divider|StageOut[144]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\);

-- Location: LCCOMB_X43_Y36_N6
\Mod2|auto_generated|divider|divider|StageOut[144]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\);

-- Location: LCCOMB_X44_Y36_N20
\Mod2|auto_generated|divider|divider|StageOut[143]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\);

-- Location: LCCOMB_X44_Y36_N30
\Mod2|auto_generated|divider|divider|StageOut[143]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\);

-- Location: LCCOMB_X42_Y35_N10
\Mod2|auto_generated|divider|divider|StageOut[142]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\);

-- Location: LCCOMB_X42_Y37_N24
\Mod2|auto_generated|divider|divider|StageOut[142]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\);

-- Location: LCCOMB_X42_Y35_N16
\Mod2|auto_generated|divider|divider|StageOut[141]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\);

-- Location: LCCOMB_X42_Y35_N4
\Mod2|auto_generated|divider|divider|StageOut[141]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\);

-- Location: LCCOMB_X40_Y35_N4
\Mod2|auto_generated|divider|divider|StageOut[140]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\);

-- Location: LCCOMB_X40_Y35_N8
\Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X40_Y35_N6
\Mod2|auto_generated|divider|divider|StageOut[140]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\);

-- Location: LCCOMB_X43_Y35_N0
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[140]~126_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[140]~127_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X43_Y35_N2
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[141]~125_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X43_Y35_N4
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[142]~124_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X43_Y35_N6
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[143]~123_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X43_Y35_N8
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[144]~122_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X43_Y35_N10
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[145]~121_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X43_Y35_N12
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[146]~120_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X43_Y35_N14
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[147]~119_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X43_Y35_N16
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[148]~118_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X43_Y35_N18
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[149]~117_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X43_Y35_N20
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[150]~116_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X43_Y35_N22
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X43_Y35_N28
\Mod2|auto_generated|divider|divider|StageOut[165]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[150]~164_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\);

-- Location: LCCOMB_X40_Y35_N0
\Mod2|auto_generated|divider|divider|StageOut[165]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\);

-- Location: LCCOMB_X40_Y35_N10
\Mod2|auto_generated|divider|divider|StageOut[164]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\);

-- Location: LCCOMB_X43_Y35_N30
\Mod2|auto_generated|divider|divider|StageOut[164]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[149]~165_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\);

-- Location: LCCOMB_X44_Y36_N2
\Mod2|auto_generated|divider|divider|StageOut[163]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\);

-- Location: LCCOMB_X44_Y36_N10
\Mod2|auto_generated|divider|divider|StageOut[163]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[148]~166_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\);

-- Location: LCCOMB_X42_Y36_N20
\Mod2|auto_generated|divider|divider|StageOut[162]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[147]~167_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\);

-- Location: LCCOMB_X42_Y36_N24
\Mod2|auto_generated|divider|divider|StageOut[162]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\);

-- Location: LCCOMB_X42_Y35_N0
\Mod2|auto_generated|divider|divider|StageOut[161]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[146]~168_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\);

-- Location: LCCOMB_X40_Y35_N24
\Mod2|auto_generated|divider|divider|StageOut[161]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\);

-- Location: LCCOMB_X42_Y36_N2
\Mod2|auto_generated|divider|divider|StageOut[160]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\);

-- Location: LCCOMB_X42_Y36_N18
\Mod2|auto_generated|divider|divider|StageOut[160]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[145]~169_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\);

-- Location: LCCOMB_X41_Y36_N30
\Mod2|auto_generated|divider|divider|StageOut[159]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[144]~191_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\);

-- Location: LCCOMB_X40_Y36_N28
\Mod2|auto_generated|divider|divider|StageOut[159]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\);

-- Location: LCCOMB_X44_Y36_N12
\Mod2|auto_generated|divider|divider|StageOut[158]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[143]~192_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\);

-- Location: LCCOMB_X44_Y36_N0
\Mod2|auto_generated|divider|divider|StageOut[158]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\);

-- Location: LCCOMB_X40_Y36_N8
\Mod2|auto_generated|divider|divider|StageOut[157]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[142]~193_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\);

-- Location: LCCOMB_X40_Y36_N22
\Mod2|auto_generated|divider|divider|StageOut[157]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\);

-- Location: LCCOMB_X40_Y36_N16
\Mod2|auto_generated|divider|divider|StageOut[156]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\);

-- Location: LCCOMB_X42_Y35_N22
\Mod2|auto_generated|divider|divider|StageOut[156]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[141]~194_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\);

-- Location: LCCOMB_X40_Y35_N14
\Mod2|auto_generated|divider|divider|StageOut[155]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # (!\Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\);

-- Location: LCCOMB_X40_Y35_N26
\Mod2|auto_generated|divider|divider|StageOut[155]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\);

-- Location: LCCOMB_X37_Y36_N12
\Mod2|auto_generated|divider|divider|StageOut[154]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\);

-- Location: LCCOMB_X37_Y36_N4
\Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X37_Y36_N22
\Mod2|auto_generated|divider|divider|StageOut[154]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\);

-- Location: LCCOMB_X41_Y36_N4
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[154]~139_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[154]~140_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X41_Y36_N6
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[155]~138_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X41_Y36_N8
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[156]~137_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X41_Y36_N10
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X41_Y36_N12
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X41_Y36_N14
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X41_Y36_N16
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X41_Y36_N18
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[161]~132_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X41_Y36_N20
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X41_Y36_N22
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[163]~130_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X41_Y36_N24
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[164]~129_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X41_Y36_N26
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[165]~128_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X41_Y36_N28
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X40_Y36_N30
\Mod2|auto_generated|divider|divider|StageOut[180]~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\);

-- Location: LCCOMB_X40_Y35_N18
\Mod2|auto_generated|divider|divider|StageOut[180]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[165]~170_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\);

-- Location: LCCOMB_X41_Y36_N0
\Mod2|auto_generated|divider|divider|StageOut[179]~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\);

-- Location: LCCOMB_X40_Y35_N12
\Mod2|auto_generated|divider|divider|StageOut[179]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[164]~171_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\);

-- Location: LCCOMB_X38_Y36_N16
\Mod2|auto_generated|divider|divider|StageOut[178]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\);

-- Location: LCCOMB_X44_Y36_N26
\Mod2|auto_generated|divider|divider|StageOut[178]~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[163]~172_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\);

-- Location: LCCOMB_X42_Y36_N4
\Mod2|auto_generated|divider|divider|StageOut[177]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[177]~147_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[177]~147_combout\);

-- Location: LCCOMB_X42_Y36_N16
\Mod2|auto_generated|divider|divider|StageOut[177]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[177]~183_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[177]~183_combout\);

-- Location: LCCOMB_X40_Y35_N30
\Mod2|auto_generated|divider|divider|StageOut[176]~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[161]~174_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\);

-- Location: LCCOMB_X38_Y36_N30
\Mod2|auto_generated|divider|divider|StageOut[176]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\);

-- Location: LCCOMB_X42_Y36_N26
\Mod2|auto_generated|divider|divider|StageOut[175]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[175]~185_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[175]~185_combout\);

-- Location: LCCOMB_X42_Y36_N22
\Mod2|auto_generated|divider|divider|StageOut[175]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[175]~149_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[175]~149_combout\);

-- Location: LCCOMB_X40_Y36_N20
\Mod2|auto_generated|divider|divider|StageOut[174]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[174]~150_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[174]~150_combout\);

-- Location: LCCOMB_X40_Y36_N18
\Mod2|auto_generated|divider|divider|StageOut[174]~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[174]~186_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[174]~186_combout\);

-- Location: LCCOMB_X40_Y36_N2
\Mod2|auto_generated|divider|divider|StageOut[173]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[173]~151_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[173]~151_combout\);

-- Location: LCCOMB_X44_Y36_N4
\Mod2|auto_generated|divider|divider|StageOut[173]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[173]~187_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[173]~187_combout\);

-- Location: LCCOMB_X40_Y36_N4
\Mod2|auto_generated|divider|divider|StageOut[172]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[172]~152_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[172]~152_combout\);

-- Location: LCCOMB_X40_Y36_N24
\Mod2|auto_generated|divider|divider|StageOut[172]~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[172]~188_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[172]~188_combout\);

-- Location: LCCOMB_X40_Y36_N6
\Mod2|auto_generated|divider|divider|StageOut[171]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[156]~179_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\);

-- Location: LCCOMB_X41_Y36_N2
\Mod2|auto_generated|divider|divider|StageOut[171]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\);

-- Location: LCCOMB_X40_Y35_N20
\Mod2|auto_generated|divider|divider|StageOut[170]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\);

-- Location: LCCOMB_X40_Y35_N16
\Mod2|auto_generated|divider|divider|StageOut[170]~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[155]~195_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\);

-- Location: LCCOMB_X37_Y36_N24
\Mod2|auto_generated|divider|divider|StageOut[169]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\);

-- Location: LCCOMB_X37_Y36_N16
\Mod2|auto_generated|divider|divider|StageOut[169]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\);

-- Location: LCCOMB_X37_Y36_N6
\Mod2|auto_generated|divider|divider|StageOut[168]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[168]~142_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[168]~142_combout\);

-- Location: LCCOMB_X37_Y36_N30
\Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X37_Y36_N8
\Mod2|auto_generated|divider|divider|StageOut[168]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[168]~143_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[168]~143_combout\);

-- Location: LCCOMB_X39_Y36_N0
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[168]~142_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[168]~143_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[168]~142_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[168]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[168]~142_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[168]~143_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X39_Y36_N2
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X39_Y36_N4
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X39_Y36_N6
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X39_Y36_N8
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[172]~152_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[172]~188_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[172]~152_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[172]~188_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[172]~152_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[172]~188_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[172]~152_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[172]~188_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X39_Y36_N10
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\Mod2|auto_generated|divider|divider|StageOut[173]~151_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[173]~187_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\Mod2|auto_generated|divider|divider|StageOut[173]~151_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[173]~187_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[173]~151_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[173]~187_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[173]~151_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[173]~187_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X39_Y36_N12
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\Mod2|auto_generated|divider|divider|StageOut[174]~150_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[174]~186_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\Mod2|auto_generated|divider|divider|StageOut[174]~150_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[174]~186_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[174]~150_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[174]~186_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[174]~150_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[174]~186_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X39_Y36_N14
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\Mod2|auto_generated|divider|divider|StageOut[175]~185_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[175]~149_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\Mod2|auto_generated|divider|divider|StageOut[175]~185_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[175]~149_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[175]~185_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[175]~149_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[175]~185_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[175]~149_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X39_Y36_N16
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X39_Y36_N18
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\Mod2|auto_generated|divider|divider|StageOut[177]~147_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[177]~183_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\Mod2|auto_generated|divider|divider|StageOut[177]~147_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[177]~183_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[177]~147_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[177]~183_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[177]~147_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[177]~183_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X39_Y36_N20
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X39_Y36_N22
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X39_Y36_N24
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X39_Y36_N26
\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X40_Y35_N22
\Mod2|auto_generated|divider|divider|StageOut[182]~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~28_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\);

-- Location: LCCOMB_X37_Y36_N20
\Mod2|auto_generated|divider|divider|StageOut[183]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[168]~142_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[168]~143_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[168]~142_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[168]~143_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\);

-- Location: LCCOMB_X37_Y36_N14
\Mod2|auto_generated|divider|divider|StageOut[184]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[169]~196_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[169]~141_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\);

-- Location: LCCOMB_X37_Y36_N18
\Equal22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~11_combout\ = (!\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	combout => \Equal22~11_combout\);

-- Location: LCCOMB_X40_Y35_N28
\Mod2|auto_generated|divider|divider|StageOut[185]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[170]~154_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[170]~190_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\);

-- Location: LCCOMB_X40_Y36_N10
\Mod2|auto_generated|divider|divider|StageOut[187]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[157]~136_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[157]~178_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\);

-- Location: LCCOMB_X40_Y36_N12
\Equal22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~0_combout\ = ((!\Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[171]~189_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[171]~153_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[187]~157_combout\,
	combout => \Equal22~0_combout\);

-- Location: LCCOMB_X40_Y36_N14
\Mod2|auto_generated|divider|divider|StageOut[189]~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[189]~158_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[159]~176_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[159]~134_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[189]~158_combout\);

-- Location: LCCOMB_X40_Y36_N0
\Mod2|auto_generated|divider|divider|StageOut[188]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[188]~159_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[158]~135_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[158]~177_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[188]~159_combout\);

-- Location: LCCOMB_X40_Y36_N26
\Equal22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~1_combout\ = (\Equal22~0_combout\ & (((!\Mod2|auto_generated|divider|divider|StageOut[189]~158_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[188]~159_combout\)) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~0_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[189]~158_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[188]~159_combout\,
	combout => \Equal22~1_combout\);

-- Location: LCCOMB_X39_Y36_N28
\Equal22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\) # ((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\) # (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	combout => \Equal22~2_combout\);

-- Location: LCCOMB_X38_Y36_N12
\Equal22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~3_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\) # ((!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ & (!\Equal22~2_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datab => \Equal22~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \Equal22~3_combout\);

-- Location: LCCOMB_X39_Y36_N30
\Equal22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~4_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[180]~144_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[179]~181_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[180]~180_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[179]~145_combout\,
	combout => \Equal22~4_combout\);

-- Location: LCCOMB_X38_Y36_N10
\Equal22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~5_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\) # ((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\) # ((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\) 
-- # (\Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	combout => \Equal22~5_combout\);

-- Location: LCCOMB_X38_Y36_N28
\Equal22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~6_combout\ = (\Equal22~3_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (!\Equal22~4_combout\)) # (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((!\Equal22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~3_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Equal22~4_combout\,
	datad => \Equal22~5_combout\,
	combout => \Equal22~6_combout\);

-- Location: LCCOMB_X42_Y36_N10
\Mod2|auto_generated|divider|divider|StageOut[190]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[190]~161_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[160]~133_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[160]~175_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[190]~161_combout\);

-- Location: LCCOMB_X38_Y36_N4
\Equal22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~8_combout\ = ((!\Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[190]~161_combout\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[176]~184_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[176]~148_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[190]~161_combout\,
	combout => \Equal22~8_combout\);

-- Location: LCCOMB_X42_Y36_N28
\Mod2|auto_generated|divider|divider|StageOut[192]~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[192]~160_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[162]~131_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[162]~173_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[192]~160_combout\);

-- Location: LCCOMB_X38_Y36_N18
\Equal22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~7_combout\ = ((!\Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[192]~160_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[178]~146_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[192]~160_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[178]~182_combout\,
	combout => \Equal22~7_combout\);

-- Location: LCCOMB_X38_Y36_N22
\Equal22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~9_combout\ = (\Equal22~1_combout\ & (\Equal22~6_combout\ & (\Equal22~8_combout\ & \Equal22~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~1_combout\,
	datab => \Equal22~6_combout\,
	datac => \Equal22~8_combout\,
	datad => \Equal22~7_combout\,
	combout => \Equal22~9_combout\);

-- Location: LCCOMB_X36_Y36_N22
\Equal31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal31~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\ & (\Equal22~11_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ & \Equal22~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	datab => \Equal22~11_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\,
	datad => \Equal22~9_combout\,
	combout => \Equal31~0_combout\);

-- Location: LCCOMB_X36_Y36_N24
\Equal22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~10_combout\ = (\Equal22~9_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal22~9_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	combout => \Equal22~10_combout\);

-- Location: LCCOMB_X36_Y36_N18
\Equal30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal30~0_combout\ = (!\Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\ & (\Equal22~11_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ & \Equal22~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	datab => \Equal22~11_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\,
	datad => \Equal22~9_combout\,
	combout => \Equal30~0_combout\);

-- Location: LCCOMB_X36_Y36_N0
\WideNor2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor2~0_combout\ = (!\Equal30~0_combout\ & (((!\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ & \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\)) # (!\Equal22~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Equal22~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	datad => \Equal30~0_combout\,
	combout => \WideNor2~0_combout\);

-- Location: LCCOMB_X36_Y36_N28
\Equal23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal23~0_combout\ = (\Equal22~9_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ & \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal22~9_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	combout => \Equal23~0_combout\);

-- Location: LCCOMB_X36_Y36_N30
\WideNor2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor2~2_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\ & (!\Equal22~10_combout\)) # (!\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\ & 
-- ((!\Equal23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Equal22~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	datad => \Equal23~0_combout\,
	combout => \WideNor2~2_combout\);

-- Location: LCCOMB_X36_Y36_N8
\Equal22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal22~12_combout\ = (!\Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ & \Equal22~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\,
	datad => \Equal22~9_combout\,
	combout => \Equal22~12_combout\);

-- Location: LCCOMB_X36_Y36_N6
\WideNor2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor2~1_combout\ = (\Equal22~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\) # ((!\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ & \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	datac => \Equal22~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	combout => \WideNor2~1_combout\);

-- Location: LCCOMB_X36_Y36_N12
WideOr17 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr17~combout\ = ((!\Equal31~0_combout\ & (\WideNor2~0_combout\ & !\WideNor2~1_combout\))) # (!\WideNor2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \WideNor2~0_combout\,
	datac => \WideNor2~2_combout\,
	datad => \WideNor2~1_combout\,
	combout => \WideOr17~combout\);

-- Location: LCCOMB_X36_Y36_N14
\Equal24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal24~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ & (\Equal22~9_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Equal22~9_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	combout => \Equal24~0_combout\);

-- Location: LCCOMB_X36_Y36_N20
\WideOr16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr16~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\ & ((\Equal24~0_combout\) # ((!\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ & \Equal23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Equal24~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	datad => \Equal23~0_combout\,
	combout => \WideOr16~0_combout\);

-- Location: LCCOMB_X36_Y36_N2
WideOr16 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr16~combout\ = (\WideOr16~0_combout\) # ((!\WideNor2~1_combout\ & (!\Equal31~0_combout\ & \WideNor2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor2~1_combout\,
	datab => \WideOr16~0_combout\,
	datac => \Equal31~0_combout\,
	datad => \WideNor2~0_combout\,
	combout => \WideOr16~combout\);

-- Location: LCCOMB_X37_Y36_N28
\Equal24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal24~1_combout\ = (\Equal24~0_combout\ & !\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal24~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	combout => \Equal24~1_combout\);

-- Location: LCCOMB_X36_Y36_N4
\ssd_map~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ssd_map~2_combout\ = (\Equal24~1_combout\) # ((!\WideNor2~1_combout\ & (\WideNor2~0_combout\ & !\Equal31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideNor2~1_combout\,
	datab => \WideNor2~0_combout\,
	datac => \Equal31~0_combout\,
	datad => \Equal24~1_combout\,
	combout => \ssd_map~2_combout\);

-- Location: LCCOMB_X36_Y36_N26
\WideOr12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr12~0_combout\ = ((\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ $ (\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\)) # (!\Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\)) # (!\Equal22~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	datac => \Equal22~12_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	combout => \WideOr12~0_combout\);

-- Location: LCCOMB_X36_Y36_N16
\WideOr12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr12~1_combout\ = (\WideOr12~0_combout\ & ((\Equal31~0_combout\) # ((\WideNor2~1_combout\) # (!\WideNor2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal31~0_combout\,
	datab => \WideNor2~0_combout\,
	datac => \WideOr12~0_combout\,
	datad => \WideNor2~1_combout\,
	combout => \WideOr12~1_combout\);

-- Location: LCCOMB_X37_Y36_N10
WideOr15 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr15~combout\ = ((!\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\ & \Equal22~10_combout\))) # (!\WideOr12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	datac => \WideOr12~1_combout\,
	datad => \Equal22~10_combout\,
	combout => \WideOr15~combout\);

-- Location: LCCOMB_X36_Y36_N10
\Equal25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal25~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ & (\Equal22~9_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\ & \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Equal22~9_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[185]~163_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[182]~162_combout\,
	combout => \Equal25~0_combout\);

-- Location: LCCOMB_X37_Y36_N2
WideOr13 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr13~combout\ = ((!\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\ & ((\Equal24~0_combout\) # (\Equal25~0_combout\)))) # (!\WideOr12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal24~0_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	datac => \WideOr12~1_combout\,
	datad => \Equal25~0_combout\,
	combout => \WideOr13~combout\);

-- Location: LCCOMB_X37_Y36_N0
WideOr12 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr12~combout\ = ((!\Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\ & \Equal22~10_combout\))) # (!\WideOr12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[183]~156_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[184]~155_combout\,
	datac => \WideOr12~1_combout\,
	datad => \Equal22~10_combout\,
	combout => \WideOr12~combout\);

-- Location: LCCOMB_X50_Y39_N22
\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (GND)
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X50_Y39_N24
\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X50_Y39_N26
\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC)) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND)))
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X50_Y39_N28
\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X50_Y39_N30
\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X49_Y38_N30
\Div2|auto_generated|divider|divider|StageOut[48]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[48]~48_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[48]~48_combout\);

-- Location: LCCOMB_X50_Y38_N28
\Div2|auto_generated|divider|divider|StageOut[48]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[48]~49_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[48]~49_combout\);

-- Location: LCCOMB_X49_Y38_N10
\Div2|auto_generated|divider|divider|StageOut[47]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[47]~51_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[47]~51_combout\);

-- Location: LCCOMB_X49_Y38_N0
\Div2|auto_generated|divider|divider|StageOut[47]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[47]~50_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[47]~50_combout\);

-- Location: LCCOMB_X50_Y38_N30
\Div2|auto_generated|divider|divider|StageOut[46]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[46]~53_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[46]~53_combout\);

-- Location: LCCOMB_X49_Y38_N8
\Div2|auto_generated|divider|divider|StageOut[46]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[46]~52_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[46]~52_combout\);

-- Location: LCCOMB_X49_Y38_N4
\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X49_Y38_N12
\Div2|auto_generated|divider|divider|StageOut[45]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[45]~55_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[45]~55_combout\);

-- Location: LCCOMB_X49_Y38_N18
\Div2|auto_generated|divider|divider|StageOut[45]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[45]~54_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[45]~54_combout\);

-- Location: LCCOMB_X49_Y38_N20
\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[45]~55_combout\) # (\Div2|auto_generated|divider|divider|StageOut[45]~54_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[45]~55_combout\) # (\Div2|auto_generated|divider|divider|StageOut[45]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[45]~55_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[45]~54_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X49_Y38_N22
\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[46]~53_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[46]~52_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[46]~53_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[46]~52_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[46]~53_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[46]~52_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[46]~53_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[46]~52_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X49_Y38_N24
\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[47]~51_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~50_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[47]~51_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~50_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[47]~51_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[47]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[47]~51_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[47]~50_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X49_Y38_N26
\Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[48]~48_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[48]~49_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[48]~48_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[48]~49_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X49_Y38_N28
\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X49_Y38_N16
\Div2|auto_generated|divider|divider|StageOut[53]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[53]~75_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[53]~75_combout\);

-- Location: LCCOMB_X50_Y38_N16
\Div2|auto_generated|divider|divider|StageOut[53]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[53]~56_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[53]~56_combout\);

-- Location: LCCOMB_X50_Y38_N22
\Div2|auto_generated|divider|divider|StageOut[52]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[52]~57_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[52]~57_combout\);

-- Location: LCCOMB_X50_Y38_N20
\Div2|auto_generated|divider|divider|StageOut[52]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[52]~76_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[52]~76_combout\);

-- Location: LCCOMB_X49_Y38_N14
\Div2|auto_generated|divider|divider|StageOut[51]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[51]~77_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[51]~77_combout\);

-- Location: LCCOMB_X49_Y38_N6
\Div2|auto_generated|divider|divider|StageOut[51]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[51]~58_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[51]~58_combout\);

-- Location: LCCOMB_X50_Y38_N12
\Div2|auto_generated|divider|divider|StageOut[50]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[50]~59_combout\ = (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[50]~59_combout\);

-- Location: LCCOMB_X50_Y38_N0
\Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X50_Y38_N18
\Div2|auto_generated|divider|divider|StageOut[50]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[50]~60_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[50]~60_combout\);

-- Location: LCCOMB_X50_Y38_N2
\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[50]~59_combout\) # (\Div2|auto_generated|divider|divider|StageOut[50]~60_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[50]~59_combout\) # (\Div2|auto_generated|divider|divider|StageOut[50]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[50]~60_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X50_Y38_N4
\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[51]~77_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[51]~58_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[51]~77_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[51]~58_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[51]~77_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[51]~58_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[51]~58_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X50_Y38_N6
\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[52]~57_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~76_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[52]~57_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~76_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[52]~57_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[52]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[52]~57_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[52]~76_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X50_Y38_N8
\Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[53]~75_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[53]~56_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[53]~75_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[53]~56_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X50_Y38_N10
\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X51_Y38_N6
\Div2|auto_generated|divider|divider|StageOut[58]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[58]~61_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[58]~61_combout\);

-- Location: LCCOMB_X50_Y38_N24
\Div2|auto_generated|divider|divider|StageOut[58]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[58]~71_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[52]~76_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[52]~76_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X50_Y38_N26
\Div2|auto_generated|divider|divider|StageOut[57]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[51]~77_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X51_Y38_N16
\Div2|auto_generated|divider|divider|StageOut[57]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[57]~62_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X50_Y38_N14
\Div2|auto_generated|divider|divider|StageOut[56]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[56]~78_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[56]~78_combout\);

-- Location: LCCOMB_X51_Y38_N14
\Div2|auto_generated|divider|divider|StageOut[56]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[56]~63_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[56]~63_combout\);

-- Location: LCCOMB_X51_Y38_N12
\Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X51_Y38_N10
\Div2|auto_generated|divider|divider|StageOut[55]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[55]~65_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[55]~65_combout\);

-- Location: LCCOMB_X51_Y38_N8
\Div2|auto_generated|divider|divider|StageOut[55]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[55]~64_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[55]~64_combout\);

-- Location: LCCOMB_X51_Y38_N18
\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[55]~65_combout\) # (\Div2|auto_generated|divider|divider|StageOut[55]~64_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[55]~65_combout\) # (\Div2|auto_generated|divider|divider|StageOut[55]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[55]~65_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[55]~64_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X51_Y38_N20
\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[56]~78_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[56]~63_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[56]~78_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[56]~63_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[56]~78_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[56]~63_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[56]~78_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[56]~63_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X51_Y38_N22
\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~62_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~62_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[57]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X51_Y38_N24
\Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[58]~61_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[58]~71_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X51_Y38_N26
\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X52_Y38_N10
\Div2|auto_generated|divider|divider|StageOut[63]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[63]~66_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[63]~66_combout\);

-- Location: LCCOMB_X51_Y38_N4
\Div2|auto_generated|divider|divider|StageOut[63]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- ((!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[63]~73_combout\);

-- Location: LCCOMB_X52_Y38_N12
\Div2|auto_generated|divider|divider|StageOut[62]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[62]~67_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[62]~67_combout\);

-- Location: LCCOMB_X51_Y38_N30
\Div2|auto_generated|divider|divider|StageOut[62]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[62]~74_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[56]~78_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[56]~78_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[62]~74_combout\);

-- Location: LCCOMB_X52_Y38_N26
\Div2|auto_generated|divider|divider|StageOut[61]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[61]~68_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[61]~68_combout\);

-- Location: LCCOMB_X51_Y38_N28
\Div2|auto_generated|divider|divider|StageOut[61]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[61]~79_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[61]~79_combout\);

-- Location: LCCOMB_X52_Y38_N28
\Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X52_Y38_N30
\Div2|auto_generated|divider|divider|StageOut[60]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[60]~70_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[60]~70_combout\);

-- Location: LCCOMB_X52_Y38_N4
\Div2|auto_generated|divider|divider|StageOut[60]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[60]~69_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[60]~69_combout\);

-- Location: LCCOMB_X52_Y38_N16
\Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[60]~70_combout\) # (\Div2|auto_generated|divider|divider|StageOut[60]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[60]~70_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[60]~69_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X52_Y38_N18
\Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[61]~68_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[61]~79_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[61]~68_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[61]~79_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X52_Y38_N20
\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[62]~67_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[62]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[62]~67_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[62]~74_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X52_Y38_N22
\Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[63]~66_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[63]~73_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[63]~66_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[63]~73_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X52_Y38_N24
\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X71_Y38_N22
\WideOr23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr23~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (((\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))) # (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (((!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \WideOr23~2_combout\);

-- Location: LCCOMB_X71_Y38_N8
WideOr23 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr23~combout\ = (\WideOr23~2_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr23~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \WideOr23~combout\);

-- Location: LCCOMB_X71_Y38_N10
\WideOr22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr22~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (((!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))) 
-- # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ $ (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \WideOr22~2_combout\);

-- Location: LCCOMB_X71_Y38_N16
WideOr22 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr22~combout\ = (\WideOr22~2_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \WideOr22~2_combout\,
	combout => \WideOr22~combout\);

-- Location: LCCOMB_X71_Y38_N0
\Equal32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal32~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Equal32~0_combout\);

-- Location: LCCOMB_X71_Y38_N6
\WideNor3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideNor3~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\) # ((\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \WideNor3~0_combout\);

-- Location: LCCOMB_X71_Y38_N20
\ssd_map~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ssd_map~3_combout\ = ((!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\Equal32~0_combout\ & \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # (!\WideNor3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Equal32~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \WideNor3~0_combout\,
	combout => \ssd_map~3_combout\);

-- Location: LCCOMB_X71_Y38_N28
\Equal33~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Equal33~0_combout\ = (\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \Equal33~0_combout\);

-- Location: LCCOMB_X71_Y38_N18
\WideOr18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr18~2_combout\ = (\WideNor3~0_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ $ (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Equal33~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Equal33~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \WideNor3~0_combout\,
	combout => \WideOr18~2_combout\);

-- Location: LCCOMB_X71_Y38_N12
WideOr21 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr21~combout\ = ((\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Equal32~0_combout\))) # (!\WideOr18~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \WideOr18~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Equal32~0_combout\,
	combout => \WideOr21~combout\);

-- Location: LCCOMB_X71_Y38_N26
\WideOr20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr20~3_combout\ = (\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \WideOr20~3_combout\);

-- Location: LCCOMB_X71_Y38_N4
WideOr20 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr20~combout\ = (\WideOr20~3_combout\ & (\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WideOr20~3_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \WideOr20~combout\);

-- Location: LCCOMB_X71_Y38_N2
\WideOr19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr19~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (((!\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (((!\Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \WideOr19~2_combout\);

-- Location: LCCOMB_X71_Y38_N24
WideOr19 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr19~combout\ = (\WideOr19~2_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \WideOr19~2_combout\,
	combout => \WideOr19~combout\);

-- Location: LCCOMB_X71_Y38_N14
WideOr18 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WideOr18~combout\ = ((\Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \Equal32~0_combout\))) # (!\WideOr18~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \WideOr18~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Equal32~0_combout\,
	combout => \WideOr18~combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_led <= \led~output_o\;

ww_ssd_unit(0) <= \ssd_unit[0]~output_o\;

ww_ssd_unit(1) <= \ssd_unit[1]~output_o\;

ww_ssd_unit(2) <= \ssd_unit[2]~output_o\;

ww_ssd_unit(3) <= \ssd_unit[3]~output_o\;

ww_ssd_unit(4) <= \ssd_unit[4]~output_o\;

ww_ssd_unit(5) <= \ssd_unit[5]~output_o\;

ww_ssd_unit(6) <= \ssd_unit[6]~output_o\;

ww_ssd_tens(0) <= \ssd_tens[0]~output_o\;

ww_ssd_tens(1) <= \ssd_tens[1]~output_o\;

ww_ssd_tens(2) <= \ssd_tens[2]~output_o\;

ww_ssd_tens(3) <= \ssd_tens[3]~output_o\;

ww_ssd_tens(4) <= \ssd_tens[4]~output_o\;

ww_ssd_tens(5) <= \ssd_tens[5]~output_o\;

ww_ssd_tens(6) <= \ssd_tens[6]~output_o\;

ww_ssd_hundreds(0) <= \ssd_hundreds[0]~output_o\;

ww_ssd_hundreds(1) <= \ssd_hundreds[1]~output_o\;

ww_ssd_hundreds(2) <= \ssd_hundreds[2]~output_o\;

ww_ssd_hundreds(3) <= \ssd_hundreds[3]~output_o\;

ww_ssd_hundreds(4) <= \ssd_hundreds[4]~output_o\;

ww_ssd_hundreds(5) <= \ssd_hundreds[5]~output_o\;

ww_ssd_hundreds(6) <= \ssd_hundreds[6]~output_o\;

ww_ssd_thousands(0) <= \ssd_thousands[0]~output_o\;

ww_ssd_thousands(1) <= \ssd_thousands[1]~output_o\;

ww_ssd_thousands(2) <= \ssd_thousands[2]~output_o\;

ww_ssd_thousands(3) <= \ssd_thousands[3]~output_o\;

ww_ssd_thousands(4) <= \ssd_thousands[4]~output_o\;

ww_ssd_thousands(5) <= \ssd_thousands[5]~output_o\;

ww_ssd_thousands(6) <= \ssd_thousands[6]~output_o\;
END structure;


