"""
Circuit simulator package for simulating synthesized Verilog designs
""" 