Release 6.3.03i Map G.38
Xilinx Mapping Report File for Design 'temac1_top'

Design Information
------------------
Command Line   : C:/Xilinx/bin/nt/map.exe -intstyle ise -p xc2vp30-ff896-7 -cm
area -pr b -k 4 -c 100 -tx off -o temac1_top_map.ncd temac1_top.ngd
temac1_top.pcf 
Target Device  : x2vp30
Target Package : ff896
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.16.8.2 $
Mapped Date    : Thu Feb 10 03:18:31 2005

Design Summary
--------------
Number of errors:      0
Number of warnings:   70
Logic Utilization:
  Number of Slice Flip Flops:       1,895 out of  27,392    6%
  Number of 4 input LUTs:           2,149 out of  27,392    7%
Logic Distribution:
  Number of occupied Slices:        2,066 out of  13,696   15%
  Number of Slices containing only related logic:   2,066 out of   2,066  100%
  Number of Slices containing unrelated logic:          0 out of   2,066    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,792 out of  27,392   10%
  Number used as logic:             2,149
  Number used as a route-thru:        382
  Number used as Shift registers:     261

  Number of bonded IOBs:               49 out of     556    8%
    IOB Flip Flops:                    36
    IOB Dual-Data Rate Flops:           1
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                78 out of     136   57%
  Number of GCLKs:                      5 out of      16   31%
  Number of DCMs:                       1 out of       8   12%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:           27
Total equivalent gate count for design:  5,168,736
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  191 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Additional Device Resource Counts

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:41 - All members of TNM group "flow_rx_to_tx" have been optimized
   out of the design.
WARNING:LIT - CLKFB pin of DCM symbol "gen40_clk_dcm_inst1" (output
   signal=camclk) is driven by pin CLK0 of DCM symbol "gen40_clk_dcm_inst1"
   (output signal=camclk). Proper phase relationship to the original clock
   cannot be guaranteed if the driver is not an IBUF, BUFGMUX or GT. Timing
   analysis results may not be valid.
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "physical_group_gmii_rx_clk_bufg/bufg_gmii_rx_clk" (output
   signal=gmii_rx_clk_bufg) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin D of U_ila_pro_1/ila_pro_1/i_tq0/g_tw/0/u_tq
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "physical_group_rx_clk_int/clkbuff2" (output signal=rx_clk_int) has a
   mix of clock and non-clock loads. The non-clock loads are:
   Pin D of U_ila_pro_0/ila_pro_0/i_tq0/g_tw/10/u_tq
WARNING:Pack:1186 - One or more I/O components have conflicting property values.
    For each occurrence, the system will use the property value attached to the
   pad.  Otherwise, the system will use the first property value read.  To view
   each occurrence, create a detailed map report (run map using the -detail
   option).
WARNING:DesignRules:522 - Blockcheck: Unexpected DCM feedback loop. The signal
   camclk on the CLKFB pin of DCM comp gen40_clk_dcm_inst1 is not driven by an
   IOB or BUFGMUX therefore the phase relationship of output clocks to CLKIN
   cannot be guaranteed.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9 is not connected.
WARNING:DesignRules:332 - Blockcheck: Dangling RAMB16A output. Pin DOPA0 of comp
   camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9 is not connected.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:535 - The following Virtex BUFG(s) is/are being retargetted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFG symbol "U_icon_pro/icon_pro/u_icon/i_yes_bscan/u_bs/i_bufg/u_bufg"
   (output signal=icon_control0<0>),
   BUFG symbol "bufg_gmii_rx_clk" (output signal=gmii_rx_clk_bufg),
   BUFG symbol "clkbuff1" (output signal=tx_gmii_mii_clk_int),
   BUFG symbol "clkbuff2" (output signal=rx_clk_int),
   BUFG symbol "clkbuff3" (output signal=tx_clk_int)

Section 4 - Removed Logic Summary
---------------------------------
 998 block(s) removed
 358 block(s) optimized away
1040 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/10/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/11/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/12/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/13/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/14/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/3/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/4/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/5/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/6/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/7/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/8/u_lut"
(ROM) removed.
Loadless block "U_icon_pro/icon_pro/u_icon/u_cmd/u_core_id_sel/i4/fi/9/u_lut"
(ROM) removed.
Loadless block "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsr" (ROM) removed.
Loadless block
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_b" (ROM)
removed.
Loadless block "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsr" (ROM) removed.
Loadless block
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_b" (ROM)
removed.
Loadless block "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsr" (ROM) removed.
Loadless block
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_b" (ROM)
removed.
Loadless block "camera_incoming_fifoshift/BU150" (FF) removed.
Loadless block "camera_incoming_fifoshift/BU183" (ROM) removed.
Loadless block "camera_incoming_fifoshift/BU345" (FF) removed.
Loadless block "camera_incoming_fifoshift/BU378" (ROM) removed.
Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mcy8" (MUX)
removed.
 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_carrynet<7>" is
loadless and has been removed.
  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mcy7" (MUX)
removed.
   The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_carrynet<6>" is
loadless and has been removed.
    Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mcy6" (MUX)
removed.
     The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_carrynet<5>" is
loadless and has been removed.
      Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mcy5" (MUX)
removed.
       The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_carrynet<4>" is
loadless and has been removed.
        Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mcy4" (MUX)
removed.
         The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_carrynet<3>" is
loadless and has been removed.
          Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mcy3" (MUX)
removed.
           The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_carrynet<2>" is
loadless and has been removed.
            Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mcy2" (MUX)
removed.
             The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_carrynet<1>" is
loadless and has been removed.
              Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mcy1" (MUX)
removed.
               The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n0017" is loadless
and has been removed.
                Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_mfirst0" (MUX)
removed.
                 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n0072" is loadless
and has been removed.
                  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00721" (ROM)
removed.
               The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_v1<1>" is loadless
and has been removed.
                Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00731" (ROM)
removed.
             The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_v1<2>" is loadless
and has been removed.
              Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00741" (ROM)
removed.
           The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_v1<3>" is loadless
and has been removed.
            Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00751" (ROM)
removed.
         The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_v1<4>" is loadless
and has been removed.
          Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00761" (ROM)
removed.
       The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_v1<5>" is loadless
and has been removed.
        Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00771" (ROM)
removed.
     The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_v1<6>" is loadless
and has been removed.
      Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00781" (ROM)
removed.
   The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_v1<7>" is loadless
and has been removed.
    Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00791" (ROM)
removed.
 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1_v1<8>" is loadless
and has been removed.
  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae1__n00801" (ROM)
removed.
Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mcy8" (MUX)
removed.
 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_carrynet<7>" is
loadless and has been removed.
  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mcy7" (MUX)
removed.
   The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_carrynet<6>" is
loadless and has been removed.
    Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mcy6" (MUX)
removed.
     The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_carrynet<5>" is
loadless and has been removed.
      Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mcy5" (MUX)
removed.
       The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_carrynet<4>" is
loadless and has been removed.
        Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mcy4" (MUX)
removed.
         The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_carrynet<3>" is
loadless and has been removed.
          Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mcy3" (MUX)
removed.
           The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_carrynet<2>" is
loadless and has been removed.
            Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mcy2" (MUX)
removed.
             The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_carrynet<1>" is
loadless and has been removed.
              Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mcy1" (MUX)
removed.
               The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n0017" is loadless
and has been removed.
                Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_mfirst0" (MUX)
removed.
                 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n0072" is loadless
and has been removed.
                  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00721" (ROM)
removed.
               The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_v1<1>" is loadless
and has been removed.
                Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00731" (ROM)
removed.
             The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_v1<2>" is loadless
and has been removed.
              Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00741" (ROM)
removed.
           The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_v1<3>" is loadless
and has been removed.
            Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00751" (ROM)
removed.
         The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_v1<4>" is loadless
and has been removed.
          Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00761" (ROM)
removed.
       The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_v1<5>" is loadless
and has been removed.
        Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00771" (ROM)
removed.
     The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_v1<6>" is loadless
and has been removed.
      Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00781" (ROM)
removed.
   The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_v1<7>" is loadless
and has been removed.
    Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00791" (ROM)
removed.
 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2_v1<8>" is loadless
and has been removed.
  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aelogic_cae2__n00801" (ROM)
removed.
Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mcy8" (MUX)
removed.
 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_carrynet<7>" is
loadless and has been removed.
  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mcy7" (MUX)
removed.
   The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_carrynet<6>" is
loadless and has been removed.
    Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mcy6" (MUX)
removed.
     The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_carrynet<5>" is
loadless and has been removed.
      Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mcy5" (MUX)
removed.
       The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_carrynet<4>" is
loadless and has been removed.
        Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mcy4" (MUX)
removed.
         The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_carrynet<3>" is
loadless and has been removed.
          Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mcy3" (MUX)
removed.
           The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_carrynet<2>" is
loadless and has been removed.
            Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mcy2" (MUX)
removed.
             The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_carrynet<1>" is
loadless and has been removed.
              Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mcy1" (MUX)
removed.
               The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n0017" is loadless
and has been removed.
                Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_mfirst0" (MUX)
removed.
                 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n0072" is loadless
and has been removed.
                  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00721" (ROM)
removed.
               The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_v1<1>" is loadless
and has been removed.
                Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00731" (ROM)
removed.
             The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_v1<2>" is loadless
and has been removed.
              Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00741" (ROM)
removed.
           The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_v1<3>" is loadless
and has been removed.
            Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00751" (ROM)
removed.
         The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_v1<4>" is loadless
and has been removed.
          Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00761" (ROM)
removed.
       The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_v1<5>" is loadless
and has been removed.
        Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00771" (ROM)
removed.
     The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_v1<6>" is loadless
and has been removed.
      Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00781" (ROM)
removed.
   The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_v1<7>" is loadless
and has been removed.
    Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00791" (ROM)
removed.
 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1_v1<8>" is loadless
and has been removed.
  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf1__n00801" (ROM)
removed.
Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mcy8" (MUX)
removed.
 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_carrynet<7>" is
loadless and has been removed.
  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mcy7" (MUX)
removed.
   The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_carrynet<6>" is
loadless and has been removed.
    Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mcy6" (MUX)
removed.
     The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_carrynet<5>" is
loadless and has been removed.
      Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mcy5" (MUX)
removed.
       The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_carrynet<4>" is
loadless and has been removed.
        Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mcy4" (MUX)
removed.
         The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_carrynet<3>" is
loadless and has been removed.
          Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mcy3" (MUX)
removed.
           The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_carrynet<2>" is
loadless and has been removed.
            Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mcy2" (MUX)
removed.
             The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_carrynet<1>" is
loadless and has been removed.
              Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mcy1" (MUX)
removed.
               The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n0017" is loadless
and has been removed.
                Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_mfirst0" (MUX)
removed.
                 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n0072" is loadless
and has been removed.
                  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00721" (ROM)
removed.
               The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_v1<1>" is loadless
and has been removed.
                Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00731" (ROM)
removed.
             The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_v1<2>" is loadless
and has been removed.
              Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00741" (ROM)
removed.
           The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_v1<3>" is loadless
and has been removed.
            Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00751" (ROM)
removed.
         The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_v1<4>" is loadless
and has been removed.
          Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00761" (ROM)
removed.
       The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_v1<5>" is loadless
and has been removed.
        Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00771" (ROM)
removed.
     The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_v1<6>" is loadless
and has been removed.
      Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00781" (ROM)
removed.
   The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_v1<7>" is loadless
and has been removed.
    Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00791" (ROM)
removed.
 The signal "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2_v1<8>" is loadless
and has been removed.
  Loadless block "camera_myfifo/BU2/U0_flblk_thrmod_aflogic_caf2__n00801" (ROM)
removed.
Loadless block "ibufg_gtx_clk" (BUF) removed.
 The signal "gtx_clk" is loadless and has been removed.
  Loadless block "gtx_clk" (PAD) removed.
Loadless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_MUX_ACK_OUT2" (MUX)
removed.
 The signal "trimac_core/BU2/U0/TRIMAC_INST_INT_TX_ACK_EARLY_IN" is loadless and
has been removed.
  Loadless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01571" (ROM)
removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<21>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "icon_control1<10>" is sourceless and has been removed.
The signal "icon_control1<11>" is sourceless and has been removed.
The signal "icon_control1<15>" is sourceless and has been removed.
The signal "icon_control1<16>" is sourceless and has been removed.
The signal "icon_control1<17>" is sourceless and has been removed.
The signal "icon_control1<18>" is sourceless and has been removed.
The signal "icon_control1<21>" is sourceless and has been removed.
The signal "icon_control1<7>" is sourceless and has been removed.
The signal "icon_control1<22>" is sourceless and has been removed.
The signal "icon_control1<23>" is sourceless and has been removed.
The signal "icon_control1<24>" is sourceless and has been removed.
The signal "icon_control1<25>" is sourceless and has been removed.
The signal "icon_control1<26>" is sourceless and has been removed.
The signal "icon_control1<27>" is sourceless and has been removed.
The signal "icon_control1<30>" is sourceless and has been removed.
The signal "icon_control1<28>" is sourceless and has been removed.
The signal "icon_control1<31>" is sourceless and has been removed.
The signal "icon_control1<29>" is sourceless and has been removed.
The signal "icon_control1<32>" is sourceless and has been removed.
The signal "icon_control1<33>" is sourceless and has been removed.
The signal "icon_control1<34>" is sourceless and has been removed.
The signal "icon_control1<35>" is sourceless and has been removed.
The signal "icon_control2<10>" is sourceless and has been removed.
The signal "icon_control2<11>" is sourceless and has been removed.
The signal "icon_control2<15>" is sourceless and has been removed.
The signal "icon_control2<16>" is sourceless and has been removed.
The signal "icon_control2<17>" is sourceless and has been removed.
The signal "icon_control2<18>" is sourceless and has been removed.
The signal "icon_control2<21>" is sourceless and has been removed.
The signal "icon_control2<7>" is sourceless and has been removed.
The signal "icon_control2<22>" is sourceless and has been removed.
The signal "icon_control2<23>" is sourceless and has been removed.
The signal "icon_control2<24>" is sourceless and has been removed.
The signal "icon_control2<25>" is sourceless and has been removed.
The signal "icon_control2<26>" is sourceless and has been removed.
The signal "icon_control2<27>" is sourceless and has been removed.
The signal "icon_control2<30>" is sourceless and has been removed.
The signal "icon_control2<28>" is sourceless and has been removed.
The signal "icon_control2<31>" is sourceless and has been removed.
The signal "icon_control2<29>" is sourceless and has been removed.
The signal "icon_control2<32>" is sourceless and has been removed.
The signal "icon_control2<33>" is sourceless and has been removed.
The signal "icon_control2<34>" is sourceless and has been removed.
The signal "icon_control2<35>" is sourceless and has been removed.
The signal "trimac_core/N0" is sourceless and has been removed.
The signal "trimac_core/emacclienttxretransmit" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<26>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<25>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<24>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<23>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<22>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<21>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<20>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<19>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<18>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<17>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<16>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<15>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<14>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<13>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<12>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<11>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<10>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<9>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<8>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<7>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<6>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<5>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<4>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<3>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstats<2>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxgoodframe" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<31>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<30>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<28>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<27>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<26>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<25>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<23>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<22>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<21>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<20>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<19>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<18>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<17>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<16>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<15>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<14>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<13>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<12>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<11>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<10>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<9>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<8>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<7>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<6>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<5>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<4>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<3>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<2>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<1>" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxstats<0>" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxbadframe" is sourceless and has been
removed.
The signal "trimac_core/emacclienttxcollision" is sourceless and has been
removed.
The signal "trimac_core/emacclientrxstatsvld" is sourceless and has been
removed.
The signal "trimac_core/speedis100" is sourceless and has been removed.
The signal "trimac_core/emacclienttxstatsvld" is sourceless and has been
removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW__n00011" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW__n0001" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_PAUSE_VECTOR_0" (FF)
removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW__n00071" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW__n0007" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_N18517" is sourceless and has
been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00401" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0040" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_15" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<15>" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_15" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<15>"
is sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n00149" (ROM)
removed.
        The signal "trimac_core/BU2/U0/CHOICE2041" is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_14" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<14>" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_14" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<14>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_13" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<13>" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_13" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<13>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_12" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<12>" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_12" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<12>"
is sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n00144" (ROM)
removed.
        The signal "trimac_core/BU2/U0/CHOICE2038" is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_11" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<11>" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_11" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<11>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_10" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<10>" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_10" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<10>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_9" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<9>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_9" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<9>"
is sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n001426" (ROM)
removed.
        The signal "trimac_core/BU2/U0/CHOICE2048" is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n001427" (ROM)
removed.
          The signal "trimac_core/BU2/U0/CHOICE2049" is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_8" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<8>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_8" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<8>"
is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00491" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0049" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_0" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<0>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_0" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<0>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_1" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<1>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_1" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<1>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_2" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<2>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_2" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<2>"
is sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n001421" (ROM)
removed.
        The signal "trimac_core/BU2/U0/CHOICE2045" is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_7" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<7>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_7" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<7>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_6" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<6>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_6" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<6>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_5" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<5>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_5" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<5>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_4" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<4>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_4" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<4>"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE_3" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_VALUE<3>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_3" (FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX<3>"
is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<3>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<3>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1<6>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_CRS" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05261" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0526" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_QUIET" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_QUIET" is sourceless and
has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01441" (ROM)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0144" is sourceless
and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2"
(FF) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2" is
sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01461" (ROM)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0146" is sourceless
and has been removed.
           Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED"
(FF) removed.
            The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED" is
sourceless and has been removed.
             Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20"
(FF) removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0424" (ROM)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0424/O" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n02021" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0202" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1<4>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1<5>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1<7>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0205" is sourceless
and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_1__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_1__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11__n00001" (ROM)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11__n00001/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14__n00001" (ROM)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14__n00001/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_0__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_0__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_12__n00001" (ROM)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_12__n00001/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_10__n00001" (ROM)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_10__n00001/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_4__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_4__n00001/O"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_13__n00001" (ROM)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_13__n00001/O" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<5>_rt" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/N53281" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW__n0003" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW__n0002" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_COLLISION_OUT" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_RETRANSMIT_OUT" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_BAD_FRAME_INT" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE__n00001" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE__n0000" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_TO_TX"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_TO_TX" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG" (FF)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG"
is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n00211" (ROM)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n0021" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n0014" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n0008" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_38"
is sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_371"
(ROM) removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_37"
is sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_37"
(XOR) removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_37"
is sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_38" (FF)
removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_41"
(MUX) removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_41" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_38"
(XOR) removed.
      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_38"
is sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_39" (FF)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_39"
is sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_381"
(ROM) removed.
          The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_38"
is sourceless and has been removed.
           Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_42"
(MUX) removed.
            The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_42" is
sourceless and has been removed.
             Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_39"
(XOR) removed.
              The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_39"
is sourceless and has been removed.
               Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_40" (FF)
removed.
                The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_40"
is sourceless and has been removed.
                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_391"
(ROM) removed.
                  The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_39"
is sourceless and has been removed.
                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_43"
(MUX) removed.
                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_43" is
sourceless and has been removed.
                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_44"
(MUX) removed.
                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_44" is
sourceless and has been removed.
                       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_45"
(MUX) removed.
                        The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_45" is
sourceless and has been removed.
                         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_46"
(MUX) removed.
                          The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_46" is
sourceless and has been removed.
                           Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_43"
(XOR) removed.
                            The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_43"
is sourceless and has been removed.
                             Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_44" (FF)
removed.
                              The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_44"
is sourceless and has been removed.
                               Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_431"
(ROM) removed.
                                The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_43"
is sourceless and has been removed.
                               Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n01761"
(ROM) removed.
                                The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0176" is
sourceless and has been removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_37" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_37"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_361"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_36"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_36"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_36"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_40"
(MUX) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_40" is
sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_7" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<7>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_12"
(FF) removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_36" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_36"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_351"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_35"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_39"
(MUX) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_39" is
sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_35"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_35"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_6" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<6>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_11"
(FF) removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_35" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_35"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_341"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_34"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_38"
(MUX) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_38" is
sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_34"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_34"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_5" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<5>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_10"
(FF) removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_34" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_34"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_4" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<4>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_9" (FF)
removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_331"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_33"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_37"
(MUX) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_37" is
sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_33"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_33"
is sourceless and has been removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_33" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_33"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_3" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<3>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_8" (FF)
removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_321"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_32"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_36"
(MUX) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_36" is
sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_32"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_32"
is sourceless and has been removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_32" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_32"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_2" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<2>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_7" (FF)
removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_311"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_31"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_35"
(MUX) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_35" is
sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_31"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_31"
is sourceless and has been removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_31" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_31"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_301"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_30"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_34"
(MUX) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_34" is
sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_30"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_30"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_1" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<1>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_6" (FF)
removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_30" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_30"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_0" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<0>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_5" (FF)
removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_291"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_29"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_33"
(MUX) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_33" is
sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_29"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_29"
is sourceless and has been removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_42" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_42"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_411"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_41"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_41"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_41"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_12" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<12>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_17"
(FF) removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_41" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_41"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_401"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_40"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_40"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_40"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_11" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<11>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_16"
(FF) removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_43" (FF)
removed.
                                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_43"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_421"
(ROM) removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_lut3_42"
is sourceless and has been removed.
                                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_42"
(XOR) removed.
                                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_sum_42"
is sourceless and has been removed.
                                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_13" (FF)
removed.
                                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<13>" is
sourceless and has been removed.
                                     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_18"
(FF) removed.
                               Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00731"
(ROM) removed.
                                The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0073" is
sourceless and has been removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_8" (FF)
removed.
                                  The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<8>" is
sourceless and has been removed.
                                   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_13"
(FF) removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_9" (FF)
removed.
                                  The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<9>" is
sourceless and has been removed.
                                   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_14"
(FF) removed.
                                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_10" (FF)
removed.
                                  The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH<10>" is
sourceless and has been removed.
                                   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_15"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<0>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<6>_rt1" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<15>cy" (MUX)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<15>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<16>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<16>" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<16>cy" (MUX)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<17>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<15>_xor" (XOR)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<15>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_N18510" is sourceless and has
been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00391" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0039" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT" is sourceless
and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_GOOD_FRAME_OUT1" (ROM)
removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_BAD_OPCODE1" (ROM)
removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_Mmux_BAD_FRAME_OUT_Result_SW0" (ROM)
removed.
      The signal "trimac_core/BU2/U0/N50165" is sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_Mmux_BAD_FRAME_OUT_Result" (ROM)
removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00381" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0038" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT" is sourceless
and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW__n00091" (ROM) removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00001" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0000" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_6"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY<6>" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n002161" (ROM)
removed.
      The signal "trimac_core/BU2/U0/CHOICE2531" is sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n002174" (ROM)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0021" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_7"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY<7>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_0"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY<0>" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n002148" (ROM)
removed.
      The signal "trimac_core/BU2/U0/CHOICE2524" is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_5"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY<5>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_4"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY<4>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_3"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY<3>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_2"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY<2>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_1"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY<1>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0014" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0013" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0012" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<2>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_DONE44" (ROM) removed.
  The signal "trimac_core/BU2/U0/CHOICE2463" is sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_DONE69" (ROM) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_DONE" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05301" (ROM)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0530" is sourceless
and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE" (FF) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE" is
sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21"
(FF) removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<2>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4394" is sourceless and
has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<2>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<2>_cyo" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<3>cy" (MUX)
removed.
      The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<3>_cyo" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<4>cy" (MUX)
removed.
        The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<4>_cyo" is
sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<5>cy" (MUX)
removed.
          The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<5>_cyo" is
sourceless and has been removed.
           Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<6>cy" (MUX)
removed.
            The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<6>_cyo" is
sourceless and has been removed.
             Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<7>cy" (MUX)
removed.
              The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<7>_cyo" is
sourceless and has been removed.
               Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<8>cy" (MUX)
removed.
                The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<8>_cyo" is
sourceless and has been removed.
                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<9>cy" (MUX)
removed.
                  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<9>_cyo" is
sourceless and has been removed.
                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<10>cy" (MUX)
removed.
                    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<10>_cyo" is
sourceless and has been removed.
                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<11>cy" (MUX)
removed.
                      The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<11>_cyo" is
sourceless and has been removed.
                       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<12>cy" (MUX)
removed.
                        The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<12>_cyo" is
sourceless and has been removed.
                         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<13>cy" (MUX)
removed.
                          The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<13>_cyo" is
sourceless and has been removed.
                           Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<14>_xor" (XOR)
removed.
                            The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<14>" is
sourceless and has been removed.
                         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<13>_xor" (XOR)
removed.
                          The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<13>" is
sourceless and has been removed.
                       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<12>_xor" (XOR)
removed.
                        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<12>" is
sourceless and has been removed.
                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<11>_xor" (XOR)
removed.
                      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<11>" is
sourceless and has been removed.
                   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<10>_xor" (XOR)
removed.
                    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<10>" is
sourceless and has been removed.
                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<9>_xor" (XOR)
removed.
                  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<9>" is sourceless
and has been removed.
               Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<8>_xor" (XOR)
removed.
                The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<8>" is sourceless
and has been removed.
             Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<7>_xor" (XOR)
removed.
              The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<7>" is sourceless
and has been removed.
           Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<6>_xor" (XOR)
removed.
            The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<6>" is sourceless
and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<5>_xor" (XOR)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<5>" is sourceless
and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<4>_xor" (XOR)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<4>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<3>_xor" (XOR)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<3>" is sourceless
and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<2>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<2>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<1>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<1>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4390" is sourceless and
has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<1>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<1>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<1>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<1>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<12>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<12>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4434" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<11>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<11>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4430" is sourceless and
has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0011" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0010" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0009" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0008" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0007" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n0004" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0004" is sourceless and has
been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG2_OUT" is sourceless and
has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n00191" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n0019" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG3_OUT" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG3_OUT" is sourceless and
has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CLK_DIV100_REG" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CLK_DIV100_REG" is sourceless
and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n00221" (ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n0022" is sourceless and has
been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRC1000_EN" (FF) removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRC1000_EN" is sourceless and
has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n00201" (ROM) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n0020" is sourceless and has
been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG4_OUT" (FF)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG4_OUT" is sourceless and
has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n00181" (ROM) removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n0018" is sourceless and has
been removed.
           Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG2_OUT" (FF)
removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG5_OUT" (FF)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG5_OUT" is sourceless and
has been removed.
           Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n00171" (ROM) removed.
            The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n0017" is sourceless and has
been removed.
             Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG1_OUT" (FF)
removed.
              The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CE_REG1_OUT" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_PRE_REG" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_NUMBER_OF_BYTES" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_IFG_DEL_EN" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_VLAN_ENABLE" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_CRS" is sourceless and has
been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_CRS" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_TX_EN_DELAY" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_PRE_REG1"
(ROM) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd4-In" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_0_0__n0001"
is sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<6>_rt" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<7>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N16092" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0059"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0059" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE_2" (FF)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE<2>" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00581"
(ROM) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00581/O" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0087_SW0"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0087_SW0/O" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<3>_rt1" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<12>cy" (MUX)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<12>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<13>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<13>_cyo" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<14>cy" (MUX)
removed.
      The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<14>_cyo" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<14>_xor" (XOR)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<14>" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<13>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<13>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<12>_xor" (XOR)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<12>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<10>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<1>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<8>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<4>_rt" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<2>_rt" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<11>cy" (MUX)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<11>_cyo" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<11>_xor" (XOR)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<11>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY<5>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<5>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4592" is sourceless and
has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<5>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<5>_cyo" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<6>cy" (MUX)
removed.
      The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<6>_cyo" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<7>_xor" (XOR)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0215<7>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<6>_xor" (XOR)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0215<6>" is sourceless
and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<5>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0215<5>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01619" (ROM)
removed.
  The signal "trimac_core/BU2/U0/CHOICE2277" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<9>_rt" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<9>_xor" (XOR)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<9>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<8>_cyo" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N21495" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<1>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<1>" is sourceless
and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<1>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<6>" is
sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6"
(FF) removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1"
(FF) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<0>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<0>" is sourceless
and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<0>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<5>" is
sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5"
(FF) removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0"
(FF) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<8>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<8>" is sourceless
and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8" is
sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8"
(FF) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8" is
sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<8>1"
(ROM) removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<13>"
is sourceless and has been removed.
           Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13"
(FF) removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_ClkEn_INV1" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_N5803" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<13>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<18>"
is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<12>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<17>"
is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<11>1"
(ROM) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<16>"
is sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16"
(FF) removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<10>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<15>"
is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<9>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<14>"
is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<7>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<12>"
is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<6>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<11>"
is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<5>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<10>"
is sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<4>1"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<9>" is
sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<3>1"
(ROM) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<8>" is
sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8"
(FF) removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2"
(FF) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_BYTE_COUNT_Result<2>1"
(ROM) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<7>" is
sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7"
(FF) removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<3>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<3>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<4>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<4>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<9>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<9>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<11>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<11>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<13>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<13>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<12>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<12>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<6>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<6>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<7>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<7>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<2>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<2>" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<5>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<5>" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<10>1" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0134<10>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS<3>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4442" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_RETRY<0>" is sourceless and
has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS<0>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_RETRY<1>" is sourceless and
has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS<1>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_RETRY<2>" is sourceless and
has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS<2>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_RETRY<3>" is sourceless and
has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0528" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0527" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<5>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<4>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<2>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4600" is sourceless and
has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<7>_rt1" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0525" is sourceless
and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION"
is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0524" is sourceless
and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS" (FF)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0523" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0513" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05141" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0514" is sourceless
and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS" is
sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0"
(FF) removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n02001" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0200" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3"
(FF) removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<7>_rt" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<6>_cyo" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<1>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1"
(FF) removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01591" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_STATUS_VECTOR<2>" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0510" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/N65408" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0471" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n017117" (ROM)
removed.
    The signal "trimac_core/BU2/U0/CHOICE2441" is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n04614" (ROM)
removed.
    The signal "trimac_core/BU2/U0/CHOICE3136" is sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n046140" (ROM)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n046140/O" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n03507" (ROM)
removed.
    The signal "trimac_core/BU2/U0/CHOICE2768" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0158_SW0" (ROM)
removed.
  The signal "trimac_core/BU2/U0/N51266" is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0158" (ROM)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0531" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DELAYED" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_COL" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0464" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<5>_rt1" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0457" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0443" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY<4>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<4>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4588" is sourceless and
has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<4>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<4>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<4>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0215<4>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0153" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0427" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY<1>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n016121_SW0"
(ROM) removed.
  The signal "trimac_core/BU2/U0/N65444" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<5>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<8>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<8>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<4>_rt1" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<13>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_5" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<5>" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker2148856" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N21490" is sourceless
and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL1"
(ROM) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL" is
sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL"
(FF) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL" is
sourceless and has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4"
(FF) removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_13" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<13>" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker2148844" (ROM)
removed.
    The signal "trimac_core/BU2/U0/CHOICE2981" is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_14" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<14>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_9" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<9>" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker2148856_SW1"
(ROM) removed.
    The signal "trimac_core/BU2/U0/N65882" is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_3" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<3>" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN_SW0"
(ROM) removed.
    The signal "trimac_core/BU2/U0/N53396" is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_2" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<2>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_4" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<4>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_15" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<15>" is sourceless
and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker2148831" (ROM)
removed.
    The signal "trimac_core/BU2/U0/CHOICE2974" is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_12" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<12>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_1" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<1>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_0" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<0>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_6" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<6>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_7" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<7>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_8" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<8>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_10" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<10>" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN_11" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LEN<11>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<2>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<2>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0040<5>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY<6>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<6>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4596" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0040<6>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0040<4>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY<3>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0537<11>_rt"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0537<11>_rt" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<3>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<3>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<3>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0215<3>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY<2>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0537<10>_rt"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0537<10>_rt" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<2>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<2>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<2>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0215<2>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH<4>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00771"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00771/O" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_BYTE"
is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00781"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00781/O" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00791"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00791/O" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00801"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00801/O" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00811"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00811/O" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00821"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00821/O" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/CHOICE3141" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<1>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<0>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<6>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<3>_rt" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<3>cy" (MUX)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<3>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<4>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<4>_cyo" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<5>cy" (MUX)
removed.
      The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<5>_cyo" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<6>cy" (MUX)
removed.
        The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<6>_cyo" is
sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<7>cy" (MUX)
removed.
          The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<7>_cyo" is
sourceless and has been removed.
           Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<8>cy" (MUX)
removed.
           Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<8>_xor" (XOR)
removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<7>_xor" (XOR)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<7>" is sourceless
and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<6>_xor" (XOR)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<6>" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<5>_xor" (XOR)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<5>" is sourceless
and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<4>_xor" (XOR)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<4>" is sourceless
and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<3>_xor" (XOR)
removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE<4>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00561"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00561/O" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY<0>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0198" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL" (FF)
removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE<3>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00571"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00571/O" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<4>_rt" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<6>_rt" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0196" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0188" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER" (FF)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER" is sourceless and
has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd5-In1"
(ROM) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd5-In" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd5"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd5" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd1-In"
(ROM) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd1-In" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd1"
(FF) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd1" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0095" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE<0>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00601"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00601/O" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<1>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE<5>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00701"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00701/O" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH<5>"
is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<7>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<9>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH<3>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0246<1>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<4>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<6>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH<2>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0100<3>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0123" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN"
(FF) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01716" (ROM)
removed.
    The signal "trimac_core/BU2/U0/CHOICE2436" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01289" (ROM)
removed.
  The signal "trimac_core/BU2/U0/CHOICE2034" is sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n012810" (ROM)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0128" is sourceless
and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH" (FF) removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH<1>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY<7>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0215<7>lut" (ROM)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0040<7>" is sourceless
and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH<0>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<7>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<8>_rt" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<3>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<5>_rt" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100__n0000" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0171" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0455" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0455" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/N66185" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0461" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0179" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<12>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<11>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<10>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<9>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<8>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<7>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<6>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<5>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6"
(FF) removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH" (FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<4>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5"
(FF) removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH" (FF) removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH" (FF) removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH" (FF) removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH" (FF) removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH" (FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE<3>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0511" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0512" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0129" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0130" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0131" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0132" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01284" (ROM)
removed.
  The signal "trimac_core/BU2/U0/CHOICE2031" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH" is sourceless
and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker21493_SW0"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker21493_SW0/O" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<0>_rt" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<0>cy" (MUX)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<0>_cyo" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<0>_xor" (XOR)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0245<0>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<3>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<3>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4398" is sourceless and
has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_DONE21" (ROM) removed.
  The signal "trimac_core/BU2/U0/CHOICE2455" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<4>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<4>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4402" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<5>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<5>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4406" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<6>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<6>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4410" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<7>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<7>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4414" is sourceless and
has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_DONE69_SW0" (ROM)
removed.
  The signal "trimac_core/BU2/U0/N65330" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<8>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<8>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4418" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<9>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<9>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4422" is sourceless and
has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_DONE57" (ROM) removed.
  The signal "trimac_core/BU2/U0/CHOICE2470" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<10>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<10>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4426" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<13>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<13>lut" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4438" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<14>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0245<14>lut" (ROM)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4446" is sourceless and
has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<0>cy" (MUX)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<0>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<1>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<1>_cyo" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<2>cy" (MUX)
removed.
      The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<2>_cyo" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<2>_xor" (XOR)
removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<1>_xor" (XOR)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<1>_rt" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<2>_rt" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<7>_rt" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0084" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<4>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4542" is sourceless and
has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<0>_cyo" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_IFG_DELAY_HELD<1>_rt" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<3>_cyo" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<4>_cyo" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<5>_cyo" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<5>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0538<6>" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4562" is sourceless and
has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<9>cy" (MUX)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<9>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<10>cy" (MUX)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<10>_cyo" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<10>_xor" (XOR)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N4566" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3__n0001" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14"
(FF) removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_N21559" is sourceless
and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<0>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT<0>_rt"
(ROM) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/N66074" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_0_1__n0001"
is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_0_7__n0001"
is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_0_4__n0001"
is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_0_5__n0001"
is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_0_6__n0001"
is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_ALIGNMENT_ERR_RD<0>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER__n00131"
(ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER__n0013" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERROR_INT" (FF)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_ALIGNMENT_ERROR_INT" is
sourceless and has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_ALIGNMENT_ERROR_REG" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_ALIGNMENT_ERROR_REG" is
sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n00291" (ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n0029" is sourceless and has
been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2" (FF)
removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n00281" (ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n0028" is sourceless and has
been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_24"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG2_OUT" is sourceless and
has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n00241" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n0024" is sourceless and has
been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG3_OUT" (FF)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG3_OUT" is sourceless and
has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n00251" (ROM) removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n0025" is sourceless and has
been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG4_OUT" (FF)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG4_OUT" is sourceless and
has been removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n00231" (ROM) removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n0023" is sourceless and has
been removed.
           Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG2_OUT" (FF)
removed.
         Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG5_OUT" (FF)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG5_OUT" is sourceless and
has been removed.
           Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n00221" (ROM) removed.
            The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN__n0022" is sourceless and has
been removed.
             Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG1_OUT" (FF)
removed.
              The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CE_REG1_OUT" is sourceless and
has been removed.
     Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CLK_DIV100_REG" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CLK_DIV100_REG" is sourceless
and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CRC1000_EN" (SFF)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CRC1000_EN" is sourceless and
has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERROR" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<45>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut2" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4169" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_1" (MUX)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo2" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_2" (MUX)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0098" is
sourceless and has been removed.
       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00621"
(ROM) removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0062" is
sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH_5" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<46>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut3" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4172" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<44>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<43>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut1" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4166" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_0" (MUX)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo1" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD__n0000" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID"
is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VALID" (FF)
removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERROR" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_23"
(FF) removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERROR" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_20"
(FF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME"
is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_4" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_FRAME"
is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_3" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<47>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<0>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut12" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4201" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_11" (MUX)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo9" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_12" (MUX)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo10"
is sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_13" (MUX)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo11"
is sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_14" (MUX)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0093" is
sourceless and has been removed.
           Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00671"
(ROM) removed.
            The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0067" is
sourceless and has been removed.
             Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH_0" (FF)
removed.
              The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH<0>"
is sourceless and has been removed.
               Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00661"
(ROM) removed.
                The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0066" is
sourceless and has been removed.
                 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH_1" (FF)
removed.
                  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH<1>"
is sourceless and has been removed.
                   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00651"
(ROM) removed.
                    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0065" is
sourceless and has been removed.
                     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH_2" (FF)
removed.
                      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH<2>"
is sourceless and has been removed.
                       Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00641"
(ROM) removed.
                        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0064" is
sourceless and has been removed.
                         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH_3" (FF)
removed.
                          The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH<3>"
is sourceless and has been removed.
                           Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00631"
(ROM) removed.
                            The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0063" is
sourceless and has been removed.
                             Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH_4" (FF)
removed.
                              The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADDRESS_MATCH<4>"
is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<1>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<2>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut13" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4204" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<3>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<4>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut14" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4207" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<5>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<6>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut15" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4210" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<7>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<8>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut4" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4177" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_3" (MUX)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo3" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_4" (MUX)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo4" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_5" (MUX)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo5" is
sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_6" (MUX)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0094" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<9>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<10>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut5" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4180" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<11>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<12>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut6" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4183" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<13>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<14>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut7" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4186" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<15>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<16>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut20" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4225" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_19" (MUX)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo15"
is sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_20" (MUX)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo16"
is sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_21" (MUX)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo17"
is sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_22" (MUX)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0095" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<17>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<18>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut21" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4228" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<19>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<20>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut22" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4231" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<21>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<22>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut23" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4234" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<23>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<24>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut16" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4213" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_15" (MUX)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo12"
is sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_16" (MUX)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo13"
is sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_17" (MUX)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo14"
is sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_18" (MUX)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0096" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<25>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<26>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut17" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4216" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<27>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<28>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut18" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4219" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<29>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<30>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut19" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4222" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<31>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<32>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut8" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4189" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_7" (MUX)
removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo6" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_8" (MUX)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo7" is
sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_9" (MUX)
removed.
        The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo8" is
sourceless and has been removed.
         Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy_rn_10" (MUX)
removed.
          The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0097" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<33>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<34>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut9" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4192" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<35>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<36>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut10" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4195" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<37>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<38>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut11" (ROM)
removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4198" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<39>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<40>" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagelut" (ROM) removed.
  The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_N4163" is
sourceless and has been removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stagecy"
(MUX) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Eq_stage_cyo" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<41>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD<42>" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0083" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0181" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH_5" (FF)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH<5>" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_FRAME" (FF)
removed.
   Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0179"
(ROM) removed.
    The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0179" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH" (FF)
removed.
      The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH"
is sourceless and has been removed.
       Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0075" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0175" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE" (FF)
removed.
  The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE" is
sourceless and has been removed.
   Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT" (FF)
removed.
    The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT" is
sourceless and has been removed.
     Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME" (FF)
removed.
The signal "trimac_core/BU2/U0/N57873" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0055" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE_5" (FF)
removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE<1>" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0059_SW0"
(ROM) removed.
  The signal "trimac_core/BU2/U0/N57931" is sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_32" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERROR_N4870" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERROR" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_N16535" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID" (FF)
removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER__n0019" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER__n0018" is
sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERROR"
(FF) removed.
The signal "trimac_core/BU2/U0/N50537" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/N51594" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/CHOICE2003" is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n013210" (ROM)
removed.
The signal "trimac_core/BU2/U0/CHOICE2516" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/N65354" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/CHOICE2006" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/CHOICE2010" is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n013110" (ROM)
removed.
The signal "trimac_core/BU2/U0/CHOICE2013" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/CHOICE2017" is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n012910" (ROM)
removed.
The signal "trimac_core/BU2/U0/CHOICE2020" is sourceless and has been removed.
The signal "trimac_core/BU2/U0/CHOICE2024" is sourceless and has been removed.
 Sourceless block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n013010" (ROM)
removed.
The signal "trimac_core/BU2/U0/CHOICE2027" is sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<6>_rt1/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<6>_rt1/LUT1_L_BU
F" (BUF) removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<3>_rt1/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<3>_rt1/LUT1_L_BU
F" (BUF) removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<2>_rt/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<2>_rt/LUT1_L_BUF
" (BUF) removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<5>_rt1/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<5>_rt1/LUT1_L_BU
F" (BUF) removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<4>_rt1/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<4>_rt1/LUT1_L_BU
F" (BUF) removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00611/O" is
sourceless and has been removed.
The signal "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Ker161261/O" is
sourceless and has been removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<10>lut/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<10>lut/LUT1_L_
BUF" (BUF) removed.
The signal
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<9>lut/O" is
sourceless and has been removed.
 Sourceless block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<9>lut/LUT1_L_B
UF" (BUF) removed.
The signal "camera_incoming_fifoshift/N2334" is sourceless and has been removed.
 Sourceless block "camera_incoming_fifoshift/BU143" (MUX) removed.
  The signal "camera_incoming_fifoshift/BU143/O" is sourceless and has been
removed.
   Sourceless block "camera_incoming_fifoshift/BU143/MUXCY_L_BUF" (BUF) removed.
    The signal "camera_incoming_fifoshift/BU143/LO" is sourceless and has been
removed.
The signal "camera_incoming_fifoshift/N3420" is sourceless and has been removed.
 Sourceless block "camera_incoming_fifoshift/BU338" (MUX) removed.
  The signal "camera_incoming_fifoshift/BU338/O" is sourceless and has been
removed.
   Sourceless block "camera_incoming_fifoshift/BU338/MUXCY_L_BUF" (BUF) removed.
    The signal "camera_incoming_fifoshift/BU338/LO" is sourceless and has been
removed.
The signal "camera_incoming_fifoshift/BU138/LO" is sourceless and has been
removed.
The signal "camera_incoming_fifoshift/BU138/O" is sourceless and has been
removed.
 Sourceless block "camera_incoming_fifoshift/BU138/MUXCY_L_BUF" (BUF) removed.
The signal "camera_incoming_fifoshift/BU138/S" is sourceless and has been
removed.
 Sourceless block "camera_incoming_fifoshift/BU138" (MUX) removed.
The signal "camera_incoming_fifoshift/BU333/LO" is sourceless and has been
removed.
The signal "camera_incoming_fifoshift/BU333/O" is sourceless and has been
removed.
 Sourceless block "camera_incoming_fifoshift/BU333/MUXCY_L_BUF" (BUF) removed.
The signal "camera_incoming_fifoshift/BU333/S" is sourceless and has been
removed.
 Sourceless block "camera_incoming_fifoshift/BU333" (MUX) removed.
The signal "U_icon_pro/u_icon/icommand_sel_12" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/3/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/3/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/3/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/3/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/3/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/3/u_hce"
(ROM) removed.
The signal "U_icon_pro/u_icon/icommand_sel_9" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/6/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/6/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/6/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/6/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/6/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/6/u_hce"
(ROM) removed.
The signal "U_icon_pro/u_icon/icommand_sel_8" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/7/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/7/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/7/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/7/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/7/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/7/u_hce"
(ROM) removed.
The signal "U_icon_pro/u_icon/icommand_sel_4" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/11/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/11/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/11/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/11/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/11/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/11/u_hce"
(ROM) removed.
The signal "U_icon_pro/u_icon/icommand_sel_3" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/12/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/12/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/12/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/12/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/12/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/12/u_hce"
(ROM) removed.
The signal "U_icon_pro/u_icon/icommand_sel_2" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/13/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/13/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/13/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/13/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/13/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/13/u_hce"
(ROM) removed.
The signal "U_icon_pro/u_icon/icommand_sel_1" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/14/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/14/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/14/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/14/u_hce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/14/u_lce"
(ROM) removed.
 Sourceless block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/14/u_hce"
(ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "gmii_col" is unused and has been removed.
 Unused block "gmii_col" (PAD) removed.
The signal "gmii_crs" is unused and has been removed.
 Unused block "gmii_crs" (PAD) removed.
The signal "gmii_col_int" is unused and has been removed.
 Unused block "drive_gmii_col" (BUF) removed.
The signal "gmii_crs_int" is unused and has been removed.
 Unused block "drive_gmii_crs" (BUF) removed.
The signal "tx_ifg_delay<1>" is unused and has been removed.
 Unused block "tx_ifg_delay<1>" (PAD) removed.
The signal "tx_ifg_delay_int<7>" is unused and has been removed.
 Unused block "tx_ifg_delay_i7" (BUF) removed.
  The signal "tx_ifg_delay<7>" is unused and has been removed.
   Unused block "tx_ifg_delay<7>" (PAD) removed.
The signal "tx_ifg_delay_int<6>" is unused and has been removed.
 Unused block "tx_ifg_delay_i6" (BUF) removed.
  The signal "tx_ifg_delay<6>" is unused and has been removed.
   Unused block "tx_ifg_delay<6>" (PAD) removed.
The signal "tx_ifg_delay_int<1>" is unused and has been removed.
 Unused block "tx_ifg_delay_i1" (BUF) removed.
The signal "tx_ifg_delay<5>" is unused and has been removed.
 Unused block "tx_ifg_delay<5>" (PAD) removed.
The signal "tx_ifg_delay_int<5>" is unused and has been removed.
 Unused block "tx_ifg_delay_i5" (BUF) removed.
The signal "tx_ifg_delay_int<0>" is unused and has been removed.
 Unused block "tx_ifg_delay_i0" (BUF) removed.
  The signal "tx_ifg_delay<0>" is unused and has been removed.
   Unused block "tx_ifg_delay<0>" (PAD) removed.
The signal "tx_ifg_delay_int<4>" is unused and has been removed.
 Unused block "tx_ifg_delay_i4" (BUF) removed.
  The signal "tx_ifg_delay<4>" is unused and has been removed.
   Unused block "tx_ifg_delay<4>" (PAD) removed.
The signal "tx_ifg_delay_int<3>" is unused and has been removed.
 Unused block "tx_ifg_delay_i3" (BUF) removed.
  The signal "tx_ifg_delay<3>" is unused and has been removed.
   Unused block "tx_ifg_delay<3>" (PAD) removed.
The signal "tx_ifg_delay_int<2>" is unused and has been removed.
 Unused block "tx_ifg_delay_i2" (BUF) removed.
  The signal "tx_ifg_delay<2>" is unused and has been removed.
   Unused block "tx_ifg_delay<2>" (PAD) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_cmd/u_command_sel/i4/fi/11/u_lut"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_cmd/u_command_sel/i4/fi/12/u_lut"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_cmd/u_command_sel/i4/fi/13/u_lut"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_cmd/u_command_sel/i4/fi/14/u_lut"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_cmd/u_command_sel/i4/fi/3/u_lut"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_cmd/u_command_sel/i4/fi/6/u_lut"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_cmd/u_command_sel/i4/fi/7/u_lut"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/1/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/10/u_hce"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/15/u_hce"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/2/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/4/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/5/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/8/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/0/f_cmd/9/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/1/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/10/u_hce"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/15/u_hce"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/2/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/4/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/5/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/8/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/1/f_cmd/9/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/1/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/10/u_hce"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/15/u_hce"
(ROM) removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/2/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/4/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/5/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/8/u_hce" (ROM)
removed.
Unused block "U_icon_pro/icon_pro/u_icon/u_ctrl_out/f_ncp/2/f_cmd/9/u_hce" (ROM)
removed.
Unused block "camera_incoming_fifoshift/BU142" (ROM) removed.
Unused block "camera_incoming_fifoshift/BU337" (ROM) removed.
Unused block "camera_myfifo/GND" (ZERO) removed.
Unused block "camera_myfifo/VCC" (ONE) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_Ker185081" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_Ker185151" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00041" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00071" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00081" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00091" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00101" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00111" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00121" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00131" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n00141" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n002124" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX__n002174_SW0" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n00041" (ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_4" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_5" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_6" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_7" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_Mmux_FORCE_QUIET_Result16_G"
(ROM) removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TX_ER_Result1" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_Ker165331"
(ROM) removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERROR_ClkEn_INV1
" (ROM) removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERROR" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER__n00181" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER__n00191" (ROM)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH_0" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH_1" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH_2" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH_3" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_BROADCAST_MATCH_4" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Ker160901"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_Ker161261"
(ROM) removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE_0" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE_1" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE_3" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_PAUSE_4" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00551" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00611" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00751" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0087" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n01751" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0179_SW0"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n01811" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_0" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_1" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_10" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_11" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_12" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_13" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_14" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_15" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_16" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_17" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_18" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_19" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_2" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_20" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_21" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_22" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_23" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_24" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_25" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_26" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_27" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_28" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_29" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_3" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_30" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_31" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_32" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_33" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_34" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_35" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_36" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_37" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_38" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_39" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_4" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_40" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_41" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_42" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_43" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_44" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_45" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_46" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_47" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_5" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_6" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_7" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_8" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_PAUSE_ADD_HELD_9" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_19" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_21" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_22" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_BYTECNTSRL" () removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_CRS" (FF) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_0" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_1" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_10" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_12" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_13" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3__n00011"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_4" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<2>_rt" (ROM)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<3>_rt1" (ROM)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<4>_rt1" (ROM)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<5>_rt1" (ROM)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<6>_rt1" (ROM)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<7>_rt1" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker21493" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker215571" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<1>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<2>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<3>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<4>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<5>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<6>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<7>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<8>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT<9>_rt"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux__n0205_Result1"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REGPREDELGEN" ()
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_COL" (FF) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID" (FF)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19" (FF)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0246<0>lut" (ROM)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<10>lut" (ROM)
removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<9>lut" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n00951" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01231" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01294" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01299" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01304" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01309" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01314" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01319" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01324" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01329" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01881" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01981" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0424_SW0" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n04271" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n04431" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0455_SW0" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n04571" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n046115" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n046173_SW0" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n04711" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05121" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05131" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05231" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05241" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05251" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05271" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05281" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n06721" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n06731" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n06741" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n06751" (ROM)
removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd1-In_SW0"
(ROM) removed.
Unused block "trimac_core/BU2/U0/TRIMAC_INST__n00031" (ROM) removed.
Unused block "trimac_core/GND" (ZERO) removed.
Unused block "trimac_core/VCC" (ONE) removed.
Unused block
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_inst_cy_32"
(MUX) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/GND
VCC 		U_icon_pro/VCC
LUT4 		U_icon_pro/icon_pro/u_icon/u_stat/f_stat/3/u_stat
LUT3 		U_icon_pro/icon_pro/u_icon/u_tdo_mux/i4/fj/3/u_lut3
LUT3 		U_icon_pro/icon_pro/u_icon/u_tdo_mux/i4/fj/4/u_lut3
LUT3 		U_icon_pro/icon_pro/u_icon/u_tdo_mux/i4/fj/5/u_lut3
LUT3 		U_icon_pro/icon_pro/u_icon/u_tdo_mux/i4/fj/6/u_lut3
GND 		U_ila_pro_0/GND
VCC 		U_ila_pro_0/VCC
LUT4 		U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/f_sstat/7/i_stat/u_stat
LUT3 		U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_smux/i5/fj/10/u_lut3
LUT3 		U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_smux/i5/fj/11/u_lut3
LUT3 		U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_smux/i5/fj/12/u_lut3
LUT3 		U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_smux/i5/fj/13/u_lut3
LUT3 		U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_smux/i5/fj/14/u_lut3
LUT3 		U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_smux/i5/fj/15/u_lut3
LUT3 		U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_smux/i5/fj/7/u_lut3
GND 		U_ila_pro_1/GND
VCC 		U_ila_pro_1/VCC
LUT4 		U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/f_sstat/7/i_stat/u_stat
LUT3 		U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_smux/i5/fj/10/u_lut3
LUT3 		U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_smux/i5/fj/11/u_lut3
LUT3 		U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_smux/i5/fj/12/u_lut3
LUT3 		U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_smux/i5/fj/13/u_lut3
LUT3 		U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_smux/i5/fj/14/u_lut3
LUT3 		U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_smux/i5/fj/15/u_lut3
LUT3 		U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_smux/i5/fj/7/u_lut3
GND 		U_ila_pro_2/GND
VCC 		U_ila_pro_2/VCC
LUT4 		U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/f_sstat/7/i_stat/u_stat
LUT3 		U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_smux/i5/fj/10/u_lut3
LUT3 		U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_smux/i5/fj/11/u_lut3
LUT3 		U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_smux/i5/fj/12/u_lut3
LUT3 		U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_smux/i5/fj/13/u_lut3
LUT3 		U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_smux/i5/fj/14/u_lut3
LUT3 		U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_smux/i5/fj/15/u_lut3
LUT3 		U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_smux/i5/fj/7/u_lut3
GND 		XST_GND
VCC 		XST_VCC
GND 		camera_incoming_fifoshift/GND
VCC 		camera_incoming_fifoshift/VCC
GND 		camera_myfifo/BU2/XST_GND
VCC 		camera_myfifo/BU2/XST_VCC
FDC 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_ENABLE_REG
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX
   optimized to 0
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_PAUSE_REQ1
FDC 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_ENABLE_REG
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_0
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_1
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_10
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_11
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_12
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_13
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_14
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_15
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_16
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_17
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_18
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_19
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_2
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_20
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_21
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_22
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_23
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_24
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_25
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_26
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_27
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_28
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_29
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_3
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_30
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_31
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_32
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_33
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_34
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_35
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_36
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_37
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_38
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_39
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_4
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_40
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_41
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_42
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_43
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_44
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_45
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_46
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_47
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_5
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_6
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_7
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_8
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_9
   optimized to 0
LUT3_D 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n00021
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n00021/LUT3_D_BUF
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n00081
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE__n001447
FDC 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_UNDERRUN_INT
   optimized to 0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_UNDERRUN_OUT1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_VLAN_ENABLE_OUT1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<0>125_SW1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<0>50
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<0>61
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<1>21
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<1>4
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<1>68
LUT4_L 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<1>84_SW0
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<1>84_SW0/LUT4_L_BUF
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<2>21
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<2>4
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<2>62
LUT4_L 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<2>77_SW0
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<2>77_SW0/LUT4_L_BUF
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<3>4
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<3>55
LUT3_L 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<3>78_SW0
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<3>78_SW0/LUT3_L_BUF
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<4>21
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<4>4
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<4>62
LUT4_L 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<4>77_SW0
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<4>77_SW0/LUT4_L_BUF
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<5>21
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<5>4
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<5>62
LUT4_L 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<5>77_SW0
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<5>77_SW0/LUT4_L_BUF
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<6>21
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<6>4
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<6>68
LUT4_L 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<6>84_SW0
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<6>84_SW0/LUT4_L_BUF
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<7>4
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<7>43
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX__n0014<7>52
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_FLOW__n00021
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_FLOW__n00031
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_LOAD1
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_LOAD1
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_Ker178481
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN__n0013<0>0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN__n0013<1>0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN__n0013<2>0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN__n0013<3>0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RXD_Result<0>39_SW0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RXD_Result<1>39_SW0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RXD_Result<2>39_SW0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RXD_Result<3>39_SW0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RXD_Result<4>39_SW0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RXD_Result<5>39_SW0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RXD_Result<6>39_SW0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RXD_Result<7>39_SW0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RX_ER_Result1
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RX_ER_Result43_F
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_Mmux_INT_GMII_RX_ER_Result43_G
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CRC_MODE_HELD
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH
   optimized to 0
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0083
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n0083_SW1
LUT2_L 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00841
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER__n00841/LUT2_L_BUF
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_LT_CHECK_HELD
   optimized to 0
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_DIN<3>1
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_DIN<5>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD__n00001
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD
   optimized to 0
LUT1 		trimac_core/BU2/U0/TRIMAC_INST_SPEED_IS_10_1001
LUT1_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_IFG_DELAY_HELD<1>_rt
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_IFG_DELAY_HELD<1>_rt/LUT1_L_BUF
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_HALF_DUPLEX
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_IFG_DEL_EN
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_VLAN_ENABLE
   optimized to 0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_0__n00011
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_1__n00011
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_4__n00011
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_5__n00011
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_6__n00011
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_7__n00011
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_DIN<3>1
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_DIN<5>1
FDPE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BURST_START
   optimized to 1
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ETSCSH
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ETST
   optimized to 0
FDP 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2
   optimized to 1
LUT3_L
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_Mmux__n0001_Result<1>16_
SW0
LUT3_L
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_Mmux__n0001_Result<4>16_
SW0
LUT3_L
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_Mmux__n0001_Result<5>16_
SW0
LUT3_L
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_Mmux__n0001_Result<6>16_
SW0
LUT3_L
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_Mmux__n0001_Result<7>16_
SW0
LUT3
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_Mmux__n0001_Result<8>_SW
0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_4
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_5
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_6
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_7
   optimized to 0
LUT3_D 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING1
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING1/LUT3_D_BUF
LUT4_D 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_COL1
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_COL1/LUT4_D_BUF
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN
   optimized to 0
LUT1_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<3>_rt
LOCALBUF
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<3>_rt/LUT1_L_BU
F
LUT1_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<4>_rt
LOCALBUF
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<4>_rt/LUT1_L_BU
F
LUT1_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<5>_rt
LOCALBUF
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<5>_rt/LUT1_L_BU
F
LUT1_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<6>_rt
LOCALBUF
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<6>_rt/LUT1_L_BU
F
LUT1 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED<7>_rt
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_2
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7
   optimized to 0
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100__n00001
LUT4_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER11
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER11/LUT4_L_BUF
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN
   optimized to 0
LUT3_D 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker215181
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Ker215181/LUT3_D_BUF
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_0
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_1
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_2
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_3
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_4
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_5
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_6
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_7
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_8
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_9
   optimized to 0
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux__n0040_Result<4>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux__n0040_Result<5>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux__n0040_Result<6>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_Mmux__n0040_Result<7>1
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL
   optimized to 0
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN
   optimized to 0
FDCE 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_STOP_EXTENSION
   optimized to 0
LUT1_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<0>lut
LOCALBUF
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<0>lut/LUT1_L_
BUF
LUT1_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<2>lut
LOCALBUF
		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<2>lut/LUT1_L_
BUF
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<0>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<1>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<2>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<3>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<4>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<5>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<6>1
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0039<7>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0100<3>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<0>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<1>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<2>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<3>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<4>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<5>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<6>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<7>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<8>1
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n0151<9>1
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01531
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n016121
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n017125
LUT3_D 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01731
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01731/LUT3_D_BUF
LUT3_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01791
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01791/LUT3_L_BUF
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01791_SW0
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n01961
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n035012
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n046173
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n046181
LUT4_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n046212
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n046212/LUT4_L_BUF
LUT3 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n04629
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n04641
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n047513
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n047532
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n047583_SW0
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05101
LUT4_L 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05111
LOCALBUF 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05111/LUT4_L_BUF
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1__n05311
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_Ker218231
FDC 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd4
   optimized to 0
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd4-In
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd4-In_SW0
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_TX_STATE_FFd2-In_SW0
LUT4 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_TX_STATE_FFd3-In25
LUT2 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN__n00341
GND 		trimac_core/BU2/U0/XST_GND
VCC 		trimac_core/BU2/U0/XST_VCC
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_inst_cy_7
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_inst_cy_0
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<0>cy
XORCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<1>_xor
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<1>cy
XORCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<7>_xor
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<7>cy
XORCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<6>_xor
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<6>cy
XORCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<5>_xor
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<5>cy
XORCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<4>_xor
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<4>cy
MUXCY 		trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_STATE_MACH__n0538<3>cy

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| LED_0                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| LED_1                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| LED_2                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| LED_3                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| clk100                             | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| gmii_rx_clk                        | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| gmii_rx_dv                         | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rx_er                         | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rxd<0>                        | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rxd<1>                        | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rxd<2>                        | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rxd<3>                        | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rxd<4>                        | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rxd<5>                        | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rxd<6>                        | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_rxd<7>                        | IOB     | INPUT     | LVTTL       |          |      | INFF1    |          | IFD   |
| gmii_tx_clk                        | IOB     | OUTPUT    | LVTTL       | 12       | FAST | OUTDDR   |          |       |
| gmii_tx_en                         | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_tx_er                         | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_txd<0>                        | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_txd<1>                        | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_txd<2>                        | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_txd<3>                        | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_txd<4>                        | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_txd<5>                        | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_txd<6>                        | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| gmii_txd<7>                        | IOB     | OUTPUT    | LVTTL       | 8        | SLOW | OFF1     |          |       |
| mii_tx_clk                         | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| pause_req                          | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| pause_val<0>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<1>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<2>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<3>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<4>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<5>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<6>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<7>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<8>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<9>                       | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<10>                      | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<11>                      | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<12>                      | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<13>                      | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<14>                      | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| pause_val<15>                      | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| phy_reset                          | IOB     | OUTPUT    | LVTTL       | 8        | SLOW |          |          |       |
| reset                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| rx_clk                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| tx_clk                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/p
d_rpm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/p
d_rpm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd
_rpm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rp
m
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rp
m
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_r
pm
U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/p
d_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/p
d_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd
_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rp
m
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rp
m
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_r
pm
U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_ma
tch/pd_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/p
d_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/p
d_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd
_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rp
m
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rp
m
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_r
pm
U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Additional Device Resource Counts
----------------------------------------------
Number of JTAG Gates for IOBs = 49
Number of Equivalent Gates for Design = 5,168,736
Number of RPM Macros = 27
Number of Hard Macros = 0
GT10 = 0
GT = 0
CAPTUREs = 0
BSCANs = 1
STARTUPs = 0
PCILOGICs = 0
DCMs = 1
GCLKs = 5
ICAPs = 0
18X18 Multipliers = 0
Block RAMs = 78
TBUFs = 0
JTAGPPCs = 0
CLK_Ps = 0
CLK_Ns = 0
GTOPADs = 0
GTIPADs = 0
PPC405s = 0
Total Registers (Flops & Latches in Slices & IOBs) not driven by LUTs = 1195
IOB Dual-Rate Flops not driven by LUTs = 0
IOB Dual-Rate Flops = 1
IOB Slave Pads = 0
IOB Master Pads = 0
IOB Latches not driven by LUTs = 0
IOB Latches = 0
IOB Flip Flops not driven by LUTs = 36
IOB Flip Flops = 36
Unbonded IOBs = 0
Bonded IOBs = 49
Total Shift Registers = 261
Static Shift Registers = 52
Dynamic Shift Registers = 209
16x1 ROMs = 0
16x1 RAMs = 0
32x1 RAMs = 0
Dual Port RAMs = 0
MUXFs = 463
MULT_ANDs = 0
4 input LUTs used as Route-Thrus = 382
4 input LUTs = 2149
Slice Latches not driven by LUTs = 0
Slice Latches = 0
Slice Flip Flops not driven by LUTs = 1159
Slice Flip Flops = 1895
Slices = 2066
Number of LUT signals with 4 loads = 67
Number of LUT signals with 3 loads = 46
Number of LUT signals with 2 loads = 215
Number of LUT signals with 1 load = 1685
NGM Average fanout of LUT = 2.33
NGM Maximum fanout of LUT = 123
NGM Average fanin for LUT = 3.0470
Number of LUT symbols = 2149
Number of IPAD symbols = 31
Number of IBUF symbols = 31
Number of FDDRRSE symbols = 1
Number of DCM symbols = 1
Number of BSCAN_VIRTEX2 symbols = 1
