# single-cycle-RVI32
This a single clock cycle RISCV that implements non privileged RVI32 base ISA
