HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG133||@W:Object flag is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/61||TBEC_RSC_decoder.sv(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/8
Implementation;Synthesis||CG133||@W:Object sumSP is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/68||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object sumSDi is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/69||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object red is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/70||MRSC_decoder.sv(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/4
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal data_out_right_up[0:15]; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/75||ecc_design.sv(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/35
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal data_out_right_down[0:15]; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/76||ecc_design.sv(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/35
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/77||ecc_design.sv(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/35
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/78||ecc_design.sv(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/35
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist prj_2_memory_sb ||prj_2_memory_sb.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/240||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock ecc_design|data_out_right_up7_inferred_clock which controls 16 sequential elements including fpga_top_design_0.modulo.data_out_right_down[0:15]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/270||ecc_design.sv(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/35
Implementation;Synthesis||MT530||@W:Found inferred clock ecc_design|data_out_right_up8_inferred_clock which controls 16 sequential elements including fpga_top_design_0.modulo.data_out_right_up[0:15]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/271||ecc_design.sv(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/35
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||prj_2_memory_sb.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/273||null;null
Implementation;Synthesis||FP130||@N: Promoting Net fpga_top_design_0.modulo.data_out_right_up7_i_0 on CLKINT  I_84 ||prj_2_memory_sb.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/387||null;null
Implementation;Synthesis||FP130||@N: Promoting Net fpga_top_design_0.modulo.data_out_right_up8_i_0 on CLKINT  I_85 ||prj_2_memory_sb.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/388||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/416||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/417||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ecc_design|data_out_right_up7_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.data_out_right_up7.||prj_2_memory_sb.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/427||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ecc_design|data_out_right_up8_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.data_out_right_up8.||prj_2_memory_sb.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/428||null;null
Implementation;Place and Route;RootName:prj_2_memory_sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||prj_2_memory_sb_layout_log.log;liberoaction://open_report/file/prj_2_memory_sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:prj_2_memory_sb
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||prj_2_memory_sb_generateBitstream.log;liberoaction://open_report/file/prj_2_memory_sb_generateBitstream.log||(null);(null)
