$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 32 % pc [31:0] $end
  $var wire 32 & alu_result [31:0] $end
  $scope module top $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 32 % pc [31:0] $end
   $var wire 32 & alu_result [31:0] $end
   $var wire 32 ' instruction [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
b00000000000000000000000000101010 &
b00000000000000000000000000000000 '
#1
1#
0$
b00000000000000000000000000000100 %
b00000000000000000000000000101110 &
b00000000010100000000000100010011 '
#2
0#
#3
1#
b00000000000000000000000000001000 %
b00000000000000000000000000110010 &
b00000000101000000000000110010011 '
#4
0#
#5
1#
b00000000000000000000000000001100 %
b00000000000000000000000000110110 &
b00000000000000000000000000000000 '
#6
0#
#7
1#
b00000000000000000000000000010000 %
b00000000000000000000000000111010 &
#8
0#
#9
1#
b00000000000000000000000000010100 %
b00000000000000000000000000111110 &
#10
0#
#11
1#
b00000000000000000000000000011000 %
b00000000000000000000000001000010 &
#12
0#
#13
1#
b00000000000000000000000000011100 %
b00000000000000000000000001000110 &
#14
0#
#15
1#
b00000000000000000000000000100000 %
b00000000000000000000000001001010 &
#16
0#
#17
1#
b00000000000000000000000000100100 %
b00000000000000000000000001001110 &
#18
0#
#19
1#
b00000000000000000000000000101000 %
b00000000000000000000000001010010 &
#20
0#
