#!SPYGLASS_PROJECT_FILE
#!VERSION 3.0
#  -------------------------------------------------------------------
#  This is a software generated project file. Manual edits to this file could be lost during the next save operation
#  Copyright Synopsys Inc.
#  Last Updated By: SpyGlass SpyGlass_vT-2022.06-1
#  Last Updated On Wed Dec 13 22:20:33 2023
#
#  -------------------------------------------------------------------

##Data Import Section

read_file -type sgdc ../script/uart_sg.sgdc
read_file -type verilog ../tb/uart_sg.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:14
read_file -type verilog ../../../user/verilog/uart/uart_apb_cfg.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:16
read_file -type verilog ../../../user/verilog/uart/uart_data_buffer.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:18
read_file -type verilog ../../../user/verilog/uart/uart_regs_wrap.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:20
read_file -type verilog ../../../user/verilog/uart/uart_top.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:22
read_file -type verilog ../../../user/verilog/uart/uart_pe_core/uart_pe_core.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:24
read_file -type verilog ../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:26
read_file -type verilog ../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:28
read_file -type verilog ../../../library/rtl_logic/edge_detect.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:30
read_file -type verilog ../../../library/rtl_logic/fifo_gen.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:32
read_file -type verilog ../../../library/rtl_logic/gray_code_gen.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:34
read_file -type verilog ../../../library/rtl_logic/interrupt_gen.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:36
read_file -type verilog ../../../library/rtl_logic/sync_ff.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/uart_sg/uart_sg.prj #LineNumber:38
read_file -type awl /home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/script/uart_top.awl

##Common Options Section

set_option projectwdir .
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no
set_option active_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff
set_option enableSV yes
set_option top uart_sg


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff


current_goal lint/lint_rtl -top uart_sg
set_goal_option default_waiver_file /home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/script/uart_top.awl


current_goal cdc/cdc_setup_check -top uart_sg
set_goal_option default_waiver_file /home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/script/uart_top.awl


current_goal cdc/cdc_verify_struct -top uart_sg
set_goal_option default_waiver_file /home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/script/uart_top.awl


current_goal cdc/cdc_verify -top uart_sg
set_goal_option default_waiver_file /home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/script/uart_top.awl

