<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>embARC: arc_cache.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 50px;">
  <td id="projectlogo"><img alt="Logo" src="embARC_Logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectnumber">2017.03</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('arc__cache_8c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">arc_cache.c File Reference<div class="ingroups"><a class="el" href="group___a_r_c___h_a_l.html">ARC HAL</a> &raquo; <a class="el" href="group___a_r_c___h_a_l___m_i_s_c.html">Internal Components</a> &raquo; <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___c_a_c_h_e.html">Cache</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>implementation of cache related functions  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="arc__cache_8h_source.html">arc_cache.h</a>&quot;</code><br />
</div>
<p><a href="arc__cache_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcache__config.html">cache_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aff6165db3fa02d1c8646031870230232"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff6165db3fa02d1c8646031870230232"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIV_ROUND_UP</b>(x, y)&#160;&#160;&#160;(((x) + (y) - 1) / (y))</td></tr>
<tr class="separator:aff6165db3fa02d1c8646031870230232"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a6f0c3d1cb5e164571bf826622a20c65e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a6f0c3d1cb5e164571bf826622a20c65e">icache_invalidate_mlines</a> (uint32_t start_addr, uint32_t size)</td></tr>
<tr class="memdesc:a6f0c3d1cb5e164571bf826622a20c65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate multi instruction cache lines  <a href="#a6f0c3d1cb5e164571bf826622a20c65e">More...</a><br /></td></tr>
<tr class="separator:a6f0c3d1cb5e164571bf826622a20c65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f9fb90008431f06fcb385d9f67fc8c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a48f9fb90008431f06fcb385d9f67fc8c">icache_lock_mlines</a> (uint32_t start_addr, uint32_t size)</td></tr>
<tr class="memdesc:a48f9fb90008431f06fcb385d9f67fc8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock multi lines in instruction cache  <a href="#a48f9fb90008431f06fcb385d9f67fc8c">More...</a><br /></td></tr>
<tr class="separator:a48f9fb90008431f06fcb385d9f67fc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efe68d04d6fd03795066a79f032059f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a3efe68d04d6fd03795066a79f032059f">icache_direct_write</a> (uint32_t cache_addr, uint32_t tag, uint32_t data)</td></tr>
<tr class="memdesc:a3efe68d04d6fd03795066a79f032059f"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly write icache internal ram  <a href="#a3efe68d04d6fd03795066a79f032059f">More...</a><br /></td></tr>
<tr class="separator:a3efe68d04d6fd03795066a79f032059f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6444cdd20acd74647d4959dea9a2dd36"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a6444cdd20acd74647d4959dea9a2dd36">icache_direct_read</a> (uint32_t cache_addr, uint32_t *tag, uint32_t *data)</td></tr>
<tr class="memdesc:a6444cdd20acd74647d4959dea9a2dd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly read icache internal ram  <a href="#a6444cdd20acd74647d4959dea9a2dd36">More...</a><br /></td></tr>
<tr class="separator:a6444cdd20acd74647d4959dea9a2dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438d802e1198870ae27d3ff22512ef20"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a438d802e1198870ae27d3ff22512ef20">icache_indirect_read</a> (uint32_t mem_addr, uint32_t *tag, uint32_t *data)</td></tr>
<tr class="memdesc:a438d802e1198870ae27d3ff22512ef20"><td class="mdescLeft">&#160;</td><td class="mdescRight">indirectly read icache internal ram  <a href="#a438d802e1198870ae27d3ff22512ef20">More...</a><br /></td></tr>
<tr class="separator:a438d802e1198870ae27d3ff22512ef20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d602ce2dc5882749c4efb11d4afd45"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a59d602ce2dc5882749c4efb11d4afd45">dcache_invalidate_mlines</a> (uint32_t start_addr, uint32_t size)</td></tr>
<tr class="memdesc:a59d602ce2dc5882749c4efb11d4afd45"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate multi data cache lines  <a href="#a59d602ce2dc5882749c4efb11d4afd45">More...</a><br /></td></tr>
<tr class="separator:a59d602ce2dc5882749c4efb11d4afd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22809d879f9791c65001e86ff559434c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a22809d879f9791c65001e86ff559434c">dcache_flush_mlines</a> (uint32_t start_addr, uint32_t size)</td></tr>
<tr class="memdesc:a22809d879f9791c65001e86ff559434c"><td class="mdescLeft">&#160;</td><td class="mdescRight">flush multi lines in data cache  <a href="#a22809d879f9791c65001e86ff559434c">More...</a><br /></td></tr>
<tr class="separator:a22809d879f9791c65001e86ff559434c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a04d4e5c837e79cc0eaffe1e462b744bc">dcache_lock_mlines</a> (uint32_t start_addr, uint32_t size)</td></tr>
<tr class="memdesc:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock multi lines in data cache  <a href="#a04d4e5c837e79cc0eaffe1e462b744bc">More...</a><br /></td></tr>
<tr class="separator:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdca8296f41bd31cc9e5643a8d24e32"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#abfdca8296f41bd31cc9e5643a8d24e32">dcache_direct_write</a> (uint32_t cache_addr, uint32_t tag, uint32_t data)</td></tr>
<tr class="memdesc:abfdca8296f41bd31cc9e5643a8d24e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly write dcache internal ram  <a href="#abfdca8296f41bd31cc9e5643a8d24e32">More...</a><br /></td></tr>
<tr class="separator:abfdca8296f41bd31cc9e5643a8d24e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10472449765a96cb2eeab9fb89f188da"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a10472449765a96cb2eeab9fb89f188da">dcache_direct_read</a> (uint32_t cache_addr, uint32_t *tag, uint32_t *data)</td></tr>
<tr class="memdesc:a10472449765a96cb2eeab9fb89f188da"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly read dcache internal ram  <a href="#a10472449765a96cb2eeab9fb89f188da">More...</a><br /></td></tr>
<tr class="separator:a10472449765a96cb2eeab9fb89f188da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a9c6a7e168e8daf46938f6c8a63318e1f">dcache_indirect_read</a> (uint32_t mem_addr, uint32_t *tag, uint32_t *data)</td></tr>
<tr class="memdesc:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">indirectly read dcache internal ram  <a href="#a9c6a7e168e8daf46938f6c8a63318e1f">More...</a><br /></td></tr>
<tr class="separator:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bda12adc92ba421f24f6e836051db9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8c.html#a6bda12adc92ba421f24f6e836051db9c">arc_cache_init</a> (void)</td></tr>
<tr class="memdesc:a6bda12adc92ba421f24f6e836051db9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">initialize cache  <a href="#a6bda12adc92ba421f24f6e836051db9c">More...</a><br /></td></tr>
<tr class="separator:a6bda12adc92ba421f24f6e836051db9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a98779117cb72be47252a8b4cba17364f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98779117cb72be47252a8b4cba17364f"></a>
static struct <a class="el" href="structcache__config.html">cache_config</a> <br class="typebreak" />
icache_config&#160;</td><td class="memItemRight" valign="bottom"><b>dcache_config</b></td></tr>
<tr class="separator:a98779117cb72be47252a8b4cba17364f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>implementation of cache related functions </p>

<p>Definition in file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a6bda12adc92ba421f24f6e836051db9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void arc_cache_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>initialize cache </p>
<ol type="1">
<li>invalidate icache and dcache</li>
<li>Only support ARCv2 cache </li>
</ol>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00390">390</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00130">AUX_BCR_D_CACHE</a>, <a class="el" href="arc_8h_source.html#l00134">AUX_BCR_I_CACHE</a>, <a class="el" href="arc__cache_8h_source.html#l00071">DC_CTRL_DISABLE_FLUSH_LOCKED</a>, <a class="el" href="arc__cache_8h_source.html#l00074">DC_CTRL_INDIRECT_ACCESS</a>, <a class="el" href="arc__cache_8h_source.html#l00069">DC_CTRL_INVALID_FLUSH</a>, <a class="el" href="arc__cache_8h_source.html#l00217">dcache_enable()</a>, <a class="el" href="arc__cache_8h_source.html#l00188">dcache_invalidate()</a>, <a class="el" href="arc__cache_8h_source.html#l00053">IC_CTRL_IC_ENABLE</a>, <a class="el" href="arc__cache_8h_source.html#l00096">icache_enable()</a>, and <a class="el" href="arc__cache_8h_source.html#l00114">icache_invalidate()</a>.</p>

</div>
</div>
<a class="anchor" id="a10472449765a96cb2eeab9fb89f188da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dcache_direct_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly read dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,dcache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00346">346</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00386">AUX_DC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00393">AUX_DC_DATA</a>, <a class="el" href="arc_8h_source.html#l00391">AUX_DC_RAM_ADDR</a>, <a class="el" href="arc_8h_source.html#l00392">AUX_DC_TAG</a>, <a class="el" href="arc__cache_8h_source.html#l00074">DC_CTRL_INDIRECT_ACCESS</a>, and <a class="el" href="arc__cache_8h_source.html#l00180">dcache_available()</a>.</p>

</div>
</div>
<a class="anchor" id="abfdca8296f41bd31cc9e5643a8d24e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dcache_direct_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly write dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,dcache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tag</td><td>cache tag to write </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>cache data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00324">324</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00386">AUX_DC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00393">AUX_DC_DATA</a>, <a class="el" href="arc_8h_source.html#l00391">AUX_DC_RAM_ADDR</a>, <a class="el" href="arc_8h_source.html#l00392">AUX_DC_TAG</a>, <a class="el" href="arc__cache_8h_source.html#l00074">DC_CTRL_INDIRECT_ACCESS</a>, and <a class="el" href="arc__cache_8h_source.html#l00180">dcache_available()</a>.</p>

</div>
</div>
<a class="anchor" id="a22809d879f9791c65001e86ff559434c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dcache_flush_mlines </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>flush multi lines in data cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be flushed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00245">245</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00386">AUX_DC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00390">AUX_DC_FLDL</a>, <a class="el" href="arc__exception_8c_source.html#l00475">cpu_lock_save()</a>, <a class="el" href="arc__exception_8c_source.html#l00485">cpu_unlock_restore()</a>, <a class="el" href="arc__cache_8h_source.html#l00072">DC_CTRL_FLUSH_STATUS</a>, and <a class="el" href="arc__cache_8h_source.html#l00180">dcache_available()</a>.</p>

<p>Referenced by <a class="el" href="example_2baremetal_2arc__feature_2cache_2main_8c_source.html#l00073">__attribute__()</a>.</p>

</div>
</div>
<a class="anchor" id="a9c6a7e168e8daf46938f6c8a63318e1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dcache_indirect_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mem_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>indirectly read dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_addr,memory</td><td>address(tag+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00368">368</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00386">AUX_DC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00393">AUX_DC_DATA</a>, <a class="el" href="arc_8h_source.html#l00391">AUX_DC_RAM_ADDR</a>, <a class="el" href="arc_8h_source.html#l00392">AUX_DC_TAG</a>, <a class="el" href="arc__cache_8h_source.html#l00074">DC_CTRL_INDIRECT_ACCESS</a>, <a class="el" href="arc__cache_8h_source.html#l00075">DC_CTRL_OP_SUCCEEDED</a>, and <a class="el" href="arc__cache_8h_source.html#l00180">dcache_available()</a>.</p>

</div>
</div>
<a class="anchor" id="a59d602ce2dc5882749c4efb11d4afd45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dcache_invalidate_mlines </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate multi data cache lines </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in data cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be invalidated </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00206">206</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00386">AUX_DC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00388">AUX_DC_IVDL</a>, <a class="el" href="arc__exception_8c_source.html#l00475">cpu_lock_save()</a>, <a class="el" href="arc__exception_8c_source.html#l00485">cpu_unlock_restore()</a>, <a class="el" href="arc__cache_8h_source.html#l00072">DC_CTRL_FLUSH_STATUS</a>, and <a class="el" href="arc__cache_8h_source.html#l00180">dcache_available()</a>.</p>

<p>Referenced by <a class="el" href="example_2baremetal_2arc__feature_2cache_2main_8c_source.html#l00073">__attribute__()</a>.</p>

</div>
</div>
<a class="anchor" id="a04d4e5c837e79cc0eaffe1e462b744bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dcache_lock_mlines </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock multi lines in data cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in data cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00283">283</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00386">AUX_DC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00387">AUX_DC_LDL</a>, <a class="el" href="arc__exception_8c_source.html#l00475">cpu_lock_save()</a>, <a class="el" href="arc__exception_8c_source.html#l00485">cpu_unlock_restore()</a>, <a class="el" href="arc__cache_8h_source.html#l00075">DC_CTRL_OP_SUCCEEDED</a>, and <a class="el" href="arc__cache_8h_source.html#l00180">dcache_available()</a>.</p>

<p>Referenced by <a class="el" href="example_2baremetal_2arc__feature_2cache_2main_8c_source.html#l00073">__attribute__()</a>.</p>

</div>
</div>
<a class="anchor" id="a6444cdd20acd74647d4959dea9a2dd36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t icache_direct_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly read icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,icache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read (tag+index+lock bit+valid bit) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00160">160</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00379">AUX_IC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00384">AUX_IC_DATA</a>, <a class="el" href="arc_8h_source.html#l00382">AUX_IC_RAM_ADDR</a>, <a class="el" href="arc_8h_source.html#l00383">AUX_IC_TAG</a>, <a class="el" href="arc__cache_8h_source.html#l00056">IC_CTRL_INDIRECT_ACCESS</a>, and <a class="el" href="arc__cache_8h_source.html#l00087">icache_available()</a>.</p>

</div>
</div>
<a class="anchor" id="a3efe68d04d6fd03795066a79f032059f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t icache_direct_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly write icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,icache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tag</td><td>cache tag to write (tag+lock bit+valid bit) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>cache data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00138">138</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00379">AUX_IC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00384">AUX_IC_DATA</a>, <a class="el" href="arc_8h_source.html#l00382">AUX_IC_RAM_ADDR</a>, <a class="el" href="arc_8h_source.html#l00383">AUX_IC_TAG</a>, <a class="el" href="arc__cache_8h_source.html#l00056">IC_CTRL_INDIRECT_ACCESS</a>, and <a class="el" href="arc__cache_8h_source.html#l00087">icache_available()</a>.</p>

</div>
</div>
<a class="anchor" id="a438d802e1198870ae27d3ff22512ef20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t icache_indirect_read </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mem_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>indirectly read icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_addr,memory</td><td>address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00182">182</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00379">AUX_IC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00384">AUX_IC_DATA</a>, <a class="el" href="arc_8h_source.html#l00382">AUX_IC_RAM_ADDR</a>, <a class="el" href="arc_8h_source.html#l00383">AUX_IC_TAG</a>, <a class="el" href="arc__cache_8h_source.html#l00056">IC_CTRL_INDIRECT_ACCESS</a>, <a class="el" href="arc__cache_8h_source.html#l00057">IC_CTRL_OP_SUCCEEDED</a>, and <a class="el" href="arc__cache_8h_source.html#l00087">icache_available()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f0c3d1cb5e164571bf826622a20c65e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t icache_invalidate_mlines </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate multi instruction cache lines </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in instruction cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be invalidated </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00062">62</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00381">AUX_IC_IVIL</a>, <a class="el" href="arc__exception_8c_source.html#l00475">cpu_lock_save()</a>, <a class="el" href="arc__exception_8c_source.html#l00485">cpu_unlock_restore()</a>, and <a class="el" href="arc__cache_8h_source.html#l00087">icache_available()</a>.</p>

</div>
</div>
<a class="anchor" id="a48f9fb90008431f06fcb385d9f67fc8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t icache_lock_mlines </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock multi lines in instruction cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in instruction cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed (cache already locked or other reasons) </dd></dl>

<p>Definition at line <a class="el" href="arc__cache_8c_source.html#l00098">98</a> of file <a class="el" href="arc__cache_8c_source.html">arc_cache.c</a>.</p>

<p>References <a class="el" href="arc_8h_source.html#l00379">AUX_IC_CTRL</a>, <a class="el" href="arc_8h_source.html#l00380">AUX_IC_LIL</a>, <a class="el" href="arc__exception_8c_source.html#l00475">cpu_lock_save()</a>, <a class="el" href="arc__exception_8c_source.html#l00485">cpu_unlock_restore()</a>, <a class="el" href="arc__cache_8h_source.html#l00057">IC_CTRL_OP_SUCCEEDED</a>, and <a class="el" href="arc__cache_8h_source.html#l00087">icache_available()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_50526d25fa03077c0daec69aea47e99d.html">arc</a></li><li class="navelem"><a class="el" href="arc__cache_8c.html">arc_cache.c</a></li>
    <li class="footer">Generated on Tue Apr 11 2017 15:31:51 for embARC by
    <a href="http://www.synopsys.com">
    <img class="footer" src="pic/snps_logo.png" alt="snps_logo"/></a>. All Rights Reserved. </li>
  </ul>
</div>
</body>
</html>
