[N
20
15
8 iInstExt
3
6 design
8
10 ADDR_WIDTH
4
1 N
18
5 mixed
6
3 rtl
2
11 nbit_2t1mux
11
20 nbit_addersubtracter
14
9 structure
13
14 mips_processor
9
13 nbit_register
20
12 OUTPUT_TRACE
17
2 tb
12
11 nbit_4t1mux
1
117 /home/lincolnh/lincolnh/cpre381/Project1/mips-single-cycle-processor/cpre381-toolflow/containers/sim_container_0/work
10
19 nbit_lookaheadadder
7
10 DATA_WIDTH
5
3 mem
19
9 gCLK_HPER
16
9 iInstAddr
]
[G
1
2
3
1
4
1
0
5
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
16
0
0 0
0
0
]
[G
1
2
3
3
4
1
0
32
0
0 0
0
0
]
[G
1
17
18
1
20
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
8
1
0
10
0
0 0
0
0
]
[G
1
9
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
18
1
19
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
17
18
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
14
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
7
1
0
32
0
0 0
0
0
]
[P
1
13
14
15
16
1
0
0
]
