\BOOKMARK [0][-]{chapter.1}{Laboratorio 1: Power Estimation: probabilistic techniques}{}% 1
\BOOKMARK [1][-]{section.1.1}{Probability and Activity Calculation: Simple Logic Gates}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Probability and Activity Calculation: Half and full adder}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{RCA synthesis and power analysis}{chapter.1}% 4
\BOOKMARK [0][-]{chapter.2}{Laboratorio 2: FSM State Assignment and VHDL Synthesis}{}% 5
\BOOKMARK [1][-]{section.2.1}{FSM State Assignment}{chapter.2}% 6
\BOOKMARK [1][-]{section.2.2}{VHDL synthesis}{chapter.2}% 7
