0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/ALU.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv,,ALU,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv,,IMMED_GEN,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/Branch_addr_gen/Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv,,BRANCH_ADDR_GEN,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/Branch_cond_gen/Branch_cond_gen.srcs/sources_1/new/BRANCH_COND_GEN.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/OTTERWRAPPER.srcs/sources_1/new/CSR.sv,,BRANCH_COND_GEN,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/CU_DCDR.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/CU_FSM.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/CU_FSM.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/ALU_IMMED_GEN/ALU_IMMED_GEN.srcs/sources_1/new/IMMED_GEN.sv,,CU_FSM,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/OTTERMCU.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv,,OTTERMCU,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/alu_muxA.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/alu_muxB.sv,,alu_muxA,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/alu_muxB.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv,,alu_muxB,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/rf_mux.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv,,rf_mux,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/MUX.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/OTTERMCU.sv,,MUX,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/PC.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/alu_muxA.sv,,PC,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/HW2_PC_MUX/HW2_PC_MUX.srcs/sources_1/new/top_pc.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/OTTERWRAPPER.srcs/sim_1/new/otterMCU_TB.sv,,top_pc,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/OTTERWRAPPER.sim/sim_1/behav/xsim/glbl.v,1707096319,verilog,,,,glbl,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/OTTERWRAPPER.srcs/sim_1/new/otterMCU_TB.sv,1707096319,systemVerilog,,,,otterMCU_TB,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/OTTERWRAPPER.srcs/sources_1/new/CSR.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/CU_DCDR.sv,,CSR,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/OTTERWRAPPER.srcs/sources_1/new/intrpt_and.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/otter_memory_v1_07.sv,,intrpt_and,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/otter_memory_v1_07.sv,1707097360,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/reg_file/reg_file.srcs/sources_1/new/reg_file.sv,,Memory,,uvm,,,,,,
C:/Users/austi/OneDrive/Documents/GitHub/Basys3/reg_file/reg_file.srcs/sources_1/new/reg_file.sv,1707096319,systemVerilog,,C:/Users/austi/OneDrive/Documents/GitHub/Basys3/CU_FSM.srcs/sources_1/new/rf_mux.sv,,reg_file,,uvm,,,,,,
