

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2'
================================================================
* Date:           Tue Oct  8 21:19:31 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.760 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      513|  20.000 ns|  5.130 us|    2|  513|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1081_2  |        0|      511|         2|          1|          1|  0 ~ 511|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       64|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1081_fu_104_p2  |         +|   0|  0|  13|           6|           1|
    |icmp_ln1081_fu_93_p2  |      icmp|   0|  0|  13|           6|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          13|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_dynamic_curInSize  |   9|          2|    6|         12|
    |dynamic_curInSize_2_fu_44           |   9|          2|    6|         12|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|   14|         28|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  1|   0|    1|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |  1|   0|    1|          0|
    |dynamic_curInSize_2_fu_44  |  6|   0|    6|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  9|   0|    9|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_VITIS_LOOP_1081_2|  return value|
|zext_ln1069            |   in|    5|     ap_none|                                        zext_ln1069|        scalar|
|dynamic_lens_address0  |  out|    9|   ap_memory|                                       dynamic_lens|         array|
|dynamic_lens_ce0       |  out|    1|   ap_memory|                                       dynamic_lens|         array|
|dynamic_lens_we0       |  out|    1|   ap_memory|                                       dynamic_lens|         array|
|dynamic_lens_d0        |  out|    5|   ap_memory|                                       dynamic_lens|         array|
|order_address0         |  out|    5|   ap_memory|                                              order|         array|
|order_ce0              |  out|    1|   ap_memory|                                              order|         array|
|order_q0               |   in|    5|   ap_memory|                                              order|         array|
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+

