{"vcs1":{"timestamp_begin":1731059118.967477644, "rt":3.40, "ut":1.50, "st":0.31}}
{"vcselab":{"timestamp_begin":1731059122.439520167, "rt":0.97, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1731059123.481331203, "rt":0.32, "ut":0.12, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731059118.349130147}
{"VCS_COMP_START_TIME": 1731059118.349130147}
{"VCS_COMP_END_TIME": 1731059127.093928399}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334908}}
{"stitch_vcselab": {"peak_mem": 231624}}
