static void T_1 T_2 * F_1 ( int V_1 )\r\n{\r\nreturn ( void T_2 * ) ( ( V_1 < 8 ) ? F_2 ( V_1 ) : F_3 ( V_1 ) ) ;\r\n}\r\nstatic int T_1 F_4 ( int V_1 )\r\n{\r\nif ( V_1 < 8 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_5 ( int V_1 , T_3 V_2 , T_3 V_3 ,\r\nT_4 V_4 , T_4 V_5 , int V_6 )\r\n{\r\nvoid T_2 * V_7 = F_1 ( V_1 ) ;\r\nT_3 V_8 ;\r\nV_2 &= 0xffff0000 ;\r\nV_8 = ( ( V_3 - 1 ) & 0xffff0000 ) | ( V_5 << 8 ) | ( V_4 << 4 ) | 1 ;\r\nF_6 ( V_2 , V_7 + V_9 ) ;\r\nF_6 ( V_8 , V_7 + V_10 ) ;\r\nif ( F_4 ( V_1 ) ) {\r\nif ( V_6 < 0 )\r\nV_6 = V_2 ;\r\nF_6 ( V_6 & 0xffff0000 , V_7 + V_11 ) ;\r\nF_6 ( 0 , V_7 + V_12 ) ;\r\n}\r\n}\r\nvoid T_1 F_7 ( void )\r\n{\r\nvoid T_2 * V_7 ;\r\nint V_13 ;\r\nint V_14 ;\r\nfor ( V_13 = 0 ; V_13 < 14 ; V_13 ++ ) {\r\nV_7 = F_1 ( V_13 ) ;\r\nF_6 ( 0 , V_7 + V_9 ) ;\r\nF_6 ( 0 , V_7 + V_10 ) ;\r\nif ( F_4 ( V_13 ) ) {\r\nF_6 ( 0 , V_7 + V_11 ) ;\r\nF_6 ( 0 , V_7 + V_12 ) ;\r\n}\r\n}\r\nV_15 . V_16 = V_17 ;\r\nif ( F_8 () == 0 )\r\nV_7 = ( void T_2 * ) V_18 ;\r\nelse\r\nV_7 = ( void T_2 * ) V_19 ;\r\nfor ( V_13 = 0 , V_14 = 0 ; V_13 < 4 ; V_13 ++ ) {\r\nT_3 V_2 = F_9 ( V_7 + F_10 ( V_13 ) ) ;\r\nT_3 V_3 = F_9 ( V_7 + F_11 ( V_13 ) ) ;\r\nif ( V_3 & 1 ) {\r\nstruct V_20 * V_21 ;\r\nV_21 = & V_15 . V_14 [ V_14 ++ ] ;\r\nV_21 -> V_22 = V_13 ;\r\nV_21 -> V_23 = 0xf & ~ ( 1 << V_13 ) ;\r\nV_21 -> V_2 = V_2 & 0xffff0000 ;\r\nV_21 -> V_3 = ( V_3 | 0x0000ffff ) + 1 ;\r\n}\r\n}\r\nV_15 . V_24 = V_14 ;\r\n}\r\nvoid T_1 F_12 ( int V_25 , T_3 V_2 , T_3 V_3 ,\r\nint V_26 , int V_27 )\r\n{\r\nF_5 ( V_25 , V_2 , V_3 , F_13 ( V_26 ) ,\r\nF_14 ( V_27 ) , - 1 ) ;\r\n}\r\nvoid T_1 F_15 ( int V_25 , T_3 V_2 , T_3 V_3 ,\r\nint V_26 , int V_27 )\r\n{\r\nF_5 ( V_25 , V_2 , V_3 , F_13 ( V_26 ) ,\r\nF_16 ( V_27 ) , - 1 ) ;\r\n}
