|parte1maq2
clock => estado~2.DATAIN
counter[0] => Equal0.IN3
counter[0] => Equal1.IN3
counter[0] => Mux0.IN4
counter[0] => Decoder0.IN1
counter[0] => Mux1.IN4
counter[1] => Equal0.IN2
counter[1] => Equal1.IN2
counter[1] => Mux0.IN3
counter[1] => Decoder0.IN0
counter[1] => Mux1.IN3


