#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May  5 00:03:36 2024
# Process ID: 17420
# Current directory: C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.runs/design_2_YOLO2_FPGA_0_0_synth_1
# Command line: vivado.exe -log design_2_YOLO2_FPGA_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_YOLO2_FPGA_0_0.tcl
# Log file: C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.runs/design_2_YOLO2_FPGA_0_0_synth_1/design_2_YOLO2_FPGA_0_0.vds
# Journal file: C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.runs/design_2_YOLO2_FPGA_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_YOLO2_FPGA_0_0.tcl -notrace
Command: synth_design -top design_2_YOLO2_FPGA_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_2_YOLO2_FPGA_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1148.004 ; gain = 46.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_YOLO2_FPGA_0_0' [c:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.gen/sources_1/bd/design_2/ip/design_2_YOLO2_FPGA_0_0/synth/design_2_YOLO2_FPGA_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA.v:12]
	Parameter ap_ST_fsm_state1 bound to: 65'b00000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 65'b00000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 65'b00000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 65'b00000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 65'b00000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 65'b00000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 65'b00000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 65'b00000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 65'b00000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 65'b00000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 65'b00000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 65'b00000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 65'b00000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 65'b00000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 65'b00000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 65'b00000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 65'b00000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 65'b00000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 65'b00000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 65'b00000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 65'b00000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 65'b00000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 65'b00000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 65'b00000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 65'b00000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 65'b00000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 65'b00000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 65'b00000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 65'b00000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 65'b00000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 65'b00000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 65'b00000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 65'b00000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 65'b00000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 65'b00000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 65'b00000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 65'b00000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 65'b00000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 65'b00000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 65'b00000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 65'b00000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 65'b00000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 65'b00000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 65'b00000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 65'b00000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 65'b00000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 65'b00000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 65'b00000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 65'b00000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 65'b00000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 65'b00000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 65'b00000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 65'b00000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 65'b00000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 65'b00000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 65'b00000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 65'b00000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 65'b00000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 65'b00000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 65'b00000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 65'b00001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 65'b00010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 65'b00100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 65'b01000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 65'b10000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_BUS2_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_beta_tmp' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_tmp.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_beta_tmp_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_tmp.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_beta_tmp_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_tmp.v:22]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_beta_tmp_ram' (1#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_tmp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_beta_tmp' (2#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_tmp.v:40]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_beta_buffer' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_buffer.v:53]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_beta_buffer_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_buffer.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_beta_buffer_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_buffer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_beta_buffer_ram' (3#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_buffer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_beta_buffer' (4#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_beta_buffer.v:53]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_output_buffer1_0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_output_buffer1_0.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 676 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_output_buffer1_0_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_output_buffer1_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 676 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_output_buffer1_0_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_output_buffer1_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_output_buffer1_0_ram' (5#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_output_buffer1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_output_buffer1_0' (6#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_output_buffer1_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_CTRL_BUS_s_axi' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_CTRL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_INPUT_R_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_INPUT_R_DATA_1 bound to: 8'b00010100 
	Parameter ADDR_INPUT_R_CTRL bound to: 8'b00011000 
	Parameter ADDR_OUTPUT_R_DATA_0 bound to: 8'b00011100 
	Parameter ADDR_OUTPUT_R_DATA_1 bound to: 8'b00100000 
	Parameter ADDR_OUTPUT_R_CTRL bound to: 8'b00100100 
	Parameter ADDR_WEIGHT_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_WEIGHT_DATA_1 bound to: 8'b00101100 
	Parameter ADDR_WEIGHT_CTRL bound to: 8'b00110000 
	Parameter ADDR_BETA_DATA_0 bound to: 8'b00110100 
	Parameter ADDR_BETA_DATA_1 bound to: 8'b00111000 
	Parameter ADDR_BETA_CTRL bound to: 8'b00111100 
	Parameter ADDR_INFM_NUM_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_INFM_NUM_CTRL bound to: 8'b01000100 
	Parameter ADDR_OUTFM_NUM_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_OUTFM_NUM_CTRL bound to: 8'b01001100 
	Parameter ADDR_KERNEL_SIZE_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_KERNEL_SIZE_CTRL bound to: 8'b01010100 
	Parameter ADDR_KERNEL_STRIDE_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_KERNEL_STRIDE_CTRL bound to: 8'b01011100 
	Parameter ADDR_INPUT_W_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_INPUT_W_CTRL bound to: 8'b01100100 
	Parameter ADDR_INPUT_H_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_INPUT_H_CTRL bound to: 8'b01101100 
	Parameter ADDR_PADDING_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_PADDING_CTRL bound to: 8'b01110100 
	Parameter ADDR_ISNL_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_ISNL_CTRL bound to: 8'b01111100 
	Parameter ADDR_ISBN_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_ISBN_CTRL bound to: 8'b10000100 
	Parameter ADDR_TM_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_TM_CTRL bound to: 8'b10001100 
	Parameter ADDR_TN_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_TN_CTRL bound to: 8'b10010100 
	Parameter ADDR_TR_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_TR_CTRL bound to: 8'b10011100 
	Parameter ADDR_TC_DATA_0 bound to: 8'b10100000 
	Parameter ADDR_TC_CTRL bound to: 8'b10100100 
	Parameter ADDR_MLOOPS_DATA_0 bound to: 8'b10101000 
	Parameter ADDR_MLOOPS_CTRL bound to: 8'b10101100 
	Parameter ADDR_NLOOPS_DATA_0 bound to: 8'b10110000 
	Parameter ADDR_NLOOPS_CTRL bound to: 8'b10110100 
	Parameter ADDR_RLOOPS_DATA_0 bound to: 8'b10111000 
	Parameter ADDR_RLOOPS_CTRL bound to: 8'b10111100 
	Parameter ADDR_CLOOPS_DATA_0 bound to: 8'b11000000 
	Parameter ADDR_CLOOPS_CTRL bound to: 8'b11000100 
	Parameter ADDR_LAYERTYPE_DATA_0 bound to: 8'b11001000 
	Parameter ADDR_LAYERTYPE_CTRL bound to: 8'b11001100 
	Parameter ADDR_INPUTQ_DATA_0 bound to: 8'b11010000 
	Parameter ADDR_INPUTQ_CTRL bound to: 8'b11010100 
	Parameter ADDR_OUTPUTQ_DATA_0 bound to: 8'b11011000 
	Parameter ADDR_OUTPUTQ_CTRL bound to: 8'b11011100 
	Parameter ADDR_WEIGHTQ_DATA_0 bound to: 8'b11100000 
	Parameter ADDR_WEIGHTQ_CTRL bound to: 8'b11100100 
	Parameter ADDR_BETAQ_DATA_0 bound to: 8'b11101000 
	Parameter ADDR_BETAQ_CTRL bound to: 8'b11101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_CTRL_BUS_s_axi.v:381]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_CTRL_BUS_s_axi' (7#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_CTRL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 32 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_write' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 32 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_fifo' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_fifo' (8#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_reg_slice' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_reg_slice' (9#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_fifo__parameterized0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_fifo__parameterized0' (9#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_buffer' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_buffer' (10#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_fifo__parameterized1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_fifo__parameterized1' (10#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_fifo__parameterized2' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_fifo__parameterized2' (10#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_write' (11#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_read' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 32 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_buffer__parameterized0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_buffer__parameterized0' (11#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_reg_slice__parameterized0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_reg_slice__parameterized0' (11#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_read' (12#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_throttle' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 32 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi_throttle' (13#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS_m_axi' (14#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 32 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_write' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo' (15#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice' (16#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized0' (16#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_buffer' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_buffer' (17#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized1' (17#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized2' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized2' (17#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_write' (18#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_read' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 32 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 6 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_buffer__parameterized0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_buffer__parameterized0' (18#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0' (18#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized3' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_fifo__parameterized3' (18#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_read' (19#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_throttle' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi_throttle' (20#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_DATA_BUS2_m_axi' (21#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_DATA_BUS2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state22 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_state33 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state34 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2809 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2809 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram' (22#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0' (23#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram' (24#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0' (25#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_compute3' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state25 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state26 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state27 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state28 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state44 bound to: 16'b1000000000000000 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_0.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 676 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_0_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 676 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_compute3_compute_buffer_0_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_0_ram' (26#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_0' (27#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_1.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 676 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_1_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 676 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_compute3_compute_buffer_1_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_1_ram' (28#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_1' (29#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_1.v:51]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_23' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_23.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 676 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_23_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_23.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 676 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_compute3_compute_buffer_23_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_23.v:22]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_23_ram' (30#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_23.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_compute3_compute_buffer_23' (31#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3_compute_buffer_23.v:40]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_6ns_6ns_12_1_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_6ns_6ns_12_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_6ns_6ns_12_1_1_Multiplier_0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_6ns_6ns_12_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_6ns_6ns_12_1_1_Multiplier_0' (32#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_6ns_6ns_12_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_6ns_6ns_12_1_1' (33#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_6ns_6ns_12_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_2ns_12ns_14_2_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_12ns_14_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_2ns_12ns_14_2_1_Multiplier_5' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_12ns_14_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_2ns_12ns_14_2_1_Multiplier_5' (34#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_12ns_14_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_2ns_12ns_14_2_1' (35#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_12ns_14_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_2ns_14ns_16_2_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_14ns_16_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_2ns_14ns_16_2_1_Multiplier_6' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_14ns_16_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_2ns_14ns_16_2_1_Multiplier_6' (36#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_14ns_16_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_2ns_14ns_16_2_1' (37#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_14ns_16_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mux_325_32_1_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mux_325_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mux_325_32_1_1' (38#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mux_325_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_32s_13ns_45_5_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_13ns_45_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 45 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_13ns_45_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7' (39#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_13ns_45_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_32s_13ns_45_5_1' (40#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_13ns_45_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3' (41#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1' (42#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6' (43#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1' (44#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_mul_16s_16s_32_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7' (45#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_mul_16s_16s_32_4_1' (46#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2' (47#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1' (48#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_compute3' (49#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_compute3.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_copy_input_weight' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_copy_input_weight.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 19'b1000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer_ram' (50#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer' (51#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer.v:40]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_load' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state15 bound to: 10'b1000000000 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_load_input_memcpy_buffer' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_input_memcpy_buffer.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2915 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_load_input_memcpy_buffer_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_input_memcpy_buffer.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2915 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_input_load_input_memcpy_buffer_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_input_memcpy_buffer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_load_input_memcpy_buffer_ram' (52#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_input_memcpy_buffer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_load_input_memcpy_buffer' (53#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_input_memcpy_buffer.v:40]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_load_RowBeginByte' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_RowBeginByte.v:37]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 106 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_load_RowBeginByte_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_RowBeginByte.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 106 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_load_RowBeginByte_ram' (54#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_RowBeginByte.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_load_RowBeginByte' (55#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load_RowBeginByte.v:37]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_pixel_load' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load.v:10]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 21'b100000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_pixel_load_RowIntNum' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load_RowIntNum.v:37]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 106 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_pixel_load_RowIntNum_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load_RowIntNum.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 106 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_pixel_load_RowIntNum_ram' (56#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load_RowIntNum.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_pixel_load_RowIntNum' (57#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load_RowIntNum.v:37]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_pixel_load_RowOffset' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load_RowOffset.v:37]
	Parameter DataWidth bound to: 29 - type: integer 
	Parameter AddressRange bound to: 106 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_input_pixel_load_RowOffset_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load_RowOffset.v:6]
	Parameter DWIDTH bound to: 29 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 106 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_pixel_load_RowOffset_ram' (58#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load_RowOffset.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_pixel_load_RowOffset' (59#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load_RowOffset.v:37]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_9ns_9ns_18_1_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_9ns_9ns_18_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_9ns_9ns_18_1_1_Multiplier_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_9ns_9ns_18_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_9ns_9ns_18_1_1_Multiplier_1' (60#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_9ns_9ns_18_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_9ns_9ns_18_1_1' (61#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_9ns_9ns_18_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1' (62#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1' (63#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_pixel_load' (64#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_clear_input_buffer' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_clear_input_buffer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0' (65#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1' (66#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_clear_input_buffer' (67#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_clear_input_buffer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_input_load' (68#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_load.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_12ns_4ns_16_2_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_12ns_4ns_16_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_12ns_4ns_16_2_1_Multiplier_2' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_12ns_4ns_16_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_12ns_4ns_16_2_1_Multiplier_2' (69#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_12ns_4ns_16_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_12ns_4ns_16_2_1' (70#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_12ns_4ns_16_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_2ns_2ns_4_1_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_2ns_4_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_2ns_2ns_4_1_1_Multiplier_3' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_2ns_4_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_2ns_2ns_4_1_1_Multiplier_3' (71#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_2ns_4_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_2ns_2ns_4_1_1' (72#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_2ns_2ns_4_1_1.v:16]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_copy_input_weight' (73#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_copy_input_weight.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_pool_yolo24' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_pool_yolo24.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state17 bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_31ns_34ns_65_5_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4' (74#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_31ns_34ns_65_5_1' (75#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4' (76#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1' (77#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5' (78#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1' (79#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_pool_yolo24' (80#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_pool_yolo24.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8' (81#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1' (82#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_intra_pingpong_wrapper' (83#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_intra_pingpong_wrapper.v:10]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_write_back_output_reorg' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_write_back_output_reorg.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_write_back_output_reorg_output_tmp' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_write_back_output_reorg_output_tmp.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_write_back_output_reorg_output_tmp_ram' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_write_back_output_reorg_output_tmp.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './YOLO2_FPGA_write_back_output_reorg_output_tmp_ram.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_write_back_output_reorg_output_tmp.v:22]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_write_back_output_reorg_output_tmp_ram' (84#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_write_back_output_reorg_output_tmp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_write_back_output_reorg_output_tmp' (85#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_write_back_output_reorg_output_tmp.v:40]
INFO: [Synth 8-6157] synthesizing module 'YOLO2_FPGA_mul_18ns_32s_32_5_1' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_18ns_32s_32_5_1.v:35]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8' (86#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_18ns_32s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_18ns_32s_32_5_1' (87#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_18ns_32s_32_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9' (88#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_9ns_32s_32_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'YOLO2_FPGA_mul_9ns_32s_32_5_1' (89#1) [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_9ns_32s_32_5_1.v:35]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1388.324 ; gain = 286.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1388.324 ; gain = 286.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1388.324 ; gain = 286.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1388.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1607.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1640.777 ; gain = 33.184
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1640.777 ; gain = 539.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1640.777 ; gain = 539.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1640.777 ; gain = 539.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'YOLO2_FPGA_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'YOLO2_FPGA_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "YOLO2_FPGA_beta_buffer_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'YOLO2_FPGA_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'YOLO2_FPGA_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'YOLO2_FPGA_DATA_BUS2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1640.777 ; gain = 539.387
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U168' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U170'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U169' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U171'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U174' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U176'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U175' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U177'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U180' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U182'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U181' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U183'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U186' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U188'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U187' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U189'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U192' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U194'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U193' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U195'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U198' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U200'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U199' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U201'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U204' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U206'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U205' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U207'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U210' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U212'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U211' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U213'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U216' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U218'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U217' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U219'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U222' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U224'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U223' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U225'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U228' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U230'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U229' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U231'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U234' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U236'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U235' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U237'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U240' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U242'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U241' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U243'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U246' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U248'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U247' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U249'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U252' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U254'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U253' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U255'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U258' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U260'
INFO: [Synth 8-223] decloning instance 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U259' (YOLO2_FPGA_mul_mul_16s_16s_32_4_1) to 'inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U261'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 11    
	   2 Input   52 Bit       Adders := 4     
	   2 Input   35 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 55    
	   2 Input   32 Bit       Adders := 30    
	   4 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 7     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 11    
	   2 Input   11 Bit       Adders := 14    
	   3 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 30    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   4 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 11    
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 12    
	               65 Bit    Registers := 13    
	               64 Bit    Registers := 28    
	               63 Bit    Registers := 4     
	               52 Bit    Registers := 4     
	               45 Bit    Registers := 4     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 9     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 584   
	               31 Bit    Registers := 20    
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 26    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 372   
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 23    
	               11 Bit    Registers := 21    
	               10 Bit    Registers := 48    
	                9 Bit    Registers := 24    
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 78    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 62    
	                1 Bit    Registers := 432   
+---Multipliers : 
	              31x34  Multipliers := 3     
	              14x32  Multipliers := 1     
	              19x32  Multipliers := 1     
	              10x32  Multipliers := 1     
	              32x32  Multipliers := 2     
+---RAMs : 
	             338K Bit	(10816 X 32 bit)          RAMs := 1     
	              91K Bit	(2915 X 32 bit)          RAMs := 1     
	              72K Bit	(2048 X 36 bit)          RAMs := 1     
	              70K Bit	(2048 X 35 bit)          RAMs := 2     
	              43K Bit	(2809 X 16 bit)          RAMs := 4     
	              21K Bit	(676 X 32 bit)          RAMs := 32    
	              16K Bit	(1024 X 16 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	              10K Bit	(676 X 16 bit)          RAMs := 64    
	               9K Bit	(288 X 32 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               3K Bit	(106 X 29 bit)          RAMs := 1     
	               1K Bit	(106 X 11 bit)          RAMs := 1     
	              144 Bit	(9 X 16 bit)          RAMs := 128   
	              106 Bit	(106 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 4     
	   2 Input   65 Bit        Muxes := 1     
	  66 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 17    
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 2     
	   3 Input   57 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   3 Input   55 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 4     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   35 Bit        Muxes := 3     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 139   
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 11    
	   7 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 7     
	  25 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 3     
	  24 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 3     
	  22 Input   21 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	  20 Input   19 Bit        Muxes := 1     
	   3 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 5     
	   3 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 166   
	   3 Input   16 Bit        Muxes := 2     
	  17 Input   16 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 21    
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 15    
	   2 Input   10 Bit        Muxes := 98    
	   3 Input   10 Bit        Muxes := 3     
	  11 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 11    
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 8     
	   3 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 39    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 138   
	   3 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 100   
	   3 Input    2 Bit        Muxes := 18    
	   5 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 447   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
warning: Removed RAM DATA_BUS2_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-3971] The signal "design_2_YOLO2_FPGA_0_0/beta_buffer_U/YOLO2_FPGA_beta_buffer_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/b_reg_reg[17:0]' into 'mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/b_reg_reg[17:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:30]
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff0_reg was removed.  [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_13ns_45_5_1.v:28]
DSP Report: Generating DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x1a)')')'.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U265/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U238/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_ln366_reg_6385_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x35)')')'.
DSP Report: register mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U166/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg.
DSP Report: operator mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg.
DSP Report: Generating DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/a_reg0_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff0_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg.
DSP Report: register mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff1_reg is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg.
DSP Report: operator mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg.
DSP Report: operator mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/tmp_product is absorbed into DSP mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/buff2_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U263/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register weight_buffer63_load_reg_7449_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U262/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U233/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U232/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U175/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U174/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U179/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U178/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U181/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U180/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U185/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U184/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U257/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register weight_buffer61_load_reg_7429_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U256/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U191/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U190/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U245/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U227/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U226/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U197/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U196/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U199/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U198/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U203/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U202/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U239/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U251/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U244/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U250/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U209/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U208/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U215/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U214/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U173/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U221/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U172/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U220/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_2_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_4_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_10_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[0]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[1]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[2]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[3]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[3]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[4]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[4]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[5]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[5]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[6]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[7]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[8]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[8]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[9]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[9]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[10]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[10]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[11]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[11]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[12]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[12]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[13]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[13]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[14]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[14]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[15]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[15]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[16]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[16]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[17]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[17]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[18]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[18]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[19]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[19]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[20]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[20]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[21]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[21]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[22]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[22]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[23]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[23]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[24]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[24]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[25]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[25]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[26]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[26]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[27]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[27]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[28]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[28]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[29]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[29]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[30]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[30]' (FDE) to 'ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter2_tmp_add_result_2_11_reg_2771_reg[31] )
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[0]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[1]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[2]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[3]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[3]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[4]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[4]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[5]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[5]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[6]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[7]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[8]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[8]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[9]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[9]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[10]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[10]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[11]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[11]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[12]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[12]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[13]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[13]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[14]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[14]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[15]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[15]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[16]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[16]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[17]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[17]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[18]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[18]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[19]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[19]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[20]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[20]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[21]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[21]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[22]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[22]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[23]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[23]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[24]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[24]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[25]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[25]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[26]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[26]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[27]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[27]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[28]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[28]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[29]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[29]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[30]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[30]' (FDE) to 'ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[0]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[1]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[2]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[3]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[4]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[5]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[6]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[7]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[8]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[9]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[10]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[11]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[12]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[13]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[14]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[15]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[16]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[17]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[18]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[19]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[20]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[21]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[22]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[23]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[24]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[25]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[26]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[27]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[28]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[29]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[30]' (FDE) to 'ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter3_tmp_add_result_2_11_reg_2771_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter4_tmp_add_result_2_25_reg_2835_reg[31] )
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register input_buffer_load_reg_7105_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U217/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U211/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register input_buffer_load_reg_7105_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U216/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U210/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv52_reg_7511_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register weight_buffer5827_load_reg_7404_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U247/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register weight_buffer58_load_reg_7399_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register conv33_reg_7459_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U246/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv52_reg_7511_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register weight_buffer6029_load_reg_7424_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U253/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register weight_buffer60_load_reg_7419_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register conv33_reg_7459_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U252/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register weight_buffer6231_load_reg_7444_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register conv52_reg_7511_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register weight_buffer62_load_reg_7439_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register conv33_reg_7459_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register weight_buffer5625_load_reg_7384_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register conv52_reg_7511_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U259/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U241/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register weight_buffer56_load_reg_7379_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register conv33_reg_7459_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U258/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U240/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_16_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_14_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
INFO: [Synth 8-4471] merging register 'mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' into 'mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg[15:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_mul_16s_16s_32_4_1.v:22]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register input_buffer1_load_reg_7110_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register input_buffer1_load_reg_7110_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U229/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U228/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register input_buffer1_load_reg_7110_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U223/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U222/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register input_buffer1_load_reg_7110_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U205/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U204/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register input_buffer1_load_reg_7110_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U193/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U192/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register input_buffer1_load_reg_7110_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U187/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U186/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register input_buffer1_load_reg_7110_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U235/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U169/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U234/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/p_reg_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_22_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_20_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_18_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_12_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_8_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_6_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM compute_buffer_0_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg to conserve power
INFO: [Synth 8-4471] merging register 'mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/b_reg_reg[17:0]' into 'grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_input_pixel_load_fu_337/sext_ln1346_reg_1144_reg' and it is trimmed from '10' to '2' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load.v:744]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_input_pixel_load_fu_337/sext_ln1346_1_reg_1124_reg' and it is trimmed from '10' to '2' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_input_pixel_load.v:777]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1.v:30]
INFO: [Synth 8-5544] ROM "grp_input_pixel_load_fu_337/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP grp_input_pixel_load_fu_337/mul_mul_18ns_11ns_29_4_1_U11/YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_input_pixel_load_fu_337/trunc_ln1346_1_reg_1205_reg, operation Mode is: A2*B2.
DSP Report: register grp_input_pixel_load_fu_337/trunc_ln1346_1_reg_1205_reg is absorbed into DSP grp_input_pixel_load_fu_337/trunc_ln1346_1_reg_1205_reg.
DSP Report: register grp_input_pixel_load_fu_337/mul_9ns_9ns_18_1_1_U9/YOLO2_FPGA_mul_9ns_9ns_18_1_1_Multiplier_1_U/p is absorbed into DSP grp_input_pixel_load_fu_337/trunc_ln1346_1_reg_1205_reg.
DSP Report: register grp_input_pixel_load_fu_337/mul_9ns_9ns_18_1_1_U9/YOLO2_FPGA_mul_9ns_9ns_18_1_1_Multiplier_1_U/p is absorbed into DSP grp_input_pixel_load_fu_337/trunc_ln1346_1_reg_1205_reg.
DSP Report: operator grp_input_pixel_load_fu_337/mul_9ns_9ns_18_1_1_U9/YOLO2_FPGA_mul_9ns_9ns_18_1_1_Multiplier_1_U/p is absorbed into DSP grp_input_pixel_load_fu_337/trunc_ln1346_1_reg_1205_reg.
DSP Report: Generating DSP grp_input_pixel_load_fu_337/ret_15_reg_1195_reg, operation Mode is: A2*B2.
DSP Report: register grp_input_pixel_load_fu_337/ret_15_reg_1195_reg is absorbed into DSP grp_input_pixel_load_fu_337/ret_15_reg_1195_reg.
DSP Report: register grp_input_pixel_load_fu_337/mul_9ns_9ns_18_1_1_U9/YOLO2_FPGA_mul_9ns_9ns_18_1_1_Multiplier_1_U/p is absorbed into DSP grp_input_pixel_load_fu_337/ret_15_reg_1195_reg.
DSP Report: register grp_input_pixel_load_fu_337/mul_9ns_9ns_18_1_1_U9/YOLO2_FPGA_mul_9ns_9ns_18_1_1_Multiplier_1_U/p is absorbed into DSP grp_input_pixel_load_fu_337/ret_15_reg_1195_reg.
DSP Report: operator grp_input_pixel_load_fu_337/mul_9ns_9ns_18_1_1_U9/YOLO2_FPGA_mul_9ns_9ns_18_1_1_Multiplier_1_U/p is absorbed into DSP grp_input_pixel_load_fu_337/ret_15_reg_1195_reg.
DSP Report: Generating DSP mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register bound_reg_917_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U32/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x35)')')'.
DSP Report: register grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p is absorbed into DSP grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/m is absorbed into DSP grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x35)')')'.
DSP Report: register grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_6ns_7ns_7ns_12_4_1_U33/YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:23]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg was removed.  [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:28]
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/b_reg0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/b_reg0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: Generating DSP mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x35)')')'.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_6ns_7ns_12ns_12_4_1_U150/YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register trunc_ln510_reg_857_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register select_ln496_1_reg_935_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/b_reg_reg[17:0]' into 'mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/b_reg_reg[17:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:30]
INFO: [Synth 8-4471] merging register 'mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/b_reg_reg[17:0]' into 'mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/b_reg_reg[17:0]' [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:23]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg was removed.  [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:28]
WARNING: [Synth 8-6014] Unused sequential element mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg was removed.  [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_31ns_34ns_65_5_1.v:28]
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/b_reg0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/b_reg0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U386/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/b_reg0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/b_reg0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: register mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: operator mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_31ns_34ns_65_5_1_U387/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg.
DSP Report: Generating DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register trunc_ln536_1_reg_3106_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register select_ln527_6_reg_3164_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register trunc_ln536_reg_3306_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register select_ln527_1_reg_3364_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x35)')')'.
DSP Report: register mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/m is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x35)')')'.
DSP Report: register mac_muladd_6ns_7ns_8ns_12_4_1_U389/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/m is absorbed into DSP mac_muladd_6ns_7ns_8ns_12_4_1_U391/YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8_U/p_reg_reg.
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_AWREADY in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_WREADY in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RLAST in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RID[0] in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RUSER[0] in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RRESP[1] in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RRESP[0] in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BVALID in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BRESP[1] in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BRESP[0] in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BID[0] in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BUSER[0] in module YOLO2_FPGA_input_load is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_AWREADY in module YOLO2_FPGA_copy_input_weight is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_WREADY in module YOLO2_FPGA_copy_input_weight is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BVALID in module YOLO2_FPGA_copy_input_weight is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BRESP[1] in module YOLO2_FPGA_copy_input_weight is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BRESP[0] in module YOLO2_FPGA_copy_input_weight is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BID[0] in module YOLO2_FPGA_copy_input_weight is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln526_reg_3222_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln526_reg_3222_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln526_3_reg_3022_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln526_3_reg_3022_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln781_reg_1067_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln781_reg_1067_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln781_reg_1067_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln781_reg_1067_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln781_reg_1067_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln781_reg_1067_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln781_reg_1067_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln781_reg_1067_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1347_reg_1072_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\zext_ln246_1_reg_2369_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\zext_ln246_1_reg_2369_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pool_yolo24_fu_1874/\zext_ln495_reg_777_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln526_reg_3222_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln526_3_reg_3022_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\tmp_s_reg_2374_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\tmp_s_reg_2374_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\tmp_s_reg_2374_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln691_reg_1273_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\tmp_s_reg_2374_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\tmp_s_reg_2374_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\tmp_s_reg_2374_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\tmp_s_reg_2374_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1346_1_reg_1227_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1346_2_reg_1232_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1346_2_reg_1232_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1346_2_reg_1232_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_copy_input_weight_fu_1620/\grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln1346_2_reg_1232_reg[12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[47]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[46]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[45]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[44]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[43]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[42]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[41]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[40]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[39]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[38]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[37]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[36]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[35]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[34]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[33]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[32]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[31]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[30]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[29]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[28]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[27]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[26]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[25]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[24]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[23]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[22]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[21]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[20]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[19]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[18]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff1_reg[17]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg[47]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg[46]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg[45]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg[44]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
WARNING: [Synth 8-3332] Sequential element (mul_31ns_34ns_65_5_1_U148/YOLO2_FPGA_mul_31ns_34ns_65_5_1_Multiplier_4_U/buff2_reg[43]) is unused and will be removed from module YOLO2_FPGA_pool_yolo24.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1.v:30]
WARNING: [Synth 8-6014] Unused sequential element mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff0_reg was removed.  [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_18ns_32s_32_5_1.v:28]
WARNING: [Synth 8-6014] Unused sequential element mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff0_reg was removed.  [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_9ns_32s_32_5_1.v:28]
DSP Report: Generating DSP mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_ln301_reg_1759_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff0_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg.
DSP Report: operator mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/tmp_product is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg.
DSP Report: operator mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/tmp_product is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg.
DSP Report: Generating DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff0_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg.
DSP Report: register mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff1_reg is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg.
DSP Report: operator mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/tmp_product is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg.
DSP Report: operator mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/tmp_product is absorbed into DSP mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg.
DSP Report: Generating DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff0_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg.
DSP Report: operator mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/tmp_product is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg.
DSP Report: operator mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/tmp_product is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg.
DSP Report: Generating DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff0_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg.
DSP Report: register mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff1_reg is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg.
DSP Report: operator mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/tmp_product is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg.
DSP Report: operator mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/tmp_product is absorbed into DSP mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg.
DSP Report: Generating DSP mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x1a)')')'.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_6ns_6ns_6ns_10_4_1_U468/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1_div_U/YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1_div_U/YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'Padding_read_reg_2419_reg' and it is trimmed from '32' to '31' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA.v:3369]
WARNING: [Synth 8-3936] Found unconnected internal register 'Padding_0_data_reg_reg' and it is trimmed from '32' to '31' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA.v:3500]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff2_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:29]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff0_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/a_reg0_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/b_reg0_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff2_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:29]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff0_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/b_reg0_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/a_reg0_reg' and it is trimmed from '32' to '18' bits. [C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.srcs/sources_1/imports/verilog/YOLO2_FPGA_mul_32s_32s_32_5_1.v:23]
DSP Report: Generating DSP mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register output_w_reg_2565_reg is absorbed into DSP mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/b_reg0_reg is absorbed into DSP mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register output_h_reg_2571_reg is absorbed into DSP mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/a_reg0_reg is absorbed into DSP mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg is absorbed into DSP mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff0_reg is absorbed into DSP mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: operator mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/tmp_product is absorbed into DSP mul_32s_32s_32_5_1_U521/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: Generating DSP mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register Input_w_read_reg_2430_reg is absorbed into DSP mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/b_reg0_reg is absorbed into DSP mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register Input_h_read_reg_2424_reg is absorbed into DSP mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/a_reg0_reg is absorbed into DSP mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg is absorbed into DSP mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: register mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff0_reg is absorbed into DSP mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
DSP Report: operator mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/tmp_product is absorbed into DSP mul_32s_32s_32_5_1_U518/YOLO2_FPGA_mul_32s_32s_32_5_1_Multiplier_12_U/buff1_reg.
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_ARREADY in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RVALID in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[31] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[30] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[29] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[28] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[27] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[26] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[25] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[24] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[23] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[22] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[21] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[20] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[19] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[18] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[17] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[16] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[15] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[14] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[13] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[12] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[11] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[10] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[9] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[8] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[7] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[6] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[5] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[4] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[3] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[2] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[1] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RDATA[0] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RLAST in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RID[0] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RUSER[0] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RRESP[1] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_RRESP[0] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BRESP[1] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BRESP[0] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BID[0] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_DATA_BUS_BUSER[0] in module YOLO2_FPGA_write_back_output_reorg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module YOLO2_FPGA_DATA_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module YOLO2_FPGA_DATA_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module YOLO2_FPGA_DATA_BUS_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'trunc_ln699_reg_2555_reg[7]' (FDE) to 'sdiv_ln699_reg_2550_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln699_reg_2555_reg[6]' (FDE) to 'sdiv_ln699_reg_2550_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln699_reg_2555_reg[5]' (FDE) to 'sdiv_ln699_reg_2550_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln699_reg_2555_reg[4]' (FDE) to 'sdiv_ln699_reg_2550_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln699_reg_2555_reg[3]' (FDE) to 'sdiv_ln699_reg_2550_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln699_reg_2555_reg[2]' (FDE) to 'sdiv_ln699_reg_2550_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln699_reg_2555_reg[1]' (FDE) to 'sdiv_ln699_reg_2550_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset2_V_cast_reg_2280_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset2_V_cast_reg_2280_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset2_V_cast_reg_2280_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset2_V_cast_reg_2280_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset2_V_cast_reg_2280_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset1_V_cast_reg_2290_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset1_V_cast_reg_2290_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset1_V_cast_reg_2290_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset1_V_cast_reg_2290_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset1_V_cast_reg_2290_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OutputOffset1_V_cast_reg_2290_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset2_V_cast_cast_cast_cast_reg_2285_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset2_V_cast_cast_cast_cast_reg_2285_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset2_V_cast_cast_cast_cast_reg_2285_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset2_V_cast_cast_cast_cast_reg_2285_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset2_V_cast_cast_cast_cast_reg_2285_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset2_V_cast_cast_cast_cast_reg_2285_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset2_V_cast_cast_cast_cast_reg_2285_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\sext_ln870_reg_2261_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\OtuputTmpOffset1_V_cast_reg_2295_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\zext_ln443_reg_2271_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DATA_BUS_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DATA_BUS_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_back_output_reorg_fu_1644/\Loop2_V_reg_2246_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DATA_BUS_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DATA_BUS_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DATA_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DATA_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DATA_BUS_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DATA_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module YOLO2_FPGA_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module YOLO2_FPGA_CTRL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[47]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[46]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[45]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[44]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[43]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[42]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[41]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[40]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[39]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[38]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[37]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[36]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[35]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[34]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[33]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[32]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[31]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[30]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[29]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[28]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[27]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[26]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[25]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[24]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[23]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[22]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[21]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[20]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[19]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[18]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_18ns_32s_32_5_1_U461/YOLO2_FPGA_mul_18ns_32s_32_5_1_Multiplier_8_U/buff2_reg[17]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[47]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[46]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[45]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[44]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[43]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[42]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[41]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[40]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[39]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[38]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[37]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[36]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[35]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[34]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[33]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[32]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[31]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[30]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[29]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[28]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[27]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[26]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[25]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[24]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[23]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[22]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[21]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[20]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[19]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[18]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
WARNING: [Synth 8-3332] Sequential element (mul_9ns_32s_32_5_1_U462/YOLO2_FPGA_mul_9ns_32s_32_5_1_Multiplier_9_U/buff2_reg[17]) is unused and will be removed from module YOLO2_FPGA_write_back_output_reorg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1640.777 ; gain = 539.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|YOLO2_FPGA_compute3__GB0               | compute_buffer_1_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_2_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_3_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_4_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_5_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_7_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_9_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_10_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_11_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_13_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_15_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_17_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_19_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_21_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_23_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_25_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_27_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_29_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_31_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_30_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_28_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_26_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_24_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_16_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_14_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_22_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_20_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_18_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_12_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_8_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_6_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_0_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | input_buffer1_0_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg                                  | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | input_buffer1_1_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg                                  | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | input_buffer0_0_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg                                  | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | input_buffer0_1_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg                                  | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|grp_copy_input_weight_fu_1620          | weight_memcpy_buffer_U/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer_ram_U/ram_reg                             | 288 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grp_copy_input_weight_fu_1620          | grp_input_load_fu_1484/input_memcpy_buffer_U/YOLO2_FPGA_input_load_input_memcpy_buffer_ram_U/ram_reg               | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|grp_copy_input_weight_fu_1620          | grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowIntNum_U/YOLO2_FPGA_input_pixel_load_RowIntNum_ram_U/ram_reg | 106 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grp_copy_input_weight_fu_1620          | grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowOffset_U/YOLO2_FPGA_input_pixel_load_RowOffset_ram_U/ram_reg | 106 x 29(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_0_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_1_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_2_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_3_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_4_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_5_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_6_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_7_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_8_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_9_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_10_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_11_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_12_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_13_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_14_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_15_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_16_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_17_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_18_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_19_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_20_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_21_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_22_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_23_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_24_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_25_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_26_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_27_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_28_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_29_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_30_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_31_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_0_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_1_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_2_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_3_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_4_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_5_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_6_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_7_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_8_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_9_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_10_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_11_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_12_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_13_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_14_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_15_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_16_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_17_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_18_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_19_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_20_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_21_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_22_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_23_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_24_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_25_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_26_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_27_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_28_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_29_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_30_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_31_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|DATA_BUS_m_axi_U                       | bus_write/buff_wdata/mem_reg                                                                                       | 2 K x 36(READ_FIRST)   | W |   | 2 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|DATA_BUS_m_axi_U                       | bus_read/buff_rdata/mem_reg                                                                                        | 2 K x 35(READ_FIRST)   | W |   | 2 K x 35(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|grp_write_back_output_reorg_fu_1644    | output_tmp_U/YOLO2_FPGA_write_back_output_reorg_output_tmp_ram_U/ram_reg                                           | 10 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
|design_2_YOLO2_FPGA_0_0                | DATA_BUS2_m_axi_U/bus_read/buff_rdata/mem_reg                                                                      | 2 K x 35(READ_FIRST)   | W |   | 2 K x 35(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|design_2_YOLO2_FPGA_0_0                | beta_buffer_U/YOLO2_FPGA_beta_buffer_ram_U/ram_reg                                                                 | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|design_2_YOLO2_FPGA_0_0                | beta_tmp_U/YOLO2_FPGA_beta_tmp_ram_U/ram_reg                                                                       | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------+
|Module Name                            | RTL Object                                                                               | Inference | Size (Depth x Width) | Primitives                              | 
+---------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------+
|grp_copy_input_weight_fu_1620          | grp_input_load_fu_1484/RowBeginByte_U/YOLO2_FPGA_input_load_RowBeginByte_ram_U/ram_reg   | Implied   | 128 x 1              | RAM16X1S x 1	RAM32X1S x 1	RAM64X1S x 1	 | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_0_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_0_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_0_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_0_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_1_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_1_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_1_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_1_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_2_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_2_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_2_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_2_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_3_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_3_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_3_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_3_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_4_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_4_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_4_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_4_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_5_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_5_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_5_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_5_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_6_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_6_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_6_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_6_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_7_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_7_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_7_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_7_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_8_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_8_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_8_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_8_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_9_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_9_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_9_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_9_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_10_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_10_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_10_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_10_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_11_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_11_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_11_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_11_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_12_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_12_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_12_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_12_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_13_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_13_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_13_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_13_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_14_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_14_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_14_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_14_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_15_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_15_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_15_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_15_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_16_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_16_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_16_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_16_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_17_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_17_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_17_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_17_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_18_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_18_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_18_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_18_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_19_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_19_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_19_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_19_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_20_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_20_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_20_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_20_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_21_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_21_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_21_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_21_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_22_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_22_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_22_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_22_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_23_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_23_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_23_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_23_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_24_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_24_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_24_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_24_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_25_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_25_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_25_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_25_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_26_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_26_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_26_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_26_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_27_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_27_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_27_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_27_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_28_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_28_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_28_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_28_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_29_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_29_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_29_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_29_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_30_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_30_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_30_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_30_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_31_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_31_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_31_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_31_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
+---------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6  | (C'+(A''*(B:0x1a)')')' | 10     | 10     | 7      | -      | 10     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6  | (C'+(A2*(B:0x1a)')')'  | 10     | 10     | 7      | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2        | (A''*B2)'              | 12     | 6      | -      | -      | 18     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_6ns_7ns_7ns_12_4_1_DSP48_3  | (C+(A2*(B:0x35)')')'   | 12     | 12     | 8      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB0                          | (A''*B2)'              | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB0                          | (PCIN>>17)+(A''*B'')'  | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A''*B2)'              | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A''*B2)'              | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB1                          | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB2                          | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_compute3__GB2                          | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B'')'              | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_18ns_11ns_29_4_1_DSP48_1       | (A2*B2)'               | 18     | 11     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_input_load                             | A2*B2                  | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA_input_load                             | A2*B2                  | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2        | (A''*B2)'              | 12     | 6      | -      | -      | 18     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0  | (C'+(A2*(B:0x35)')')'  | 12     | 12     | 7      | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0  | (C+(A2*(B:0x35)')')'   | 12     | 12     | 8      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_pool_yolo24                            | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA_pool_yolo24                            | (PCIN>>17)+(A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_pool_yolo24                            | PCIN+(A''*B2)'         | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA_pool_yolo24                            | (PCIN>>17)+(A''*B2)'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_5 | (C+(A2*(B:0x35)')')'   | 12     | 12     | 12     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4 | (C'+(A''*(B:0x1a)')')' | 10     | 10     | 10     | -      | 10     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0            | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0            | (PCIN>>17)+(A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0            | PCIN+(A''*B2)'         | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0            | (PCIN>>17)+(A''*B2)'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0            | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0            | (PCIN>>17)+(A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0            | PCIN+(A''*B2)'         | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0            | (PCIN>>17)+(A''*B2)'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4 | (C'+(A''*(B:0x1a)')')' | 10     | 10     | 10     | -      | 10     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4 | (C'+(A''*(B:0x1a)')')' | 10     | 10     | 10     | -      | 10     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8  | (C+(A2*(B:0x35)')')'   | 12     | 12     | 9      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_6ns_7ns_8ns_12_4_1_DSP48_8  | (C+(A2*(B:0x35)')')'   | 12     | 12     | 9      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2        | (A''*B2)'              | 12     | 6      | -      | -      | 18     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_write_back_output_reorg                | (A2*B2)'               | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_write_back_output_reorg                | (PCIN>>17)+(A''*B2)'   | 19     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_write_back_output_reorg                | (A2*B2)'               | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_write_back_output_reorg                | (PCIN>>17)+(A2*B'')'   | 15     | 10     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6  | (C'+(A2*(B:0x1a)')')'  | 10     | 10     | 7      | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|YOLO2_FPGA__GCB0                                  | (A''*B'')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|YOLO2_FPGA__GCB0                                  | (A''*B'')'             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:53 . Memory (MB): peak = 1640.777 ; gain = 539.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 1640.777 ; gain = 539.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|YOLO2_FPGA_compute3__GB0               | compute_buffer_1_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_2_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_3_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_4_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_5_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_7_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_9_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_10_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_11_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_13_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_15_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_17_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_19_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_21_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_23_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_25_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_27_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_29_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB0               | compute_buffer_31_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_30_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_28_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_26_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_24_U/YOLO2_FPGA_compute3_compute_buffer_23_ram_U/ram_reg                                            | 0 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_16_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB1               | compute_buffer_14_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_22_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_20_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_18_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_12_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                             | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_8_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_6_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_compute3__GB2               | compute_buffer_0_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/ram_reg                                              | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | input_buffer1_0_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg                                  | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | input_buffer1_1_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg                                  | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | input_buffer0_0_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg                                  | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | input_buffer0_1_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg                                  | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|grp_copy_input_weight_fu_1620          | weight_memcpy_buffer_U/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer_ram_U/ram_reg                             | 288 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grp_copy_input_weight_fu_1620          | grp_input_load_fu_1484/input_memcpy_buffer_U/YOLO2_FPGA_input_load_input_memcpy_buffer_ram_U/ram_reg               | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|grp_copy_input_weight_fu_1620          | grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowIntNum_U/YOLO2_FPGA_input_pixel_load_RowIntNum_ram_U/ram_reg | 106 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grp_copy_input_weight_fu_1620          | grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowOffset_U/YOLO2_FPGA_input_pixel_load_RowOffset_ram_U/ram_reg | 106 x 29(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_0_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_1_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_2_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_3_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_4_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_5_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_6_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_7_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_8_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_9_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_10_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_11_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_12_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_13_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_14_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_15_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_16_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_17_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_18_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_19_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_20_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_21_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_22_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_23_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_24_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_25_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_26_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_27_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_28_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_29_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_30_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer1_31_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                      | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_0_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_1_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_2_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_3_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_4_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_5_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_6_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_7_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_8_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_9_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                        | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_10_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_11_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_12_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_13_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_14_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_15_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_16_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_17_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_18_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_19_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_20_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_21_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_22_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_23_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_24_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_25_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_26_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_27_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_28_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_29_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_30_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|YOLO2_FPGA__GCB0                       | output_buffer_31_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg                                                       | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|DATA_BUS_m_axi_U                       | bus_write/buff_wdata/mem_reg                                                                                       | 2 K x 36(READ_FIRST)   | W |   | 2 K x 36(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|DATA_BUS_m_axi_U                       | bus_read/buff_rdata/mem_reg                                                                                        | 2 K x 35(READ_FIRST)   | W |   | 2 K x 35(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|grp_write_back_output_reorg_fu_1644    | output_tmp_U/YOLO2_FPGA_write_back_output_reorg_output_tmp_ram_U/ram_reg                                           | 10 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
|design_2_YOLO2_FPGA_0_0                | DATA_BUS2_m_axi_U/bus_read/buff_rdata/mem_reg                                                                      | 2 K x 35(READ_FIRST)   | W |   | 2 K x 35(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|design_2_YOLO2_FPGA_0_0                | beta_buffer_U/YOLO2_FPGA_beta_buffer_ram_U/ram_reg                                                                 | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|design_2_YOLO2_FPGA_0_0                | beta_tmp_U/YOLO2_FPGA_beta_tmp_ram_U/ram_reg                                                                       | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------+
|Module Name                            | RTL Object                                                                               | Inference | Size (Depth x Width) | Primitives                              | 
+---------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------+
|grp_copy_input_weight_fu_1620          | grp_input_load_fu_1484/RowBeginByte_U/YOLO2_FPGA_input_load_RowBeginByte_ram_U/ram_reg   | Implied   | 128 x 1              | RAM16X1S x 1	RAM32X1S x 1	RAM64X1S x 1	 | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_0_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_0_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_0_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_0_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_1_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_1_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_1_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_1_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_2_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_2_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_2_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_2_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_3_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_3_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_3_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_3_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_4_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_4_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_4_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_4_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_5_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_5_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_5_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_5_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_6_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_6_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_6_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_6_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_7_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_7_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_7_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_7_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_8_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_8_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_8_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_8_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_9_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_9_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_9_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_9_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg  | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_10_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_10_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_10_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_10_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_11_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_11_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_11_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_11_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_12_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_12_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_12_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_12_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_13_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_13_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_13_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_13_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_14_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_14_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_14_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_14_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_15_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_15_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_15_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_15_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_16_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_16_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_16_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_16_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_17_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_17_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_17_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_17_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_18_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_18_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_18_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_18_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_19_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_19_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_19_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_19_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_20_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_20_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_20_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_20_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_21_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_21_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_21_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_21_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_22_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_22_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_22_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_22_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_23_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_23_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_23_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_23_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_24_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_24_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_24_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_24_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_25_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_25_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_25_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_25_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_26_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_26_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_26_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_26_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_27_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_27_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_27_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_27_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_28_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_28_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_28_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_28_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_29_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_29_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_29_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_29_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_30_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_30_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_30_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_30_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_31_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_31_0_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer1_31_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
|YOLO2_FPGA_intra_pingpong_wrapper__GC0 | weight_buffer0_31_1_U/YOLO2_FPGA_intra_pingpong_wrapper_weight_buffer1_0_0_ram_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16	                          | 
+---------------------------------------+------------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance insti_2_5/DATA_BUS2_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_2_5/DATA_BUS2_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_2_5/beta_buffer_U/YOLO2_FPGA_beta_buffer_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_1_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_1_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_3_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_3_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_5_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_5_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_7_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_7_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_9_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_9_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_11_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_11_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_13_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_13_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_15_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_15_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_17_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_17_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_19_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_19_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_21_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_compute3_fu_1212i_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_21_U/YOLO2_FPGA_compute3_compute_buffer_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer1_0_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer1_0_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer1_1_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer1_1_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer0_0_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer0_0_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer0_1_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer0_1_U/YOLO2_FPGA_intra_pingpong_wrapper_input_buffer1_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/weight_memcpy_buffer_U/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/input_memcpy_buffer_U/YOLO2_FPGA_input_load_input_memcpy_buffer_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/input_memcpy_buffer_U/YOLO2_FPGA_input_load_input_memcpy_buffer_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/input_memcpy_buffer_U/YOLO2_FPGA_input_load_input_memcpy_buffer_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_intra_pingpong_wrapper_fu_1100i_2_3/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/input_memcpy_buffer_U/YOLO2_FPGA_input_load_input_memcpy_buffer_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_0_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_1_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_2_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_3_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_4_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_5_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_6_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_7_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_8_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_9_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_10_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_11_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_12_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_13_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_14_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_15_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_16_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_17_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_18_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_19_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_20_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_21_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_22_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_23_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_24_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_25_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_26_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_27_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_28_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_29_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_30_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer1_31_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_0_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_1_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_2_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_3_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_4_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_5_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_6_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_7_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_8_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_9_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_10_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_11_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_12_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_13_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_14_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_15_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_16_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_17_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_18_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_19_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_20_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_21_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_22_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_23_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_24_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_25_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_26_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_27_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_28_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insti_4/inst/output_buffer_29_U/YOLO2_FPGA_output_buffer1_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 1640.777 ; gain = 539.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:02:22 . Memory (MB): peak = 1688.070 ; gain = 586.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:02:22 . Memory (MB): peak = 1688.070 ; gain = 586.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:02:25 . Memory (MB): peak = 1688.070 ; gain = 586.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:25 . Memory (MB): peak = 1688.070 ; gain = 586.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:02:28 . Memory (MB): peak = 1689.539 ; gain = 588.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:02:29 . Memory (MB): peak = 1689.539 ; gain = 588.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+---------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+---------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/zext_ln325_1_reg_9130_pp2_iter6_reg_reg[9] | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/trunc_ln314_reg_9085_pp2_iter3_reg_reg[4]  | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/trunc_ln314_reg_9085_pp2_iter6_reg_reg[4]  | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/or_ln361_1_reg_6698_pp1_iter3_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/add_ln510_reg_950_pp0_iter9_reg_reg[9]  | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/brmerge16_reg_921_pp0_iter9_reg_reg[0]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/empty_80_reg_905_pp0_iter8_reg_reg[0]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/add_ln_reg_3360_pp1_iter8_reg_reg[1]                            | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_2_YOLO2_FPGA_0_0 | inst/grp_intra_pingpong_wrapper_fu_1100/add_ln536_1_reg_3160_pp0_iter8_reg_reg[1]                       | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------------------+---------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[30] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[30] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1418|
|2     |DSP48E1  |   102|
|16    |LUT1     |   406|
|17    |LUT2     |  1612|
|18    |LUT3     |  8096|
|19    |LUT4     |  3907|
|20    |LUT5     |  5948|
|21    |LUT6     |  8399|
|22    |MUXF7    |   260|
|23    |RAM16X1S |  2049|
|24    |RAM32X1S |     1|
|25    |RAM64X1S |     1|
|26    |RAMB18E1 |    69|
|31    |RAMB36E1 |    66|
|37    |SRL16E   |   306|
|38    |SRLC32E  |     2|
|39    |FDRE     | 26244|
|40    |FDSE     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:02:29 . Memory (MB): peak = 1689.539 ; gain = 588.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 258 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:02:16 . Memory (MB): peak = 1689.539 ; gain = 335.695
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:02:30 . Memory (MB): peak = 1689.539 ; gain = 588.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.881 . Memory (MB): peak = 1701.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3966 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1726.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2051 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 2049 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
664 Infos, 263 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:02:46 . Memory (MB): peak = 1726.980 ; gain = 625.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.runs/design_2_YOLO2_FPGA_0_0_synth_1/design_2_YOLO2_FPGA_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1726.980 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 713 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/abhij/OneDrive/Desktop/sem8/EE712/project/vivado/YOLO_FPGA/YOLO_FPGA.runs/design_2_YOLO2_FPGA_0_0_synth_1/design_2_YOLO2_FPGA_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1726.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_2_YOLO2_FPGA_0_0_utilization_synth.rpt -pb design_2_YOLO2_FPGA_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1726.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May  5 00:07:02 2024...
