timestamp 1653247424
version 8.3
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use nalu1bit nalu1bit_0 1 0 492 0 1 32
use nalu1bit nalu1bit_1 1 0 -592 0 1 32
node "m2_1008_32#" 0 304 1008 32 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_n72_32#" 1 7904 -72 32 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 416 216 0 0
node "m2_1008_136#" 0 304 1008 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_n72_136#" 1 7904 -72 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 416 216 0 0
node "m1_488_72#" 0 752 488 72 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n596_72#" 0 752 -596 72 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_1012_88#" 0 752 1012 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n72_88#" 0 752 -72 88 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_488_96#" 0 752 488 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_n596_96#" 0 752 -596 96 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_180_100#" 9 140048 180 100 m1 0 0 0 0 0 0 0 0 0 0 0 0 2928 1480 160 88 0 0
node "m1_n168_196#" 13 201104 -168 196 m1 0 0 0 0 0 0 0 0 0 0 0 0 4240 2136 128 72 0 0
node "m1_n372_72#" 8 126512 -372 72 v 0 0 0 0 0 0 0 0 0 0 0 0 2640 1336 160 88 0 0
cap "nalu1bit_1/2in-xor_1/a_28_5#" "nalu1bit_1/m1_n324_n16#" 720
cap "nalu1bit_0/m1_n484_n24#" "m2_n72_32#" 720
cap "m2_n72_32#" "nalu1bit_0/m1_n492_n32#" 720
cap "nalu1bit_0/m1_n324_n16#" "nalu1bit_0/2in-xor_1/a_28_5#" 720
cap "nalu1bit_1/m2_164_96#" "m1_n372_72#" 720
cap "nalu1bit_0/m1_n372_56#" "m1_n168_196#" 720
cap "m1_180_100#" "nalu1bit_0/m2_n372_104#" 720
cap "m1_180_100#" "nalu1bit_0/2in-xor_1/a_14_88#" 720
merge "nalu1bit_1/m1_n164_60#" "m1_n596_72#" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -36 0 0 0 0
merge "nalu1bit_0/m1_420_68#" "nalu1bit_1/m1_420_68#" -144704 0 0 0 0 0 0 0 0 0 0 0 0 -3040 -1874 -128 -96 0 0
merge "nalu1bit_1/m1_420_68#" "m1_n168_196#"
merge "nalu1bit_0/2in-xor_1/a_28_5#" "m1_180_100#" -52800 0 0 0 0 0 0 0 0 0 0 0 0 -1104 -636 -48 -40 0 0
merge "nalu1bit_0/m1_n156_68#" "m1_488_96#" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -40 0 0 0 0
merge "nalu1bit_1/m1_n156_68#" "m1_n596_96#" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -46 0 0 0 0
merge "nalu1bit_0/2inAND_2/m2_76_0#" "m2_1008_32#" -684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -34 0 0
merge "nalu1bit_0/m1_n164_60#" "m1_488_72#" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -36 0 0 0 0
merge "nalu1bit_0/2in-OR_0/a_0_8#" "nalu1bit_1/2inAND_2/m2_76_0#" -6764 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -356 -198 0 0
merge "nalu1bit_1/2inAND_2/m2_76_0#" "m2_n72_32#"
merge "nalu1bit_0/2inAND_2/m2_76_104#" "m2_1008_136#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "nalu1bit_0/m1_n372_56#" "nalu1bit_1/2in-xor_1/a_28_5#" -19148 0 0 0 0 0 0 0 0 0 0 0 0 -388 -218 -48 -28 0 0
merge "nalu1bit_1/2in-xor_1/a_28_5#" "m1_n372_72#"
merge "nalu1bit_0/2in-OR_0/a_0_96#" "nalu1bit_1/2inAND_2/m2_76_104#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0
merge "nalu1bit_1/2inAND_2/m2_76_104#" "m2_n72_136#"
