{
  "module_name": "imx7ulp-clock.h",
  "hash_id": "9daef9036cba76e3506bd0e62b12d4266a5cc5b9c12ba8d057e2e941a211ac5d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx7ulp-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX7ULP_H\n#define __DT_BINDINGS_CLOCK_IMX7ULP_H\n\n \n\n#define IMX7ULP_CLK_DUMMY\t\t0\n#define IMX7ULP_CLK_ROSC\t\t1\n#define IMX7ULP_CLK_SOSC\t\t2\n#define IMX7ULP_CLK_FIRC\t\t3\n#define IMX7ULP_CLK_SPLL_PRE_SEL\t4\n#define IMX7ULP_CLK_SPLL_PRE_DIV\t5\n#define IMX7ULP_CLK_SPLL\t\t6\n#define IMX7ULP_CLK_SPLL_POST_DIV1\t7\n#define IMX7ULP_CLK_SPLL_POST_DIV2\t8\n#define IMX7ULP_CLK_SPLL_PFD0\t\t9\n#define IMX7ULP_CLK_SPLL_PFD1\t\t10\n#define IMX7ULP_CLK_SPLL_PFD2\t\t11\n#define IMX7ULP_CLK_SPLL_PFD3\t\t12\n#define IMX7ULP_CLK_SPLL_PFD_SEL\t13\n#define IMX7ULP_CLK_SPLL_SEL\t\t14\n#define IMX7ULP_CLK_APLL_PRE_SEL\t15\n#define IMX7ULP_CLK_APLL_PRE_DIV\t16\n#define IMX7ULP_CLK_APLL\t\t17\n#define IMX7ULP_CLK_APLL_POST_DIV1\t18\n#define IMX7ULP_CLK_APLL_POST_DIV2\t19\n#define IMX7ULP_CLK_APLL_PFD0\t\t20\n#define IMX7ULP_CLK_APLL_PFD1\t\t21\n#define IMX7ULP_CLK_APLL_PFD2\t\t22\n#define IMX7ULP_CLK_APLL_PFD3\t\t23\n#define IMX7ULP_CLK_APLL_PFD_SEL\t24\n#define IMX7ULP_CLK_APLL_SEL\t\t25\n#define IMX7ULP_CLK_UPLL\t\t26\n#define IMX7ULP_CLK_SYS_SEL\t\t27\n#define IMX7ULP_CLK_CORE_DIV\t\t28\n#define IMX7ULP_CLK_BUS_DIV\t\t29\n#define IMX7ULP_CLK_PLAT_DIV\t\t30\n#define IMX7ULP_CLK_DDR_SEL\t\t31\n#define IMX7ULP_CLK_DDR_DIV\t\t32\n#define IMX7ULP_CLK_NIC_SEL\t\t33\n#define IMX7ULP_CLK_NIC0_DIV\t\t34\n#define IMX7ULP_CLK_GPU_DIV\t\t35\n#define IMX7ULP_CLK_NIC1_DIV\t\t36\n#define IMX7ULP_CLK_NIC1_BUS_DIV\t37\n#define IMX7ULP_CLK_NIC1_EXT_DIV\t38\n \n#define IMX7ULP_CLK_MIPI_PLL\t\t39\n#define IMX7ULP_CLK_SIRC\t\t40\n#define IMX7ULP_CLK_SOSC_BUS_CLK\t41\n#define IMX7ULP_CLK_FIRC_BUS_CLK\t42\n#define IMX7ULP_CLK_SPLL_BUS_CLK\t43\n#define IMX7ULP_CLK_HSRUN_SYS_SEL\t44\n#define IMX7ULP_CLK_HSRUN_CORE_DIV\t45\n\n#define IMX7ULP_CLK_CORE\t\t46\n#define IMX7ULP_CLK_HSRUN_CORE\t\t47\n\n#define IMX7ULP_CLK_SCG1_END\t\t48\n\n \n#define IMX7ULP_CLK_DMA1\t\t0\n#define IMX7ULP_CLK_RGPIO2P1\t\t1\n#define IMX7ULP_CLK_FLEXBUS\t\t2\n#define IMX7ULP_CLK_SEMA42_1\t\t3\n#define IMX7ULP_CLK_DMA_MUX1\t\t4\n#define IMX7ULP_CLK_CAAM\t\t6\n#define IMX7ULP_CLK_LPTPM4\t\t7\n#define IMX7ULP_CLK_LPTPM5\t\t8\n#define IMX7ULP_CLK_LPIT1\t\t9\n#define IMX7ULP_CLK_LPSPI2\t\t10\n#define IMX7ULP_CLK_LPSPI3\t\t11\n#define IMX7ULP_CLK_LPI2C4\t\t12\n#define IMX7ULP_CLK_LPI2C5\t\t13\n#define IMX7ULP_CLK_LPUART4\t\t14\n#define IMX7ULP_CLK_LPUART5\t\t15\n#define IMX7ULP_CLK_FLEXIO1\t\t16\n#define IMX7ULP_CLK_USB0\t\t17\n#define IMX7ULP_CLK_USB1\t\t18\n#define IMX7ULP_CLK_USB_PHY\t\t19\n#define IMX7ULP_CLK_USB_PL301\t\t20\n#define IMX7ULP_CLK_USDHC0\t\t21\n#define IMX7ULP_CLK_USDHC1\t\t22\n#define IMX7ULP_CLK_WDG1\t\t23\n#define IMX7ULP_CLK_WDG2\t\t24\n\n#define IMX7ULP_CLK_PCC2_END\t\t25\n\n \n#define IMX7ULP_CLK_LPTPM6\t\t0\n#define IMX7ULP_CLK_LPTPM7\t\t1\n#define IMX7ULP_CLK_LPI2C6\t\t2\n#define IMX7ULP_CLK_LPI2C7\t\t3\n#define IMX7ULP_CLK_LPUART6\t\t4\n#define IMX7ULP_CLK_LPUART7\t\t5\n#define IMX7ULP_CLK_VIU\t\t\t6\n#define IMX7ULP_CLK_DSI\t\t\t7\n#define IMX7ULP_CLK_LCDIF\t\t8\n#define IMX7ULP_CLK_MMDC\t\t9\n#define IMX7ULP_CLK_PCTLC\t\t10\n#define IMX7ULP_CLK_PCTLD\t\t11\n#define IMX7ULP_CLK_PCTLE\t\t12\n#define IMX7ULP_CLK_PCTLF\t\t13\n#define IMX7ULP_CLK_GPU3D\t\t14\n#define IMX7ULP_CLK_GPU2D\t\t15\n\n#define IMX7ULP_CLK_PCC3_END\t\t16\n\n \n#define IMX7ULP_CLK_ARM\t\t\t0\n\n#define IMX7ULP_CLK_SMC1_END\t\t1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}