// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "12/14/2021 12:39:34"

// 
// Device: Altera 10M08DCF256I7G Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test_module (
	clk_in,
	reset_in,
	data_in,
	out_0,
	out_valid_0,
	out_1,
	out_valid_1,
	out_2,
	out_valid_2,
	out_3,
	out_valid_3);
input 	clk_in;
input 	reset_in;
input 	[7:0] data_in;
output 	[7:0] out_0;
output 	out_valid_0;
output 	[7:0] out_1;
output 	out_valid_1;
output 	[7:0] out_2;
output 	out_valid_2;
output 	[7:0] out_3;
output 	out_valid_3;

// Design Ports Information
// out_0[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid_0	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[3]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[4]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[6]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid_1	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[5]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[6]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid_2	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[0]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[1]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[3]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[7]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid_3	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_in	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \out_0[0]~output_o ;
wire \out_0[1]~output_o ;
wire \out_0[2]~output_o ;
wire \out_0[3]~output_o ;
wire \out_0[4]~output_o ;
wire \out_0[5]~output_o ;
wire \out_0[6]~output_o ;
wire \out_0[7]~output_o ;
wire \out_valid_0~output_o ;
wire \out_1[0]~output_o ;
wire \out_1[1]~output_o ;
wire \out_1[2]~output_o ;
wire \out_1[3]~output_o ;
wire \out_1[4]~output_o ;
wire \out_1[5]~output_o ;
wire \out_1[6]~output_o ;
wire \out_1[7]~output_o ;
wire \out_valid_1~output_o ;
wire \out_2[0]~output_o ;
wire \out_2[1]~output_o ;
wire \out_2[2]~output_o ;
wire \out_2[3]~output_o ;
wire \out_2[4]~output_o ;
wire \out_2[5]~output_o ;
wire \out_2[6]~output_o ;
wire \out_2[7]~output_o ;
wire \out_valid_2~output_o ;
wire \out_3[0]~output_o ;
wire \out_3[1]~output_o ;
wire \out_3[2]~output_o ;
wire \out_3[3]~output_o ;
wire \out_3[4]~output_o ;
wire \out_3[5]~output_o ;
wire \out_3[6]~output_o ;
wire \out_3[7]~output_o ;
wire \out_valid_3~output_o ;
wire \clk_in~input_o ;
wire \clk_in~inputclkctrl_outclk ;
wire \data_in[1]~input_o ;
wire \reset_in~input_o ;
wire \temp~1_combout ;
wire \data_in[0]~input_o ;
wire \temp~0_combout ;
wire \Equal0~0_combout ;
wire \out_1~2_combout ;
wire \out_0[6]~4_combout ;
wire \out_1[2]~reg0_q ;
wire \out_2~3_combout ;
wire \out_1~0_combout ;
wire \out_1[0]~reg0_q ;
wire \Equal1~0_combout ;
wire \data_in[2]~input_o ;
wire \temp~3_combout ;
wire \data_in[3]~input_o ;
wire \temp~2_combout ;
wire \out_2~4_combout ;
wire \out_2[3]~reg0_q ;
wire \out_3~4_combout ;
wire \Equal2~1_combout ;
wire \data_in[7]~input_o ;
wire \temp~6_combout ;
wire \data_in[6]~input_o ;
wire \temp~7_combout ;
wire \out_3~7_combout ;
wire \out_3[6]~reg0_q ;
wire \out_0~15_combout ;
wire \out_0~16_combout ;
wire \out_0[6]~reg0_q ;
wire \out_1~6_combout ;
wire \out_1[6]~reg0_q ;
wire \out_2~7_combout ;
wire \out_2[6]~reg0_q ;
wire \out_3~8_combout ;
wire \out_3[7]~reg0_q ;
wire \out_0~17_combout ;
wire \out_0~18_combout ;
wire \out_0[7]~reg0_q ;
wire \out_1~7_combout ;
wire \out_1[7]~reg0_q ;
wire \out_2~8_combout ;
wire \out_2[7]~reg0_q ;
wire \Equal2~3_combout ;
wire \data_in[4]~input_o ;
wire \temp~5_combout ;
wire \data_in[5]~input_o ;
wire \temp~4_combout ;
wire \out_3~6_combout ;
wire \out_3[5]~reg0_q ;
wire \out_0~13_combout ;
wire \out_0~14_combout ;
wire \out_0[5]~reg0_q ;
wire \out_1~5_combout ;
wire \out_1[5]~reg0_q ;
wire \out_2~6_combout ;
wire \out_2[5]~reg0_q ;
wire \out_3~5_combout ;
wire \out_3[4]~reg0_q ;
wire \out_0~11_combout ;
wire \out_0~12_combout ;
wire \out_0[4]~reg0_q ;
wire \out_1~4_combout ;
wire \out_1[4]~reg0_q ;
wire \out_2~5_combout ;
wire \out_2[4]~reg0_q ;
wire \Equal2~2_combout ;
wire \out_2~0_combout ;
wire \out_2[0]~reg0_q ;
wire \Equal2~0_combout ;
wire \Equal2~4_combout ;
wire \out_3[2]~1_combout ;
wire \out_3[3]~reg0_q ;
wire \out_0~9_combout ;
wire \out_0~10_combout ;
wire \out_0[3]~reg0_q ;
wire \out_1~3_combout ;
wire \out_1[3]~reg0_q ;
wire \Equal1~1_combout ;
wire \Equal1~3_combout ;
wire \Equal1~2_combout ;
wire \Equal1~4_combout ;
wire \out_2[7]~1_combout ;
wire \out_2[2]~reg0_q ;
wire \out_3~3_combout ;
wire \out_3[2]~reg0_q ;
wire \out_0~7_combout ;
wire \out_0~8_combout ;
wire \out_0[2]~reg0_q ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \out_0[6]~1_combout ;
wire \out_0~5_combout ;
wire \out_0~6_combout ;
wire \out_0[1]~reg0_q ;
wire \out_1~1_combout ;
wire \out_1[1]~reg0_q ;
wire \out_2~2_combout ;
wire \out_2[1]~reg0_q ;
wire \out_3~2_combout ;
wire \out_3[1]~reg0_q ;
wire \out_3~0_combout ;
wire \out_3[0]~reg0_q ;
wire \Equal3~0_combout ;
wire \Equal3~3_combout ;
wire \Equal3~2_combout ;
wire \Equal3~1_combout ;
wire \Equal3~4_combout ;
wire \out_0[6]~0_combout ;
wire \out_0~2_combout ;
wire \out_0~3_combout ;
wire \out_0[0]~reg0_q ;
wire \out_valid_0~0_combout ;
wire \out_valid_0~reg0_q ;
wire \out_valid_1~0_combout ;
wire \out_valid_1~1_combout ;
wire \out_valid_1~reg0_q ;
wire \out_valid_2~0_combout ;
wire \out_valid_2~reg0_q ;
wire \out_valid_3~0_combout ;
wire \out_valid_3~reg0_q ;
wire [7:0] temp;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y15_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N30
fiftyfivenm_io_obuf \out_0[0]~output (
	.i(\out_0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[0]~output .bus_hold = "false";
defparam \out_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N16
fiftyfivenm_io_obuf \out_0[1]~output (
	.i(\out_0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[1]~output .bus_hold = "false";
defparam \out_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N9
fiftyfivenm_io_obuf \out_0[2]~output (
	.i(\out_0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[2]~output .bus_hold = "false";
defparam \out_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N23
fiftyfivenm_io_obuf \out_0[3]~output (
	.i(\out_0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[3]~output .bus_hold = "false";
defparam \out_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N16
fiftyfivenm_io_obuf \out_0[4]~output (
	.i(\out_0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[4]~output .bus_hold = "false";
defparam \out_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N30
fiftyfivenm_io_obuf \out_0[5]~output (
	.i(\out_0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[5]~output .bus_hold = "false";
defparam \out_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N16
fiftyfivenm_io_obuf \out_0[6]~output (
	.i(\out_0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[6]~output .bus_hold = "false";
defparam \out_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \out_0[7]~output (
	.i(\out_0[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[7]~output .bus_hold = "false";
defparam \out_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N23
fiftyfivenm_io_obuf \out_valid_0~output (
	.i(\out_valid_0~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid_0~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid_0~output .bus_hold = "false";
defparam \out_valid_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N16
fiftyfivenm_io_obuf \out_1[0]~output (
	.i(\out_1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[0]~output .bus_hold = "false";
defparam \out_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N2
fiftyfivenm_io_obuf \out_1[1]~output (
	.i(\out_1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[1]~output .bus_hold = "false";
defparam \out_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N23
fiftyfivenm_io_obuf \out_1[2]~output (
	.i(\out_1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[2]~output .bus_hold = "false";
defparam \out_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N16
fiftyfivenm_io_obuf \out_1[3]~output (
	.i(\out_1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[3]~output .bus_hold = "false";
defparam \out_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N16
fiftyfivenm_io_obuf \out_1[4]~output (
	.i(\out_1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[4]~output .bus_hold = "false";
defparam \out_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N30
fiftyfivenm_io_obuf \out_1[5]~output (
	.i(\out_1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[5]~output .bus_hold = "false";
defparam \out_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N16
fiftyfivenm_io_obuf \out_1[6]~output (
	.i(\out_1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[6]~output .bus_hold = "false";
defparam \out_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N23
fiftyfivenm_io_obuf \out_1[7]~output (
	.i(\out_1[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[7]~output .bus_hold = "false";
defparam \out_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N9
fiftyfivenm_io_obuf \out_valid_1~output (
	.i(\out_valid_1~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid_1~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid_1~output .bus_hold = "false";
defparam \out_valid_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N2
fiftyfivenm_io_obuf \out_2[0]~output (
	.i(\out_2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[0]~output .bus_hold = "false";
defparam \out_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N9
fiftyfivenm_io_obuf \out_2[1]~output (
	.i(\out_2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[1]~output .bus_hold = "false";
defparam \out_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N16
fiftyfivenm_io_obuf \out_2[2]~output (
	.i(\out_2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[2]~output .bus_hold = "false";
defparam \out_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N2
fiftyfivenm_io_obuf \out_2[3]~output (
	.i(\out_2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[3]~output .bus_hold = "false";
defparam \out_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N23
fiftyfivenm_io_obuf \out_2[4]~output (
	.i(\out_2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[4]~output .bus_hold = "false";
defparam \out_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N16
fiftyfivenm_io_obuf \out_2[5]~output (
	.i(\out_2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[5]~output .bus_hold = "false";
defparam \out_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N2
fiftyfivenm_io_obuf \out_2[6]~output (
	.i(\out_2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[6]~output .bus_hold = "false";
defparam \out_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N30
fiftyfivenm_io_obuf \out_2[7]~output (
	.i(\out_2[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[7]~output .bus_hold = "false";
defparam \out_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N23
fiftyfivenm_io_obuf \out_valid_2~output (
	.i(\out_valid_2~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid_2~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid_2~output .bus_hold = "false";
defparam \out_valid_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N9
fiftyfivenm_io_obuf \out_3[0]~output (
	.i(\out_3[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[0]~output .bus_hold = "false";
defparam \out_3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N9
fiftyfivenm_io_obuf \out_3[1]~output (
	.i(\out_3[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[1]~output .bus_hold = "false";
defparam \out_3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N30
fiftyfivenm_io_obuf \out_3[2]~output (
	.i(\out_3[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[2]~output .bus_hold = "false";
defparam \out_3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N23
fiftyfivenm_io_obuf \out_3[3]~output (
	.i(\out_3[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[3]~output .bus_hold = "false";
defparam \out_3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N9
fiftyfivenm_io_obuf \out_3[4]~output (
	.i(\out_3[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[4]~output .bus_hold = "false";
defparam \out_3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y25_N9
fiftyfivenm_io_obuf \out_3[5]~output (
	.i(\out_3[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[5]~output .bus_hold = "false";
defparam \out_3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N23
fiftyfivenm_io_obuf \out_3[6]~output (
	.i(\out_3[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[6]~output .bus_hold = "false";
defparam \out_3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N23
fiftyfivenm_io_obuf \out_3[7]~output (
	.i(\out_3[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[7]~output .bus_hold = "false";
defparam \out_3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N2
fiftyfivenm_io_obuf \out_valid_3~output (
	.i(\out_valid_3~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid_3~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid_3~output .bus_hold = "false";
defparam \out_valid_3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .listen_to_nsleep_signal = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_in~inputclkctrl .clock_type = "global clock";
defparam \clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X10_Y19_N1
fiftyfivenm_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N22
fiftyfivenm_io_ibuf \reset_in~input (
	.i(reset_in),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset_in~input_o ));
// synopsys translate_off
defparam \reset_in~input .bus_hold = "false";
defparam \reset_in~input .listen_to_nsleep_signal = "false";
defparam \reset_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N22
fiftyfivenm_lcell_comb \temp~1 (
// Equation(s):
// \temp~1_combout  = (\data_in[1]~input_o  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[1]~input_o ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \temp~1 .lut_mask = 16'h00F0;
defparam \temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N23
dffeas \temp[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\temp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[1] .is_wysiwyg = "true";
defparam \temp[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y20_N8
fiftyfivenm_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N4
fiftyfivenm_lcell_comb \temp~0 (
// Equation(s):
// \temp~0_combout  = (\data_in[0]~input_o  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[0]~input_o ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \temp~0 .lut_mask = 16'h00F0;
defparam \temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N5
dffeas \temp[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[0] .is_wysiwyg = "true";
defparam \temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N22
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (temp[1] & (\out_0[1]~reg0_q  & (\out_0[0]~reg0_q  $ (!temp[0])))) # (!temp[1] & (!\out_0[1]~reg0_q  & (\out_0[0]~reg0_q  $ (!temp[0]))))

	.dataa(temp[1]),
	.datab(\out_0[0]~reg0_q ),
	.datac(temp[0]),
	.datad(\out_0[1]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8241;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N6
fiftyfivenm_lcell_comb \out_1~2 (
// Equation(s):
// \out_1~2_combout  = (!\reset_in~input_o  & \out_0[2]~reg0_q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_0[2]~reg0_q ),
	.cin(gnd),
	.combout(\out_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~2 .lut_mask = 16'h5500;
defparam \out_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N14
fiftyfivenm_lcell_comb \out_0[6]~4 (
// Equation(s):
// \out_0[6]~4_combout  = (\reset_in~input_o ) # (!\Equal0~4_combout )

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_0[6]~4 .lut_mask = 16'hF3F3;
defparam \out_0[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N7
dffeas \out_1[2]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[2]~reg0 .is_wysiwyg = "true";
defparam \out_1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
fiftyfivenm_lcell_comb \out_2~3 (
// Equation(s):
// \out_2~3_combout  = (\out_1[2]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_1[2]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~3 .lut_mask = 16'h00F0;
defparam \out_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
fiftyfivenm_lcell_comb \out_1~0 (
// Equation(s):
// \out_1~0_combout  = (!\reset_in~input_o  & \out_0[0]~reg0_q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_0[0]~reg0_q ),
	.cin(gnd),
	.combout(\out_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~0 .lut_mask = 16'h5500;
defparam \out_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N3
dffeas \out_1[0]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[0]~reg0 .is_wysiwyg = "true";
defparam \out_1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
fiftyfivenm_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\out_1[1]~reg0_q  & (temp[1] & (\out_1[0]~reg0_q  $ (!temp[0])))) # (!\out_1[1]~reg0_q  & (!temp[1] & (\out_1[0]~reg0_q  $ (!temp[0]))))

	.dataa(\out_1[1]~reg0_q ),
	.datab(\out_1[0]~reg0_q ),
	.datac(temp[0]),
	.datad(temp[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h8241;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N29
fiftyfivenm_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .listen_to_nsleep_signal = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
fiftyfivenm_lcell_comb \temp~3 (
// Equation(s):
// \temp~3_combout  = (!\reset_in~input_o  & \data_in[2]~input_o )

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \temp~3 .lut_mask = 16'h3300;
defparam \temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N19
dffeas \temp[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\temp~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[2] .is_wysiwyg = "true";
defparam \temp[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y25_N1
fiftyfivenm_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .listen_to_nsleep_signal = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
fiftyfivenm_lcell_comb \temp~2 (
// Equation(s):
// \temp~2_combout  = (!\reset_in~input_o  & \data_in[3]~input_o )

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \temp~2 .lut_mask = 16'h3300;
defparam \temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N9
dffeas \temp[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\temp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[3] .is_wysiwyg = "true";
defparam \temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
fiftyfivenm_lcell_comb \out_2~4 (
// Equation(s):
// \out_2~4_combout  = (\out_1[3]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_1[3]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~4 .lut_mask = 16'h00F0;
defparam \out_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N13
dffeas \out_2[3]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[3]~reg0 .is_wysiwyg = "true";
defparam \out_2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
fiftyfivenm_lcell_comb \out_3~4 (
// Equation(s):
// \out_3~4_combout  = (\out_2[3]~reg0_q  & !\reset_in~input_o )

	.dataa(\out_2[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~4 .lut_mask = 16'h00AA;
defparam \out_3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
fiftyfivenm_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (temp[2] & (\out_2[2]~reg0_q  & (temp[3] $ (!\out_2[3]~reg0_q )))) # (!temp[2] & (!\out_2[2]~reg0_q  & (temp[3] $ (!\out_2[3]~reg0_q ))))

	.dataa(temp[2]),
	.datab(\out_2[2]~reg0_q ),
	.datac(temp[3]),
	.datad(\out_2[3]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h9009;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y25_N15
fiftyfivenm_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .listen_to_nsleep_signal = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
fiftyfivenm_lcell_comb \temp~6 (
// Equation(s):
// \temp~6_combout  = (!\reset_in~input_o  & \data_in[7]~input_o )

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \temp~6 .lut_mask = 16'h3300;
defparam \temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N13
dffeas \temp[7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\temp~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[7] .is_wysiwyg = "true";
defparam \temp[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y25_N1
fiftyfivenm_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .listen_to_nsleep_signal = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
fiftyfivenm_lcell_comb \temp~7 (
// Equation(s):
// \temp~7_combout  = (\data_in[6]~input_o  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[6]~input_o ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \temp~7 .lut_mask = 16'h00F0;
defparam \temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \temp[6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\temp~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[6] .is_wysiwyg = "true";
defparam \temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
fiftyfivenm_lcell_comb \out_3~7 (
// Equation(s):
// \out_3~7_combout  = (\out_2[6]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_2[6]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~7 .lut_mask = 16'h00F0;
defparam \out_3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \out_3[6]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[6]~reg0 .is_wysiwyg = "true";
defparam \out_3[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
fiftyfivenm_lcell_comb \out_0~15 (
// Equation(s):
// \out_0~15_combout  = (\out_0[6]~1_combout  & (((\out_0[6]~0_combout )))) # (!\out_0[6]~1_combout  & ((\out_0[6]~0_combout  & (temp[6])) # (!\out_0[6]~0_combout  & ((\out_3[6]~reg0_q )))))

	.dataa(temp[6]),
	.datab(\out_3[6]~reg0_q ),
	.datac(\out_0[6]~1_combout ),
	.datad(\out_0[6]~0_combout ),
	.cin(gnd),
	.combout(\out_0~15_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~15 .lut_mask = 16'hFA0C;
defparam \out_0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N4
fiftyfivenm_lcell_comb \out_0~16 (
// Equation(s):
// \out_0~16_combout  = (\out_0[6]~1_combout  & ((\out_0~15_combout  & (\out_2[6]~reg0_q )) # (!\out_0~15_combout  & ((\out_1[6]~reg0_q ))))) # (!\out_0[6]~1_combout  & (((\out_0~15_combout ))))

	.dataa(\out_2[6]~reg0_q ),
	.datab(\out_1[6]~reg0_q ),
	.datac(\out_0[6]~1_combout ),
	.datad(\out_0~15_combout ),
	.cin(gnd),
	.combout(\out_0~16_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~16 .lut_mask = 16'hAFC0;
defparam \out_0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N5
dffeas \out_0[6]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[6]~reg0 .is_wysiwyg = "true";
defparam \out_0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
fiftyfivenm_lcell_comb \out_1~6 (
// Equation(s):
// \out_1~6_combout  = (\out_0[6]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_0[6]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~6 .lut_mask = 16'h00F0;
defparam \out_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N31
dffeas \out_1[6]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[6]~reg0 .is_wysiwyg = "true";
defparam \out_1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
fiftyfivenm_lcell_comb \out_2~7 (
// Equation(s):
// \out_2~7_combout  = (\out_1[6]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_1[6]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_2~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~7 .lut_mask = 16'h00F0;
defparam \out_2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N11
dffeas \out_2[6]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[6]~reg0 .is_wysiwyg = "true";
defparam \out_2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
fiftyfivenm_lcell_comb \out_3~8 (
// Equation(s):
// \out_3~8_combout  = (\out_2[7]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(\out_2[7]~reg0_q ),
	.datac(gnd),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~8 .lut_mask = 16'h00CC;
defparam \out_3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \out_3[7]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[7]~reg0 .is_wysiwyg = "true";
defparam \out_3[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
fiftyfivenm_lcell_comb \out_0~17 (
// Equation(s):
// \out_0~17_combout  = (\out_0[6]~0_combout  & (((\out_0[6]~1_combout )))) # (!\out_0[6]~0_combout  & ((\out_0[6]~1_combout  & ((\out_1[7]~reg0_q ))) # (!\out_0[6]~1_combout  & (\out_3[7]~reg0_q ))))

	.dataa(\out_3[7]~reg0_q ),
	.datab(\out_1[7]~reg0_q ),
	.datac(\out_0[6]~0_combout ),
	.datad(\out_0[6]~1_combout ),
	.cin(gnd),
	.combout(\out_0~17_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~17 .lut_mask = 16'hFC0A;
defparam \out_0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
fiftyfivenm_lcell_comb \out_0~18 (
// Equation(s):
// \out_0~18_combout  = (\out_0[6]~0_combout  & ((\out_0~17_combout  & ((\out_2[7]~reg0_q ))) # (!\out_0~17_combout  & (temp[7])))) # (!\out_0[6]~0_combout  & (((\out_0~17_combout ))))

	.dataa(temp[7]),
	.datab(\out_2[7]~reg0_q ),
	.datac(\out_0[6]~0_combout ),
	.datad(\out_0~17_combout ),
	.cin(gnd),
	.combout(\out_0~18_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~18 .lut_mask = 16'hCFA0;
defparam \out_0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N9
dffeas \out_0[7]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[7]~reg0 .is_wysiwyg = "true";
defparam \out_0[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
fiftyfivenm_lcell_comb \out_1~7 (
// Equation(s):
// \out_1~7_combout  = (\out_0[7]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_0[7]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~7 .lut_mask = 16'h00F0;
defparam \out_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \out_1[7]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[7]~reg0 .is_wysiwyg = "true";
defparam \out_1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
fiftyfivenm_lcell_comb \out_2~8 (
// Equation(s):
// \out_2~8_combout  = (\out_1[7]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(\out_1[7]~reg0_q ),
	.datac(gnd),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~8 .lut_mask = 16'h00CC;
defparam \out_2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \out_2[7]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[7]~reg0 .is_wysiwyg = "true";
defparam \out_2[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
fiftyfivenm_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (temp[7] & (\out_2[7]~reg0_q  & (temp[6] $ (!\out_2[6]~reg0_q )))) # (!temp[7] & (!\out_2[7]~reg0_q  & (temp[6] $ (!\out_2[6]~reg0_q ))))

	.dataa(temp[7]),
	.datab(temp[6]),
	.datac(\out_2[6]~reg0_q ),
	.datad(\out_2[7]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h8241;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X10_Y19_N15
fiftyfivenm_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .listen_to_nsleep_signal = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
fiftyfivenm_lcell_comb \temp~5 (
// Equation(s):
// \temp~5_combout  = (\data_in[4]~input_o  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_in[4]~input_o ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \temp~5 .lut_mask = 16'h00F0;
defparam \temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N13
dffeas \temp[4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\temp~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[4] .is_wysiwyg = "true";
defparam \temp[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y25_N8
fiftyfivenm_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .listen_to_nsleep_signal = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
fiftyfivenm_lcell_comb \temp~4 (
// Equation(s):
// \temp~4_combout  = (!\reset_in~input_o  & \data_in[5]~input_o )

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \temp~4 .lut_mask = 16'h3300;
defparam \temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \temp[5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\temp~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[5] .is_wysiwyg = "true";
defparam \temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
fiftyfivenm_lcell_comb \out_3~6 (
// Equation(s):
// \out_3~6_combout  = (\out_2[5]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_2[5]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~6 .lut_mask = 16'h00F0;
defparam \out_3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N27
dffeas \out_3[5]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[5]~reg0 .is_wysiwyg = "true";
defparam \out_3[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N12
fiftyfivenm_lcell_comb \out_0~13 (
// Equation(s):
// \out_0~13_combout  = (\out_0[6]~0_combout  & (((\out_0[6]~1_combout )))) # (!\out_0[6]~0_combout  & ((\out_0[6]~1_combout  & ((\out_1[5]~reg0_q ))) # (!\out_0[6]~1_combout  & (\out_3[5]~reg0_q ))))

	.dataa(\out_0[6]~0_combout ),
	.datab(\out_3[5]~reg0_q ),
	.datac(\out_1[5]~reg0_q ),
	.datad(\out_0[6]~1_combout ),
	.cin(gnd),
	.combout(\out_0~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~13 .lut_mask = 16'hFA44;
defparam \out_0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N26
fiftyfivenm_lcell_comb \out_0~14 (
// Equation(s):
// \out_0~14_combout  = (\out_0[6]~0_combout  & ((\out_0~13_combout  & ((\out_2[5]~reg0_q ))) # (!\out_0~13_combout  & (temp[5])))) # (!\out_0[6]~0_combout  & (((\out_0~13_combout ))))

	.dataa(\out_0[6]~0_combout ),
	.datab(temp[5]),
	.datac(\out_2[5]~reg0_q ),
	.datad(\out_0~13_combout ),
	.cin(gnd),
	.combout(\out_0~14_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~14 .lut_mask = 16'hF588;
defparam \out_0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N27
dffeas \out_0[5]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[5]~reg0 .is_wysiwyg = "true";
defparam \out_0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
fiftyfivenm_lcell_comb \out_1~5 (
// Equation(s):
// \out_1~5_combout  = (!\reset_in~input_o  & \out_0[5]~reg0_q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_0[5]~reg0_q ),
	.cin(gnd),
	.combout(\out_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~5 .lut_mask = 16'h5500;
defparam \out_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N1
dffeas \out_1[5]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[5]~reg0 .is_wysiwyg = "true";
defparam \out_1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
fiftyfivenm_lcell_comb \out_2~6 (
// Equation(s):
// \out_2~6_combout  = (\out_1[5]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_1[5]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~6 .lut_mask = 16'h00F0;
defparam \out_2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \out_2[5]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[5]~reg0 .is_wysiwyg = "true";
defparam \out_2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
fiftyfivenm_lcell_comb \out_3~5 (
// Equation(s):
// \out_3~5_combout  = (\out_2[4]~reg0_q  & !\reset_in~input_o )

	.dataa(\out_2[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~5 .lut_mask = 16'h00AA;
defparam \out_3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N29
dffeas \out_3[4]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[4]~reg0 .is_wysiwyg = "true";
defparam \out_3[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
fiftyfivenm_lcell_comb \out_0~11 (
// Equation(s):
// \out_0~11_combout  = (\out_0[6]~1_combout  & (((\out_0[6]~0_combout )))) # (!\out_0[6]~1_combout  & ((\out_0[6]~0_combout  & ((temp[4]))) # (!\out_0[6]~0_combout  & (\out_3[4]~reg0_q ))))

	.dataa(\out_3[4]~reg0_q ),
	.datab(temp[4]),
	.datac(\out_0[6]~1_combout ),
	.datad(\out_0[6]~0_combout ),
	.cin(gnd),
	.combout(\out_0~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~11 .lut_mask = 16'hFC0A;
defparam \out_0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N0
fiftyfivenm_lcell_comb \out_0~12 (
// Equation(s):
// \out_0~12_combout  = (\out_0[6]~1_combout  & ((\out_0~11_combout  & (\out_2[4]~reg0_q )) # (!\out_0~11_combout  & ((\out_1[4]~reg0_q ))))) # (!\out_0[6]~1_combout  & (((\out_0~11_combout ))))

	.dataa(\out_2[4]~reg0_q ),
	.datab(\out_0[6]~1_combout ),
	.datac(\out_1[4]~reg0_q ),
	.datad(\out_0~11_combout ),
	.cin(gnd),
	.combout(\out_0~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~12 .lut_mask = 16'hBBC0;
defparam \out_0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N1
dffeas \out_0[4]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[4]~reg0 .is_wysiwyg = "true";
defparam \out_0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N30
fiftyfivenm_lcell_comb \out_1~4 (
// Equation(s):
// \out_1~4_combout  = (!\reset_in~input_o  & \out_0[4]~reg0_q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(\out_0[4]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~4 .lut_mask = 16'h5050;
defparam \out_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N31
dffeas \out_1[4]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[4]~reg0 .is_wysiwyg = "true";
defparam \out_1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
fiftyfivenm_lcell_comb \out_2~5 (
// Equation(s):
// \out_2~5_combout  = (\out_1[4]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_1[4]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_2~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~5 .lut_mask = 16'h00F0;
defparam \out_2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N15
dffeas \out_2[4]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[4]~reg0 .is_wysiwyg = "true";
defparam \out_2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
fiftyfivenm_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (temp[4] & (\out_2[4]~reg0_q  & (temp[5] $ (!\out_2[5]~reg0_q )))) # (!temp[4] & (!\out_2[4]~reg0_q  & (temp[5] $ (!\out_2[5]~reg0_q ))))

	.dataa(temp[4]),
	.datab(temp[5]),
	.datac(\out_2[5]~reg0_q ),
	.datad(\out_2[4]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h8241;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
fiftyfivenm_lcell_comb \out_2~0 (
// Equation(s):
// \out_2~0_combout  = (\out_1[0]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_1[0]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~0 .lut_mask = 16'h00F0;
defparam \out_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N23
dffeas \out_2[0]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[0]~reg0 .is_wysiwyg = "true";
defparam \out_2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N28
fiftyfivenm_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (temp[1] & (\out_2[1]~reg0_q  & (temp[0] $ (!\out_2[0]~reg0_q )))) # (!temp[1] & (!\out_2[1]~reg0_q  & (temp[0] $ (!\out_2[0]~reg0_q ))))

	.dataa(temp[1]),
	.datab(temp[0]),
	.datac(\out_2[1]~reg0_q ),
	.datad(\out_2[0]~reg0_q ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h8421;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N24
fiftyfivenm_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~1_combout  & (\Equal2~3_combout  & (\Equal2~2_combout  & \Equal2~0_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~3_combout ),
	.datac(\Equal2~2_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N30
fiftyfivenm_lcell_comb \out_3[2]~1 (
// Equation(s):
// \out_3[2]~1_combout  = (\reset_in~input_o ) # ((!\Equal0~4_combout  & (!\Equal1~4_combout  & !\Equal2~4_combout )))

	.dataa(\reset_in~input_o ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\out_3[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_3[2]~1 .lut_mask = 16'hAAAB;
defparam \out_3[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N31
dffeas \out_3[3]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[3]~reg0 .is_wysiwyg = "true";
defparam \out_3[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
fiftyfivenm_lcell_comb \out_0~9 (
// Equation(s):
// \out_0~9_combout  = (\out_0[6]~1_combout  & ((\out_1[3]~reg0_q ) # ((\out_0[6]~0_combout )))) # (!\out_0[6]~1_combout  & (((\out_3[3]~reg0_q  & !\out_0[6]~0_combout ))))

	.dataa(\out_1[3]~reg0_q ),
	.datab(\out_3[3]~reg0_q ),
	.datac(\out_0[6]~1_combout ),
	.datad(\out_0[6]~0_combout ),
	.cin(gnd),
	.combout(\out_0~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~9 .lut_mask = 16'hF0AC;
defparam \out_0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
fiftyfivenm_lcell_comb \out_0~10 (
// Equation(s):
// \out_0~10_combout  = (\out_0[6]~0_combout  & ((\out_0~9_combout  & (\out_2[3]~reg0_q )) # (!\out_0~9_combout  & ((temp[3]))))) # (!\out_0[6]~0_combout  & (((\out_0~9_combout ))))

	.dataa(\out_0[6]~0_combout ),
	.datab(\out_2[3]~reg0_q ),
	.datac(temp[3]),
	.datad(\out_0~9_combout ),
	.cin(gnd),
	.combout(\out_0~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~10 .lut_mask = 16'hDDA0;
defparam \out_0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N19
dffeas \out_0[3]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[3]~reg0 .is_wysiwyg = "true";
defparam \out_0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
fiftyfivenm_lcell_comb \out_1~3 (
// Equation(s):
// \out_1~3_combout  = (\out_0[3]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(\out_0[3]~reg0_q ),
	.datac(gnd),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~3 .lut_mask = 16'h00CC;
defparam \out_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N17
dffeas \out_1[3]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[3]~reg0 .is_wysiwyg = "true";
defparam \out_1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
fiftyfivenm_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (temp[2] & (\out_1[2]~reg0_q  & (temp[3] $ (!\out_1[3]~reg0_q )))) # (!temp[2] & (!\out_1[2]~reg0_q  & (temp[3] $ (!\out_1[3]~reg0_q ))))

	.dataa(temp[2]),
	.datab(temp[3]),
	.datac(\out_1[2]~reg0_q ),
	.datad(\out_1[3]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h8421;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
fiftyfivenm_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (temp[7] & (\out_1[7]~reg0_q  & (temp[6] $ (!\out_1[6]~reg0_q )))) # (!temp[7] & (!\out_1[7]~reg0_q  & (temp[6] $ (!\out_1[6]~reg0_q ))))

	.dataa(temp[7]),
	.datab(temp[6]),
	.datac(\out_1[7]~reg0_q ),
	.datad(\out_1[6]~reg0_q ),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h8421;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N2
fiftyfivenm_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\out_1[5]~reg0_q  & (temp[5] & (\out_1[4]~reg0_q  $ (!temp[4])))) # (!\out_1[5]~reg0_q  & (!temp[5] & (\out_1[4]~reg0_q  $ (!temp[4]))))

	.dataa(\out_1[5]~reg0_q ),
	.datab(\out_1[4]~reg0_q ),
	.datac(temp[5]),
	.datad(temp[4]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h8421;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N8
fiftyfivenm_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~0_combout  & (\Equal1~1_combout  & (\Equal1~3_combout  & \Equal1~2_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
fiftyfivenm_lcell_comb \out_2[7]~1 (
// Equation(s):
// \out_2[7]~1_combout  = (\reset_in~input_o ) # ((!\Equal0~4_combout  & !\Equal1~4_combout ))

	.dataa(\Equal0~4_combout ),
	.datab(\reset_in~input_o ),
	.datac(gnd),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\out_2[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_2[7]~1 .lut_mask = 16'hCCDD;
defparam \out_2[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N7
dffeas \out_2[2]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[2]~reg0 .is_wysiwyg = "true";
defparam \out_2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
fiftyfivenm_lcell_comb \out_3~3 (
// Equation(s):
// \out_3~3_combout  = (\out_2[2]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_2[2]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~3 .lut_mask = 16'h00F0;
defparam \out_3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \out_3[2]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[2]~reg0 .is_wysiwyg = "true";
defparam \out_3[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
fiftyfivenm_lcell_comb \out_0~7 (
// Equation(s):
// \out_0~7_combout  = (\out_0[6]~0_combout  & ((temp[2]) # ((\out_0[6]~1_combout )))) # (!\out_0[6]~0_combout  & (((\out_3[2]~reg0_q  & !\out_0[6]~1_combout ))))

	.dataa(temp[2]),
	.datab(\out_3[2]~reg0_q ),
	.datac(\out_0[6]~0_combout ),
	.datad(\out_0[6]~1_combout ),
	.cin(gnd),
	.combout(\out_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~7 .lut_mask = 16'hF0AC;
defparam \out_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N10
fiftyfivenm_lcell_comb \out_0~8 (
// Equation(s):
// \out_0~8_combout  = (\out_0[6]~1_combout  & ((\out_0~7_combout  & (\out_2[2]~reg0_q )) # (!\out_0~7_combout  & ((\out_1[2]~reg0_q ))))) # (!\out_0[6]~1_combout  & (((\out_0~7_combout ))))

	.dataa(\out_2[2]~reg0_q ),
	.datab(\out_0[6]~1_combout ),
	.datac(\out_1[2]~reg0_q ),
	.datad(\out_0~7_combout ),
	.cin(gnd),
	.combout(\out_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~8 .lut_mask = 16'hBBC0;
defparam \out_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N11
dffeas \out_0[2]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[2]~reg0 .is_wysiwyg = "true";
defparam \out_0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N16
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\out_0[2]~reg0_q  & (temp[2] & (\out_0[3]~reg0_q  $ (!temp[3])))) # (!\out_0[2]~reg0_q  & (!temp[2] & (\out_0[3]~reg0_q  $ (!temp[3]))))

	.dataa(\out_0[2]~reg0_q ),
	.datab(\out_0[3]~reg0_q ),
	.datac(temp[3]),
	.datad(temp[2]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8241;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N18
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\out_0[5]~reg0_q  & (temp[5] & (\out_0[4]~reg0_q  $ (!temp[4])))) # (!\out_0[5]~reg0_q  & (!temp[5] & (\out_0[4]~reg0_q  $ (!temp[4]))))

	.dataa(\out_0[5]~reg0_q ),
	.datab(\out_0[4]~reg0_q ),
	.datac(temp[5]),
	.datad(temp[4]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8421;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (temp[7] & (\out_0[7]~reg0_q  & (temp[6] $ (!\out_0[6]~reg0_q )))) # (!temp[7] & (!\out_0[7]~reg0_q  & (temp[6] $ (!\out_0[6]~reg0_q ))))

	.dataa(temp[7]),
	.datab(temp[6]),
	.datac(\out_0[7]~reg0_q ),
	.datad(\out_0[6]~reg0_q ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8421;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N4
fiftyfivenm_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~1_combout  & (\Equal0~2_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N20
fiftyfivenm_lcell_comb \out_0[6]~1 (
// Equation(s):
// \out_0[6]~1_combout  = (\Equal0~4_combout ) # ((\Equal1~4_combout ) # (\Equal2~4_combout ))

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\out_0[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_0[6]~1 .lut_mask = 16'hFFFC;
defparam \out_0[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N22
fiftyfivenm_lcell_comb \out_0~5 (
// Equation(s):
// \out_0~5_combout  = (\out_0[6]~1_combout  & ((\out_1[1]~reg0_q ) # ((\out_0[6]~0_combout )))) # (!\out_0[6]~1_combout  & (((\out_3[1]~reg0_q  & !\out_0[6]~0_combout ))))

	.dataa(\out_1[1]~reg0_q ),
	.datab(\out_3[1]~reg0_q ),
	.datac(\out_0[6]~1_combout ),
	.datad(\out_0[6]~0_combout ),
	.cin(gnd),
	.combout(\out_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~5 .lut_mask = 16'hF0AC;
defparam \out_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
fiftyfivenm_lcell_comb \out_0~6 (
// Equation(s):
// \out_0~6_combout  = (\out_0~5_combout  & ((\out_2[1]~reg0_q ) # ((!\out_0[6]~0_combout )))) # (!\out_0~5_combout  & (((temp[1] & \out_0[6]~0_combout ))))

	.dataa(\out_2[1]~reg0_q ),
	.datab(temp[1]),
	.datac(\out_0~5_combout ),
	.datad(\out_0[6]~0_combout ),
	.cin(gnd),
	.combout(\out_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~6 .lut_mask = 16'hACF0;
defparam \out_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N9
dffeas \out_0[1]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[1]~reg0 .is_wysiwyg = "true";
defparam \out_0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N12
fiftyfivenm_lcell_comb \out_1~1 (
// Equation(s):
// \out_1~1_combout  = (\out_0[1]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_0[1]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~1 .lut_mask = 16'h00F0;
defparam \out_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N13
dffeas \out_1[1]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[1]~reg0 .is_wysiwyg = "true";
defparam \out_1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
fiftyfivenm_lcell_comb \out_2~2 (
// Equation(s):
// \out_2~2_combout  = (\out_1[1]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_1[1]~reg0_q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~2 .lut_mask = 16'h00F0;
defparam \out_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N5
dffeas \out_2[1]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_2[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[1]~reg0 .is_wysiwyg = "true";
defparam \out_2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N26
fiftyfivenm_lcell_comb \out_3~2 (
// Equation(s):
// \out_3~2_combout  = (\out_2[1]~reg0_q  & !\reset_in~input_o )

	.dataa(\out_2[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~2 .lut_mask = 16'h00AA;
defparam \out_3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N27
dffeas \out_3[1]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[1]~reg0 .is_wysiwyg = "true";
defparam \out_3[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N24
fiftyfivenm_lcell_comb \out_3~0 (
// Equation(s):
// \out_3~0_combout  = (\out_2[0]~reg0_q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(\out_2[0]~reg0_q ),
	.datac(gnd),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~0 .lut_mask = 16'h00CC;
defparam \out_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N25
dffeas \out_3[0]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[0]~reg0 .is_wysiwyg = "true";
defparam \out_3[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N30
fiftyfivenm_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (temp[1] & (\out_3[1]~reg0_q  & (temp[0] $ (!\out_3[0]~reg0_q )))) # (!temp[1] & (!\out_3[1]~reg0_q  & (temp[0] $ (!\out_3[0]~reg0_q ))))

	.dataa(temp[1]),
	.datab(temp[0]),
	.datac(\out_3[1]~reg0_q ),
	.datad(\out_3[0]~reg0_q ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h8421;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
fiftyfivenm_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (temp[7] & (\out_3[7]~reg0_q  & (temp[6] $ (!\out_3[6]~reg0_q )))) # (!temp[7] & (!\out_3[7]~reg0_q  & (temp[6] $ (!\out_3[6]~reg0_q ))))

	.dataa(temp[7]),
	.datab(temp[6]),
	.datac(\out_3[6]~reg0_q ),
	.datad(\out_3[7]~reg0_q ),
	.cin(gnd),
	.combout(\Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = 16'h8241;
defparam \Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
fiftyfivenm_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (temp[4] & (\out_3[4]~reg0_q  & (\out_3[5]~reg0_q  $ (!temp[5])))) # (!temp[4] & (!\out_3[4]~reg0_q  & (\out_3[5]~reg0_q  $ (!temp[5]))))

	.dataa(temp[4]),
	.datab(\out_3[5]~reg0_q ),
	.datac(temp[5]),
	.datad(\out_3[4]~reg0_q ),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h8241;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
fiftyfivenm_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (\out_3[3]~reg0_q  & (temp[3] & (\out_3[2]~reg0_q  $ (!temp[2])))) # (!\out_3[3]~reg0_q  & (!temp[3] & (\out_3[2]~reg0_q  $ (!temp[2]))))

	.dataa(\out_3[3]~reg0_q ),
	.datab(temp[3]),
	.datac(\out_3[2]~reg0_q ),
	.datad(temp[2]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h9009;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
fiftyfivenm_lcell_comb \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = (\Equal3~0_combout  & (\Equal3~3_combout  & (\Equal3~2_combout  & \Equal3~1_combout )))

	.dataa(\Equal3~0_combout ),
	.datab(\Equal3~3_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~4 .lut_mask = 16'h8000;
defparam \Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N6
fiftyfivenm_lcell_comb \out_0[6]~0 (
// Equation(s):
// \out_0[6]~0_combout  = (!\Equal0~4_combout  & (!\Equal1~4_combout  & ((\Equal2~4_combout ) # (!\Equal3~4_combout ))))

	.dataa(\Equal3~4_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\out_0[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_0[6]~0 .lut_mask = 16'h0301;
defparam \out_0[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
fiftyfivenm_lcell_comb \out_0~2 (
// Equation(s):
// \out_0~2_combout  = (\out_0[6]~1_combout  & (((\out_1[0]~reg0_q ) # (\out_0[6]~0_combout )))) # (!\out_0[6]~1_combout  & (\out_3[0]~reg0_q  & ((!\out_0[6]~0_combout ))))

	.dataa(\out_3[0]~reg0_q ),
	.datab(\out_1[0]~reg0_q ),
	.datac(\out_0[6]~1_combout ),
	.datad(\out_0[6]~0_combout ),
	.cin(gnd),
	.combout(\out_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~2 .lut_mask = 16'hF0CA;
defparam \out_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N28
fiftyfivenm_lcell_comb \out_0~3 (
// Equation(s):
// \out_0~3_combout  = (\out_0[6]~0_combout  & ((\out_0~2_combout  & (\out_2[0]~reg0_q )) # (!\out_0~2_combout  & ((temp[0]))))) # (!\out_0[6]~0_combout  & (((\out_0~2_combout ))))

	.dataa(\out_0[6]~0_combout ),
	.datab(\out_2[0]~reg0_q ),
	.datac(temp[0]),
	.datad(\out_0~2_combout ),
	.cin(gnd),
	.combout(\out_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~3 .lut_mask = 16'hDDA0;
defparam \out_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N29
dffeas \out_0[0]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_0[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[0]~reg0 .is_wysiwyg = "true";
defparam \out_0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
fiftyfivenm_lcell_comb \out_valid_0~0 (
// Equation(s):
// \out_valid_0~0_combout  = (\out_valid_0~reg0_q ) # ((!\Equal3~4_combout  & !\out_0[6]~1_combout ))

	.dataa(\Equal3~4_combout ),
	.datab(gnd),
	.datac(\out_valid_0~reg0_q ),
	.datad(\out_0[6]~1_combout ),
	.cin(gnd),
	.combout(\out_valid_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_0~0 .lut_mask = 16'hF0F5;
defparam \out_valid_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \out_valid_0~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid_0~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_0~reg0 .is_wysiwyg = "true";
defparam \out_valid_0~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
fiftyfivenm_lcell_comb \out_valid_1~0 (
// Equation(s):
// \out_valid_1~0_combout  = (!\reset_in~input_o  & \out_valid_0~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_valid_0~reg0_q ),
	.cin(gnd),
	.combout(\out_valid_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_1~0 .lut_mask = 16'h0F00;
defparam \out_valid_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
fiftyfivenm_lcell_comb \out_valid_1~1 (
// Equation(s):
// \out_valid_1~1_combout  = (\reset_in~input_o ) # ((!\Equal3~4_combout  & !\out_0[6]~1_combout ))

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(\Equal3~4_combout ),
	.datad(\out_0[6]~1_combout ),
	.cin(gnd),
	.combout(\out_valid_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_1~1 .lut_mask = 16'hCCCF;
defparam \out_valid_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \out_valid_1~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_valid_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid_1~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_1~reg0 .is_wysiwyg = "true";
defparam \out_valid_1~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
fiftyfivenm_lcell_comb \out_valid_2~0 (
// Equation(s):
// \out_valid_2~0_combout  = (!\reset_in~input_o  & \out_valid_1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_valid_1~reg0_q ),
	.cin(gnd),
	.combout(\out_valid_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_2~0 .lut_mask = 16'h0F00;
defparam \out_valid_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \out_valid_2~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_valid_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid_2~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_2~reg0 .is_wysiwyg = "true";
defparam \out_valid_2~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
fiftyfivenm_lcell_comb \out_valid_3~0 (
// Equation(s):
// \out_valid_3~0_combout  = (!\reset_in~input_o  & \out_valid_2~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_valid_2~reg0_q ),
	.cin(gnd),
	.combout(\out_valid_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_3~0 .lut_mask = 16'h0F00;
defparam \out_valid_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \out_valid_3~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_valid_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid_3~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_3~reg0 .is_wysiwyg = "true";
defparam \out_valid_3~reg0 .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign out_0[0] = \out_0[0]~output_o ;

assign out_0[1] = \out_0[1]~output_o ;

assign out_0[2] = \out_0[2]~output_o ;

assign out_0[3] = \out_0[3]~output_o ;

assign out_0[4] = \out_0[4]~output_o ;

assign out_0[5] = \out_0[5]~output_o ;

assign out_0[6] = \out_0[6]~output_o ;

assign out_0[7] = \out_0[7]~output_o ;

assign out_valid_0 = \out_valid_0~output_o ;

assign out_1[0] = \out_1[0]~output_o ;

assign out_1[1] = \out_1[1]~output_o ;

assign out_1[2] = \out_1[2]~output_o ;

assign out_1[3] = \out_1[3]~output_o ;

assign out_1[4] = \out_1[4]~output_o ;

assign out_1[5] = \out_1[5]~output_o ;

assign out_1[6] = \out_1[6]~output_o ;

assign out_1[7] = \out_1[7]~output_o ;

assign out_valid_1 = \out_valid_1~output_o ;

assign out_2[0] = \out_2[0]~output_o ;

assign out_2[1] = \out_2[1]~output_o ;

assign out_2[2] = \out_2[2]~output_o ;

assign out_2[3] = \out_2[3]~output_o ;

assign out_2[4] = \out_2[4]~output_o ;

assign out_2[5] = \out_2[5]~output_o ;

assign out_2[6] = \out_2[6]~output_o ;

assign out_2[7] = \out_2[7]~output_o ;

assign out_valid_2 = \out_valid_2~output_o ;

assign out_3[0] = \out_3[0]~output_o ;

assign out_3[1] = \out_3[1]~output_o ;

assign out_3[2] = \out_3[2]~output_o ;

assign out_3[3] = \out_3[3]~output_o ;

assign out_3[4] = \out_3[4]~output_o ;

assign out_3[5] = \out_3[5]~output_o ;

assign out_3[6] = \out_3[6]~output_o ;

assign out_3[7] = \out_3[7]~output_o ;

assign out_valid_3 = \out_valid_3~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_H3,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_G1,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_E8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_F7,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_E7,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
