/* Generated by Yosys 0.33 (git sha1 2584903a060) */
module s953_bench(blif_clk_net, blif_reset_net, Rdy1RtHS1, Rdy2RtHS1, Rdy1BmHS1, Rdy2BmHS1, IInDoneHS1, RtTSHS1, TpArrayHS1, OutputHS1, WantBmHS1, WantRtHS1, OutAvHS1, FullOHS1, FullIIHS1, Prog_2, Prog_1, Prog_0, ReWhBufHS1, TgWhBufHS1, SeOutAvHS1
, LdProgHS1, Mode2HS1, ReRtTSHS1, ShftIIRHS1, NewTrHS1, Mode1HS1, ShftORHS1, ActRtHS1, Mode0HS1, TxHIInHS1, LxHIInHS1, NewLineHS1, ActBmHS1, GoBmHS1, LoadOHHS1, DumpIIHS1, SeFullOHS1, GoRtHS1, LoadIIHHS1, SeFullIIHS1);
  output ActBmHS1;
  wire ActBmHS1;
  output ActRtHS1;
  wire ActRtHS1;
  output DumpIIHS1;
  wire DumpIIHS1;
  input FullIIHS1;
  wire FullIIHS1;
  input FullOHS1;
  wire FullOHS1;
  output GoBmHS1;
  wire GoBmHS1;
  output GoRtHS1;
  wire GoRtHS1;
  input IInDoneHS1;
  wire IInDoneHS1;
  output LdProgHS1;
  wire LdProgHS1;
  output LoadIIHHS1;
  wire LoadIIHHS1;
  output LoadOHHS1;
  wire LoadOHHS1;
  output LxHIInHS1;
  wire LxHIInHS1;
  output Mode0HS1;
  wire Mode0HS1;
  output Mode1HS1;
  wire Mode1HS1;
  output Mode2HS1;
  wire Mode2HS1;
  output NewLineHS1;
  wire NewLineHS1;
  output NewTrHS1;
  wire NewTrHS1;
  input OutAvHS1;
  wire OutAvHS1;
  input OutputHS1;
  wire OutputHS1;
  input Prog_0;
  wire Prog_0;
  input Prog_1;
  wire Prog_1;
  input Prog_2;
  wire Prog_2;
  input Rdy1BmHS1;
  wire Rdy1BmHS1;
  input Rdy1RtHS1;
  wire Rdy1RtHS1;
  input Rdy2BmHS1;
  wire Rdy2BmHS1;
  input Rdy2RtHS1;
  wire Rdy2RtHS1;
  output ReRtTSHS1;
  wire ReRtTSHS1;
  output ReWhBufHS1;
  wire ReWhBufHS1;
  input RtTSHS1;
  wire RtTSHS1;
  output SeFullIIHS1;
  wire SeFullIIHS1;
  output SeFullOHS1;
  wire SeFullOHS1;
  output SeOutAvHS1;
  wire SeOutAvHS1;
  output ShftIIRHS1;
  wire ShftIIRHS1;
  output ShftORHS1;
  wire ShftORHS1;
  output TgWhBufHS1;
  wire TgWhBufHS1;
  input TpArrayHS1;
  wire TpArrayHS1;
  output TxHIInHS1;
  wire TxHIInHS1;
  input WantBmHS1;
  wire WantBmHS1;
  input WantRtHS1;
  wire WantRtHS1;
  input blif_clk_net;
  wire blif_clk_net;
  input blif_reset_net;
  wire blif_reset_net;
endmodule
