vsim work.testfixture
# vsim work.testfixture 
# Start time: 21:32:43 on Jan 22,2024
# Loading sv_std.std
# Loading work.testfixture
# Loading work.LASER
add wave -position end  sim:/testfixture/u_LASER/C1_opt_addr_X
add wave -position end  sim:/testfixture/u_LASER/C1_opt_addr_Y
add wave -position end  sim:/testfixture/u_LASER/C1_X_dist
add wave -position end  sim:/testfixture/u_LASER/C1_X_dist_abs
add wave -position end  sim:/testfixture/u_LASER/C1_X_in
add wave -position end  sim:/testfixture/u_LASER/C1_Y_dist
add wave -position end  sim:/testfixture/u_LASER/C1_Y_dist_abs
add wave -position end  sim:/testfixture/u_LASER/C1_Y_in
add wave -position end  sim:/testfixture/u_LASER/C1X
add wave -position end  sim:/testfixture/u_LASER/C1Y
add wave -position end  sim:/testfixture/u_LASER/C2_opt_addr_X
add wave -position end  sim:/testfixture/u_LASER/C2_opt_addr_Y
add wave -position end  sim:/testfixture/u_LASER/C2_X_dist
add wave -position end  sim:/testfixture/u_LASER/C2_X_dist_abs
add wave -position end  sim:/testfixture/u_LASER/C2_X_in
add wave -position end  sim:/testfixture/u_LASER/C2_Y_dist
add wave -position end  sim:/testfixture/u_LASER/C2_Y_dist_abs
add wave -position end  sim:/testfixture/u_LASER/C2_Y_in
add wave -position end  sim:/testfixture/u_LASER/C2X
add wave -position end  sim:/testfixture/u_LASER/C2Y
add wave -position end  sim:/testfixture/u_LASER/C_addr_X
add wave -position end  sim:/testfixture/u_LASER/C_addr_X_done
add wave -position end  sim:/testfixture/u_LASER/C_addr_Y
add wave -position end  sim:/testfixture/u_LASER/C_addr_Y_done
add wave -position end  sim:/testfixture/u_LASER/CLK
add wave -position end  sim:/testfixture/u_LASER/converge
add wave -position end  sim:/testfixture/u_LASER/converge_times
add wave -position end  sim:/testfixture/u_LASER/DATA_IN
add wave -position end  sim:/testfixture/u_LASER/data_in_done
add wave -position end  sim:/testfixture/u_LASER/DATA_IN_wire
add wave -position end  sim:/testfixture/u_LASER/DONE
add wave -position end  sim:/testfixture/u_LASER/DONE_wire
add wave -position end  sim:/testfixture/u_LASER/FIND_C1
add wave -position end  sim:/testfixture/u_LASER/find_c1_done
add wave -position end  sim:/testfixture/u_LASER/FIND_C1_wire
add wave -position end  sim:/testfixture/u_LASER/FIND_C2
add wave -position end  sim:/testfixture/u_LASER/find_c2_done
add wave -position end  sim:/testfixture/u_LASER/FIND_C2_wire
add wave -position end  sim:/testfixture/u_LASER/i
add wave -position end  sim:/testfixture/u_LASER/IDLE
add wave -position end  sim:/testfixture/u_LASER/IDLE_wire
add wave -position end  sim:/testfixture/u_LASER/is_inside
add wave -position end  sim:/testfixture/u_LASER/is_inside_C1
add wave -position end  sim:/testfixture/u_LASER/is_inside_C2
add wave -position end  sim:/testfixture/u_LASER/item_addr_done
add wave -position end  sim:/testfixture/u_LASER/item_addr_X
add wave -position end  sim:/testfixture/u_LASER/item_addr_X_done
add wave -position end  sim:/testfixture/u_LASER/item_addr_Y
add wave -position end  sim:/testfixture/u_LASER/item_addr_Y_done
add wave -position end  sim:/testfixture/u_LASER/ITEM_NUM
add wave -position end  sim:/testfixture/u_LASER/item_X
add wave -position end  sim:/testfixture/u_LASER/item_X_in
add wave -position end  sim:/testfixture/u_LASER/item_Y
add wave -position end  sim:/testfixture/u_LASER/item_Y_in
add wave -position end  sim:/testfixture/u_LASER/iterate
add wave -position end  sim:/testfixture/u_LASER/iterate_reg
add wave -position end  sim:/testfixture/u_LASER/iteration_done
add wave -position end  sim:/testfixture/u_LASER/next_state
add wave -position end  sim:/testfixture/u_LASER/opt_num
add wave -position end  sim:/testfixture/u_LASER/opt_num_temp
add wave -position end  sim:/testfixture/u_LASER/RADIUS
add wave -position end  sim:/testfixture/u_LASER/RST
add wave -position end  sim:/testfixture/u_LASER/state
add wave -position end  sim:/testfixture/u_LASER/SYS_DONE
add wave -position end  sim:/testfixture/u_LASER/X
add wave -position end  sim:/testfixture/u_LASER/Y
run -all
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      51244  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 409948 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - - - + - - - -
#  1 - - + - - - - - + - + - - - - -
#  2 - - - - - - - - - - - - - - - -
#  3 - - - - - - - - - - - - - - - -
#  4 - - - - - - - - - - - - - - - -
#  5 - - - - - - - - - - - - - - - -
#  6 - - - - x - - - - - - - - - - -
#  7 - x x - - - - x + + - - - + - -
#  8 - - - - - x - x - - - - - - - -
#  9 - - - - X - x - - - x - x - - -
#  a - - - x - - - x x - - - - x x -
#  b - - - x - - - x x - - X x - - -
#  c - + - - - x - - x - - x - x x -
#  d - - - + x - - - - - - - - x - -
#  e - - - - - - - - - x - x - x - -
#  f - - - - - - + - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      51244  **
# **   Cover total =  30/ 30   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 409948 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      51244  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 409948 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:         39
# ---- Get Return: C1(15,15),C2( 0, 0)
# ---- cover =   2, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 * - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - + - - -
#  3 - x - - - - - - - - + + - - - -
#  4 - - - + - - - + + - - - - + - -
#  5 + - - - - - - - - - + - - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - + - - + - - - - - + -
#  8 - - - - + - - - + + + + + - - -
#  9 - - + + - - - - - - - + + - - -
#  a - - - + - - - - - - - - - - - -
#  b - - - - + + - - + - - - - - - x
#  c - - + - - - + + - - - - - - - -
#  d - - - - - - + + - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - *
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =         84  **
# **   Cover total =   2/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 668 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,10),C2(11, 6)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - + - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - * - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      61484  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 491868 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      51244  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 409948 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# invalid command name ""
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      51244  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 409948 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#   40995700 , please pull down signal DONE
#   40996500 , please pull down signal DONE
#   40997300 , please pull down signal DONE
#   40998100 , please pull down signal DONE
#   40998900 , please pull down signal DONE
#   40999700 , please pull down signal DONE
#   41000500 , please pull down signal DONE
#   41001300 , please pull down signal DONE
#   41002100 , please pull down signal DONE
#   41002900 , please pull down signal DONE
#   41003700 , please pull down signal DONE
#   41004500 , please pull down signal DONE
# 
#             41004500 , ERROR, please pull down signal DONE. Simlation terminated
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(196)
#    Time: 410045 ns  Iteration: 0  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 196
add wave -position 55  sim:/testfixture/u_LASER/find_c1_done
add wave -position 56  sim:/testfixture/u_LASER/find_c1_done_reg
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#   40995700 , please pull down signal DONE
#   40996500 , please pull down signal DONE
#   40997300 , please pull down signal DONE
#   40998100 , please pull down signal DONE
#   40998900 , please pull down signal DONE
#   40999700 , please pull down signal DONE
#   41000500 , please pull down signal DONE
#   41001300 , please pull down signal DONE
#   41002100 , please pull down signal DONE
#   41002900 , please pull down signal DONE
#   41003700 , please pull down signal DONE
#   41004500 , please pull down signal DONE
# 
#             41004500 , ERROR, please pull down signal DONE. Simlation terminated
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(196)
#    Time: 410045 ns  Iteration: 0  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 196
add wave -position 55  sim:/testfixture/u_LASER/C_addr_X_done
add wave -position 56  sim:/testfixture/u_LASER/C_addr_Y_done
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/find_c1_done_reg'. 
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#   40995700 , please pull down signal DONE
#   40996500 , please pull down signal DONE
#   40997300 , please pull down signal DONE
#   40998100 , please pull down signal DONE
#   40998900 , please pull down signal DONE
#   40999700 , please pull down signal DONE
#   41000500 , please pull down signal DONE
#   41001300 , please pull down signal DONE
#   41002100 , please pull down signal DONE
#   41002900 , please pull down signal DONE
#   41003700 , please pull down signal DONE
#   41004500 , please pull down signal DONE
# 
#             41004500 , ERROR, please pull down signal DONE. Simlation terminated
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(196)
#    Time: 410045 ns  Iteration: 0  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 196
run
run
run
run
#   41005300 , please pull down signal DONE
# 
#             41005300 , ERROR, please pull down signal DONE. Simlation terminated
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(196)
#    Time: 410053 ns  Iteration: 0  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 196
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# -- Max cycle pre pattern reached, force output result C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
# Break key hit
# Simulation stop requested.
add wave -position 35  sim:/testfixture/u_LASER/find_c2_done
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#   32804500 , please pull down signal DONE
#   32805300 , please pull down signal DONE
#   32806100 , please pull down signal DONE
#   32806900 , please pull down signal DONE
#   32807700 , please pull down signal DONE
#   32808500 , please pull down signal DONE
#   32809300 , please pull down signal DONE
#   32810100 , please pull down signal DONE
#   32810900 , please pull down signal DONE
#   32811700 , please pull down signal DONE
#   32812500 , please pull down signal DONE
#   32813300 , please pull down signal DONE
# 
#             32813300 , ERROR, please pull down signal DONE. Simlation terminated
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(196)
#    Time: 328133 ns  Iteration: 0  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 196
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#   32804500 , please pull down signal DONE
#   32805300 , please pull down signal DONE
#   32806100 , please pull down signal DONE
#   32806900 , please pull down signal DONE
#   32807700 , please pull down signal DONE
#   32808500 , please pull down signal DONE
#   32809300 , please pull down signal DONE
#   32810100 , please pull down signal DONE
#   32810900 , please pull down signal DONE
#   32811700 , please pull down signal DONE
#   32812500 , please pull down signal DONE
#   32813300 , please pull down signal DONE
# 
#             32813300 , ERROR, please pull down signal DONE. Simlation terminated
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(196)
#    Time: 328133 ns  Iteration: 0  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 196
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  19, optimum =  28
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  21, optimum =  29
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  19, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  14, optimum =  23
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  15, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      92415  **
# **   Cover total = 118/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 739316 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#   40995700 , please pull down signal DONE
#   40996500 , please pull down signal DONE
#   40997300 , please pull down signal DONE
#   40998100 , please pull down signal DONE
#   40998900 , please pull down signal DONE
#   40999700 , please pull down signal DONE
#   41000500 , please pull down signal DONE
#   41001300 , please pull down signal DONE
#   41002100 , please pull down signal DONE
#   41002900 , please pull down signal DONE
#   41003700 , please pull down signal DONE
#   41004500 , please pull down signal DONE
# 
#             41004500 , ERROR, please pull down signal DONE. Simlation terminated
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(196)
#    Time: 410045 ns  Iteration: 0  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 196
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  19, optimum =  28
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  21, optimum =  29
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  19, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  14, optimum =  23
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  15, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      92415  **
# **   Cover total = 118/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 739316 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
run
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      30720
# ---- Get Return: C1( 7, 7),C2(11, 2)
# ---- cover =  28, optimum =  29
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5, 8),C2(11, 3)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 7,11),C2( 2,10)
# ---- cover =  23, optimum =  23
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      30720
# ---- Get Return: C1( 9, 6),C2(13, 0)
# ---- cover =  29, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     225535  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 1804276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      41005  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 328036 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/converge_times'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/iterate_reg'. 
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      61485  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 491876 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
add wave -position 26  sim:/testfixture/u_LASER/iterate_C1_reg
add wave -position 27  sim:/testfixture/u_LASER/iterate_C2_reg
add wave -position 28  sim:/testfixture/u_LASER/converge
add wave -position 29  sim:/testfixture/u_LASER/converge_C1
add wave -position 30  sim:/testfixture/u_LASER/converge_C2
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      61485  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 491876 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
add wave -position 17  sim:/testfixture/u_LASER/state
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      51200
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      51245  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 409956 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51200
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#   40996500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 7,10),C2( 8, 2)
# ---- cover =  24, optimum =  28
#   73798100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 7, 7),C2(11, 2)
# ---- cover =  28, optimum =  29
#  106599700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5, 8),C2(11, 3)
# ---- cover =  30, optimum =  30
#  147593300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  188586900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 9, 6),C2(13, 0)
# ---- cover =  29, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     276735  **
# **   Cover total = 164/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 2213876 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/iterate_C1_reg'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/iterate_C2_reg'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/converge_C1'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/converge_C2'. 
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      30720
# ---- Get Return: C1( 7, 7),C2(11, 2)
# ---- cover =  28, optimum =  29
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5, 8),C2(11, 3)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 7,11),C2( 2,10)
# ---- cover =  23, optimum =  23
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      30720
# ---- Get Return: C1( 9, 6),C2(13, 0)
# ---- cover =  29, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     225535  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 1804276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      41005  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 328036 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - - - + - - - -
#  1 - - + - - - - - + - + - - - - -
#  2 - - - - - - - - - - - - - - - -
#  3 - - - - - - - - - - - - - - - -
#  4 - - - - - - - - - - - - - - - -
#  5 - - - - - - - - - - - - - - - -
#  6 - - - - x - - - - - - - - - - -
#  7 - x x - - - - x + + - - - + - -
#  8 - - - - - x - x - - - - - - - -
#  9 - - - - X - x - - - x - x - - -
#  a - - - x - - - x x - - - - x x -
#  b - - - x - - - x x - - X x - - -
#  c - + - - - x - - x - - x - x x -
#  d - - - + x - - - - - - - - x - -
#  e - - - - - - - - - x - x - x - -
#  f - - - - - - + - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      10285  **
# **   Cover total =  30/ 30   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 82276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:       7680
# ---- Get Return: C1( 7, 7),C2(11, 4)
# ---- cover =  27, optimum =  29
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 5, 5),C2(10, 5)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:       7680
# ---- Get Return: C1( 6,11),C2( 4, 4)
# ---- cover =  20, optimum =  23
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 9, 4),C2(10,10)
# ---- cover =  28, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      56575  **
# **   Cover total = 162/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 452596 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      10285  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 82276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -continue
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      10285  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 82276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
run -all
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      12841
# ---- Get Return: C1( 0, 0),C2( 0, 0)
# ---- cover =   1, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 * - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - + - - -
#  3 - x - - - - - - - - + + - - - -
#  4 - - - + - - - + + - - - - + - -
#  5 + - - - - - - - - - + - - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - + - - + - - - - - + -
#  8 - - - - + - - - + + + + + - - -
#  9 - - + + - - - - - - - + + - - -
#  a - - - + - - - - - - - - - - - -
#  b - - - - + + - - + - - - - - - +
#  c - - + - - - + + - - - - - - - -
#  d - - - - - - + + - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      12887  **
# **   Cover total =  28/ 56   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 103092 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      10285  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 82276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -continue
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:       7680
# ---- Get Return: C1( 7, 7),C2(11, 4)
# ---- cover =  27, optimum =  29
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 5, 5),C2(10, 5)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:       7680
# ---- Get Return: C1( 6,11),C2( 4, 4)
# ---- cover =  20, optimum =  23
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 9, 4),C2(10,10)
# ---- cover =  28, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      56575  **
# **   Cover total = 162/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 452596 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
# Compile of tb.sv was successful.
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10240
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      10285  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 82276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      30720
# ---- Get Return: C1( 7, 7),C2(11, 2)
# ---- cover =  28, optimum =  29
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5, 8),C2(11, 3)
# ---- cover =  30, optimum =  30
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 7,11),C2( 2,10)
# ---- cover =  23, optimum =  23
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      30720
# ---- Get Return: C1( 9, 6),C2(13, 0)
# ---- cover =  29, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     225535  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 1804276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x * - - - -
#  6 - - - - - - - - - - - - - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x + - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      41005  **
# **   Cover total =  27/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 328036 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# Break key hit
# Simulation stop requested.
run
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# Break key hit
# Simulation stop requested.
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - - - + - - - -
#  1 - - + - - - - - + - + - - - - -
#  2 - - - - - - - - - - - - - - - -
#  3 - - - - - - - - - - - - - - - -
#  4 - - - - - - - - - - - - - - - -
#  5 - - - - - - - - - - - - - - - -
#  6 - - - - x - - - - - - - - - - -
#  7 - + x - - - - + + + - - - + - -
#  8 - - - - - x - x - - - - - - - -
#  9 - - - - x - x - - - x - x - - -
#  a - - - x * - - x x - - - - x x -
#  b - - - x - - - x x - - x x - - -
#  c - x - - - x - - x - - X - x x -
#  d - - - x x - - - - - - - - x - -
#  e - - - - - - - - - x - x - x - -
#  f - - - - - - + - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      41005  **
# **   Cover total =  30/ 30   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 328036 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      51200
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - + - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - * - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - - - - - - - - - - - -
#  b - - - - x X - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - x - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      51245  **
# **   Cover total =  28/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 409956 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      40960
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   32804500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   73798100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      30719
# ---- Get Return: C1( 7, 8),C2(11, 2)
# ---- cover =  28, optimum =  29
#   98407700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1(10, 8),C2( 5, 5)
# ---- cover =  29, optimum =  30
#  131209300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      30719
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  155818900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      30719
# ---- Get Return: C1(10, 8),C2(15, 3)
# ---- cover =  29, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     225535  **
# **   Cover total = 165/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 1804276 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
# Compile of tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
# Loading work.LASER
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# Break key hit
# Break in Module LASER at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/LASER.v line 87
add wave -position 36  sim:/testfixture/u_LASER/converge_times
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# Break key hit
# Break in Module LASER at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/LASER.v line 264
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71680
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - + - - - - - -
#  1 - - + - - - - - - - - - - - - -
#  2 - - - - - - - - - - x - x - - +
#  3 - - - - - - - x - x - - - - - -
#  4 - - - - - - - - x - - - - - - -
#  5 - - - - + - x - - - X - x x - -
#  6 - - - - - x - - - - - x - - - -
#  7 + - + - x - - - - x x - - x - -
#  8 - - - x - - - x - - x - - - - -
#  9 - - x - - x - - x + x - - - - -
#  a - - - - x X x - x x - - - - - -
#  b - - - - - - - x - - - + + - - -
#  c - - - - - - - - - - - - - - - -
#  d - - - - - - - x - - + - - - - -
#  e - - - - - - - - - - - - - - - -
#  f - - - + - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      71725  **
# **   Cover total =  29/ 29   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 573796 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49188500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106566100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  147559700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:     102399
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229513300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  270506900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     409855  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3278836 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71680
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - + - - - - - -
#  1 - - + - - - - - - - - - - - - -
#  2 - - - - - - - - - - x - x - - +
#  3 - - - - - - - x - x - - - - - -
#  4 - - - - - - - - x - - - - - - -
#  5 - - - - + - x - - - X - x x - -
#  6 - - - - - x - - - - - x - - - -
#  7 + - + - x - - - - x x - - x - -
#  8 - - - x - - - x - - x - - - - -
#  9 - - x - - x - - x + x - - - - -
#  a - - - - x X x - x x - - - - - -
#  b - - - - - - - x - - - + + - - -
#  c - - - - - - - - - - - - - - - -
#  d - - - - - - - x - - + - - - - -
#  e - - - - - - - - - - - - - - - -
#  f - - - + - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      71725  **
# **   Cover total =  29/ 29   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 573796 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49188500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106566100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  147559700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:     102399
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229513300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  270506900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     409855  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3278836 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49188500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106566100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  147559700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:     102399
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229513300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  270506900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     409855  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3278836 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49188500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106566100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  147559700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:     102399
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229513300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  270506900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     409855  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3278836 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49188500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106566100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  147559700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:     102399
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229513300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  270506900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     409855  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3278836 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71680
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - + - - - - - -
#  1 - - + - - - - - - - - - - - - -
#  2 - - - - - - - - - - x - x - - +
#  3 - - - - - - - x - x - - - - - -
#  4 - - - - - - - - x - - - - - - -
#  5 - - - - + - x - - - X - x x - -
#  6 - - - - - x - - - - - x - - - -
#  7 + - + - x - - - - x x - - x - -
#  8 - - - x - - - x - - x - - - - -
#  9 - - x - - x - - x + x - - - - -
#  a - - - - x X x - x x - - - - - -
#  b - - - - - - - x - - - + + - - -
#  c - - - - - - - - - - - - - - - -
#  d - - - - - - - x - - + - - - - -
#  e - - - - - - - - - - - - - - - -
#  f - - - + - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      71725  **
# **   Cover total =  29/ 29   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 573796 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49188500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106566100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  147559700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:     102399
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229513300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  270506900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     409855  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3278836 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51200
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   40996500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   90182100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  122983700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  196745300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  229546900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     348415  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 2787316 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - + - - - - - -
#  1 - - + - - - - - - - - - - - - -
#  2 - - - - - - - - - - x - x - - +
#  3 - - - - - - - x - x - - - - - -
#  4 - - - - - - - - x - - - - - - -
#  5 - - - - + - x - - - X - x x - -
#  6 - - - - - x - - - - - x - - - -
#  7 + - + - x - - - - x x - - x - -
#  8 - - - x - - - x - - x - - - - -
#  9 - - x - - x - - x + x - - - - -
#  a - - - - x X x - x x - - - - - -
#  b - - - - - - - x - - - + + - - -
#  c - - - - - - - - - - - - - - - -
#  d - - - - - - - x - - + - - - - -
#  e - - - - - - - - - - - - - - - -
#  f - - - + - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      61485  **
# **   Cover total =  29/ 29   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 491876 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51200
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   40996500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   90182100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  122983700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  196745300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  229546900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     348415  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 2787316 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - + - - - - - -
#  1 - - + - - - - - - - - - - - - -
#  2 - - - - - - - - - - x - x - - +
#  3 - - - - - - - x - x - - - - - -
#  4 - - - - - - - - x - - - - - - -
#  5 - - - - + - x - - - X - x x - -
#  6 - - - - - x - - - - - x - - - -
#  7 + - + - x - - - - x x - - x - -
#  8 - - - x - - - x - - x - - - - -
#  9 - - x - - x - - x + x - - - - -
#  a - - - - x X x - x x - - - - - -
#  b - - - - - - - x - - - + + - - -
#  c - - - - - - - - - - - - - - - -
#  d - - - - - - - x - - + - - - - -
#  e - - - - - - - - - - - - - - - -
#  f - - - + - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      61485  **
# **   Cover total =  29/ 29   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 491876 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51200
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   40996500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   90182100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  122983700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  196745300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  229546900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     348415  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 2787316 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
add wave -position 21  sim:/testfixture/u_LASER/is_inside
add wave -position 22  sim:/testfixture/u_LASER/is_inside_C1
add wave -position 23  sim:/testfixture/u_LASER/is_inside_C2
add wave -position 2  sim:/testfixture/u_LASER/DONE
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61440
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49188500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106566100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7, 8),C2(11, 3)
# ---- cover =  28, optimum =  29
#  147559700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:     102399
# ---- Get Return: C1( 9, 4),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229513300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  270506900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     409855  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3278836 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   40995700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   90181300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  139366900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  196744500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 5,14),C2( 3, 9)
# ---- cover =  21, optimum =  23
#  229546100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     348414  **
# **   Cover total = 168/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 2787308 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      34559
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   27683700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      40319
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   59973300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      40319
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   92262900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      46079
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  129160500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      28799
# ---- Get Return: C1( 5,12),C2( 4, 8)
# ---- cover =  21, optimum =  23
#  152234100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      40319
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     230654  **
# **   Cover total = 168/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 1845228 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      47039
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   37667700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      54879
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   81605300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      54879
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  125542900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      62719
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  175752500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      70559
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  232234100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      54879
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     345214  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 2761708 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 4, 9),C2(11,11)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,10),C2(11, 5)
# ---- cover =  27, optimum =  28
#   98373300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 7, 7),C2(11, 2)
# ---- cover =  28, optimum =  29
#  139366900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5, 8),C2(11, 3)
# ---- cover =  30, optimum =  30
#  188552500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 7,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  237738100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1( 9, 6),C2(13, 0)
# ---- cover =  29, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     348414  **
# **   Cover total = 167/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 2787308 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:       7199
# ---- Get Return: C1( 6, 9),C2(12,12)
# ---- cover =  29, optimum =  30
#    5795700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:       7199
# ---- Get Return: C1( 6, 9),C2(12, 6)
# ---- cover =  25, optimum =  28
#   11589300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:       7199
# ---- Get Return: C1( 6, 9),C2( 9, 3)
# ---- cover =  26, optimum =  29
#   17382900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:       7199
# ---- Get Return: C1( 9, 6),C2( 3, 6)
# ---- cover =  29, optimum =  30
#   23176500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:       7199
# ---- Get Return: C1( 6,12),C2( 3, 9)
# ---- cover =  20, optimum =  23
#   28970100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:       7199
# ---- Get Return: C1( 9, 6),C2(15, 3)
# ---- cover =  29, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      43454  **
# **   Cover total = 158/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 347628 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# -- Max cycle pre pattern reached, force output result C1(10, 0),C2( 0, 0)
# ---- cover =   4, optimum =  30
# Break key hit
# Break in Module LASER at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/LASER.v line 83
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      51199
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   40995700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   90181300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  139366900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  196744500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      40959
# ---- Get Return: C1( 5,14),C2( 3, 9)
# ---- cover =  21, optimum =  23
#  229546100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     348414  **
# **   Cover total = 168/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 2787308 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v failed with 1 errors.
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/is_inside_C1'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/is_inside_C2'. 
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      61439
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   49187700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#  106565300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#  163942900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      81919
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#  229512500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      92159
# ---- Get Return: C1( 8,11),C2( 2,10)
# ---- cover =  23, optimum =  23
#  303274100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     450814  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 3606508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v failed with 2 errors.
# Compile of LASER.v failed with 1 errors.
# Compile of LASER.v failed with 2 errors.
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/item_addr_X'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/item_addr_Y'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/item_Y_in'. 
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      10209
# ---- Get Return: C1( 6, 9),C2( 0, 3)
# ---- cover =  18, optimum =  30
#    8203700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      12769
# ---- Get Return: C1( 8, 4),C2( 0, 3)
# ---- cover =  13, optimum =  28
#   18453300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      12769
# ---- Get Return: C1( 9, 3),C2( 0, 4)
# ---- cover =  14, optimum =  29
#   28702900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      12769
# ---- Get Return: C1( 9, 3),C2( 4, 5)
# ---- cover =  26, optimum =  30
#   38952500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      12769
# ---- Get Return: C1(12, 3),C2( 4, 4)
# ---- cover =  13, optimum =  23
#   49202100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      12769
# ---- Get Return: C1(12, 2),C2( 6, 3)
# ---- cover =  18, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      74314  **
# **   Cover total = 102/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 594508 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      10209
# ---- Get Return: C1( 6, 9),C2( 0, 3)
# ---- cover =  18, optimum =  30
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - - - + - - - -
#  1 - - x - - - - - + - + - - - - -
#  2 - - - - - - - - - - - - - - - -
#  3 * - - - - - - - - - - - - - - -
#  4 - - - - - - - - - - - - - - - -
#  5 - - - - - - - - - - - - - - - -
#  6 - - - - x - - - - - - - - - - -
#  7 - + + - - - - x x x - - - + - -
#  8 - - - - - x - x - - - - - - - -
#  9 - - - - x - X - - - x - + - - -
#  a - - - x - - - x x - - - - + + -
#  b - - - x - - - x x - - + + - - -
#  c - + - - - x - - x - - + - + + -
#  d - - - + + - - - - - - - - + - -
#  e - - - - - - - - - + - + - + - -
#  f - - - - - - + - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      10254  **
# **   Cover total =  18/ 30   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 82028 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      10209
# ---- Get Return: C1( 6, 9),C2( 0, 3)
# ---- cover =  18, optimum =  30
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - - - + - - - -
#  1 - - x - - - - - + - + - - - - -
#  2 - - - - - - - - - - - - - - - -
#  3 * - - - - - - - - - - - - - - -
#  4 - - - - - - - - - - - - - - - -
#  5 - - - - - - - - - - - - - - - -
#  6 - - - - x - - - - - - - - - - -
#  7 - + + - - - - x x x - - - + - -
#  8 - - - - - x - x - - - - - - - -
#  9 - - - - x - X - - - x - + - - -
#  a - - - x - - - x x - - - - + + -
#  b - - - x - - - x x - - + + - - -
#  c - + - - - x - - x - - + - + + -
#  d - - - + + - - - - - - - - + - -
#  e - - - - - - - - - + - + - + - -
#  f - - - - - - + - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      10254  **
# **   Cover total =  18/ 30   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 82028 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - - - + - - - -
#  1 - - + - - - - - + - + - - - - -
#  2 - - - - - - - - - - - - - - - -
#  3 - - - - - - - - - - - - - - - -
#  4 - - - - - - - - - - - - - - - -
#  5 - - - - - - - - - - - - - - - -
#  6 - - - - x - - - - - - - - - - -
#  7 - + x - - - - + + + - - - + - -
#  8 - - - - - x - x - - - - - - - -
#  9 - - - - x - x - - - x - x - - -
#  a - - - x * - - x x - - - - x x -
#  b - - - x - - - x x - - x x - - -
#  c - x - - - x - - x - - X - x x -
#  d - - - x x - - - - - - - - x - -
#  e - - - - - - - - - x - x - x - -
#  f - - - - - - + - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      15404  **
# **   Cover total =  30/ 30   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 123228 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1( 5,10),C2(12, 6)
# ---- cover =  26, optimum =  28
#   24645300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      12799
# ---- Get Return: C1( 7, 7),C2(12, 4)
# ---- cover =  28, optimum =  29
#   34918900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11, 9),C2( 5, 5)
# ---- cover =  29, optimum =  30
#   47240500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      12799
# ---- Get Return: C1( 5,14),C2( 3, 9)
# ---- cover =  21, optimum =  23
#   57514100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      89854  **
# **   Cover total = 164/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 718828 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1( 5,10),C2(12, 6)
# ---- cover =  26, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + + - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - - * - - -
#  7 - - + - - x - - + - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      15404  **
# **   Cover total =  26/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 123228 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
add wave -position 8  sim:/testfixture/u_LASER/determine_inside_inst_0/item_X_in
add wave -position 9  sim:/testfixture/u_LASER/determine_inside_inst_0/item_Y_in
add wave -position 10  sim:/testfixture/u_LASER/determine_inside_inst_1/item_X_in
add wave -position 11  sim:/testfixture/u_LASER/determine_inside_inst_1/item_Y_in
add wave -position 12  sim:/testfixture/u_LASER/determine_inside_inst_2/item_X_in
add wave -position 13  sim:/testfixture/u_LASER/determine_inside_inst_2/item_Y_in
add wave -position 14  sim:/testfixture/u_LASER/determine_inside_inst_3/item_X_in
add wave -position 15  sim:/testfixture/u_LASER/determine_inside_inst_3/item_Y_in
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1( 5,10),C2(12, 6)
# ---- cover =  26, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + + - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - - * - - -
#  7 - - + - - x - - + - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      15404  **
# **   Cover total =  26/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 123228 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_0/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_0/item_Y_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_1/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_1/item_Y_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_2/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_2/item_Y_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_3/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_3/item_Y_in'. 
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      71679
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - + - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - * - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - - - - - - - - - - - -
#  b - - - - x X - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - x - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      71724  **
# **   Cover total =  28/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 573788 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1( 5,10),C2(12, 6)
# ---- cover =  26, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + + - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - - * - - -
#  7 - - + - - x - - + - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      15404  **
# **   Cover total =  26/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 123228 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
add wave -position 8  sim:/testfixture/u_LASER/determine_inside_inst_0/item_X_in
add wave -position 9  sim:/testfixture/u_LASER/determine_inside_inst_0/item_Y_in
add wave -position 10  sim:/testfixture/u_LASER/determine_inside_inst_1/item_X_in
add wave -position 11  sim:/testfixture/u_LASER/determine_inside_inst_1/item_Y_in
add wave -position 12  sim:/testfixture/u_LASER/determine_inside_inst_2/item_X_in
add wave -position 13  sim:/testfixture/u_LASER/determine_inside_inst_2/item_Y_in
add wave -position 14  sim:/testfixture/u_LASER/determine_inside_inst_3/item_X_in
add wave -position 15  sim:/testfixture/u_LASER/determine_inside_inst_3/item_Y_in
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1( 5,10),C2(12, 6)
# ---- cover =  26, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + + - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - - * - - -
#  7 - - + - - x - - + - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      15404  **
# **   Cover total =  26/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 123228 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - - - - + - - - -
#  1 - - + - - - - - + - + - - - - -
#  2 - - - - - - - - - - - - - - - -
#  3 - - - - - - - - - - - - - - - -
#  4 - - - - - - - - - - - - - - - -
#  5 - - - - - - - - - - - - - - - -
#  6 - - - - x - - - - - - - - - - -
#  7 - + x - - - - + + + - - - + - -
#  8 - - - - - x - x - - - - - - - -
#  9 - - - - x - x - - - x - x - - -
#  a - - - x * - - x x - - - - x x -
#  b - - - x - - - x x - - x x - - -
#  c - x - - - x - - x - - X - x x -
#  d - - - x x - - - - - - - - x - -
#  e - - - - - - - - - x - x - x - -
#  f - - - - - - + - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      15404  **
# **   Cover total =  30/ 30   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 123228 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1( 5,10),C2(12, 6)
# ---- cover =  26, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - x - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + + - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - - * - - -
#  7 - - + - - x - - + - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - * - - - - - - - - - -
#  b - - - - x x - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - + - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      15404  **
# **   Cover total =  26/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 123228 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
# Compile of LASER.v failed with 1 errors.
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#    0 1 2 3 4 5 6 7 8 9 a b c d e f
#  0 - - - - - - - - + - - - - - - -
#  1 - - - - - - + - - - - - - - - -
#  2 - - - - - - - + - - - - + - - -
#  3 - + - - - - - - - - x x - - - -
#  4 - - - + - - - + x - - - - x - -
#  5 + - - - - - - - - - x - - - - -
#  6 - - - - - - - - - - - * - - - -
#  7 - - + - - x - - x - - - - - x -
#  8 - - - - x - - - x x x x x - - -
#  9 - - x x - - - - - - - x x - - -
#  a - - - x - - - - - - - - - - - -
#  b - - - - x X - - x - - - - - - +
#  c - - x - - - x x - - - - - - - -
#  d - - - - - - x x - + - - - - - -
#  e - - + - x - - - - - - - - - - -
#  f - - - - - - - - - - - - - - - -
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      17964  **
# **   Cover total =  28/ 28   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 143708 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testfixture
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:       5119
# ---- Get Return: C1( 0, 0),C2( 0, 0)
# ---- cover =   1, optimum =  30
# 
#    4131600 , ERROR, DONE is in unknown state. Simlation terminated
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(188)
#    Time: 41316 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 188
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      12799
# ---- Get Return: C1(15,15),C2(10,15)
# ---- cover =   9, optimum =  30
#   10275700 , please pull down signal DONE
# Break key hit
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 41
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v failed with 2 errors.
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      12799
# ---- Get Return: C1(15,15),C2(10,15)
# ---- cover =   9, optimum =  30
#   10275700 , please pull down signal DONE
# Break key hit
# Simulation stop requested.
add wave -position 26  sim:/testfixture/u_LASER/m
add wave -position 27  sim:/testfixture/u_LASER/n
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      12799
# ---- Get Return: C1(15,15),C2(10,15)
# ---- cover =   9, optimum =  30
#   10275700 , please pull down signal DONE
# Break key hit
# Break in Module determine_inside at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/LASER.v line 388
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(15,15),C2(15,15)
# ---- cover =   4, optimum =  30
#    8227700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(15,15),C2(15,15)
# ---- cover =   1, optimum =  28
#   16453300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(15,15),C2(13,15)
# ---- cover =   1, optimum =  29
#   24678900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(15,15),C2(12,15)
# ---- cover =   1, optimum =  30
#   32904500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(15,15),C2(14,15)
# ---- cover =   2, optimum =  23
#   41130100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(15,15),C2(15,15)
# ---- cover =   1, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      61694  **
# **   Cover total =  10/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 493548 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v failed with 2 errors.
# Compile of LASER.v failed with 1 errors.
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_0/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_0/item_Y_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_1/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_1/item_Y_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_2/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_2/item_Y_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_3/item_X_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testfixture/u_LASER/determine_inside_inst_3/item_Y_in'. 
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# -- Max cycle pre pattern reached, force output result C1( 0, 0),C2( 0, 0)
# ---- cover =   1, optimum =  30
# Break key hit
# Break in Module LASER in file C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/LASER.v
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:       7679
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#    6179700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   13381300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   20582900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   28808500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      11519
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   38058100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      56574  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 452588 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:       7679
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#    6179700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   13381300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   20582900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   28808500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      11519
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   38058100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      56574  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 452588 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:       7719
# ---- Get Return: C1( 0, 0),C2( 0, 0)
# ---- cover =   1, optimum =  28
#   18533300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:       7719
# ---- Get Return: C1( 0, 0),C2( 0, 0)
# ---- cover =   1, optimum =  29
#   24742900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:       7719
# ---- Get Return: C1( 0, 0),C2( 0, 0)
# ---- cover =   1, optimum =  30
#   30952500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:       7719
# ---- Get Return: C1( 0, 0),C2( 0, 0)
# ---- cover =   3, optimum =  23
#   37162100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:       7719
# ---- Get Return: C1( 0, 0),C2( 0, 0)
# ---- cover =   2, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      54214  **
# **   Cover total =  38/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 433708 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:      15359
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#   12323700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   26693300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   41062900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      20479
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   57480500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      23039
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   75946100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:      17919
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =     112894  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 903148 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
# Compile of LASER.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.LASER
# Loading work.determine_inside
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# *******************************
# ** Simulation Start          **
# *******************************
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img1.pattern
# ---- Used Cycle:       7679
# ---- Get Return: C1(11,12),C2( 4,10)
# ---- cover =  30, optimum =  30
#    6179700 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img2.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 5,11),C2(11, 6)
# ---- cover =  28, optimum =  28
#   13381300 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img3.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 5,10),C2(10, 5)
# ---- cover =  29, optimum =  29
#   20582900 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img4.pattern
# ---- Used Cycle:      10239
# ---- Get Return: C1(10, 5),C2( 4, 9)
# ---- cover =  30, optimum =  30
#   28808500 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img5.pattern
# ---- Used Cycle:      11519
# ---- Get Return: C1( 8,12),C2( 2,10)
# ---- cover =  23, optimum =  23
#   38058100 , please pull down signal DONE
# == PATTERN C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/img6.pattern
# ---- Used Cycle:       8959
# ---- Get Return: C1( 9, 9),C2(13, 2)
# ---- cover =  30, optimum =  30
# 
# *******************************
# **   Finish Simulation       **
# **   RUN CYCLE =      56574  **
# **   Cover total = 170/170   **
# *******************************
# ** Note: $stop    : C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv(259)
#    Time: 452588 ns  Iteration: 1  Instance: /testfixture
# Break in Module testfixture at C:/Users/p8101/Desktop/ic_design/ICDC/2023/2023_grad_cell/tb.sv line 259
