{
  "module_name": "vc4_packet.h",
  "hash_id": "106c70c77ef244946dfce3dd45742c43d204a28b1cdc248b4301c658e584b42c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/vc4/vc4_packet.h",
  "human_readable_source": " \n\n#ifndef VC4_PACKET_H\n#define VC4_PACKET_H\n\n#include \"vc4_regs.h\"  \n\nenum vc4_packet {\n\tVC4_PACKET_HALT = 0,\n\tVC4_PACKET_NOP = 1,\n\n\tVC4_PACKET_FLUSH = 4,\n\tVC4_PACKET_FLUSH_ALL = 5,\n\tVC4_PACKET_START_TILE_BINNING = 6,\n\tVC4_PACKET_INCREMENT_SEMAPHORE = 7,\n\tVC4_PACKET_WAIT_ON_SEMAPHORE = 8,\n\n\tVC4_PACKET_BRANCH = 16,\n\tVC4_PACKET_BRANCH_TO_SUB_LIST = 17,\n\n\tVC4_PACKET_STORE_MS_TILE_BUFFER = 24,\n\tVC4_PACKET_STORE_MS_TILE_BUFFER_AND_EOF = 25,\n\tVC4_PACKET_STORE_FULL_RES_TILE_BUFFER = 26,\n\tVC4_PACKET_LOAD_FULL_RES_TILE_BUFFER = 27,\n\tVC4_PACKET_STORE_TILE_BUFFER_GENERAL = 28,\n\tVC4_PACKET_LOAD_TILE_BUFFER_GENERAL = 29,\n\n\tVC4_PACKET_GL_INDEXED_PRIMITIVE = 32,\n\tVC4_PACKET_GL_ARRAY_PRIMITIVE = 33,\n\n\tVC4_PACKET_COMPRESSED_PRIMITIVE = 48,\n\tVC4_PACKET_CLIPPED_COMPRESSED_PRIMITIVE = 49,\n\n\tVC4_PACKET_PRIMITIVE_LIST_FORMAT = 56,\n\n\tVC4_PACKET_GL_SHADER_STATE = 64,\n\tVC4_PACKET_NV_SHADER_STATE = 65,\n\tVC4_PACKET_VG_SHADER_STATE = 66,\n\n\tVC4_PACKET_CONFIGURATION_BITS = 96,\n\tVC4_PACKET_FLAT_SHADE_FLAGS = 97,\n\tVC4_PACKET_POINT_SIZE = 98,\n\tVC4_PACKET_LINE_WIDTH = 99,\n\tVC4_PACKET_RHT_X_BOUNDARY = 100,\n\tVC4_PACKET_DEPTH_OFFSET = 101,\n\tVC4_PACKET_CLIP_WINDOW = 102,\n\tVC4_PACKET_VIEWPORT_OFFSET = 103,\n\tVC4_PACKET_Z_CLIPPING = 104,\n\tVC4_PACKET_CLIPPER_XY_SCALING = 105,\n\tVC4_PACKET_CLIPPER_Z_SCALING = 106,\n\n\tVC4_PACKET_TILE_BINNING_MODE_CONFIG = 112,\n\tVC4_PACKET_TILE_RENDERING_MODE_CONFIG = 113,\n\tVC4_PACKET_CLEAR_COLORS = 114,\n\tVC4_PACKET_TILE_COORDINATES = 115,\n\n\t \n\tVC4_PACKET_GEM_HANDLES = 254,\n} __attribute__ ((__packed__));\n\n#define VC4_PACKET_HALT_SIZE\t\t\t\t\t\t1\n#define VC4_PACKET_NOP_SIZE\t\t\t\t\t\t1\n#define VC4_PACKET_FLUSH_SIZE\t\t\t\t\t\t1\n#define VC4_PACKET_FLUSH_ALL_SIZE\t\t\t\t\t1\n#define VC4_PACKET_START_TILE_BINNING_SIZE\t\t\t\t1\n#define VC4_PACKET_INCREMENT_SEMAPHORE_SIZE\t\t\t\t1\n#define VC4_PACKET_WAIT_ON_SEMAPHORE_SIZE\t\t\t\t1\n#define VC4_PACKET_BRANCH_SIZE\t\t\t\t\t\t5\n#define VC4_PACKET_BRANCH_TO_SUB_LIST_SIZE\t\t\t\t5\n#define VC4_PACKET_STORE_MS_TILE_BUFFER_SIZE\t\t\t\t1\n#define VC4_PACKET_STORE_MS_TILE_BUFFER_AND_EOF_SIZE\t\t\t1\n#define VC4_PACKET_STORE_FULL_RES_TILE_BUFFER_SIZE\t\t\t5\n#define VC4_PACKET_LOAD_FULL_RES_TILE_BUFFER_SIZE\t\t\t5\n#define VC4_PACKET_STORE_TILE_BUFFER_GENERAL_SIZE\t\t\t7\n#define VC4_PACKET_LOAD_TILE_BUFFER_GENERAL_SIZE\t\t\t7\n#define VC4_PACKET_GL_INDEXED_PRIMITIVE_SIZE\t\t\t\t14\n#define VC4_PACKET_GL_ARRAY_PRIMITIVE_SIZE\t\t\t\t10\n#define VC4_PACKET_COMPRESSED_PRIMITIVE_SIZE\t\t\t\t1\n#define VC4_PACKET_CLIPPED_COMPRESSED_PRIMITIVE_SIZE\t\t\t1\n#define VC4_PACKET_PRIMITIVE_LIST_FORMAT_SIZE\t\t\t\t2\n#define VC4_PACKET_GL_SHADER_STATE_SIZE\t\t\t\t\t5\n#define VC4_PACKET_NV_SHADER_STATE_SIZE\t\t\t\t\t5\n#define VC4_PACKET_VG_SHADER_STATE_SIZE\t\t\t\t\t5\n#define VC4_PACKET_CONFIGURATION_BITS_SIZE\t\t\t\t4\n#define VC4_PACKET_FLAT_SHADE_FLAGS_SIZE\t\t\t\t5\n#define VC4_PACKET_POINT_SIZE_SIZE\t\t\t\t\t5\n#define VC4_PACKET_LINE_WIDTH_SIZE\t\t\t\t\t5\n#define VC4_PACKET_RHT_X_BOUNDARY_SIZE\t\t\t\t\t3\n#define VC4_PACKET_DEPTH_OFFSET_SIZE\t\t\t\t\t5\n#define VC4_PACKET_CLIP_WINDOW_SIZE\t\t\t\t\t9\n#define VC4_PACKET_VIEWPORT_OFFSET_SIZE\t\t\t\t\t5\n#define VC4_PACKET_Z_CLIPPING_SIZE\t\t\t\t\t9\n#define VC4_PACKET_CLIPPER_XY_SCALING_SIZE\t\t\t\t9\n#define VC4_PACKET_CLIPPER_Z_SCALING_SIZE\t\t\t\t9\n#define VC4_PACKET_TILE_BINNING_MODE_CONFIG_SIZE\t\t\t16\n#define VC4_PACKET_TILE_RENDERING_MODE_CONFIG_SIZE\t\t\t11\n#define VC4_PACKET_CLEAR_COLORS_SIZE\t\t\t\t\t14\n#define VC4_PACKET_TILE_COORDINATES_SIZE\t\t\t\t3\n#define VC4_PACKET_GEM_HANDLES_SIZE\t\t\t\t\t9\n\n \n#define VC4_MAX_SAMPLES\t\t\t\t\t\t\t4\n \n#define VC4_TILE_BUFFER_SIZE\t\t\t(64 * 64 * 4)\n\n \n#define VC4_TILING_FORMAT_LINEAR    0\n#define VC4_TILING_FORMAT_T         1\n#define VC4_TILING_FORMAT_LT        2\n \n\n \n#define VC4_LOADSTORE_FULL_RES_EOF                     BIT(3)\n#define VC4_LOADSTORE_FULL_RES_DISABLE_CLEAR_ALL       BIT(2)\n#define VC4_LOADSTORE_FULL_RES_DISABLE_ZS              BIT(1)\n#define VC4_LOADSTORE_FULL_RES_DISABLE_COLOR           BIT(0)\n\n \n#define VC4_LOADSTORE_FULL_RES_EOF                     BIT(3)\n#define VC4_LOADSTORE_FULL_RES_DISABLE_CLEAR_ALL       BIT(2)\n#define VC4_LOADSTORE_FULL_RES_DISABLE_ZS              BIT(1)\n#define VC4_LOADSTORE_FULL_RES_DISABLE_COLOR           BIT(0)\n\n \n\n#define VC4_LOADSTORE_TILE_BUFFER_EOF                  BIT(3)\n#define VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_VG_MASK BIT(2)\n#define VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_ZS      BIT(1)\n#define VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_COLOR   BIT(0)\n\n \n\n \n#define VC4_STORE_TILE_BUFFER_DISABLE_VG_MASK_CLEAR BIT(15)\n#define VC4_STORE_TILE_BUFFER_DISABLE_ZS_CLEAR     BIT(14)\n#define VC4_STORE_TILE_BUFFER_DISABLE_COLOR_CLEAR  BIT(13)\n#define VC4_STORE_TILE_BUFFER_DISABLE_SWAP         BIT(12)\n\n#define VC4_LOADSTORE_TILE_BUFFER_FORMAT_MASK      VC4_MASK(9, 8)\n#define VC4_LOADSTORE_TILE_BUFFER_FORMAT_SHIFT     8\n#define VC4_LOADSTORE_TILE_BUFFER_RGBA8888         0\n#define VC4_LOADSTORE_TILE_BUFFER_BGR565_DITHER    1\n#define VC4_LOADSTORE_TILE_BUFFER_BGR565           2\n \n\n \n#define VC4_STORE_TILE_BUFFER_MODE_MASK            VC4_MASK(7, 6)\n#define VC4_STORE_TILE_BUFFER_MODE_SHIFT           6\n#define VC4_STORE_TILE_BUFFER_MODE_SAMPLE0         (0 << 6)\n#define VC4_STORE_TILE_BUFFER_MODE_DECIMATE_X4     (1 << 6)\n#define VC4_STORE_TILE_BUFFER_MODE_DECIMATE_X16    (2 << 6)\n\n \n#define VC4_LOADSTORE_TILE_BUFFER_TILING_MASK      VC4_MASK(5, 4)\n#define VC4_LOADSTORE_TILE_BUFFER_TILING_SHIFT     4\n\n#define VC4_LOADSTORE_TILE_BUFFER_BUFFER_MASK      VC4_MASK(2, 0)\n#define VC4_LOADSTORE_TILE_BUFFER_BUFFER_SHIFT     0\n#define VC4_LOADSTORE_TILE_BUFFER_NONE             0\n#define VC4_LOADSTORE_TILE_BUFFER_COLOR            1\n#define VC4_LOADSTORE_TILE_BUFFER_ZS               2\n#define VC4_LOADSTORE_TILE_BUFFER_Z                3\n#define VC4_LOADSTORE_TILE_BUFFER_VG_MASK          4\n#define VC4_LOADSTORE_TILE_BUFFER_FULL             5\n \n\n#define VC4_INDEX_BUFFER_U8                        (0 << 4)\n#define VC4_INDEX_BUFFER_U16                       (1 << 4)\n\n \n#define VC4_SHADER_FLAG_SHADED_CLIP_COORDS         BIT(3)\n#define VC4_SHADER_FLAG_ENABLE_CLIPPING            BIT(2)\n#define VC4_SHADER_FLAG_VS_POINT_SIZE              BIT(1)\n#define VC4_SHADER_FLAG_FS_SINGLE_THREAD           BIT(0)\n\n \n#define VC4_CONFIG_BITS_EARLY_Z_UPDATE             BIT(1)\n#define VC4_CONFIG_BITS_EARLY_Z                    BIT(0)\n \n\n \n#define VC4_CONFIG_BITS_Z_UPDATE                   BIT(7)\n \n#define VC4_CONFIG_BITS_DEPTH_FUNC_SHIFT           4\n#define VC4_CONFIG_BITS_COVERAGE_READ_LEAVE        BIT(3)\n\n#define VC4_CONFIG_BITS_COVERAGE_UPDATE_NONZERO    (0 << 1)\n#define VC4_CONFIG_BITS_COVERAGE_UPDATE_ODD        (1 << 1)\n#define VC4_CONFIG_BITS_COVERAGE_UPDATE_OR         (2 << 1)\n#define VC4_CONFIG_BITS_COVERAGE_UPDATE_ZERO       (3 << 1)\n\n#define VC4_CONFIG_BITS_COVERAGE_PIPE_SELECT       BIT(0)\n \n\n \n#define VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_NONE (0 << 6)\n#define VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_4X   (1 << 6)\n#define VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_16X  (2 << 6)\n\n#define VC4_CONFIG_BITS_AA_POINTS_AND_LINES        BIT(4)\n#define VC4_CONFIG_BITS_ENABLE_DEPTH_OFFSET        BIT(3)\n#define VC4_CONFIG_BITS_CW_PRIMITIVES              BIT(2)\n#define VC4_CONFIG_BITS_ENABLE_PRIM_BACK           BIT(1)\n#define VC4_CONFIG_BITS_ENABLE_PRIM_FRONT          BIT(0)\n \n\n \n#define VC4_BIN_CONFIG_DB_NON_MS                   BIT(7)\n\n#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_MASK       VC4_MASK(6, 5)\n#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_SHIFT      5\n#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_32         0\n#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_64         1\n#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_128        2\n#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_256        3\n\n#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_MASK  VC4_MASK(4, 3)\n#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_SHIFT 3\n#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_32    0\n#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_64    1\n#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_128   2\n#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_256   3\n\n#define VC4_BIN_CONFIG_AUTO_INIT_TSDA              BIT(2)\n#define VC4_BIN_CONFIG_TILE_BUFFER_64BIT           BIT(1)\n#define VC4_BIN_CONFIG_MS_MODE_4X                  BIT(0)\n \n\n \n#define VC4_RENDER_CONFIG_DB_NON_MS                BIT(12)\n#define VC4_RENDER_CONFIG_EARLY_Z_COVERAGE_DISABLE BIT(11)\n#define VC4_RENDER_CONFIG_EARLY_Z_DIRECTION_G      BIT(10)\n#define VC4_RENDER_CONFIG_COVERAGE_MODE            BIT(9)\n#define VC4_RENDER_CONFIG_ENABLE_VG_MASK           BIT(8)\n\n \n#define VC4_RENDER_CONFIG_MEMORY_FORMAT_MASK       VC4_MASK(7, 6)\n#define VC4_RENDER_CONFIG_MEMORY_FORMAT_SHIFT      6\n\n#define VC4_RENDER_CONFIG_DECIMATE_MODE_1X         (0 << 4)\n#define VC4_RENDER_CONFIG_DECIMATE_MODE_4X         (1 << 4)\n#define VC4_RENDER_CONFIG_DECIMATE_MODE_16X        (2 << 4)\n\n#define VC4_RENDER_CONFIG_FORMAT_MASK              VC4_MASK(3, 2)\n#define VC4_RENDER_CONFIG_FORMAT_SHIFT             2\n#define VC4_RENDER_CONFIG_FORMAT_BGR565_DITHERED   0\n#define VC4_RENDER_CONFIG_FORMAT_RGBA8888          1\n#define VC4_RENDER_CONFIG_FORMAT_BGR565            2\n\n#define VC4_RENDER_CONFIG_TILE_BUFFER_64BIT        BIT(1)\n#define VC4_RENDER_CONFIG_MS_MODE_4X               BIT(0)\n\n#define VC4_PRIMITIVE_LIST_FORMAT_16_INDEX         (1 << 4)\n#define VC4_PRIMITIVE_LIST_FORMAT_32_XY            (3 << 4)\n#define VC4_PRIMITIVE_LIST_FORMAT_TYPE_POINTS      (0 << 0)\n#define VC4_PRIMITIVE_LIST_FORMAT_TYPE_LINES       (1 << 0)\n#define VC4_PRIMITIVE_LIST_FORMAT_TYPE_TRIANGLES   (2 << 0)\n#define VC4_PRIMITIVE_LIST_FORMAT_TYPE_RHT         (3 << 0)\n\nenum vc4_texture_data_type {\n\tVC4_TEXTURE_TYPE_RGBA8888 = 0,\n\tVC4_TEXTURE_TYPE_RGBX8888 = 1,\n\tVC4_TEXTURE_TYPE_RGBA4444 = 2,\n\tVC4_TEXTURE_TYPE_RGBA5551 = 3,\n\tVC4_TEXTURE_TYPE_RGB565 = 4,\n\tVC4_TEXTURE_TYPE_LUMINANCE = 5,\n\tVC4_TEXTURE_TYPE_ALPHA = 6,\n\tVC4_TEXTURE_TYPE_LUMALPHA = 7,\n\tVC4_TEXTURE_TYPE_ETC1 = 8,\n\tVC4_TEXTURE_TYPE_S16F = 9,\n\tVC4_TEXTURE_TYPE_S8 = 10,\n\tVC4_TEXTURE_TYPE_S16 = 11,\n\tVC4_TEXTURE_TYPE_BW1 = 12,\n\tVC4_TEXTURE_TYPE_A4 = 13,\n\tVC4_TEXTURE_TYPE_A1 = 14,\n\tVC4_TEXTURE_TYPE_RGBA64 = 15,\n\tVC4_TEXTURE_TYPE_RGBA32R = 16,\n\tVC4_TEXTURE_TYPE_YUV422R = 17,\n};\n\n#define VC4_TEX_P0_OFFSET_MASK                     VC4_MASK(31, 12)\n#define VC4_TEX_P0_OFFSET_SHIFT                    12\n#define VC4_TEX_P0_CSWIZ_MASK                      VC4_MASK(11, 10)\n#define VC4_TEX_P0_CSWIZ_SHIFT                     10\n#define VC4_TEX_P0_CMMODE_MASK                     VC4_MASK(9, 9)\n#define VC4_TEX_P0_CMMODE_SHIFT                    9\n#define VC4_TEX_P0_FLIPY_MASK                      VC4_MASK(8, 8)\n#define VC4_TEX_P0_FLIPY_SHIFT                     8\n#define VC4_TEX_P0_TYPE_MASK                       VC4_MASK(7, 4)\n#define VC4_TEX_P0_TYPE_SHIFT                      4\n#define VC4_TEX_P0_MIPLVLS_MASK                    VC4_MASK(3, 0)\n#define VC4_TEX_P0_MIPLVLS_SHIFT                   0\n\n#define VC4_TEX_P1_TYPE4_MASK                      VC4_MASK(31, 31)\n#define VC4_TEX_P1_TYPE4_SHIFT                     31\n#define VC4_TEX_P1_HEIGHT_MASK                     VC4_MASK(30, 20)\n#define VC4_TEX_P1_HEIGHT_SHIFT                    20\n#define VC4_TEX_P1_ETCFLIP_MASK                    VC4_MASK(19, 19)\n#define VC4_TEX_P1_ETCFLIP_SHIFT                   19\n#define VC4_TEX_P1_WIDTH_MASK                      VC4_MASK(18, 8)\n#define VC4_TEX_P1_WIDTH_SHIFT                     8\n\n#define VC4_TEX_P1_MAGFILT_MASK                    VC4_MASK(7, 7)\n#define VC4_TEX_P1_MAGFILT_SHIFT                   7\n# define VC4_TEX_P1_MAGFILT_LINEAR                 0\n# define VC4_TEX_P1_MAGFILT_NEAREST                1\n\n#define VC4_TEX_P1_MINFILT_MASK                    VC4_MASK(6, 4)\n#define VC4_TEX_P1_MINFILT_SHIFT                   4\n# define VC4_TEX_P1_MINFILT_LINEAR                 0\n# define VC4_TEX_P1_MINFILT_NEAREST                1\n# define VC4_TEX_P1_MINFILT_NEAR_MIP_NEAR          2\n# define VC4_TEX_P1_MINFILT_NEAR_MIP_LIN           3\n# define VC4_TEX_P1_MINFILT_LIN_MIP_NEAR           4\n# define VC4_TEX_P1_MINFILT_LIN_MIP_LIN            5\n\n#define VC4_TEX_P1_WRAP_T_MASK                     VC4_MASK(3, 2)\n#define VC4_TEX_P1_WRAP_T_SHIFT                    2\n#define VC4_TEX_P1_WRAP_S_MASK                     VC4_MASK(1, 0)\n#define VC4_TEX_P1_WRAP_S_SHIFT                    0\n# define VC4_TEX_P1_WRAP_REPEAT                    0\n# define VC4_TEX_P1_WRAP_CLAMP                     1\n# define VC4_TEX_P1_WRAP_MIRROR                    2\n# define VC4_TEX_P1_WRAP_BORDER                    3\n\n#define VC4_TEX_P2_PTYPE_MASK                      VC4_MASK(31, 30)\n#define VC4_TEX_P2_PTYPE_SHIFT                     30\n# define VC4_TEX_P2_PTYPE_IGNORED                  0\n# define VC4_TEX_P2_PTYPE_CUBE_MAP_STRIDE          1\n# define VC4_TEX_P2_PTYPE_CHILD_IMAGE_DIMENSIONS   2\n# define VC4_TEX_P2_PTYPE_CHILD_IMAGE_OFFSETS      3\n\n \n#define VC4_TEX_P2_CMST_MASK                       VC4_MASK(29, 12)\n#define VC4_TEX_P2_CMST_SHIFT                      12\n#define VC4_TEX_P2_BSLOD_MASK                      VC4_MASK(0, 0)\n#define VC4_TEX_P2_BSLOD_SHIFT                     0\n\n \n#define VC4_TEX_P2_CHEIGHT_MASK                    VC4_MASK(22, 12)\n#define VC4_TEX_P2_CHEIGHT_SHIFT                   12\n#define VC4_TEX_P2_CWIDTH_MASK                     VC4_MASK(10, 0)\n#define VC4_TEX_P2_CWIDTH_SHIFT                    0\n\n \n#define VC4_TEX_P2_CYOFF_MASK                      VC4_MASK(22, 12)\n#define VC4_TEX_P2_CYOFF_SHIFT                     12\n#define VC4_TEX_P2_CXOFF_MASK                      VC4_MASK(10, 0)\n#define VC4_TEX_P2_CXOFF_SHIFT                     0\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}