[{"DBLP title": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "DBLP authors": ["Huaxi Gu", "Jiang Xu", "Wei Zhang"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090624", "OA papers": [{"PaperId": "https://openalex.org/W4244805572", "PaperTitle": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "Princeton University": 1.0}, "Authors": ["None Shan Gu", "N. Xu", "None Wanping Zhang"]}]}, {"DBLP title": "SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips.", "DBLP authors": ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090625", "OA papers": [{"PaperId": "https://openalex.org/W4242948965", "PaperTitle": "SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"LSI, EPF Lausanne, Lausanne, Switzerland": 2.0, "INoCs, Lausanne, Switzerland": 1.0, "University of Bologna": 1.0}, "Authors": ["Ciprian Seiculescu", "Srinivas Murali", "Luca Benini", "G. De Micheli"]}]}, {"DBLP title": "User-centric design space exploration for heterogeneous Network-on-Chip platforms.", "DBLP authors": ["Chen-Ling Chou", "Radu Marculescu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090626", "OA papers": [{"PaperId": "https://openalex.org/W4233129009", "PaperTitle": "User-centric design space exploration for heterogeneous Network-on-Chip platforms", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["None Yuan Chou", "Radu Marculescu"]}]}, {"DBLP title": "A highly resilient routing algorithm for fault-tolerant NoCs.", "DBLP authors": ["David Fick", "Andrew DeOrio", "Gregory K. Chen", "Valeria Bertacco", "Dennis Sylvester", "David T. Blaauw"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090627", "OA papers": [{"PaperId": "https://openalex.org/W3150832729", "PaperTitle": "A highly resilient routing algorithm for fault-tolerant NoCs", "Year": 2009, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {}, "Authors": ["Fick", "DeOrio", "Chen", "Bertacco", "Sylvester", "Blaauw"]}]}, {"DBLP title": "Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture.", "DBLP authors": ["Sean Whitty", "Henning Sahlbach", "Rolf Ernst", "Wolfram Putzke-R\u00f6ming"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090628", "OA papers": [{"PaperId": "https://openalex.org/W3144014730", "PaperTitle": "Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Whitty", "Sahlbach", "Ernst", "Putzke-Roming"]}]}, {"DBLP title": "An ILP formulation for task mapping and scheduling on multi-core architectures.", "DBLP authors": ["Ying Yi", "Wei Han", "Xin Zhao", "Ahmet T. Erdogan", "Tughrul Arslan"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090629", "OA papers": [{"PaperId": "https://openalex.org/W4237916382", "PaperTitle": "An ILP formulation for task mapping and scheduling on multi-core architectures", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Edinburgh": 5.0}, "Authors": ["None Zhang Yi", "None Wei Han", "None J. Zhao", "Ahmet T. Erdogan", "Tughrul Arslan"]}]}, {"DBLP title": "DPR in high energy physics.", "DBLP authors": ["Wenxue Gao", "Andreas Kugel", "Reinhard M\u00e4nner", "Norbert Abel", "Nick Meier", "Udo Kebschull"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090630", "OA papers": [{"PaperId": "https://openalex.org/W4210465056", "PaperTitle": "DPR in high energy physics", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Lehrstuhl Informatik V, Mannheim, Germany": 3.0, "Kirchhoff (Germany)": 3.0}, "Authors": ["Wei Gao", "Andreas Kugel", "Reinhard M\u00e4nner", "R. Simon", "N. Meier", "Udo Wolfgang Kebschull"]}]}, {"DBLP title": "A flexible layered architecture for accurate digital baseband algorithm development and verification.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090631", "OA papers": [{"PaperId": "https://openalex.org/W3144287022", "PaperTitle": "A flexible layered architecture for accurate digital baseband algorithm development and verification", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Alimohammad", "Fard", "Cockburn"]}]}, {"DBLP title": "Lifetime reliability-aware task allocation and scheduling for MPSoC platforms.", "DBLP authors": ["Lin Huang", "Feng Yuan", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090632", "OA papers": [{"PaperId": "https://openalex.org/W4230714982", "PaperTitle": "Lifetime reliability-aware task allocation and scheduling for MPSoC platforms", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["None Xubo Huang", "None Li Yuan", "N. Xu"]}]}, {"DBLP title": "Integrated scheduling and synthesis of control applications on distributed embedded systems.", "DBLP authors": ["Soheil Samii", "Anton Cervin", "Petru Eles", "Zebo Peng"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090633", "OA papers": [{"PaperId": "https://openalex.org/W4234110693", "PaperTitle": "Integrated scheduling and synthesis of control applications on distributed embedded systems", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {}, "Authors": ["Soheil Samii", "Anton Cervin", "Petru Eles", "None Syd S. Peng"]}]}, {"DBLP title": "Towards no-cost adaptive MPSoC static schedules through exploitation of logical-to-physical core mapping latitude.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090634", "OA papers": [{"PaperId": "https://openalex.org/W4240128166", "PaperTitle": "Towards no-cost adaptive MPSoC static schedules through exploitation of logical-to-physical core mapping latitude", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Liuqing Yang", "Alex Orailoglu"]}]}, {"DBLP title": "Pipelined data parallel task mapping/scheduling technique for MPSoC.", "DBLP authors": ["Hoeseok Yang", "Soonhoi Ha"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090635", "OA papers": [{"PaperId": "https://openalex.org/W4254183783", "PaperTitle": "Pipelined data parallel task mapping/scheduling technique for MPSoC", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["None Hoeseok Yang", "None Soonhoi Ha"]}]}, {"DBLP title": "Joint logic restructuring and pin reordering against NBTI-induced performance degradation.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090636", "OA papers": [{"PaperId": "https://openalex.org/W4254214313", "PaperTitle": "Joint logic restructuring and pin reordering against NBTI-induced performance degradation", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Hong Ren Wu", "Diana Marculescu"]}]}, {"DBLP title": "A self-adaptive system architecture to address transistor aging.", "DBLP authors": ["Omer Khan", "Sandip Kundu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090637", "OA papers": [{"PaperId": "https://openalex.org/W3145727536", "PaperTitle": "A self-adaptive system architecture to address transistor aging", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Khan", "Kundu"]}]}, {"DBLP title": "Masking timing errors on speed-paths in logic circuits.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090638", "OA papers": [{"PaperId": "https://openalex.org/W3142269918", "PaperTitle": "Masking timing errors on speed-paths in logic circuits", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Choudhury", "Mohanram"]}]}, {"DBLP title": "WCRT algebra and interfaces for esterel-style synchronous processing.", "DBLP authors": ["Michael Mendler", "Reinhard von Hanxleden", "Claus Traulsen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090639", "OA papers": [{"PaperId": "https://openalex.org/W4241604698", "PaperTitle": "WCRT algebra and interfaces for esterel-style synchronous processing", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Bamberg": 0.5, "Inform (Germany)": 0.5, "Kiel University": 2.0}, "Authors": ["Michel-Henry Mendler", "Reinhard von Hanxleden", "C Traulsen"]}]}, {"DBLP title": "Reliable mode changes in real-time systems with fixed priority or EDF scheduling.", "DBLP authors": ["Nikolay Stoimenov", "Simon Perathoner", "Lothar Thiele"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090640", "OA papers": [{"PaperId": "https://openalex.org/W3144779566", "PaperTitle": "Reliable mode changes in real-time systems with fixed priority or EDF scheduling", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Stoimenov", "Perathoner", "Thiele"]}]}, {"DBLP title": "Improved worst-case response-time calculations by upper-bound conditions.", "DBLP authors": ["Victor Pollex", "Steffen Kollmann", "Karsten Albers", "Frank Slomka"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090641", "OA papers": [{"PaperId": "https://openalex.org/W4230537464", "PaperTitle": "Improved worst-case response-time calculations by upper-bound conditions", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Ulm": 4.0}, "Authors": ["Victor Pollex", "Steffen Kollmann", "Karsten Albers", "Frank Slomka"]}]}, {"DBLP title": "A generalized scheduling approach for dynamic dataflow applications.", "DBLP authors": ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090642", "OA papers": [{"PaperId": "https://openalex.org/W3149528865", "PaperTitle": "A generalized scheduling approach for dynamic dataflow applications", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Plishker"]}]}, {"DBLP title": "Optimizing data flow graphs to minimize hardware implementation.", "DBLP authors": ["Daniel Gomez-Prado", "Qian Ren", "Maciej J. Ciesielski", "J\u00e9r\u00e9mie Guillot", "Emmanuel Boutillon"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090643", "OA papers": [{"PaperId": "https://openalex.org/W3152040542", "PaperTitle": "Optimizing data flow graphs to minimize hardware implementation", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Gomez-Prado", "Ren", "Ciesielski", "Guillot", "Boutillon"]}]}, {"DBLP title": "Multi-clock Soc design using protocol conversion.", "DBLP authors": ["Roopak Sinha", "Partha S. Roop", "Samik Basu", "Zoran Salcic"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090644", "OA papers": [{"PaperId": "https://openalex.org/W3142062468", "PaperTitle": "Multi-clock Soc design using protocol conversion", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Sinha", "Roop", "Basu", "Salcic"]}]}, {"DBLP title": "A formal approach to design space exploration of protocol converters.", "DBLP authors": ["Karin Avnit", "Arcot Sowmya"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090645", "OA papers": [{"PaperId": "https://openalex.org/W3145349486", "PaperTitle": "A formal approach to design space exploration of protocol converters", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Avnit", "Sowmya"]}]}, {"DBLP title": "Model-based synthesis and optimization of static multi-rate image processing algorithms.", "DBLP authors": ["Joachim Keinert", "Hritam Dutta", "Frank Hannig", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090646", "OA papers": [{"PaperId": "https://openalex.org/W3144740208", "PaperTitle": "Model-based synthesis and optimization of static multi-rate image processing algorithms", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fraunhofer Institute for Integrated Circuits": 1.0, "University of Erlangen-Nuremberg": 4.0}, "Authors": ["Keinert", "Dutta", "Hannig", "Haubelt", "Teich"]}]}, {"DBLP title": "Variation resilient adaptive controller for subthreshold circuits.", "DBLP authors": ["Biswajit Mishra", "Bashir M. Al-Hashimi", "Mark Zwolinski"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090648", "OA papers": [{"PaperId": "https://openalex.org/W3146639095", "PaperTitle": "Variation resilient adaptive controller for subthreshold circuits", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Mishra", "Al-Hashimi", "Zwolinski"]}]}, {"DBLP title": "Minimization of NBTI performance degradation using internal node control.", "DBLP authors": ["David R. Bild", "Gregory E. Bok", "Robert P. Dick"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090649", "OA papers": [{"PaperId": "https://openalex.org/W3147209550", "PaperTitle": "Minimization of NBTI performance degradation using internal node control", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Bild", "Dick"]}]}, {"DBLP title": "Physically clustered forward body biasing for variability compensation in nanometer CMOS design.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Antonio Pullini", "Luca Benini", "Giovanni De Micheli", "Enrico Macii"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090650", "OA papers": [{"PaperId": "https://openalex.org/W4245614799", "PaperTitle": "Physically clustered forward body biasing for variability compensation in nanometer CMOS design", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "University of Bologna": 1.0, "Polytechnic University of Turin": 1.0}, "Authors": ["A. Sathanur", "Antonio Pullini", "Luca Benini", "Giovanni De Micheli", "Enrico Macii"]}]}, {"DBLP title": "An event-guided approach to reducing voltage noise in processors.", "DBLP authors": ["Meeta Sharma Gupta", "Vijay Janapa Reddi", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090651", "OA papers": [{"PaperId": "https://openalex.org/W4249633267", "PaperTitle": "An event-guided approach to reducing voltage noise in processors", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Manoj Gupta", "Vijay Janapa Reddi", "Greg Holloway", "None Te-En Wei", "Diane M. Brooks"]}]}, {"DBLP title": "Design and implementation of a database filter for BLAST acceleration.", "DBLP authors": ["Panagiotis Afratis", "Constantinos Galanakis", "Euripides Sotiriades", "Georgios-Grigorios Mplemenos", "Grigorios Chrysos", "Ioannis Papaefstathiou", "Dionisios N. Pnevmatikatos"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090652", "OA papers": [{"PaperId": "https://openalex.org/W3150951140", "PaperTitle": "Design and implementation of a database filter for BLAST acceleration", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Afratis", "Galanakis", "Sotiriades", "Mplemenos", "Chrysos", "Papaefstathiou", "Pnevmatikatos"]}]}, {"DBLP title": "A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs.", "DBLP authors": ["Kostas Siozios", "Vasilis F. Pavlidis", "Dimitrios Soudris"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090653", "OA papers": [{"PaperId": "https://openalex.org/W3142087029", "PaperTitle": "A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Siozios", "Pavlidis", "Soudris"]}]}, {"DBLP title": "Priority-based packet communication on a bus-shaped structure for FPGA-systems.", "DBLP authors": ["Oliver Sander", "Benjamin Glas", "Christoph Roth", "J\u00fcrgen Becker", "Klaus D. M\u00fcller-Glaser"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090654", "OA papers": [{"PaperId": "https://openalex.org/W3146140030", "PaperTitle": "Priority-based packet communication on a bus-shaped structure for FPGA-systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Sander", "Glas", "Roth", "Becker", "Muller-Glaser"]}]}, {"DBLP title": "Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor.", "DBLP authors": ["Syed Zahid Ahmed", "Julien Eydoux", "Laurent Rouge", "Jean-Baptiste Cuelle", "Gilles Sassatelli", "Lionel Torres"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090655", "OA papers": [{"PaperId": "https://openalex.org/W4232337804", "PaperTitle": "Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Syed Zahid Ahmed", "Julien Eydoux", "L. Rouge", "Jean-Baptiste Cuelle", "Gilles Sassatelli", "Luis Torres"]}]}, {"DBLP title": "Functional qualification of TLM verification.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli", "Mark Hampton", "Florian Letombe"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090656", "OA papers": [{"PaperId": "https://openalex.org/W3149907469", "PaperTitle": "Functional qualification of TLM verification", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Bombieri", "Fummi", "Pravadelli", "Hampton", "Letombe"]}]}, {"DBLP title": "Solver technology for system-level to RTL equivalence checking.", "DBLP authors": ["Alfred K\u00f6lbl", "Reily Jacoby", "Himanshu Jain", "Carl Pixley"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090657", "OA papers": [{"PaperId": "https://openalex.org/W3148913902", "PaperTitle": "Solver technology for system-level to RTL equivalence checking", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Koelbl", "Jacoby", "Jain", "Pixley"]}]}, {"DBLP title": "A high-level debug environment for communication-centric debug.", "DBLP authors": ["Kees Goossens", "Bart Vermeulen", "Ashkan Beyranvand Nejad"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090658", "OA papers": [{"PaperId": "https://openalex.org/W3149573435", "PaperTitle": "A high-level debug environment for communication-centric debug", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"NXP (Netherlands)": 1.5, "Delft University of Technology": 0.5, "Royal Institute of Technology": 1.0}, "Authors": ["Goossens", "Vermeulen", "Nejad"]}]}, {"DBLP title": "Cache aware compression for processor debug support.", "DBLP authors": ["Anant Vishnoi", "Preeti Ranjan Panda", "M. Balakrishnan"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090659", "OA papers": [{"PaperId": "https://openalex.org/W3147383607", "PaperTitle": "Cache aware compression for processor debug support", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Vishnoi", "Panda", "Balakrishnan"]}]}, {"DBLP title": "Fault insertion testing of a novel CPLD-based fail-safe system.", "DBLP authors": ["Gerhard Grie\u00dfnig", "Roland Mader", "Christian Steger", "Reinhold Weiss"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090660", "OA papers": [{"PaperId": "https://openalex.org/W3148072884", "PaperTitle": "Fault insertion testing of a novel CPLD-based fail-safe system", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Griessnig", "Mader", "Steger", "Weiss"]}]}, {"DBLP title": "Test architecture design and optimization for three-dimensional SoCs.", "DBLP authors": ["Li Jiang", "Lin Huang", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090661", "OA papers": [{"PaperId": "https://openalex.org/W4230995773", "PaperTitle": "Test architecture design and optimization for three-dimensional SoCs", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["None Zhuo Jiang", "None Xubo Huang", "N. Xu"]}]}, {"DBLP title": "A co-design approach for embedded system modeling and code generation with UML and MARTE.", "DBLP authors": ["Jorgiano Vidal", "Florent de Lamotte", "Guy Gogniat", "Philippe Soulard", "Jean-Philippe Diguet"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090662", "OA papers": [{"PaperId": "https://openalex.org/W4255281607", "PaperTitle": "A co-design approach for embedded system modeling and code generation with UML and MARTE", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"European University of Brittany": 4.0, "Sofradir (France)": 1.0}, "Authors": ["J. Ruiz Vidal", "F. de Lamotte", "Guy Gogniat", "P. Soulard", "Jean-Philippe Diguet"]}]}, {"DBLP title": "Componentizing hardware/software interface design.", "DBLP authors": ["Kecheng Hao", "Fei Xie"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090663", "OA papers": [{"PaperId": "https://openalex.org/W4245388570", "PaperTitle": "Componentizing hardware/software interface design", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Ke Hao", "Wenlei Xie"]}]}, {"DBLP title": "A UML frontend for IP-XACT-based IP management.", "DBLP authors": ["Tim Schattkowsky", "Tao Xie", "Wolfgang M\u00fcller"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090664", "OA papers": [{"PaperId": "https://openalex.org/W4251550447", "PaperTitle": "A UML frontend for IP-XACT-based IP management", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Tim Schattkowsky", "Wenlei Xie", "W. F. Mueller"]}]}, {"DBLP title": "Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA.", "DBLP authors": ["Tero Arpinen", "Tapio Koskinen", "Erno Salminen", "Timo D. H\u00e4m\u00e4l\u00e4inen", "Marko H\u00e4nnik\u00e4inen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090665", "OA papers": [{"PaperId": "https://openalex.org/W3147500287", "PaperTitle": "Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Arpinen", "Koskinen", "Salminen", "Hamalainen", "Hannikainen"]}]}, {"DBLP title": "Aelite: A flit-synchronous Network on Chip with composable and predictable services.", "DBLP authors": ["Andreas Hansson", "Mahesh Subburaman", "Kees Goossens"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090666", "OA papers": [{"PaperId": "https://openalex.org/W4237692873", "PaperTitle": "Aelite: A flit-synchronous Network on Chip with composable and predictable services", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Eindhoven University of Technology": 1.0, "Link\u00f6ping University": 1.0, "NXP (Netherlands)": 0.5, "Delft University of Technology": 0.5}, "Authors": ["Andreas Hansson", "Mahesh Subburaman", "Kees Goossens"]}]}, {"DBLP title": "Configurable links for runtime adaptive on-chip communication.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "J\u00f6rg Henkel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090667", "OA papers": [{"PaperId": "https://openalex.org/W4235219143", "PaperTitle": "Configurable links for runtime adaptive on-chip communication", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["M A al Faruque", "Thomas Ebi", "Jorg Henkel"]}]}, {"DBLP title": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "DBLP authors": ["Igor Loi", "Federico Angiolini", "Luca Benini"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090668", "OA papers": [{"PaperId": "https://openalex.org/W3150546509", "PaperTitle": "Synthesis of low-overhead configurable source routing tables for network interfaces", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Bologna": 2.5, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 0.5}, "Authors": ["Loi", "Angiolini", "Benini"]}]}, {"DBLP title": "SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems.", "DBLP authors": ["Abelardo Jara-Berrocal", "Ann Gordon-Ross"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090669", "OA papers": [{"PaperId": "https://openalex.org/W3151912882", "PaperTitle": "SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Jara-Berrocal", "Gordon-Ross"]}]}, {"DBLP title": "Analog layout synthesis - Recent advances in topological approaches.", "DBLP authors": ["Helmut Gr\u00e4b", "Florin Balasa", "Rafael Castro-L\u00f3pez", "Yu-Wei Chang", "Francisco V. Fern\u00e1ndez", "Mark Po-Hung Lin", "Martin Strasser"], "year": 2009, "doi": "http://dl.acm.org/citation.cfm?id=1874684", "OA papers": []}, {"DBLP title": "An accurate interconnect thermal model using equivalent transmission line circuit.", "DBLP authors": ["Baohua Wang", "Pinaki Mazumder"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090671", "OA papers": [{"PaperId": "https://openalex.org/W4236546564", "PaperTitle": "An accurate interconnect thermal model using equivalent transmission line circuit", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["None Weidong Wang", "Pinaki Mazumder"]}]}, {"DBLP title": "Analogue mixed signal simulation using spice and SystemC.", "DBLP authors": ["Tobias Kirchner", "Nico Bannow", "Christoph Grimm"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090672", "OA papers": [{"PaperId": "https://openalex.org/W3146847242", "PaperTitle": "Analogue mixed signal simulation using spice and SystemC", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Kirchner", "Bannow", "Grimm"]}]}, {"DBLP title": "Reliability aware through silicon via planning for 3D stacked ICs.", "DBLP authors": ["Amirali Shayan Arani", "Xiang Hu", "He Peng", "Chung-Kuan Cheng", "Wenjian Yu", "Mikhail Popovich", "Thomas Toms", "Xiaoming Chen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090673", "OA papers": [{"PaperId": "https://openalex.org/W4237442307", "PaperTitle": "Reliability aware through silicon via planning for 3D stacked ICs", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, San Diego": 4.0, "Tsinghua University": 1.0, "Qualcomm (United States)": 3.0}, "Authors": ["Amirali Shayan", "None Jun Hu", "None Syd S. Peng", "None JIANG Cheng", "None Jingyi Yu", "Mikhail Popovich", "Thomas R. Toms", "None wei Chen"]}]}, {"DBLP title": "A study on placement of post silicon clock tuning buffers for mitigating impact of process variation.", "DBLP authors": ["Kelageri Nagaraj", "Sandip Kundu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090674", "OA papers": [{"PaperId": "https://openalex.org/W3144609902", "PaperTitle": "A study on placement of post silicon clock tuning buffers for mitigating impact of process variation", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Nagaraj", "Kundu"]}]}, {"DBLP title": "Analysis and optimization of NBTI induced clock skew in gated clock trees.", "DBLP authors": ["Ashutosh Chakraborty", "Gokul Ganesan", "Anand Rajaram", "David Z. Pan"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090675", "OA papers": [{"PaperId": "https://openalex.org/W3148563118", "PaperTitle": "Analysis and optimization of NBTI induced clock skew in gated clock trees", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Chakraborty", "Ganesan", "Rajaram", "Pan"]}]}, {"DBLP title": "Bitstream relocation with local clock domains for partially reconfigurable FPGAs.", "DBLP authors": ["Adam Flynn", "Ann Gordon-Ross", "Alan D. George"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090676", "OA papers": [{"PaperId": "https://openalex.org/W3140634308", "PaperTitle": "Bitstream relocation with local clock domains for partially reconfigurable FPGAs", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Flynn", "Gordon-Ross", "George"]}]}, {"DBLP title": "Parallel transistor level full-chip circuit simulation.", "DBLP authors": ["He Peng", "Chung-Kuan Cheng"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090677", "OA papers": [{"PaperId": "https://openalex.org/W4231552077", "PaperTitle": "Parallel transistor level full-chip circuit simulation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None Syd S. Peng", "None JIANG Cheng"]}]}, {"DBLP title": "Performance-driven dual-rail insertion for chip-level pre-fabricated design.", "DBLP authors": ["Fu-Wei Chen", "Yi-Yu Liu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090678", "OA papers": [{"PaperId": "https://openalex.org/W4250346421", "PaperTitle": "Performance-driven dual-rail insertion for chip-level pre-fabricated design", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None wei Chen", "None Zhanwei Liu"]}]}, {"DBLP title": "Simulation framework for early phase exploration of SDR platforms: A case study of platform dimensioning.", "DBLP authors": ["Martin Trautmann", "Stylianos Mamagkakis", "Bruno Bougard", "Jeroen Declerck", "Erik Umans", "Antoine Dejonghe", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090679", "OA papers": [{"PaperId": "https://openalex.org/W4254045210", "PaperTitle": "Simulation framework for early phase exploration of SDR platforms: A case study of platform dimensioning", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"KU Leuven": 1.0, "Imec": 7.0}, "Authors": ["Matthias Trautmann", "Stylianos Mamagkakis", "Bruno Bougard", "J. Declerck", "Erik Umans", "Antoine Dejonghe", "L. Van der Perre", "Francky Catthoor"]}]}, {"DBLP title": "Fast and accurate protocol specific bus modeling using TLM 2.0.", "DBLP authors": ["H. W. M. van Moll", "Henk Corporaal", "V\u00edctor Reyes", "Marleen Boonen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090680", "OA papers": [{"PaperId": "https://openalex.org/W4245833509", "PaperTitle": "Fast and accurate protocol specific bus modeling using TLM 2.0", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["H. W. M. van Moll", "Henk Corporaal", "V. Reyes", "M. Boonen"]}]}, {"DBLP title": "Incorporating graceful degradation into embedded system design.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090681", "OA papers": [{"PaperId": "https://openalex.org/W3151359730", "PaperTitle": "Incorporating graceful degradation into embedded system design", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Lukasiewycz", "Haubelt", "Teich"]}]}, {"DBLP title": "Rewiring using IRredundancy Removal and Addition.", "DBLP authors": ["Chun-Chi Lin", "Chun-Yao Wang"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090682", "OA papers": [{"PaperId": "https://openalex.org/W4249404037", "PaperTitle": "Rewiring using IRredundancy Removal and Addition", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Carol Sze Ki Lin", "None Weidong Wang"]}]}, {"DBLP title": "Gate replacement techniques for simultaneous leakage and aging optimization.", "DBLP authors": ["Yu Wang", "Xiaoming Chen", "Wenping Wang", "Yu Cao", "Yuan Xie", "Huazhong Yang"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090683", "OA papers": [{"PaperId": "https://openalex.org/W4251291498", "PaperTitle": "Gate replacement techniques for simultaneous leakage and aging optimization", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["None Weidong Wang", "None wei Chen", "None Weidong Wang", "None Dongyang Cao", "Wenlei Xie", "None Liuqing Yang"]}]}, {"DBLP title": "Enabling concurrent clock and power gating in an industrial design flow.", "DBLP authors": ["Let\u00edcia Maria Veiras Bolzani", "Andrea Calimera", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090684", "OA papers": [{"PaperId": "https://openalex.org/W3140585965", "PaperTitle": "Enabling concurrent clock and power gating in an industrial design flow", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Bolzani", "Calimera", "Macii", "Poncino"]}]}, {"DBLP title": "TRAM: A tool for Temperature and Reliability Aware Memory Design.", "DBLP authors": ["Amin Khajeh", "Aseem Gupta", "Nikil D. Dutt", "Fadi J. Kurdahi", "Ahmed M. Eltawil", "Kamal S. Khouri", "Magdy S. Abadir"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090685", "OA papers": [{"PaperId": "https://openalex.org/W3146604028", "PaperTitle": "TRAM: A tool for Temperature and Reliability Aware Memory Design", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Irvine": 5.0}, "Authors": ["Khajeh", "Gupta", "Dutt", "Kurdahi", "Eltawil", "Khouri", "Abadir"]}]}, {"DBLP title": "Aircraft integration real-time simulator modeling with AADL for architecture tradeoffs.", "DBLP authors": ["Jean Casteres", "Tovo Ramaherirariny"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090686", "OA papers": [{"PaperId": "https://openalex.org/W3149359981", "PaperTitle": "Aircraft integration real-time simulator modeling with AADL for architecture tradeoffs", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Airbus (France)": 2.0}, "Authors": ["Casteres", "Ramaherirariny"]}]}, {"DBLP title": "A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips.", "DBLP authors": ["Matteo Sonza Reorda", "Massimo Violante", "Cristina Meinhardt", "Ricardo Reis"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090687", "OA papers": [{"PaperId": "https://openalex.org/W3150687413", "PaperTitle": "A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 2.0, "Federal University of Rio Grande do Sul": 2.0}, "Authors": ["Reorda", "Violante", "Meinhardt", "Reis"]}]}, {"DBLP title": "Communication minimization for in-network processing in body sensor networks: A buffer assignment technique.", "DBLP authors": ["Hassan Ghasemzadeh", "Nisha Jain", "Marco Sgroi", "Roozbeh Jafari"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090688", "OA papers": [{"PaperId": "https://openalex.org/W3140851521", "PaperTitle": "Communication minimization for in-network processing in body sensor networks: A buffer assignment technique", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Ghasemzadeh", "Jain", "Sgroi", "Jafari"]}]}, {"DBLP title": "A MEMS reconfigurable quad-band Class-E Power Amplifier for GSM standard.", "DBLP authors": ["Luca Larcher", "Riccardo Brama", "Marcello Ganzerli", "Jacopo Iannacci", "Marco Bedani", "Antonio Gnudi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090689", "OA papers": [{"PaperId": "https://openalex.org/W3144617060", "PaperTitle": "A MEMS reconfigurable quad-band Class-E Power Amplifier for GSM standard", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Larcher", "Brama", "Ganzerli", "Iannacci", "Bedani", "Gnudi"]}]}, {"DBLP title": "Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing.", "DBLP authors": ["Jos\u00e9 \u00c1ngel D\u00edaz-Madrid", "Harald Neubauer", "Hans Hauer", "Gin\u00e9s Dom\u00e9nech-Asensi", "Ram\u00f3n Ruiz Merino"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090690", "OA papers": [{"PaperId": "https://openalex.org/W3151320461", "PaperTitle": "Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fraunhofer Institute for Integrated Circuits": 3.0, "Universidad Polit\u00e9cnica de Cartagena": 2.0}, "Authors": ["Diaz-Madrid", "Neubauer", "Hauer", "Domenech-Asensi", "Ruiz-Merino"]}]}, {"DBLP title": "Analyzing the impact of process variations on parametric measurements: Novel models and applications.", "DBLP authors": ["Sherief Reda", "Sani R. Nassif"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090692", "OA papers": [{"PaperId": "https://openalex.org/W3145643822", "PaperTitle": "Analyzing the impact of process variations on parametric measurements: Novel models and applications", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Reda", "Nassif"]}]}, {"DBLP title": "On linewidth-based yield analysis for nanometer lithography.", "DBLP authors": ["Aswin Sreedhar", "Sandip Kundu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090693", "OA papers": [{"PaperId": "https://openalex.org/W3144944989", "PaperTitle": "On linewidth-based yield analysis for nanometer lithography", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Sreedhar", "Kundu"]}]}, {"DBLP title": "Impact of voltage scaling on nanoscale SRAM reliability.", "DBLP authors": ["Vikas Chandra", "Robert C. Aitken"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090694", "OA papers": [{"PaperId": "https://openalex.org/W3140899244", "PaperTitle": "Impact of voltage scaling on nanoscale SRAM reliability", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ARM (United Kingdom)": 2.0}, "Authors": ["Chandra", "Aitken"]}]}, {"DBLP title": "A file-system-aware FTL design for flash-memory storage systems.", "DBLP authors": ["Po-Liang Wu", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090695", "OA papers": [{"PaperId": "https://openalex.org/W4231931621", "PaperTitle": "A file-system-aware FTL design for flash-memory storage systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Hong Ren Wu", "None Dau-Chyrh Chang", "None Ying Kuo"]}]}, {"DBLP title": "FSAF: File system aware flash translation layer for NAND Flash Memories.", "DBLP authors": ["Sai Krishna Mylavarapu", "Siddharth Choudhuri", "Aviral Shrivastava", "Jongeun Lee", "Tony Givargis"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090696", "OA papers": [{"PaperId": "https://openalex.org/W4244696482", "PaperTitle": "FSAF: File system aware flash translation layer for NAND Flash Memories", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["S.K. Mylavarapu", "S. Choudhuri", "A. K. Shrivastava", "None Sangho Lee", "Tony Givargis"]}]}, {"DBLP title": "A set-based mapping strategy for flash-memory reliability enhancement.", "DBLP authors": ["Yuan-Sheng Chu", "Jen-Wei Hsieh", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090697", "OA papers": [{"PaperId": "https://openalex.org/W4253644693", "PaperTitle": "A set-based mapping strategy for flash-memory reliability enhancement", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"MediaTek (Taiwan)": 1.0, "National Taiwan University of Science and Technology": 1.0, "National Taiwan University": 2.0}, "Authors": ["None Xingchun Chu", "None Bin-Tsan Hsieh", "None Dau-Chyrh Chang", "None Ying Kuo"]}]}, {"DBLP title": "Energy efficient multiprocessor task scheduling under input-dependent variation.", "DBLP authors": ["Jason Cong", "Karthik Gururaj"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090698", "OA papers": [{"PaperId": "https://openalex.org/W3151356109", "PaperTitle": "Energy efficient multiprocessor task scheduling under input-dependent variation", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Cong", "Gururaj"]}]}, {"DBLP title": "Program phase and runtime distribution-aware online DVFS for combined Vdd/Vbb scaling.", "DBLP authors": ["Jungsoo Kim", "Sungjoo Yoo", "Chong-Min Kyung"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090699", "OA papers": [{"PaperId": "https://openalex.org/W4241745422", "PaperTitle": "Program phase and runtime distribution-aware online DVFS for combined Vdd/Vbb scaling", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Pohang University of Science and Technology": 0.5, "Korea Post": 0.5}, "Authors": ["None Sehoon Kim", "None Young M. Yoo", "None Chong-Min Kyung"]}]}, {"DBLP title": "ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration.", "DBLP authors": ["Andrew B. Kahng", "Bin Li", "Li-Shiuan Peh", "Kambiz Samadi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090700", "OA papers": [{"PaperId": "https://openalex.org/W4236302577", "PaperTitle": "ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration", "Year": 2009, "CitationCount": 289, "EstimatedCitation": 289, "Affiliations": {}, "Authors": ["Andrew B. Kahng", "None Bin Li", "None Li-Shiuan Peh", "Kambiz Samadi"]}]}, {"DBLP title": "Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors.", "DBLP authors": ["Subhasish Mitra", "Jie Zhang", "Nishant Patil", "Hai Wei"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090705", "OA papers": [{"PaperId": "https://openalex.org/W4250553555", "PaperTitle": "Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Stanford University": 4.0}, "Authors": ["S. Mitra", "None Wanping Zhang", "N. R. Patil", "None Hai Wei"]}]}, {"DBLP title": "Reconfigurable circuit design with nanomaterials.", "DBLP authors": ["Chen Dong", "Scott Chilstedt", "Deming Chen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090706", "OA papers": [{"PaperId": "https://openalex.org/W4205337721", "PaperTitle": "Reconfigurable circuit design with nanomaterials", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["None Chen Dong", "Scott Chilstedt", "None wei Chen"]}]}, {"DBLP title": "An architecture for secure software defined radio.", "DBLP authors": ["Chunxiao Li", "Anand Raghunathan", "Niraj K. Jha"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090707", "OA papers": [{"PaperId": "https://openalex.org/W4250247565", "PaperTitle": "An architecture for secure software defined radio", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Chengbin Li", "Anand Raghunathan", "Niraj K. Jha"]}]}, {"DBLP title": "Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage.", "DBLP authors": ["Xu Guo", "Patrick Schaumont"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090708", "OA papers": [{"PaperId": "https://openalex.org/W4232137739", "PaperTitle": "Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Yumeng Guo", "Patrick Schaumont"]}]}, {"DBLP title": "Hardware aging-based software metering.", "DBLP authors": ["Foad Dabiri", "Miodrag Potkonjak"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090709", "OA papers": [{"PaperId": "https://openalex.org/W3141657182", "PaperTitle": "Hardware aging-based software metering", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Dabiri", "Potkonjak"]}]}, {"DBLP title": "On-chip communication architecture exploration for processor-pool-based MPSoC.", "DBLP authors": ["Young-Pyo Joo", "Sungchan Kim", "Soonhoi Ha"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090710", "OA papers": [{"PaperId": "https://openalex.org/W4245694443", "PaperTitle": "On-chip communication architecture exploration for processor-pool-based MPSoC", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["None Seung-Ki Joo", "None Sehoon Kim", "None Seongho Ha"]}]}, {"DBLP title": "Combined system synthesis and communication architecture exploration for MPSoCs.", "DBLP authors": ["Martin Lukasiewycz", "Martin Streub\u00fchr", "Michael Gla\u00df", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090711", "OA papers": [{"PaperId": "https://openalex.org/W3146120420", "PaperTitle": "Combined system synthesis and communication architecture exploration for MPSoCs", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Erlangen-Nuremberg": 5.0}, "Authors": ["M. Lukasiewycz", "M. Streubuhr", "M. Glass", "C. Haubelt", "J. Teich"]}]}, {"DBLP title": "UMTS MPSoC design evaluation using a system level design framework.", "DBLP authors": ["Douglas Densmore", "Alena Simalatsar", "Abhijit Davare", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090712", "OA papers": [{"PaperId": "https://openalex.org/W3151280749", "PaperTitle": "UMTS MPSoC design evaluation using a system level design framework", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Berkeley": 2.0, "University of Trento": 2.0, "Intel (United States)": 1.0}, "Authors": ["Densmore", "Simalatsar", "Davare", "Passerone", "Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips.", "DBLP authors": ["Mikael V\u00e4yrynen", "Virendra Singh", "Erik Larsson"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090713", "OA papers": [{"PaperId": "https://openalex.org/W3140190260", "PaperTitle": "Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Vayrynen", "Singh", "Larsson"]}]}, {"DBLP title": "Improving yield and reliability of chip multiprocessors.", "DBLP authors": ["Abhisek Pan", "Omer Khan", "Sandip Kundu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090714", "OA papers": [{"PaperId": "https://openalex.org/W3144372847", "PaperTitle": "Improving yield and reliability of chip multiprocessors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Pan", "Khan", "Kundu"]}]}, {"DBLP title": "A unified online Fault Detection scheme via checking of Stability Violation.", "DBLP authors": ["Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090715", "OA papers": [{"PaperId": "https://openalex.org/W4247318036", "PaperTitle": "A unified online Fault Detection scheme via checking of Stability Violation", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Hong Yan", "None Yinhe Han", "None Chengbin Li"]}]}, {"DBLP title": "Statistical fault injection: Quantified error and confidence.", "DBLP authors": ["R\u00e9gis Leveugle", "A. Calvez", "Paolo Maistri", "Pierre Vanhauwaert"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090716", "OA papers": [{"PaperId": "https://openalex.org/W3149134903", "PaperTitle": "Statistical fault injection: Quantified error and confidence", "Year": 2009, "CitationCount": 157, "EstimatedCitation": 157, "Affiliations": {}, "Authors": ["Leveugle", "Calvez", "Maistri", "Vanhauwaert"]}]}, {"DBLP title": "KAST: K-associative sector translation for NAND flash memory in real-time systems.", "DBLP authors": ["Hyun-jin Cho", "Dongkun Shin", "Young Ik Eom"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090717", "OA papers": [{"PaperId": "https://openalex.org/W4234367843", "PaperTitle": "KAST: K-associative sector translation for NAND flash memory in real-time systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sungkyunkwan University": 3.0}, "Authors": ["None Sungzoon Cho", "None Oh-Soon Shin", "None Soon-Young Eom"]}]}, {"DBLP title": "White box performance analysis considering static non-preemptive software scheduling.", "DBLP authors": ["Alexander Viehl", "Michael Pressler", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090718", "OA papers": [{"PaperId": "https://openalex.org/W3149752279", "PaperTitle": "White box performance analysis considering static non-preemptive software scheduling", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Viehl", "Pressler", "Bringmann", "Rosenstiel"]}]}, {"DBLP title": "Application specific performance indicators for quantitative evaluation of the timing behavior for embedded real-time systems.", "DBLP authors": ["Frank K\u00f6nig", "Dave Boers", "Frank Slomka", "Ulrich Margull", "Michael Niemetz", "Gerhard Wirrer"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090719", "OA papers": [{"PaperId": "https://openalex.org/W3141660952", "PaperTitle": "Application specific performance indicators for quantitative evaluation of the timing behavior for embedded real-time systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Konig", "Boers", "Slomka", "Margull", "Niemetz", "Wirrer"]}]}, {"DBLP title": "Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources.", "DBLP authors": ["Mircea Negrean", "Simon Schliecker", "Rolf Ernst"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090720", "OA papers": [{"PaperId": "https://openalex.org/W3151910529", "PaperTitle": "Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Negrean", "Schliecker", "Ernst"]}]}, {"DBLP title": "Light NUCA: A proposal for bridging the inter-cache latency gap.", "DBLP authors": ["Dar\u00edo Su\u00e1rez Gracia", "Teresa Monreal", "Fernando Vallejo", "Ram\u00f3n Beivide", "V\u00edctor Vi\u00f1als"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090721", "OA papers": [{"PaperId": "https://openalex.org/W4237863988", "PaperTitle": "Light NUCA: A proposal for bridging the inter-cache latency gap", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Dario Suarez", "Teresa Monreal", "Fernando Vallejo", "Ramon Beivide", "V\u00edctor Vi\u00f1als"]}]}, {"DBLP title": "ReSim, a trace-driven, reconfigurable ILP processor simulator.", "DBLP authors": ["Sotiria Fytraki", "Dionisios N. Pnevmatikatos"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090722", "OA papers": [{"PaperId": "https://openalex.org/W3149500279", "PaperTitle": "ReSim, a trace-driven, reconfigurable ILP processor simulator", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technical University of Crete": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 0.5, "FORTH Institute of Computer Science": 0.5}, "Authors": ["Fytraki", "Pnevmatikatos"]}]}, {"DBLP title": "Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration.", "DBLP authors": ["Giovanni Ansaloni", "Paolo Bonzini", "Laura Pozzi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090723", "OA papers": [{"PaperId": "https://openalex.org/W3150739659", "PaperTitle": "Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ansaloni", "Bonzini", "Pozzi"]}]}, {"DBLP title": "Algorithms for the automatic extension of an instruction-set.", "DBLP authors": ["Carlo Galuzzi", "Dimitris Theodoropoulos", "Roel Meeuws", "Koen Bertels"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090724", "OA papers": [{"PaperId": "https://openalex.org/W3140857609", "PaperTitle": "Algorithms for the automatic extension of an instruction-set", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Galuzzi", "Theodoropoulos", "Meeuws", "Bertels"]}]}, {"DBLP title": "Dimensioning heterogeneous MPSoCs via parallelism analysis.", "DBLP authors": ["Bastian Ristau", "Torsten Limberg", "Oliver Arnold", "Gerhard P. Fettweis"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090725", "OA papers": [{"PaperId": "https://openalex.org/W3141626530", "PaperTitle": "Dimensioning heterogeneous MPSoCs via parallelism analysis", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ristau", "Limberg", "Arnold", "Fettweis"]}]}, {"DBLP title": "MPSoCs run-time monitoring through Networks-on-Chip.", "DBLP authors": ["Leandro Fiorin", "Gianluca Palermo", "Cristina Silvano"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090726", "OA papers": [{"PaperId": "https://openalex.org/W3143338891", "PaperTitle": "MPSoCs run-time monitoring through Networks-on-Chip", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 1.0, "Politecnico di Milano": 2.0}, "Authors": ["Fiorin", "Palermo", "Silvano"]}]}, {"DBLP title": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "DBLP authors": ["Daniele Ludovici", "Francisco Gilabert Villam\u00f3n", "Simone Medardoni", "Crisp\u00edn G\u00f3mez Requena", "Mar\u00eda Engracia G\u00f3mez", "Pedro L\u00f3pez", "Georgi Nedeltchev Gaydadjiev", "Davide Bertozzi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090727", "OA papers": [{"PaperId": "https://openalex.org/W3147018723", "PaperTitle": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Ludovici", "Gilabert", "Medardoni", "Gomez", "Lopez", "Gaydadjiev", "Bertozzi"]}]}, {"DBLP title": "A hybrid packet-circuit switched on-chip network based on SDM.", "DBLP authors": ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Mohammad Arjomand"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090728", "OA papers": [{"PaperId": "https://openalex.org/W3141381378", "PaperTitle": "A hybrid packet-circuit switched on-chip network based on SDM", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Modarressi", "Sarbazi-Azad", "M. A. Arjomand"]}]}, {"DBLP title": "SecBus: Operating System controlled hierarchical page-based memory bus protection.", "DBLP authors": ["Lifeng Su", "Stephan Courcambeck", "Pierre Guillemin", "Christian Schwarz", "Renaud Pacalet"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090729", "OA papers": [{"PaperId": "https://openalex.org/W4233186633", "PaperTitle": "SecBus: Operating System controlled hierarchical page-based memory bus protection", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (United States)": 4.0, "Laboratoire Traitement et Communication de l\u2019Information": 0.3333333333333333, "T\u00e9l\u00e9com Paris": 0.3333333333333333, "D\u00e9partement Communications & Electronique": 0.3333333333333333}, "Authors": ["Li-Feng Su", "Stephan Courcambeck", "Pierre Guillemin", "C. Schwarz", "Renaud Pacalet"]}]}, {"DBLP title": "A link arbitration scheme for quality of service in a latency-optimized network-on-chip.", "DBLP authors": ["Jonas Diemer", "Rolf Ernst"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090730", "OA papers": [{"PaperId": "https://openalex.org/W3151639736", "PaperTitle": "A link arbitration scheme for quality of service in a latency-optimized network-on-chip", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Diemer", "Ernst"]}]}, {"DBLP title": "Flow regulation for on-chip communication.", "DBLP authors": ["Zhonghai Lu", "Mikael Millberg", "Axel Jantsch", "Alistair C. Bruce", "Pieter van der Wolf", "Tomas Henriksson"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090731", "OA papers": [{"PaperId": "https://openalex.org/W4244188880", "PaperTitle": "Flow regulation for on-chip communication", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Robert Lu", "Mikael Millberg", "A. Jantsch", "Alison Bruce", "Pieter van der Wolf", "Tomas Henriksson"]}]}, {"DBLP title": "Customizing IP cores for system-on-chip designs using extensive external don't-cares.", "DBLP authors": ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090732", "OA papers": [{"PaperId": "https://openalex.org/W4254232498", "PaperTitle": "Customizing IP cores for system-on-chip designs using extensive external don't-cares", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.5, "Synopsys (United States)": 0.5}, "Authors": ["None Dau-Chyrh Chang", "Valeria Bertacco", "Igor L. Markov"]}]}, {"DBLP title": "Extending IP-XACT to support an MDE based approach for SoC design.", "DBLP authors": ["Amin El Mrabti", "Fr\u00e9d\u00e9ric P\u00e9trot", "Aimen Bouchhima"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090733", "OA papers": [{"PaperId": "https://openalex.org/W4252183647", "PaperTitle": "Extending IP-XACT to support an MDE based approach for SoC design", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["A. El Mrabti", "Fr\u00e9d\u00e9ric P\u00e9trot", "Aimen Bouchhima"]}]}, {"DBLP title": "Overcoming limitations of the SystemC data introspection.", "DBLP authors": ["Christian Genz", "Rolf Drechsler"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090734", "OA papers": [{"PaperId": "https://openalex.org/W3149523651", "PaperTitle": "Overcoming limitations of the SystemC data introspection", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Genz", "Drechsler"]}]}, {"DBLP title": "Selective light Vth hopping (SLITH): Bridging the gap between runtime dynamic and leakage.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090735", "OA papers": [{"PaperId": "https://openalex.org/W2117247378", "PaperTitle": "Selective light V<inf>th</inf> hopping (SLITH): Bridging the gap between runtime dynamic and leakage", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cincinnati": 4.0}, "Authors": ["Power Reduction", "Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"]}]}, {"DBLP title": "A power-efficient migration mechanism for D-NUCA caches.", "DBLP authors": ["Alessandro Bardine", "Manuel Comparetti", "Pierfrancesco Foglia", "Giacomo Gabrielli", "Cosimo Antonio Prete"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090736", "OA papers": [{"PaperId": "https://openalex.org/W3151598699", "PaperTitle": "A power-efficient migration mechanism for D-NUCA caches", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Pisa": 5.0}, "Authors": ["Bardine", "Comparetti", "Foglia", "Gabrielli", "Prete"]}]}, {"DBLP title": "System-level process variability analysis and mitigation for 3D MPSoCs.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090739", "OA papers": [{"PaperId": "https://openalex.org/W3141799332", "PaperTitle": "System-level process variability analysis and mitigation for 3D MPSoCs", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Garg", "Marculescu"]}]}, {"DBLP title": "Co-design of signal, power, and thermal distribution networks for 3D ICs.", "DBLP authors": ["Young-Joon Lee", "Yoon Jo Kim", "Gang Huang", "Muhannad S. Bakir", "Yogendra K. Joshi", "Andrei G. Fedorov", "Sung Kyu Lim"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090740", "OA papers": [{"PaperId": "https://openalex.org/W4256233769", "PaperTitle": "Co-design of signal, power, and thermal distribution networks for 3D ICs", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None Sangho Lee", "None Sehoon Kim", "None Jihua Huang", "Muhannad S. Bakir", "Yagya Raj Joshi", "A. V. Fedorov", "None Ho-Soo Lim"]}]}, {"DBLP title": "Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis.", "DBLP authors": ["Shashikanth Bobba", "Jie Zhang", "Antonio Pullini", "David Atienza", "Giovanni De Micheli"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090741", "OA papers": [{"PaperId": "https://openalex.org/W4245518849", "PaperTitle": "Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "Stanford University": 1.0}, "Authors": ["S. Bobba", "None Wanping Zhang", "Antonio Pullini", "David Atienza", "Giovanni De Micheli"]}]}, {"DBLP title": "Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis.", "DBLP authors": ["M. Haykel Ben Jamaa", "Kartik Mohanram", "Giovanni De Micheli"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090742", "OA papers": [{"PaperId": "https://openalex.org/W4253084021", "PaperTitle": "Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Rice University": 1.0}, "Authors": ["M. Haykel Ben Jamaa", "Kartik Mohanram", "Giovanni De Micheli"]}]}, {"DBLP title": "Enhancing correlation electromagnetic attack using planar near-field cartography.", "DBLP authors": ["Denis R\u00e9al", "Fr\u00e9d\u00e9ric Valette", "M'hamed Drissi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090743", "OA papers": [{"PaperId": "https://openalex.org/W3147352243", "PaperTitle": "Enhancing correlation electromagnetic attack using planar near-field cartography", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Valette", "Drissi"]}]}, {"DBLP title": "Evaluation on FPGA of triple rail logic robustness against DPA and DEMA.", "DBLP authors": ["Victor Lomn\u00e9", "Philippe Maurine", "Lionel Torres", "Michel Robert", "Rafael Soares", "Ney Calazans"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090744", "OA papers": [{"PaperId": "https://openalex.org/W3149673831", "PaperTitle": "Evaluation on FPGA of triple rail logic robustness against DPA and DEMA", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Lomne", "Maurine", "Torres", "Robert", "Soares", "Calazans"]}]}, {"DBLP title": "Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints.", "DBLP authors": ["Laurent Sauvage", "Sylvain Guilley", "Jean-Luc Danger", "Yves Mathieu", "Maxime Nassar"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090745", "OA papers": [{"PaperId": "https://openalex.org/W3150817275", "PaperTitle": "Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Sauvage", "Guilley", "Danger", "Mathieu", "Nassar"]}]}, {"DBLP title": "Hardware evaluation of the stream cipher-based hash functions RadioGat\u00fan and irRUPT.", "DBLP authors": ["Luca Henzen", "Flavio Carbognani", "Norbert Felber", "Wolfgang Fichtner"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090746", "OA papers": [{"PaperId": "https://openalex.org/W4246063319", "PaperTitle": "Hardware evaluation of the stream cipher-based hash functions RadioGat&#x00FA;n and irRUPT", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Luca Henzen", "F. Carbognani", "Norbert Felber", "Wolfgang Fichtner"]}]}, {"DBLP title": "Architectural support for low overhead detection of memory violations.", "DBLP authors": ["Saugata Ghose", "Latoya Gilgeous", "Polina Dudnik", "Aneesh Aggarwal", "Corey Waxman"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090747", "OA papers": [{"PaperId": "https://openalex.org/W3140543042", "PaperTitle": "Architectural support for low overhead detection of memory violations", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Binghamton University": 5.0}, "Authors": ["Ghose", "Gilgeous", "Dudnik", "Aggarwal", "Waxman"]}]}, {"DBLP title": "Caspar: Hardware patching for multicore processors.", "DBLP authors": ["Ilya Wagner", "Valeria Bertacco"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090748", "OA papers": [{"PaperId": "https://openalex.org/W3148376842", "PaperTitle": "Caspar: Hardware patching for multicore processors", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Wagner", "Bertacco"]}]}, {"DBLP title": "A new speculative addition architecture suitable for two's complement operations.", "DBLP authors": ["Alessandro Cilardo"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090749", "OA papers": [{"PaperId": "https://openalex.org/W3143846224", "PaperTitle": "A new speculative addition architecture suitable for two's complement operations", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Cilardo"]}]}, {"DBLP title": "Limiting the number of dirty cache lines.", "DBLP authors": ["Pepijn J. de Langen", "Ben H. H. Juurlink"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090750", "OA papers": [{"PaperId": "https://openalex.org/W4240752277", "PaperTitle": "Limiting the number of dirty cache lines", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["P. de Langen", "Ben Juurlink"]}]}, {"DBLP title": "Contactless testing: Possibility or pipe-dream?", "DBLP authors": ["Erik Jan Marinissen", "Dae Young Lee", "John P. Hayes", "Chris Sellathamby", "Brian Moore", "Steven Slupsky", "Laurence Pujol"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090751", "OA papers": [{"PaperId": "https://openalex.org/W4231021813", "PaperTitle": "Contactless testing: Possibility or pipe-dream?", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Erik Jan Marinissen", "None Sangho Lee", "John M. Hayes", "C. Sellathamby", "Blake Moore", "S. Slupsky", "L. Pujol"]}]}, {"DBLP title": "Analysis and optimization of fault-tolerant embedded systems with hardened processors.", "DBLP authors": ["Viacheslav Izosimov", "Ilia Polian", "Paul Pop", "Petru Eles", "Zebo Peng"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090752", "OA papers": [{"PaperId": "https://openalex.org/W4238332892", "PaperTitle": "Analysis and optimization of fault-tolerant embedded systems with hardened processors", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Link\u00f6ping University": 3.0, "University of Freiburg": 1.0, "Technical University of Denmark": 1.0}, "Authors": ["Viacheslav Izosimov", "Ilia Polian", "Paul Pop", "Petru Eles", "None Syd S. Peng"]}]}, {"DBLP title": "On bounding response times under software transactional memory in distributed multiprocessor real-time systems.", "DBLP authors": ["Sherif Fadel Fahmy", "Binoy Ravindran", "E. Douglas Jensen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090753", "OA papers": [{"PaperId": "https://openalex.org/W3151734882", "PaperTitle": "On bounding response times under software transactional memory in distributed multiprocessor real-time systems", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Fahmy", "Ravindran", "Jensen"]}]}, {"DBLP title": "An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems.", "DBLP authors": ["Chuan-Yue Yang", "Jian-Jia Chen", "Tei-Wei Kuo", "Lothar Thiele"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090754", "OA papers": [{"PaperId": "https://openalex.org/W4239368311", "PaperTitle": "An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["None Liuqing Yang", "None wei Chen", "None Ying Kuo", "Lothar Thiele"]}]}, {"DBLP title": "A graph grammar based approach to automated multi-objective analog circuit design.", "DBLP authors": ["Angan Das", "Ranga Vemuri"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090755", "OA papers": [{"PaperId": "https://openalex.org/W3148042526", "PaperTitle": "A graph grammar based approach to automated multi-objective analog circuit design", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Vemuri"]}]}, {"DBLP title": "Massively multi-topology sizing of analog integrated circuits.", "DBLP authors": ["Pieter Palmers", "Trent McConaghy", "Michiel Steyaert", "Georges G. E. Gielen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090756", "OA papers": [{"PaperId": "https://openalex.org/W3146236007", "PaperTitle": "Massively multi-topology sizing of analog integrated circuits", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Palmers", "McConnaghy", "Steyaert", "Gielen"]}]}, {"DBLP title": "Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits.", "DBLP authors": ["Sawal Ali", "Li Ke", "Reuben Wilcock", "Peter R. Wilson"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090757", "OA papers": [{"PaperId": "https://openalex.org/W4249950912", "PaperTitle": "Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["S. Ali", "None Li Ke", "Reuben Wilcock", "P. Wilson"]}]}, {"DBLP title": "Computation of IP3 using single-tone moments analysis.", "DBLP authors": ["Dani Tannir", "Roni Khazaka"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090758", "OA papers": [{"PaperId": "https://openalex.org/W3149115807", "PaperTitle": "Computation of IP3 using single-tone moments analysis", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McGill University": 2.0}, "Authors": ["Tannir", "Khazaka"]}]}, {"DBLP title": "Formal approaches to analog circuit verification.", "DBLP authors": ["Erich Barke", "Darius Grabowski", "Helmut Graeb", "Lars Hedrich", "Stefan Heinen", "Ralf Popp", "Sebastian Steinhorst", "Yifan Wang"], "year": 2009, "doi": "http://dl.acm.org/citation.cfm?id=1874798", "OA papers": []}, {"DBLP title": "An overview of non-volatile memory technology and the implication for tools and architectures.", "DBLP authors": ["Hai Li", "Yiran Chen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090761", "OA papers": [{"PaperId": "https://openalex.org/W4232132130", "PaperTitle": "An overview of non-volatile memory technology and the implication for tools and architectures", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["None Chengbin Li", "None wei Chen"]}]}, {"DBLP title": "Power and performance of read-write aware Hybrid Caches with non-volatile memories.", "DBLP authors": ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Yuan Xie"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090762", "OA papers": [{"PaperId": "https://openalex.org/W4231378725", "PaperTitle": "Power and performance of read-write aware Hybrid Caches with non-volatile memories", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Hong Ren Wu", "None Chengbin Li", "None Wanping Zhang", "Evan Speight", "Wenlei Xie"]}]}, {"DBLP title": "Using non-volatile memory to save energy in servers.", "DBLP authors": ["David Roberts", "Taeho Kgil", "Trevor N. Mudge"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090763", "OA papers": [{"PaperId": "https://openalex.org/W3149713639", "PaperTitle": "Using non-volatile memory to save energy in servers", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Roberts", "Kgil", "Mudge"]}]}, {"DBLP title": "aEqualized: A novel routing algorithm for the Spidergon Network On Chip.", "DBLP authors": ["Nicola Concer", "Salvatore Iamundo", "Luciano Bononi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090764", "OA papers": [{"PaperId": "https://openalex.org/W3147640289", "PaperTitle": "aEqualized: A novel routing algorithm for the Spidergon Network On Chip", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Concer", "Iamundo", "Bononi"]}]}, {"DBLP title": "Group-caching for NoC based multicore cache coherent systems.", "DBLP authors": ["Zuo Wang", "Feng Shi", "Qi Zuo", "Weixing Ji", "Jiaxin Li", "Ning Deng", "Licheng Xue", "Yu-An Tan", "Baojun Qiao"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090765", "OA papers": [{"PaperId": "https://openalex.org/W4236063302", "PaperTitle": "Group-caching for NoC based multicore cache coherent systems", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Shiwei Zuo", "None Xingru Feng", "None Feng qi", "None Ji Weixing", "Niu Jiaxin", "None Cai Ning", "None Xue Licheng", "None Li Yuan", "None Qiao Baojun"]}]}, {"DBLP title": "A monitor interconnect and support subsystem for multicore processors.", "DBLP authors": ["Sailaja Madduri", "Ramakrishna Vadlamani", "Wayne P. Burleson", "Russell Tessier"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090766", "OA papers": [{"PaperId": "https://openalex.org/W3148719811", "PaperTitle": "A monitor interconnect and support subsystem for multicore processors", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Massachusetts Amherst": 4.0}, "Authors": ["Madduri", "Vadlamani", "Burleson", "tessier"]}]}, {"DBLP title": "A real-time application design methodology for MPSoCs.", "DBLP authors": ["Giovanni Beltrame", "Luca Fossati", "Donatella Sciuto"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090767", "OA papers": [{"PaperId": "https://openalex.org/W3147021632", "PaperTitle": "A real-time application design methodology for MPSoCs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"European Space Research and Technology Centre": 1.0, "Politecnico di Milano": 2.0}, "Authors": ["Beltrame", "Fossati", "Sciuto"]}]}, {"DBLP title": "Adaptive prefetching for shared cache based chip multiprocessors.", "DBLP authors": ["Mahmut T. Kandemir", "Yuanrui Zhang", "Ozcan Ozturk"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090768", "OA papers": [{"PaperId": "https://openalex.org/W4232803916", "PaperTitle": "Adaptive prefetching for shared cache based chip multiprocessors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 2.0, "Bilkent University": 1.0}, "Authors": ["Mahmut Kandemir", "None Liqin Zhang", "Ozcan Ozturk"]}]}, {"DBLP title": "CUFFS: An instruction count based architectural framework for security of MPSoCs.", "DBLP authors": ["Krutartha Patel", "Sri Parameswaran", "Roshan G. Ragel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090769", "OA papers": [{"PaperId": "https://openalex.org/W3146125177", "PaperTitle": "CUFFS: An instruction count based architectural framework for security of MPSoCs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Patel", "Parameswaran", "Ragel"]}]}, {"DBLP title": "Design as you see FIT: System-level soft error analysis of sequential circuits.", "DBLP authors": ["Daniel E. Holcomb", "Wenchao Li", "Sanjit A. Seshia"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090770", "OA papers": [{"PaperId": "https://openalex.org/W4245951436", "PaperTitle": "Design as you see FIT: System-level soft error analysis of sequential circuits", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["D. Holcomb", "None Wenchao Li", "Sanjit A. Seshia"]}]}, {"DBLP title": "Detecting errors using multi-cycle invariance information.", "DBLP authors": ["Nuno Alves", "Kundan Nepal", "Jennifer Dworak", "R. Iris Bahar"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090771", "OA papers": [{"PaperId": "https://openalex.org/W3142981137", "PaperTitle": "Detecting errors using multi-cycle invariance information", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Alves", "Nepal", "Dworak", "Bahar"]}]}, {"DBLP title": "A novel approach to entirely integrate Virtual Test into test development flow.", "DBLP authors": ["Ping Lu", "Daniel Glaser", "G\u00fcrkan Uygur", "Klaus Helmreich"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090772", "OA papers": [{"PaperId": "https://openalex.org/W4254296917", "PaperTitle": "A novel approach to entirely integrate Virtual Test into test development flow", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["None Ping Lu", "Daniel Glaser", "Gurkan Uygur", "Klaus Helmreich"]}]}, {"DBLP title": "Robust non-preemptive hard real-time scheduling for clustered multicore platforms.", "DBLP authors": ["Michele Lombardi", "Michela Milano", "Luca Benini"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090773", "OA papers": [{"PaperId": "https://openalex.org/W3148658090", "PaperTitle": "Robust non-preemptive hard real-time scheduling for clustered multicore platforms", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bologna": 3.0}, "Authors": ["Lombardi", "Milano", "Benini"]}]}, {"DBLP title": "Efficient OpenMP support and extensions for MPSoCs with explicitly managed memory hierarchy.", "DBLP authors": ["Andrea Marongiu", "Luca Benini"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090774", "OA papers": [{"PaperId": "https://openalex.org/W3150331606", "PaperTitle": "Efficient OpenMP support and extensions for MPSoCs with explicitly managed memory hierarchy", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Marongiu", "Benini"]}]}, {"DBLP title": "Using randomization to cope with circuit uncertainty.", "DBLP authors": ["Hamid Safizadeh", "Mohammad Tahghighi", "Ehsan K. Ardestani", "Gholamhossein Tavasoli", "Kia Bazargan"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090775", "OA papers": [{"PaperId": "https://openalex.org/W3141430666", "PaperTitle": "Using randomization to cope with circuit uncertainty", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute for Research in Fundamental Sciences": 1.0, "Isfahan University of Technology": 2.5, "University of California, Santa Cruz": 1.0, "University of Minnesota": 0.5}, "Authors": ["Mir Saeed Safizadeh", "Tahghighi", "Mona sadat Ardestani", "Tavasoli", "Bazargan"]}]}, {"DBLP title": "Process variation aware thread mapping for Chip Multiprocessors.", "DBLP authors": ["Shengyan Hong", "Sri Hari Krishna Narayanan", "Mahmut T. Kandemir", "Ozcan Ozturk"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090776", "OA papers": [{"PaperId": "https://openalex.org/W3148438699", "PaperTitle": "Process variation aware thread mapping for Chip Multiprocessors", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Pennsylvania State University": 3.0, "Bilkent University": 1.0}, "Authors": ["Hong", "Narayanan", "Kandemir", "Ozturk"]}]}, {"DBLP title": "Gate sizing for large cell-based designs.", "DBLP authors": ["Stephan Held"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090777", "OA papers": [{"PaperId": "https://openalex.org/W3144155499", "PaperTitle": "Gate sizing for large cell-based designs", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Held"]}]}, {"DBLP title": "Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network.", "DBLP authors": ["Naser MohammadZadeh", "Minoo Mirsaeedi", "Ali Jahanian", "Morteza Saheb Zamani"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090778", "OA papers": [{"PaperId": "https://openalex.org/W3149293211", "PaperTitle": "Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Maryam Mohammadzadeh", "Mirsaeedi", "Jahanian", "Zamani"]}]}, {"DBLP title": "Decoupling capacitor planning with analytical delay model on RLC power grid.", "DBLP authors": ["Ye Tao", "Sung Kyu Lim"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090779", "OA papers": [{"PaperId": "https://openalex.org/W4256363530", "PaperTitle": "Decoupling capacitor planning with analytical delay model on RLC power grid", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Ye Tao", "None Ho-Soo Lim"]}]}, {"DBLP title": "Package routability- and IR-drop-aware finger/pad assignment in chip-package co-design.", "DBLP authors": ["Chao-Hung Lu", "Hung-Ming Chen", "Chien-Nan Jimmy Liu", "Wen-Yu Shih"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090780", "OA papers": [{"PaperId": "https://openalex.org/W4237760093", "PaperTitle": "Package routability- and IR-drop-aware finger/pad assignment in chip-package co-design", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 3.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["None Robert Lu", "None wei Chen", "C.T. Liu", "None Hung-Hui Shih"]}]}, {"DBLP title": "Learning early-stage platform dimensioning from late-stage timing verification.", "DBLP authors": ["Kai Richter", "Marek Jersak", "Rolf Ernst"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090781", "OA papers": [{"PaperId": "https://openalex.org/W3152235669", "PaperTitle": "Learning early-stage platform dimensioning from late-stage timing verification", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Jersak", "Ernst"]}]}, {"DBLP title": "The influence of real-time constraints on the design of FlexRay-based systems.", "DBLP authors": ["Stephan Reichelt", "Oliver Scheickl", "G\u00f6khan Tabanoglu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090782", "OA papers": [{"PaperId": "https://openalex.org/W3141075668", "PaperTitle": "The influence of real-time constraints on the design of FlexRay-based systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Audi (Germany)": 1.0, "BMW (Germany)": 1.0, "Volkswagen Group (India)": 1.0}, "Authors": ["Reichelt", "Scheickl", "Tabanoglu"]}]}, {"DBLP title": "Time and memory tradeoffs in the implementation of AUTOSAR components.", "DBLP authors": ["Alberto Ferrari", "Marco Di Natale", "Giacomo Gentile", "Giovanni Reggiani", "Paolo Gai"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090783", "OA papers": [{"PaperId": "https://openalex.org/W4238450145", "PaperTitle": "Time and memory tradeoffs in the implementation of AUTOSAR components", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Institute of Information Science and Technologies": 1.0, "Sant'Anna School of Advanced Studies": 1.0, "Evidence (Italy)": 1.0}, "Authors": ["Arnaud Ferrari", "M. Di Natale", "Guendalina Gentile", "G Reggiani", "Paolo Gai"]}]}, {"DBLP title": "Systolic like soft-detection architecture for 4\u00d74 64-QAM MIMO system.", "DBLP authors": ["Pankaj Bhagawat", "Rajballav Dash", "Gwan Choi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090784", "OA papers": [{"PaperId": "https://openalex.org/W4243178160", "PaperTitle": "Systolic like soft-detection architecture for 4&#x00D7;4 64-QAM MIMO system", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Pankaj Bhagawat", "Radharaman Jiban Dash", "None Kyung Un Choi"]}]}, {"DBLP title": "Co-simulation based platform for wireless protocols design explorations.", "DBLP authors": ["Alain Fourmigue", "Bruno Girodias", "Gabriela Nicolescu", "El Mostapha Aboulhamid"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090785", "OA papers": [{"PaperId": "https://openalex.org/W3144708842", "PaperTitle": "Co-simulation based platform for wireless protocols design explorations", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnique Montr\u00e9al": 1.5, "\u00c9cole Polytechnique": 2.5}, "Authors": ["Fourmigue", "Girodias", "Nicolescu", "Aboulhamid"]}]}, {"DBLP title": "How to speed-up your NLFSR-based stream cipher.", "DBLP authors": ["Elena Dubrova"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090786", "OA papers": [{"PaperId": "https://openalex.org/W3143600391", "PaperTitle": "How to speed-up your NLFSR-based stream cipher", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Royal Institute of Technology": 1.0}, "Authors": ["Dubrova"]}]}, {"DBLP title": "A high performance reconfigurable Motion Estimation hardware architecture.", "DBLP authors": ["Ozgur Tasdizen", "Halil Kukner", "Abdulkadir Akin", "Ilker Hamzaoglu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090787", "OA papers": [{"PaperId": "https://openalex.org/W3146124357", "PaperTitle": "A high performance reconfigurable Motion Estimation hardware architecture", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sabanc\u0131 University": 4.0}, "Authors": ["Tasdizen", "Kukner", "Akin", "Hamzaoglu"]}]}, {"DBLP title": "Partition-based exploration for reconfigurable JPEG designs.", "DBLP authors": ["Philip G. Potter", "Wayne Luk", "Peter Y. K. Cheung"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090788", "OA papers": [{"PaperId": "https://openalex.org/W3140071949", "PaperTitle": "Partition-based exploration for reconfigurable JPEG designs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Potter", "Luk", "Cheung"]}]}, {"DBLP title": "Automated synthesis of streaming C applications to process networks in hardware.", "DBLP authors": ["Sven van Haastregt", "Bart Kienhuis"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090789", "OA papers": [{"PaperId": "https://openalex.org/W4248817287", "PaperTitle": "Automated synthesis of streaming C applications to process networks in hardware", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Sven van Haastregt", "Bart Kienhuis"]}]}, {"DBLP title": "Distributed sensor for steering wheel rip force measurement in driver fatigue detection.", "DBLP authors": ["Federico Baronti", "Francesco Lenzi", "Roberto Roncella", "Roberto Saletti"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090790", "OA papers": [{"PaperId": "https://openalex.org/W4243975734", "PaperTitle": "Distributed sensor for steering wheel grip force measurement in driver fatigue detection", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Pisa": 4.0}, "Authors": ["Federico Baronti", "F. Lenzi", "Roberto Roncella", "Roberto Saletti"]}]}, {"DBLP title": "Making DNA self-assembly error-proof: Attaining small growth error rates through embedded information redundancy.", "DBLP authors": ["Saturnino Garcia", "Alex Orailoglu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090791", "OA papers": [{"PaperId": "https://openalex.org/W3150547969", "PaperTitle": "Making DNA self-assembly error-proof: Attaining small growth error rates through embedded information redundancy", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Garcia", "Orailoglu"]}]}, {"DBLP title": "Machine learning-based volume diagnosis.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090792", "OA papers": [{"PaperId": "https://openalex.org/W4230940000", "PaperTitle": "Machine learning-based volume diagnosis", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Princeton University": 2.0}, "Authors": ["None Weidong Wang", "None Te-En Wei"]}]}, {"DBLP title": "Adaptive idleness distribution for non-uniform aging tolerance in MultiProcessor Systems-on-Chip.", "DBLP authors": ["Francesco Paterna", "Luca Benini", "Andrea Acquaviva", "Francesco Papariello", "Giuseppe Desoli", "Mauro Olivieri"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090793", "OA papers": [{"PaperId": "https://openalex.org/W3139803046", "PaperTitle": "Adaptive idleness distribution for non-uniform aging tolerance in MultiProcessor Systems-on-Chip", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bologna": 2.0, "Polytechnic University of Turin": 1.5, "ST Microelectromcs, Agrate, Italy": 0.5, "Sapienza University of Rome": 1.0}, "Authors": ["Paterna", "Benini", "Acquaviva", "Papariello", "Desoli", "Olivieri"]}]}, {"DBLP title": "Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling.", "DBLP authors": ["Avesta Sasan", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090795", "OA papers": [{"PaperId": "https://openalex.org/W3142246905", "PaperTitle": "Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Sasan", "Homayoun", "Eltawil", "Kurdahi"]}]}, {"DBLP title": "Single ended 6T SRAM with isolated read-port for low-power embedded systems.", "DBLP authors": ["Jawar Singh", "Dhiraj K. Pradhan", "Simon Hollis", "Saraju P. Mohanty", "Jimson Mathew"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090796", "OA papers": [{"PaperId": "https://openalex.org/W3136190505", "PaperTitle": "Single ended 6T SRAM with isolated read-port for low-power embedded systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Merchant Marine Academy": 1.0, "Microelectronics": 3.0}, "Authors": ["Jawar Singh", "Dhiraj K. Pradhan", "Simon J. Hollis", "Soumya D. Mohanty", "Jimson Mathew"]}]}, {"DBLP title": "System-level power/performance evaluation of 3D stacked DRAMs for mobile applications.", "DBLP authors": ["Marco Facchini", "Trevor E. Carlson", "Anselme Vignon", "Martin Palkovic", "Francky Catthoor", "Wim Dehaene", "Luca Benini", "Paul Marchal"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090797", "OA papers": [{"PaperId": "https://openalex.org/W3147007208", "PaperTitle": "System-level power/performance evaluation of 3D stacked DRAMs for mobile applications", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Imec": 4.5, "KU Leuven": 2.5, "University of Bologna": 1.0}, "Authors": ["Facchini", "Carlson", "Vignon", "Palkovic", "Catthoor", "Dehaene", "Benini", "Marchal"]}]}, {"DBLP title": "A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.", "DBLP authors": ["Anselme Vignon", "Stefan Cosemans", "Wim Dehaene", "Pol Marchal", "Marco Facchini"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090798", "OA papers": [{"PaperId": "https://openalex.org/W3145382001", "PaperTitle": "A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Vignon", "Cosemans", "Dehaene", "Marchal", "Facchini"]}]}, {"DBLP title": "A case for multi-channel memories in video recording.", "DBLP authors": ["Eero Aho", "Jari Nikara", "Petri A. Tuominen", "Kimmo Kuusilinna"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090799", "OA papers": [{"PaperId": "https://openalex.org/W3146175732", "PaperTitle": "A case for multi-channel memories in video recording", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nokia (Finland)": 4.0}, "Authors": ["Aho", "Nikara", "Tuominen", "Kuusilinna"]}]}, {"DBLP title": "High level H.264/AVC video encoder parallelization for multiprocessor implementation.", "DBLP authors": ["Hajer Krichene Zrida", "Abderrazek Jemai", "Ahmed Chiheb Ammari", "Mohamed Abid"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090800", "OA papers": [{"PaperId": "https://openalex.org/W3144461674", "PaperTitle": "High level H.264/AVC video encoder parallelization for multiprocessor implementation", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Zrida", "Jemai", "Ammari", "Abid"]}]}, {"DBLP title": "Temperature-aware scheduler based on thermal behavior grouping in multicore systems.", "DBLP authors": ["Inchoon Yeo", "Eun Jung Kim"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090801", "OA papers": [{"PaperId": "https://openalex.org/W4238719002", "PaperTitle": "Temperature-aware scheduler based on thermal behavior grouping in multicore systems", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["None Yee-Chia Yeo", "None Sehoon Kim"]}]}, {"DBLP title": "Hardware/software co-design architecture for thermal management of chip multiprocessors.", "DBLP authors": ["Omer Khan", "Sandip Kundu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090802", "OA papers": [{"PaperId": "https://openalex.org/W3148653890", "PaperTitle": "Hardware/software co-design architecture for thermal management of chip multiprocessors", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Khan", "Kundu"]}]}, {"DBLP title": "Cross-architectural design space exploration tool for reconfigurable processors.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090803", "OA papers": [{"PaperId": "https://openalex.org/W3139655666", "PaperTitle": "Cross-architectural design space exploration tool for reconfigurable processors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Bauer", "Shafique"]}]}, {"DBLP title": "Automatically mapping applications to a self-reconfiguring platform.", "DBLP authors": ["Karel Bruneel", "Fatma Abouelella", "Dirk Stroobandt"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090804", "OA papers": [{"PaperId": "https://openalex.org/W2297943345", "PaperTitle": "Automatically mapping applications to a self-reconfiguring platform", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Fatma Abouelella", "Karel Bruneel", "Dirk Stroobandt"]}]}, {"DBLP title": "OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems.", "DBLP authors": ["Andreas Schallenberg", "Wolfgang Nebel", "Andreas Herrholz", "Philipp A. Hartmann", "Frank Oppenheimer"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090805", "OA papers": [{"PaperId": "https://openalex.org/W3144225254", "PaperTitle": "OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Carl von Ossietzky University of Oldenburg": 2.0, "Oldenburger Institut f\u00fcr Informatik": 3.0}, "Authors": ["Schallenberg", "Nebel", "Herrholz", "Hartmann", "Oppenheimer"]}]}, {"DBLP title": "Design optimizations to improve placeability of partial reconfiguration modules.", "DBLP authors": ["Markus Koester", "Wayne Luk", "Jens Hagemeyer", "Mario Porrmann"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090806", "OA papers": [{"PaperId": "https://openalex.org/W3150883683", "PaperTitle": "Design optimizations to improve placeability of partial reconfiguration modules", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Koester", "Luk", "Hagemeyer", "Porrmann"]}]}, {"DBLP title": "Automated data analysis solutions to silicon debug.", "DBLP authors": ["Yu-Shen Yang", "Nicola Nicolici", "Andreas G. Veneris"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090807", "OA papers": [{"PaperId": "https://openalex.org/W4243896332", "PaperTitle": "Automated data analysis solutions to silicon debug", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["None Liuqing Yang", "Nicola Nicolici", "Andreas Veneris"]}]}, {"DBLP title": "Efficient and accurate method for intra-gate defect diagnoses in nanometer technology and volume data.", "DBLP authors": ["Aymen Ladhar", "Mohamed Masmoudi", "Laroussi Bouzaida"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090808", "OA papers": [{"PaperId": "https://openalex.org/W3149163555", "PaperTitle": "Efficient and accurate method for intra-gate defect diagnoses in nanometer technology and volume data", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Ladhar", "Masmoudi", "Bouzaida"]}]}, {"DBLP title": "Selection of a fault model for fault diagnosis based on unique responses.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090809", "OA papers": [{"PaperId": "https://openalex.org/W3147808426", "PaperTitle": "Selection of a fault model for fault diagnosis based on unique responses", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Pomeranz", "Reddy"]}]}, {"DBLP title": "Improving compressed test pattern generation for multiple scan chain failure diagnosis.", "DBLP authors": ["Xun Tang", "Ruifeng Guo", "Wu-Tung Cheng", "Sudhakar M. Reddy"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090810", "OA papers": [{"PaperId": "https://openalex.org/W4244295872", "PaperTitle": "Improving compressed test pattern generation for multiple scan chain failure diagnosis", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Yuejun Tang", "None Yumeng Guo", "None JIANG Cheng", "Sudhakar M. Reddy"]}]}, {"DBLP title": "A case study in distributed deployment of embedded software for camera networks.", "DBLP authors": ["Francesco Leonardi", "Alessandro Pinto", "Luca P. Carloni"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090811", "OA papers": [{"PaperId": "https://openalex.org/W3142879452", "PaperTitle": "A case study in distributed deployment of embedded software for camera networks", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Leonardi", "Pinto", "Carloni"]}]}, {"DBLP title": "pTest: An adaptive testing tool for concurrent software on embedded multicore processors.", "DBLP authors": ["Shou-Wei Chang", "Kun-Yuan Hsieh", "Jenq Kuen Lee"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090812", "OA papers": [{"PaperId": "https://openalex.org/W4233869866", "PaperTitle": "pTest: An adaptive testing tool for concurrent software on embedded multicore processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["None Dau-Chyrh Chang", "None Bin-Tsan Hsieh", "None Sangho Lee"]}]}, {"DBLP title": "A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors.", "DBLP authors": ["Aryabartta Sahu", "M. Balakrishnan", "Preeti Ranjan Panda"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090813", "OA papers": [{"PaperId": "https://openalex.org/W3150990044", "PaperTitle": "A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Sahu", "Balakrishnan", "Panda"]}]}, {"DBLP title": "Networked embedded system applications design driven by an abstract middleware environment.", "DBLP authors": ["Franco Fummi", "Giovanni Perbellini", "Niccolo Roncolato"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090814", "OA papers": [{"PaperId": "https://openalex.org/W3143284668", "PaperTitle": "Networked embedded system applications design driven by an abstract middleware environment", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Fummi", "Perbellini", "Roncolato"]}]}, {"DBLP title": "Health-care electronics The market, the challenges, the progress.", "DBLP authors": ["Wolfgang Eberle", "Ashwin S. Mecheri", "Thi Kim Thoa Nguyen", "Georges G. E. Gielen", "Raymond Campagnolo", "Alison J. Burdett", "Chris Toumazou", "Bart Volckaerts"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090815", "OA papers": [{"PaperId": "https://openalex.org/W4238657835", "PaperTitle": "Health-care electronics The market, the challenges, the progress", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wolfgang Eberle", "Ashwin Mecheri", "None Thanh Thi Ngoc Nguyen", "Georges Gielen", "R. Campagnolo", "Alison Burdett", "C. Toumazou", "Bart Volckaerts"]}]}, {"DBLP title": "Design and implementation of scalable, transparent threads for multi-core media processor.", "DBLP authors": ["Takeshi Kodaka", "Shunsuke Sasaki", "Takahiro Tokuyoshi", "Ryuichiro Ohyama", "Nobuhiro Nonogaki", "Koji Kitayama", "Tatsuya Mori", "Yasuyuki Ueda", "Hideho Arakida", "Yuji Okuda", "Toshiki Kizu", "Yoshiro Tsuboi", "Nobu Matsumoto"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090816", "OA papers": [{"PaperId": "https://openalex.org/W3140332727", "PaperTitle": "Design and implementation of scalable, transparent threads for multi-core media processor", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kodaka", "Sasaki", "Tokuyoshi", "Ohyama", "Nonogaki", "Kitayama", "Mori", "Ueda", "Arakida", "Okuda", "Kizu", "Tsuboi", "Matsumoto"]}]}, {"DBLP title": "High data rate fully flexible SDR modem advanced configurable architecture & development methodology.", "DBLP authors": ["Francois Kasperski", "Olivier Pierrelee", "Frederic Dotto", "Michel Sarlotte"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090817", "OA papers": [{"PaperId": "https://openalex.org/W4239588463", "PaperTitle": "High data rate fully flexible SDR modem advanced configurable architecture &#x00026; development methodology", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["F. Kasperski", "O. Pierrelee", "F. Dotto", "Michel Sarlotte"]}]}, {"DBLP title": "Cross-coupling in 65nm fully integrated EDGE System On Chip Design and cross-coupling prevention of complex 65nm SoC.", "DBLP authors": ["Pierre-Henri Bonnaud", "Grit Sommer"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090818", "OA papers": [{"PaperId": "https://openalex.org/W3149874586", "PaperTitle": "Cross-coupling in 65nm fully integrated EDGE System On Chip Design and cross-coupling prevention of complex 65nm SoC", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Bonnaud", "Sommer"]}]}, {"DBLP title": "Latency criticality aware on-chip communication.", "DBLP authors": ["Zheng Li", "Jie Wu", "Li Shang", "Robert P. Dick", "Yihe Sun"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090820", "OA papers": [{"PaperId": "https://openalex.org/W4254571962", "PaperTitle": "Latency criticality aware on-chip communication", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 3.0, "University of Colorado Boulder": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["None Chengbin Li", "None Hong Ren Wu", "None Han Lin Shang", "Richard P. Dick", "None Hongmei Sun"]}]}, {"DBLP title": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "DBLP authors": ["Woo-Cheol Kwon", "Sungjoo Yoo", "Junhyung Um", "Seh-Woong Jeong"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090821", "OA papers": [{"PaperId": "https://openalex.org/W4244841192", "PaperTitle": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Seok-Man Kwon", "None Young M. Yoo", "None Junhyung Um", "None Kwangok Jeong"]}]}, {"DBLP title": "An efficent dynamic multicast routing protocol for distributing traffic in NOCs.", "DBLP authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab", "Mohammad Hossein Neishaburi", "Siamak Mohammadi", "Ali Afzali-Kusha", "Juha Plosila", "Hannu Tenhunen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090822", "OA papers": [{"PaperId": "https://openalex.org/W3149673850", "PaperTitle": "An efficent dynamic multicast routing protocol for distributing traffic in NOCs", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Turku": 3.0, "University of Tehran": 4.0}, "Authors": ["Ebrahimi", "Daneshtalab", "Neishaburi", "Mohammadi", "Afzali-Kusha", "Plosila", "Tenhunen"]}]}, {"DBLP title": "Priority based forced requeue to reduce worst-case latencies for bursty traffic.", "DBLP authors": ["Mikael Millberg", "Axel Jantsch"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090823", "OA papers": [{"PaperId": "https://openalex.org/W3141735500", "PaperTitle": "Priority based forced requeue to reduce worst-case latencies for bursty traffic", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Millberg", "Jantsch"]}]}, {"DBLP title": "Optimizations of an application-level protocol for enhanced dependability in FlexRay.", "DBLP authors": ["Wenchao Li", "Marco Di Natale", "Wei Zheng", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Sanjit A. Seshia"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090824", "OA papers": [{"PaperId": "https://openalex.org/W4251057779", "PaperTitle": "Optimizations of an application-level protocol for enhanced dependability in FlexRay", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Berkeley": 4.0, "Sant'Anna School of Advanced Studies": 1.0, "General Motors (United States)": 1.0}, "Authors": ["None Wenchao Li", "M. Di Natale", "None Xuemei Zheng", "Paolo Giusto", "Alberto Sangiovanni-Vincentelli", "Sanjit A. Seshia"]}]}, {"DBLP title": "Remote measurement of local oscillator drifts in FlexRay networks.", "DBLP authors": ["Eric Armengaud", "Andreas Steininger"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090825", "OA papers": [{"PaperId": "https://openalex.org/W3142313160", "PaperTitle": "Remote measurement of local oscillator drifts in FlexRay networks", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Armengaud", "Steininger"]}]}, {"DBLP title": "CAN+: A new backward-compatible Controller Area Network (CAN) protocol with up to 16\u00d7 higher data rates.", "DBLP authors": ["Tobias Ziermann", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090826", "OA papers": [{"PaperId": "https://openalex.org/W4252106068", "PaperTitle": "CAN+: A new backward-compatible Controller Area Network (CAN) protocol with up to 16&amp;#x00D7; higher data rates.", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Tobias Ziermann", "Stefan Wildermann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Shock immunity enhancement via resonance damping in gyroscopes for automotive applications.", "DBLP authors": ["Eleonora Marchetti", "Luca Fanucci", "Alessandro Rocchi", "Marco De Marinis"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090827", "OA papers": [{"PaperId": "https://openalex.org/W4229666188", "PaperTitle": "Shock immunity enhancement via resonance damping in gyroscopes for automotive applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Enrico Marchetti", "Luca Fanucci", "A. Rocchi", "Marco De Marinis"]}]}, {"DBLP title": "Integration of an advanced emergency call subsystem into a car-gateway platform.", "DBLP authors": ["Natividad Mart\u00ednez Madrid", "Ralf Seepold", "Alvaro Reina Nieves", "J. S\u00e1ez Gomez", "Alberto los Santos Aransay", "P. Sanz Velasco", "Carlos Rueda Morales", "Felisa Ares"], "year": 2009, "doi": "http://dl.acm.org/citation.cfm?id=1874887", "OA papers": []}, {"DBLP title": "Finite Precision bit-width allocation using SAT-Modulo Theory.", "DBLP authors": ["Adam B. Kinsman", "Nicola Nicolici"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090829", "OA papers": [{"PaperId": "https://openalex.org/W3141105696", "PaperTitle": "Finite Precision bit-width allocation using SAT-Modulo Theory", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Kinsman", "Nicolici"]}]}, {"DBLP title": "HLS-l: High-level synthesis of high performance latch-based circuits.", "DBLP authors": ["Seungwhun Paik", "Insup Shin", "Youngsoo Shin"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090830", "OA papers": [{"PaperId": "https://openalex.org/W4243213665", "PaperTitle": "HLS-l: High-level synthesis of high performance latch-based circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Joon Ki Paik", "None Oh-Soon Shin", "None Oh-Soon Shin"]}]}, {"DBLP title": "Automatic generation of streaming datapaths for arbitrary fixed permutations.", "DBLP authors": ["Peter A. Milder", "James C. Hoe", "Markus P\u00fcschel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090831", "OA papers": [{"PaperId": "https://openalex.org/W3145158195", "PaperTitle": "Automatic generation of streaming datapaths for arbitrary fixed permutations", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Milder", "Hoe", "Puschel"]}]}, {"DBLP title": "SEU-aware resource binding for modular redundancy based designs on FPGAs.", "DBLP authors": ["Shahin Golshan", "Eli Bozorgzadeh"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090832", "OA papers": [{"PaperId": "https://openalex.org/W3151322387", "PaperTitle": "SEU-aware resource binding for modular redundancy based designs on FPGAs", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Golshan", "Bozorgzadeh"]}]}, {"DBLP title": "Generation of compact test sets with high defect coverage.", "DBLP authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090833", "OA papers": [{"PaperId": "https://openalex.org/W3148278272", "PaperTitle": "Generation of compact test sets with high defect coverage", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Ioannina": 1.0, "Duke University": 1.0}, "Authors": ["Kavousianos", "Chakrabarty"]}]}, {"DBLP title": "A scalable method for the generation of small test sets.", "DBLP authors": ["Santiago Remersaro", "Janusz Rajski", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090834", "OA papers": [{"PaperId": "https://openalex.org/W3149075706", "PaperTitle": "A scalable method for the generation of small test sets", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Remersaro", "Rajski", "Reddy", "Pomeranz"]}]}, {"DBLP title": "QC-Fill: An X-Fill method for quick-and-cool scan test.", "DBLP authors": ["Chao-Wen Tzeng", "Shi-Yu Huang"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090835", "OA papers": [{"PaperId": "https://openalex.org/W4229598199", "PaperTitle": "QC-Fill: An X-Fill method for quick-and-cool scan test", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Jiun-Shuen Tzeng", "None Xubo Huang"]}]}, {"DBLP title": "Exploring parallelizations of applications for MPSoC platforms using MPA.", "DBLP authors": ["Rogier Baert", "Erik Brockmeyer", "Sven Wuytack", "Thomas J. Ashby"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090836", "OA papers": [{"PaperId": "https://openalex.org/W3143484985", "PaperTitle": "Exploring parallelizations of applications for MPSoC platforms using MPA", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Baert", "Brockmeyer", "Wuytack", "Ashby"]}]}, {"DBLP title": "An MDE methodology for the development of high-integrity real-time systems.", "DBLP authors": ["Silvia Mazzini", "Stefano Puri", "Tullio Vardanega"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090837", "OA papers": [{"PaperId": "https://openalex.org/W3140691400", "PaperTitle": "An MDE methodology for the development of high-integrity real-time systems", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"INTECS (Italy)": 2.0, "University of Padua": 1.0}, "Authors": ["Mazzini", "Puri", "Vardanega"]}]}, {"DBLP title": "Mode-based reconfiguration of critical software component architectures.", "DBLP authors": ["Etienne Borde", "Gr\u00e9gory Ha\u00efk", "Laurent Pautet"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090838", "OA papers": [{"PaperId": "https://openalex.org/W3144299857", "PaperTitle": "Mode-based reconfiguration of critical software component architectures", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Borde", "Haik", "Pautet"]}]}, {"DBLP title": "Towards a formal semantics for the AADL behavior annex.", "DBLP authors": ["Zhibin Yang", "Kai Hu", "Dianfu Ma", "Lei Pi"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090839", "OA papers": [{"PaperId": "https://openalex.org/W4253430307", "PaperTitle": "Towards a formal semantics for the AADL behavior annex", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Liuqing Yang", "None Jun Hu", "None Dianfu Ma", "None YouGuo Pi"]}]}, {"DBLP title": "On the efficient reduction of complete EM based parametric models.", "DBLP authors": ["Jorge Fernandez Villena", "Gabriela Ciuprina", "Daniel Ioan", "Lu\u00eds Miguel Silveira"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090840", "OA papers": [{"PaperId": "https://openalex.org/W3140146451", "PaperTitle": "On the efficient reduction of complete EM based parametric models", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Villena", "Ciuprina", "Ioan", "Silveira"]}]}, {"DBLP title": "Efficient compression and handling of current source model library waveforms.", "DBLP authors": ["Safar Hatami", "Peter Feldmann", "Soroush Abbaspour", "Massoud Pedram"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090841", "OA papers": [{"PaperId": "https://openalex.org/W3143739887", "PaperTitle": "Efficient compression and handling of current source model library waveforms", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "IBM (United States)": 1.0}, "Authors": ["Hatami", "Feldmann", "Abbaspour", "Pedram"]}]}, {"DBLP title": "New simulation methodology of 3D surface roughness loss for interconnects modeling.", "DBLP authors": ["Quan Chen", "Ngai Wong"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090842", "OA papers": [{"PaperId": "https://openalex.org/W4236158768", "PaperTitle": "New simulation methodology of 3D surface roughness loss for interconnects modeling", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None wei Chen", "None Yung-Chang Wong"]}]}, {"DBLP title": "An efficient decoupling capacitance optimization using piecewise polynomial models.", "DBLP authors": ["Xiaoyi Wang", "Yici Cai", "Sheldon X.-D. Tan", "Xianlong Hong", "Jacob Relles"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090843", "OA papers": [{"PaperId": "https://openalex.org/W4253307076", "PaperTitle": "An efficient decoupling capacitance optimization using piecewise polynomial models", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Weidong Wang", "None Zhisong Cai", "Shao Min Tan", "None Minghui Hong", "Jacob Relles"]}]}, {"DBLP title": "An automated flow for integrating hardware IP into the automotive systems engineering process.", "DBLP authors": ["Jan-Hendrik Oetjens", "Ralph G\u00f6rgen", "Joachim Gerlach", "Wolfgang Nebel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090844", "OA papers": [{"PaperId": "https://openalex.org/W3142471881", "PaperTitle": "An automated flow for integrating hardware IP into the automotive systems engineering process", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Oetjens", "Gorgen", "Gerlach", "Nebel"]}]}, {"DBLP title": "Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design.", "DBLP authors": ["Steve Perry"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090845", "OA papers": [{"PaperId": "https://openalex.org/W3149594966", "PaperTitle": "Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Perry"]}]}, {"DBLP title": "EMC-aware design on a microcontroller for automotive applications.", "DBLP authors": ["Patrice Joubert Doriol", "Yamarita Villavicencio", "Cristiano Forzan", "Mario Rotigni", "Giovanni Graziosi", "Davide Pandini"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090846", "OA papers": [{"PaperId": "https://openalex.org/W3140285801", "PaperTitle": "EMC-aware design on a microcontroller for automotive applications", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Doriol", "Villavicencio", "Forzan", "Rotigni", "Graziosi", "Pandini"]}]}, {"DBLP title": "Semiformal verification of temporal properties in automotive hardware dependent software.", "DBLP authors": ["Djones Lettnin", "Pradeep Kumar Nalla", "J\u00f6rg Behrend", "J\u00fcrgen Ruf", "Joachim Gerlach", "Thomas Kropf", "Wolfgang Rosenstiel", "Volker Sch\u00f6nknecht", "Stephan Reitemeyer"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090847", "OA papers": [{"PaperId": "https://openalex.org/W3146505138", "PaperTitle": "Semiformal verification of temporal properties in automotive hardware dependent software", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Lettnin", "Nalla", "Behrend", "Ruf", "Gerlach", "Kropf", "Rosenstiel", "Schonknecht", "Reitemeyer"]}]}, {"DBLP title": "On the relationship between stuck-at fault coverage and transition fault coverage.", "DBLP authors": ["Jan Schat"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090848", "OA papers": [{"PaperId": "https://openalex.org/W3142938252", "PaperTitle": "On the relationship between stuck-at fault coverage and transition fault coverage", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"NXP (Netherlands)": 1.0}, "Authors": ["Schat"]}]}, {"DBLP title": "System-level hardware-based protection of memories against soft-errors.", "DBLP authors": ["Valentin Gherman", "Samuel Evain", "Mickael Cartron", "Nathaniel Seymour", "Yannick Bonhomme"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090849", "OA papers": [{"PaperId": "https://openalex.org/W3140878477", "PaperTitle": "System-level hardware-based protection of memories against soft-errors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Gherman", "Evain", "Cartron", "Matthew T. Seymour", "Bonhomme"]}]}, {"DBLP title": "A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs.", "DBLP authors": ["Francesco Abate", "Luca Sterpone", "Massimo Violante", "Fernanda Lima Kastensmidt"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090850", "OA papers": [{"PaperId": "https://openalex.org/W3148341543", "PaperTitle": "A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Abate", "Sterpone", "Violante", "Kastensmidt"]}]}, {"DBLP title": "Finite precision processing in wireless applications.", "DBLP authors": ["David Novo", "Min Li", "Bruno Bougard", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090851", "OA papers": [{"PaperId": "https://openalex.org/W4240499233", "PaperTitle": "Finite precision processing in wireless applications", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imec": 5.0}, "Authors": ["David Novo", "Ming Li", "Bruno Bougard", "L. Van der Perre", "Francky Catthoor"]}]}, {"DBLP title": "A physical-location-aware X-filling method for IR-drop reduction in at-speed scan test.", "DBLP authors": ["Wen-Wen Hsieh", "I-Sheng Lin", "TingTing Hwang"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090852", "OA papers": [{"PaperId": "https://openalex.org/W4231678149", "PaperTitle": "A physical-location-aware X-filling method for IR-drop reduction in at-speed scan test", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["None Bin-Tsan Hsieh", "Carol Sze Ki Lin", "None Tae-Yeon Hwang"]}]}, {"DBLP title": "Efficient reliability simulation of analog ICs including variability and time-varying stress.", "DBLP authors": ["Elie Maricau", "Georges G. E. Gielen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090853", "OA papers": [{"PaperId": "https://openalex.org/W3152276207", "PaperTitle": "Efficient reliability simulation of analog ICs including variability and time-varying stress", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["Maricau", "Gielen"]}]}, {"DBLP title": "A generic architecture of CCSDS Low Density Parity Check decoder for near-earth applications.", "DBLP authors": ["Fabien Demangel", "Nicolas Fau", "Nicolas Drabik", "Fran\u00e7ois Charot", "Christophe Wolinski"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090854", "OA papers": [{"PaperId": "https://openalex.org/W3139999200", "PaperTitle": "A generic architecture of CCSDS Low Density Parity Check decoder for near-earth applications", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Demangel", "Drabik", "Charot", "Wolinski"]}]}, {"DBLP title": "Property analysis and design understanding.", "DBLP authors": ["Ulrich K\u00fchne", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090855", "OA papers": [{"PaperId": "https://openalex.org/W3148817983", "PaperTitle": "Property analysis and design understanding", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Kuhne", "Grosse", "Drechsler"]}]}, {"DBLP title": "Test exploration and validation using transaction level models.", "DBLP authors": ["Michael A. Kochte", "Christian G. Zoellin", "Michael E. Imhof", "Rauf Salimi Khaligh", "Martin Radetzki", "Hans-Joachim Wunderlich", "Stefano Di Carlo", "Paolo Prinetto"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090856", "OA papers": [{"PaperId": "https://openalex.org/W4252711545", "PaperTitle": "Test exploration and validation using transaction level models", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Michael A. Kochte", "Christian Zoellin", "Michael E. Imhof", "Rauf Salimi Khaligh", "Martin Radetzki", "Hans-Joachim Wunderlich", "S. Di Carlo", "Paolo Prinetto"]}]}, {"DBLP title": "Heterogeneous multi-core platform for consumer multimedia applications.", "DBLP authors": ["Peter Kollig", "Colin Osborne", "Tomas Henriksson"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090857", "OA papers": [{"PaperId": "https://openalex.org/W3142340790", "PaperTitle": "Heterogeneous multi-core platform for consumer multimedia applications", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Kollig", "Osborne", "Henriksson"]}]}, {"DBLP title": "Multi-core for mobile phones.", "DBLP authors": ["C. H. van Berkel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090858", "OA papers": [{"PaperId": "https://openalex.org/W4237972311", "PaperTitle": "Multi-core for mobile phones", "Year": 2009, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Eindhoven University of Technology": 1.0}, "Authors": ["C.H. van Berkel"]}]}, {"DBLP title": "Energy-efficient spatially-adaptive clustering and routing in wireless sensor networks.", "DBLP authors": ["Hengyu Long", "Yongpan Liu", "Xiaoguang Fan", "Robert P. Dick", "Huazhong Yang"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090860", "OA papers": [{"PaperId": "https://openalex.org/W4230947922", "PaperTitle": "Energy-efficient spatially-adaptive clustering and routing in wireless sensor networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Long", "None Zhanwei Liu", "None Jiahuan Fan", "Richard P. Dick", "None Liuqing Yang"]}]}, {"DBLP title": "Online adaptation policy design for grid sensor networks with reconfigurable embedded nodes.", "DBLP authors": ["Varun Subramanian", "Michael Gilberti", "Alex Doboli"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090861", "OA papers": [{"PaperId": "https://openalex.org/W3142399772", "PaperTitle": "Online adaptation policy design for grid sensor networks with reconfigurable embedded nodes", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Subramanian", "Gilberti", "Doboli"]}]}, {"DBLP title": "Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability.", "DBLP authors": ["Yexin Zheng", "Chao Huang"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090862", "OA papers": [{"PaperId": "https://openalex.org/W4244746417", "PaperTitle": "Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["None Xuemei Zheng", "None Xubo Huang"]}]}, {"DBLP title": "Debugging of Toffoli networks.", "DBLP authors": ["Robert Wille", "Daniel Gro\u00dfe", "Stefan Frehse", "Gerhard W. Dueck", "Rolf Drechsler"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090863", "OA papers": [{"PaperId": "https://openalex.org/W3145165864", "PaperTitle": "Debugging of Toffoli networks", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Wille", "Grosse", "Frehse", "Dueck", "Drechsler"]}]}, {"DBLP title": "Cross-contamination avoidance for droplet routing in digital microfluidic biochips.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090864", "OA papers": [{"PaperId": "https://openalex.org/W4247324581", "PaperTitle": "Cross-contamination avoidance for droplet routing in digital microfluidic biochips", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None J. Zhao", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Error correction in single-hop wireless sensor networks - A case study.", "DBLP authors": ["Daniel Schmidt", "Matthias Berning", "Norbert Wehn"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090865", "OA papers": [{"PaperId": "https://openalex.org/W3142709839", "PaperTitle": "Error correction in single-hop wireless sensor networks - A case study", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Schmidt", "Berning", "Wehn"]}]}, {"DBLP title": "Design of an application-specific instruction set processor for high-throughput and scalable FFT.", "DBLP authors": ["Xuan Guan", "Hai Lin", "Yunsi Fei"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090866", "OA papers": [{"PaperId": "https://openalex.org/W4240674509", "PaperTitle": "Design of an application-specific instruction set processor for high-throughput and scalable FFT", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Shuo Guan", "Carol Sze Ki Lin", "None Zhuge Fei"]}]}, {"DBLP title": "A novel LDPC decoder for DVB-S2 IP.", "DBLP authors": ["Stefan M\u00fcller", "Manuel Schreger", "Marten Kabutz", "Matthias Alles", "Frank Kienle", "Norbert Wehn"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090867", "OA papers": [{"PaperId": "https://openalex.org/W3148200351", "PaperTitle": "A novel LDPC decoder for DVB-S2 IP", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Nephrologisches Zentrum Villingen-Schwenningen": 3.0, "University of Kaiserslautern": 3.0}, "Authors": ["Muller", "Schreger", "Kabutz", "Alles", "Kienle", "Wehn"]}]}, {"DBLP title": "A flexible floating-point wavelet transform and wavelet packet processor.", "DBLP authors": ["Andre Guntoro", "Manfred Glesner"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090868", "OA papers": [{"PaperId": "https://openalex.org/W3145681365", "PaperTitle": "A flexible floating-point wavelet transform and wavelet packet processor", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Guntoro", "Glesner"]}]}, {"DBLP title": "On hierarchical statistical static timing analysis.", "DBLP authors": ["Bing Li", "Ning Chen", "Manuel Schmidt", "Walter Schneider", "Ulf Schlichtmann"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090869", "OA papers": [{"PaperId": "https://openalex.org/W3098912510", "PaperTitle": "On hierarchical statistical static timing analysis", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technische Universitaet Muenchen, Arcisstrasse 21, 80333 Munich, Germany": 5.0}, "Authors": ["Bing Li", "Ning Chen", "Manuel Schmidt", "Walter Schneider", "Ulf Schlichtmann"]}]}, {"DBLP title": "Increasing the accuracy of SAT-based debugging.", "DBLP authors": ["Andr\u00e9 S\u00fclflow", "G\u00f6rschwin Fey", "C\u00e9cile Braunstein", "Ulrich K\u00fchne", "Rolf Drechsler"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090870", "OA papers": [{"PaperId": "https://openalex.org/W2724603638", "PaperTitle": "Increasing the accuracy of SAT-based debugging", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Bremen": 4.0, "Laboratoire de Recherche en Informatique de Paris 6": 0.5, "Universit\u00e9 Paris Cit\u00e9": 0.5}, "Authors": ["Andr\u00e9 S\u00fclflow", "G\u00f6rschwin Fey", "C\u00e9cile Braunstein", "Ulrich K\u00fchne", "Rolf Drechsler"]}]}, {"DBLP title": "GCS: High-performance gate-level simulation with GPGPUs.", "DBLP authors": ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090871", "OA papers": [{"PaperId": "https://openalex.org/W3146952922", "PaperTitle": "GCS: High-performance gate-level simulation with GPGPUs", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["D. Chatterjee", "A. DeOrio", "V. Bertacco"]}]}, {"DBLP title": "Trace signal selection for visibility enhancement in post-silicon validation.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090872", "OA papers": [{"PaperId": "https://openalex.org/W4243200998", "PaperTitle": "Trace signal selection for visibility enhancement in post-silicon validation", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Zhanwei Liu", "N. Xu"]}]}, {"DBLP title": "A new design-for-test technique for SRAM core-cell stability faults.", "DBLP authors": ["Alexandre Ney", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian", "Vincent Gouin"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090873", "OA papers": [{"PaperId": "https://openalex.org/W4244759228", "PaperTitle": "A new design-for-test technique for SRAM core-cell stability faults", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Andreas Ney", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Martin Bastian", "Vincent Gouin"]}]}, {"DBLP title": "Test cost reduction for multiple-voltage designs with bridge defects through Gate-Sizing.", "DBLP authors": ["S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Peter Harrod"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090874", "OA papers": [{"PaperId": "https://openalex.org/W3142841732", "PaperTitle": "Test cost reduction for multiple-voltage designs with bridge defects through Gate-Sizing", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Khursheed", "Al-Hashimi", "Harrod"]}]}, {"DBLP title": "A diagnosis algorithm for extreme space compaction.", "DBLP authors": ["Stefan Holst", "Hans-Joachim Wunderlich"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090875", "OA papers": [{"PaperId": "https://openalex.org/W3141551298", "PaperTitle": "A diagnosis algorithm for extreme space compaction", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Holst"]}]}, {"DBLP title": "Thermal-aware memory mapping in 3D designs.", "DBLP authors": ["Ang-Chih Hsieh", "TingTing Hwang"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090876", "OA papers": [{"PaperId": "https://openalex.org/W4235733450", "PaperTitle": "Thermal-aware memory mapping in 3D designs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["None Bin-Tsan Hsieh", "None Tae-Yeon Hwang"]}]}, {"DBLP title": "Static analysis to mitigate soft errors in register files.", "DBLP authors": ["Jongeun Lee", "Aviral Shrivastava"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090877", "OA papers": [{"PaperId": "https://openalex.org/W4251355790", "PaperTitle": "Static analysis to mitigate soft errors in register files", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["None Sangho Lee", "A. K. Shrivastava"]}]}, {"DBLP title": "Using dynamic compilation for continuing execution under reduced memory availability.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090878", "OA papers": [{"PaperId": "https://openalex.org/W3143206260", "PaperTitle": "Using dynamic compilation for continuing execution under reduced memory availability", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Bilkent University": 2.0}, "Authors": ["Ozturk", "Kandemir"]}]}, {"DBLP title": "A design methodology for fully reconfigurable Delta-Sigma data converters.", "DBLP authors": ["Yi Ke", "Jan Craninckx", "Georges G. E. Gielen"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090879", "OA papers": [{"PaperId": "https://openalex.org/W4241290734", "PaperTitle": "A design methodology for fully reconfigurable Delta-Sigma data converters", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Yi Ke", "Jan Craninckx", "Georges Gielen"]}]}, {"DBLP title": "Optimal sizing of configurable devices to reduce variability in integrated circuits.", "DBLP authors": ["Peter R. Wilson", "Reuben Wilcock"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090880", "OA papers": [{"PaperId": "https://openalex.org/W3147371043", "PaperTitle": "Optimal sizing of configurable devices to reduce variability in integrated circuits", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southampton": 2.0}, "Authors": ["Wilson", "Wilcock"]}]}, {"DBLP title": "An automated design flow for vibration-based energy harvester systems.", "DBLP authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Stephen P. Beeby", "Dibin Zhu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090881", "OA papers": [{"PaperId": "https://openalex.org/W3150921336", "PaperTitle": "An automated design flow for vibration-based energy harvester systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southampton": 5.0}, "Authors": ["Wang", "Kazmierski", "Al-Hashimi", "Beeby", "Zhu"]}]}, {"DBLP title": "Enhanced design of filterless class-D audio amplifier.", "DBLP authors": ["Chun Wei Lin", "Bing-Shiun Hsieh", "Yu Cheng Lin"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090882", "OA papers": [{"PaperId": "https://openalex.org/W4231868528", "PaperTitle": "Enhanced design of filterless class-D audio amplifier", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Carol Sze Ki Lin", "None Bin-Tsan Hsieh", "Carol Sze Ki Lin"]}]}, {"DBLP title": "Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels.", "DBLP authors": ["Giacomo Paci", "Davide Bertozzi", "Luca Benini"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090884", "OA papers": [{"PaperId": "https://openalex.org/W3146881645", "PaperTitle": "Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Paci", "Bertozzi", "Benini"]}]}, {"DBLP title": "Dynamic thermal management in 3D multicore architectures.", "DBLP authors": ["Ayse K. Coskun", "Jos\u00e9 L. Ayala", "David Atienza", "Tajana Simunic Rosing", "Yusuf Leblebici"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090885", "OA papers": [{"PaperId": "https://openalex.org/W4212907107", "PaperTitle": "Dynamic thermal management in 3D multicore architectures", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"University of California, San Diego": 2.0, "Universidad Complutense de Madrid": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "Microelectronics Systems Laboratory (LSM), EPF Lausanne, Switzerland": 1.0}, "Authors": ["Ayse K. Coskun", "Jos\u00e9 L. Ayala", "David Atienza", "Tajana Rosing", "Yusuf Leblebici"]}]}, {"DBLP title": "Energy minimization for real-time systems with non-convex and discrete operation modes.", "DBLP authors": ["Foad Dabiri", "Alireza Vahdatpour", "Miodrag Potkonjak", "Majid Sarrafzadeh"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090886", "OA papers": [{"PaperId": "https://openalex.org/W3139899048", "PaperTitle": "Energy minimization for real-time systems with non-convex and discrete operation modes", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Dabiri", "Vahdatpour", "Potkonjak", "Sarrafzadeh"]}]}, {"DBLP title": "Exploiting narrow-width values for thermal-aware register file designs.", "DBLP authors": ["Shuai Wang", "Jie S. Hu", "Sotirios G. Ziavras", "Sung Woo Chung"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090887", "OA papers": [{"PaperId": "https://openalex.org/W4246873662", "PaperTitle": "Exploiting narrow-width values for thermal-aware register file designs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Weidong Wang", "None Jun Hu", "Sotirios G. Ziavras", "None Pei Jung Chung"]}]}, {"DBLP title": "Visual quality analysis for dynamic backlight scaling in LCD systems.", "DBLP authors": ["Andrea Bartolini", "Martino Ruggiero", "Luca Benini"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090888", "OA papers": [{"PaperId": "https://openalex.org/W3152142561", "PaperTitle": "Visual quality analysis for dynamic backlight scaling in LCD systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Bartolini", "Ruggiero", "Benini"]}]}, {"DBLP title": "A parallel approach for high performance hardware design of intra prediction in H.264/AVC Video Codec.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090889", "OA papers": [{"PaperId": "https://openalex.org/W3152432996", "PaperTitle": "A parallel approach for high performance hardware design of intra prediction in H.264/AVC Video Codec", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Shafique", "Bauer"]}]}, {"DBLP title": "Efficient constant-time entropy decoding for H.264.", "DBLP authors": ["Nabeel Iqbal", "J\u00f6rg Henkel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090890", "OA papers": [{"PaperId": "https://openalex.org/W3145583733", "PaperTitle": "Efficient constant-time entropy decoding for H.264", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Iqbal"]}]}, {"DBLP title": "Predictive models for multimedia applications power consumption based on use-case and OS level analysis.", "DBLP authors": ["Patrick Bellasi", "William Fornaciari", "David Siorpaes"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090891", "OA papers": [{"PaperId": "https://openalex.org/W3139748637", "PaperTitle": "Predictive models for multimedia applications power consumption based on use-case and OS level analysis", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Bellasi", "Fornaciari", "Siorpaes"]}]}, {"DBLP title": "Algebraic techniques to enhance common sub-expression elimination for polynomial system synthesis.", "DBLP authors": ["Sivaram Gopalakrishnan", "Priyank Kalla"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090892", "OA papers": [{"PaperId": "https://openalex.org/W3147755507", "PaperTitle": "Algebraic techniques to enhance common sub-expression elimination for polynomial system synthesis", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Synopsys (United States)": 1.0, "University of Utah": 1.0}, "Authors": ["Gopalakrishnan", "Kalla"]}]}, {"DBLP title": "Sequential logic synthesis using symbolic bi-decomposition.", "DBLP authors": ["Victor N. Kravets", "Alan Mishchenko"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090893", "OA papers": [{"PaperId": "https://openalex.org/W4246063961", "PaperTitle": "Sequential logic synthesis using symbolic bi-decomposition", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Victor N. Kravets", "Alan Mishchenko"]}]}, {"DBLP title": "On decomposing Boolean functions via extended cofactoring.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Gabriella Trucco", "Tiziano Villa"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090894", "OA papers": [{"PaperId": "https://openalex.org/W3141394097", "PaperTitle": "On decomposing Boolean functions via extended cofactoring", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pisa": 2.0, "University of Milan": 1.0, "Informa (Italy)": 1.0}, "Authors": ["Bernasconi", "Ciriani", "Trucco", "Villa"]}]}, {"DBLP title": "Register placement for high-performance circuits.", "DBLP authors": ["Mei-Fang Chiang", "Takumi Okamoto", "Takeshi Yoshimura"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090895", "OA papers": [{"PaperId": "https://openalex.org/W4205872393", "PaperTitle": "Register placement for high-performance circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Waseda University": 2.0, "NEC (Japan)": 1.0}, "Authors": ["None Mei-Fang Chiang", "Tatsuki Okamoto", "Takeshi Yoshimura"]}]}, {"DBLP title": "Scalable Adaptive Scan (SAS).", "DBLP authors": ["Anshuman Chandra", "Rohit Kapur", "Yasunari Kanzawa"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090896", "OA papers": [{"PaperId": "https://openalex.org/W4210799017", "PaperTitle": "Scalable Adaptive Scan (SAS)", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Anshuman Chandra", "Rohit Kapur", "Yasunari Kanzawa"]}]}, {"DBLP title": "LFSR-based test-data compression with self-stoppable seeds.", "DBLP authors": ["M. Koutsoupia", "Emmanouil Kalligeros", "Xrysovalantis Kavousianos", "Dimitris Nikolos"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090897", "OA papers": [{"PaperId": "https://openalex.org/W3150393136", "PaperTitle": "LFSR-based test-data compression with self-stoppable seeds", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Patras": 2.0, "University of the Aegean": 1.0, "University of Ioannina": 1.0}, "Authors": ["Koutsoupia", "Kalligeros", "Kavousianos", "Nikolos"]}]}, {"DBLP title": "Seed selection in LFSR-reseeding-based test compression for the detection of small-delay defects.", "DBLP authors": ["Mahmut Yilmaz", "Krishnendu Chakrabarty"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090898", "OA papers": [{"PaperId": "https://openalex.org/W3142463325", "PaperTitle": "Seed selection in LFSR-reseeding-based test compression for the detection of small-delay defects", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Advanced Micro Devices (United States)": 0.5, "Duke University": 1.5}, "Authors": ["Yilmaz", "Chakrabarty"]}]}, {"DBLP title": "A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090899", "OA papers": [{"PaperId": "https://openalex.org/W4246398986", "PaperTitle": "A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["None Zhanwei Liu", "N. Xu"]}]}, {"DBLP title": "Correct-by-construction generation of device drivers based on RTL testbenches.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli", "Sara Vinco"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090900", "OA papers": [{"PaperId": "https://openalex.org/W3148346233", "PaperTitle": "Correct-by-construction generation of device drivers based on RTL testbenches", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Verona": 4.0}, "Authors": ["Bombieri", "Fummi", "Pravadelli", "Vinco"]}]}, {"DBLP title": "Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures.", "DBLP authors": ["Jun Zhu", "Ingo Sander", "Axel Jantsch"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090901", "OA papers": [{"PaperId": "https://openalex.org/W4236002048", "PaperTitle": "Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Zhigang Zhu", "Ingo Sander", "A. Jantsch"]}]}, {"DBLP title": "A formal approach for specification-driven AMS behavioral model generation.", "DBLP authors": ["Subhankar Mukherjee", "Antara Ain", "Subrat Kumar Panda", "Rajdeep Mukhopadhyay", "Pallab Dasgupta"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090902", "OA papers": [{"PaperId": "https://openalex.org/W3151320818", "PaperTitle": "A formal approach for specification-driven AMS behavioral model generation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 5.0}, "Authors": ["Mukherjee", "Ain", "Panda", "Mukhopadhyay", "Dasgupta"]}]}, {"DBLP title": "SC-DEVS: An efficient SystemC extension for the DEVS model of computation.", "DBLP authors": ["Felix Madlener", "H. Gregor Molter", "Sorin A. Huss"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090903", "OA papers": [{"PaperId": "https://openalex.org/W3143527577", "PaperTitle": "SC-DEVS: An efficient SystemC extension for the DEVS model of computation", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Madlener", "Molter", "Huss"]}]}, {"DBLP title": "Exploiting clock skew scheduling for FPGA.", "DBLP authors": ["Sungmin Bae", "Prasanth Mangalagiri", "Narayanan Vijaykrishnan"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090904", "OA papers": [{"PaperId": "https://openalex.org/W4254970078", "PaperTitle": "Exploiting clock skew scheduling for FPGA", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Sungmin Bae", "Prasanth Mangalagiri", "N. Vijaykrishnan"]}]}, {"DBLP title": "Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing.", "DBLP authors": ["Xiaoheng Chen", "Jingyu Kang", "Shu Lin", "Venkatesh Akella"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090905", "OA papers": [{"PaperId": "https://openalex.org/W4235170713", "PaperTitle": "Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None wei Chen", "None Hong Kang", "Carol Sze Ki Lin", "Venkatesh Akella"]}]}, {"DBLP title": "Runtime reconfiguration of custom instructions for real-time embedded systems.", "DBLP authors": ["Huynh Phung Huynh", "Tulika Mitra"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090906", "OA papers": [{"PaperId": "https://openalex.org/W3149124947", "PaperTitle": "Runtime reconfiguration of custom instructions for real-time embedded systems", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Huynh", "Mitra"]}]}, {"DBLP title": "Digital design at a crossroads How to make statistical design methodologies industrially relevant.", "DBLP authors": ["Ulf Schlichtmann", "Manuel Schmidt", "Harald Kinzelbach", "Michael Pronath", "Volker Gl\u00f6ckel", "Manfred Dietrich", "Uwe Eichler", "Joachim Haase"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090907", "OA papers": [{"PaperId": "https://openalex.org/W3147093959", "PaperTitle": "Digital design at a crossroads How to make statistical design methodologies industrially relevant", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Schlichtmann", "Schmidt", "Kinzelbach", "Pronath", "Glockel", "Dietrich", "Eichler", "Haase"]}]}, {"DBLP title": "Performance optimal speed control of multi-core processors under thermal constraints.", "DBLP authors": ["Vinay Hanumaiah", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090908", "OA papers": [{"PaperId": "https://openalex.org/W3150122568", "PaperTitle": "Performance optimal speed control of multi-core processors under thermal constraints", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Hanumaiah", "Vrudhula", "Chatha"]}]}, {"DBLP title": "Scalable compile-time scheduler for multi-core architectures.", "DBLP authors": ["Maxime Pelcat", "Pierrick Menuet", "Slaheddine Aridhi", "Jean-Fran\u00e7ois Nezan"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090909", "OA papers": [{"PaperId": "https://openalex.org/W3150630579", "PaperTitle": "Scalable compile-time scheduler for multi-core architectures", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Rennes": 3.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Pelcat", "Menuet", "Aridhi", "Nezan"]}]}, {"DBLP title": "Distributed peak power management for many-core architectures.", "DBLP authors": ["John Sartori", "Rakesh Kumar"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090910", "OA papers": [{"PaperId": "https://openalex.org/W3144941633", "PaperTitle": "Distributed peak power management for many-core architectures", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Sartori", "Kumar"]}]}, {"DBLP title": "Generating the trace qualification configuration for MCDS from a high level language.", "DBLP authors": ["Jens Braunes", "Rainer G. Spallek"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090911", "OA papers": [{"PaperId": "https://openalex.org/W3140393307", "PaperTitle": "Generating the trace qualification configuration for MCDS from a high level language", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Braunes", "Spallek"]}]}, {"DBLP title": "Dynamic and distributed frequency assignment for energy and latency constrained MP-SoC.", "DBLP authors": ["Diego Puschini", "Fabien Clermidy", "Pascal Benoit", "Gilles Sassatelli", "Lionel Torres"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090912", "OA papers": [{"PaperId": "https://openalex.org/W3144693972", "PaperTitle": "Dynamic and distributed frequency assignment for energy and latency constrained MP-SoC", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Puschini", "Clermidy", "Benoit", "Sassatelli", "Torres"]}]}, {"DBLP title": "A MILP-based approach to path sensitization of embedded software.", "DBLP authors": ["Jos\u00e9 C. Costa", "Jos\u00e9 C. Monteiro"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090913", "OA papers": [{"PaperId": "https://openalex.org/W3146649756", "PaperTitle": "A MILP-based approach to path sensitization of embedded software", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Costa", "Monteiro"]}]}, {"DBLP title": "An efficient and deterministic multi-tasking run-time environment for Ada and the Ravenscar profile on the Atmel AVR\u00ae32 UC3 microcontroller.", "DBLP authors": ["Kristoffer Nyborg Gregertsen", "Amund Skavhaug"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090914", "OA papers": [{"PaperId": "https://openalex.org/W4246457508", "PaperTitle": "An efficient and deterministic multi-tasking run-time environment for Ada and the Ravenscar profile on the Atmel AVR&#x00AE;32 UC3 microcontroller", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kristoffer Nyborg Gregertsen", "Amund Skavhaug"]}]}, {"DBLP title": "Toward a runtime system for reconfigurable computers: A virtualization approach.", "DBLP authors": ["Mojtaba Sabeghi", "Koen Bertels"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090915", "OA papers": [{"PaperId": "https://openalex.org/W3148339863", "PaperTitle": "Toward a runtime system for reconfigurable computers: A virtualization approach", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Sabeghi", "Bertels"]}]}, {"DBLP title": "Separate compilation and execution of imperative synchronous modules.", "DBLP authors": ["Eric Vecchi\u00e9", "Jean-Pierre Talpin", "Klaus Schneider"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090916", "OA papers": [{"PaperId": "https://openalex.org/W3144057721", "PaperTitle": "Separate compilation and execution of imperative synchronous modules", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Vecchie", "Talpin", "Schneider"]}]}, {"DBLP title": "Programming MPSoC platforms: Road works ahead!", "DBLP authors": ["Rainer Leupers", "Andras Vajda", "Marco Bekooij", "Soonhoi Ha", "Rainer D\u00f6mer", "Achim Nohl"], "year": 2009, "doi": "http://dl.acm.org/citation.cfm?id=1875000", "OA papers": []}, {"DBLP title": "Faster SAT solving with better CNF generation.", "DBLP authors": ["Benjamin Chambers", "Panagiotis Manolios", "Daron Vroon"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090918", "OA papers": [{"PaperId": "https://openalex.org/W3148125773", "PaperTitle": "Faster SAT solving with better CNF generation", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Chambers", "Manolios", "Vroon"]}]}, {"DBLP title": "Exploiting structure in an AIG based QBF solver.", "DBLP authors": ["Florian Pigorsch", "Christoph Scholl"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090919", "OA papers": [{"PaperId": "https://openalex.org/W3145899849", "PaperTitle": "Exploiting structure in an AIG based QBF solver", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Freiburg": 2.0}, "Authors": ["Pigorsch", "Scholl"]}]}, {"DBLP title": "An efficient path-oriented bitvector encoding width computation algorithm for bit-precise verification.", "DBLP authors": ["Nannan He", "Michael S. Hsiao"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090920", "OA papers": [{"PaperId": "https://openalex.org/W3145367454", "PaperTitle": "An efficient path-oriented bitvector encoding width computation algorithm for bit-precise verification", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["He", "Hsiao"]}]}, {"DBLP title": "Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors.", "DBLP authors": ["Min Li", "Robert Fasthuber", "David Novo", "Bruno Bougard", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090921", "OA papers": [{"PaperId": "https://openalex.org/W4243574404", "PaperTitle": "Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Chengbin Li", "Robert Fasthuber", "D. Novo", "Bruno Bougard", "Liesbet Van der Perre", "Francky Catthoor"]}]}, {"DBLP title": "A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing.", "DBLP authors": ["Christian Bachmann", "Andreas Genser", "Jos Hulzink", "Mladen Berekovic", "Christian Steger"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090922", "OA papers": [{"PaperId": "https://openalex.org/W3147945228", "PaperTitle": "A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Graz University of Technology": 3.0, "Holst Centre (Netherlands)": 1.0, "Technische Universit\u00e4t Braunschweig": 1.0}, "Authors": ["Bachmann", "Genser", "Hulzink", "Berekovic", "Steger"]}]}, {"DBLP title": "ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications.", "DBLP authors": ["Atif Raza Jafri", "Daoud Karakolah", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090923", "OA papers": [{"PaperId": "https://openalex.org/W3152197776", "PaperTitle": "ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Jafri", "Karakolah", "Baghdadi", "Jezequel"]}]}, {"DBLP title": "Implementation of a reduced-lattice MIMO detector for OFDM Systems.", "DBLP authors": ["Josep Soler Garrido", "Henning Vetter", "Magnus Sandell", "David Milford", "Andy Lillie"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090924", "OA papers": [{"PaperId": "https://openalex.org/W3144668752", "PaperTitle": "Implementation of a reduced-lattice MIMO detector for OFDM Systems", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Soler-Garrido", "Vetter", "Sandell", "Milford", "Lillie"]}]}, {"DBLP title": "Increased accuracy through noise injection in abstract RTOS simulation.", "DBLP authors": ["Henning Zabel", "Wolfgang M\u00fcller"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090925", "OA papers": [{"PaperId": "https://openalex.org/W3142983566", "PaperTitle": "Increased accuracy through noise injection in abstract RTOS simulation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Zabel", "Mueller"]}]}, {"DBLP title": "Flexible energy-aware simulation of heterogenous wireless sensor networks.", "DBLP authors": ["Franco Fummi", "Giovanni Perbellini", "Davide Quaglia", "Andrea Acquaviva"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090926", "OA papers": [{"PaperId": "https://openalex.org/W3149070480", "PaperTitle": "Flexible energy-aware simulation of heterogenous wireless sensor networks", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Fummi", "Perbellini", "Quaglia", "Acquaviva"]}]}, {"DBLP title": "Selective state retention design using symbolic simulation.", "DBLP authors": ["Ashish Darbari", "Bashir M. Al-Hashimi", "David Flynn", "John Biggs"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090927", "OA papers": [{"PaperId": "https://openalex.org/W4233764310", "PaperTitle": "Selective state retention design using symbolic simulation", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 2.0}, "Authors": ["Ashish Darbari", "B. M. Al Hashimi", "David Flynn", "John B. Biggs"]}]}, {"DBLP title": "A loopback-based INL test method for D/A and A/D converters employing a stimulus identification technique.", "DBLP authors": ["Esa Korhonen", "Juha Kostamovaara"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090928", "OA papers": [{"PaperId": "https://openalex.org/W3144720315", "PaperTitle": "A loopback-based INL test method for D/A and A/D converters employing a stimulus identification technique", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Korhonen", "Kostamovaara"]}]}, {"DBLP title": "A novel self-healing methodology for RF Amplifier circuits based on oscillation principles.", "DBLP authors": ["Abhilash Goyal", "Madhavan Swaminathan", "Abhijit Chatterjee"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090929", "OA papers": [{"PaperId": "https://openalex.org/W3146517309", "PaperTitle": "A novel self-healing methodology for RF Amplifier circuits based on oscillation principles", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Goyal", "Swaminathan"]}]}, {"DBLP title": "An approach to linear model-based testing for nonlinear cascaded mixed-signal systems.", "DBLP authors": ["Reik M\u00fcller", "Carsten Wegener", "Hans-Joachim Jentschel", "Sebastian Sattler", "Heinz Mattes"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090930", "OA papers": [{"PaperId": "https://openalex.org/W3139671225", "PaperTitle": "An approach to linear model-based testing for nonlinear cascaded mixed-signal systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Dresden": 2.0, "Infineon Technologies (Germany)": 3.0}, "Authors": ["Muller", "Wegener", "Jentschel", "Sattler", "Mattes"]}]}, {"DBLP title": "Enrichment of limited training sets in machine-learning-based analog/RF test.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Yiorgos Makris"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090931", "OA papers": [{"PaperId": "https://openalex.org/W3152157127", "PaperTitle": "Enrichment of limited training sets in machine-learning-based analog/RF test", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Stratigopoulos", "Mir", "Makris"]}]}, {"DBLP title": "Speculative reduction-based scalable redundancy identification.", "DBLP authors": ["Hari Mony", "Jason Baumgartner", "Alan Mishchenko", "Robert K. Brayton"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090932", "OA papers": [{"PaperId": "https://openalex.org/W3141454082", "PaperTitle": "Speculative reduction-based scalable redundancy identification", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Mony", "Baumgartner", "Mishchenko"]}]}, {"DBLP title": "Scalable liveness checking via property-preserving transformations.", "DBLP authors": ["Jason Baumgartner", "Hari Mony"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090933", "OA papers": [{"PaperId": "https://openalex.org/W3150420670", "PaperTitle": "Scalable liveness checking via property-preserving transformations", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Systems and Technology Group, Austin, TX, USA": 1.0}, "Authors": ["Baumgartner", "Mony"]}]}, {"DBLP title": "Speeding up model checking by exploiting explicit and hidden verification constraints.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Camurati", "Luz Amanda Garcia", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090934", "OA papers": [{"PaperId": "https://openalex.org/W3150270915", "PaperTitle": "Speeding up model checking by exploiting explicit and hidden verification constraints", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Cabodi", "Camurati", "Garcia", "Murciano", "Nocco", "Quer"]}]}, {"DBLP title": "Strengthening properties using abstraction refinement.", "DBLP authors": ["Mitra Purandare", "Thomas Wahl", "Daniel Kroening"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090935", "OA papers": [{"PaperId": "https://openalex.org/W4205837443", "PaperTitle": "Strengthening properties using abstraction refinement", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ETH Zurich": 1.0, "University of Oxford": 2.0}, "Authors": ["Purandare M", "Thomas I. Wahl", "Daniel Kroening"]}]}, {"DBLP title": "Sequential logic rectifications with approximate SPFDs.", "DBLP authors": ["Yu-Shen Yang", "Subarna Sinha", "Andreas G. Veneris", "Robert K. Brayton", "Duncan Exon Smith"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090936", "OA papers": [{"PaperId": "https://openalex.org/W3148292035", "PaperTitle": "Sequential logic rectifications with approximate SPFDs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yang", "Sinha", "Veneris", "Smith"]}]}, {"DBLP title": "Variable-latency design by function speculation.", "DBLP authors": ["David Ba\u00f1eres", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090937", "OA papers": [{"PaperId": "https://openalex.org/W3145331805", "PaperTitle": "Variable-latency design by function speculation", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Open University of Catalonia": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "Intel (United States)": 1.0}, "Authors": ["Baneres", "Cortadella", "Kishinevsky"]}]}, {"DBLP title": "Fixed points for multi-cycle path detection.", "DBLP authors": ["Vijay Victor D'Silva", "Daniel Kroening"], "year": 2009, "doi": "https://doi.org/10.1109/DATE.2009.5090938", "OA papers": [{"PaperId": "https://openalex.org/W4243640816", "PaperTitle": "Fixed points for multi-cycle path detection", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Oxford": 2.0}, "Authors": ["Vijay D'Silva", "Daniel Kroening"]}]}]