|hdvb0
txclkoa => txda[6]~reg0.CLK
txclkoa => txda[5]~reg0.CLK
txclkoa => txda[4]~reg0.CLK
txclkoa => txda[3]~reg0.CLK
txclkoa => txda[2]~reg0.CLK
txclkoa => txda[1]~reg0.CLK
txclkoa => txda[0]~reg0.CLK
txclkoa => txcta[1]~reg0.CLK
txclkoa => txcta[0]~reg0.CLK
txclkoa => txclka2.CLK
txclkoa => tpgen_dk:U5A.clk
txclkoa => smpte_core:u4a.txclk
txclkoa => txda[7]~reg0.CLK
txclkoa => txclka.DATAIN
txclkob => txdb[6]~reg0.CLK
txclkob => txdb[5]~reg0.CLK
txclkob => txdb[4]~reg0.CLK
txclkob => txdb[3]~reg0.CLK
txclkob => txdb[2]~reg0.CLK
txclkob => txdb[1]~reg0.CLK
txclkob => txdb[0]~reg0.CLK
txclkob => txctb[1]~reg0.CLK
txclkob => txctb[0]~reg0.CLK
txclkob => txclkb2.CLK
txclkob => tpgen_dk:U5B.clk
txclkob => smpte_core:u4b.txclk
txclkob => txdb[7]~reg0.CLK
txclkob => txclkb.DATAIN
rxclka_p => edh:U12A.clk
rxclka_p => video_detect:U11A.clk
rxclka_p => smpte_core:u4a.rxclk
rxclka_p => pll2:pll2_inst.inclk0
rxclka_p => rxclka2.CLK
rxclkb_p => upconvert:upconverta.clk27
rxclkb_p => edh:U12B.clk
rxclkb_p => video_detect:U11B.clk
rxclkb_p => smpte_core:u4b.rxclk
rxclkb_p => pll1:pll1_inst.inclk0
rxclkb_p => rxclkb2.CLK
rxclka_n => rxdata_ina[1].CLK
rxclka_n => rxdata_ina[2].CLK
rxclka_n => rxdata_ina[3].CLK
rxclka_n => rxdata_ina[4].CLK
rxclka_n => rxdata_ina[5].CLK
rxclka_n => rxdata_ina[6].CLK
rxclka_n => rxdata_ina[7].CLK
rxclka_n => rxdata_ina[8].CLK
rxclka_n => rxdata_ina[9].CLK
rxclka_n => rxdata_ina[0].CLK
rxclkb_n => rxdata_inb[1].CLK
rxclkb_n => rxdata_inb[2].CLK
rxclkb_n => rxdata_inb[3].CLK
rxclkb_n => rxdata_inb[4].CLK
rxclkb_n => rxdata_inb[5].CLK
rxclkb_n => rxdata_inb[6].CLK
rxclkb_n => rxdata_inb[7].CLK
rxclkb_n => rxdata_inb[8].CLK
rxclkb_n => rxdata_inb[9].CLK
rxclkb_n => rxdata_inb[0].CLK
cd_muteb2 => ledcdb~0.DATAA
cd_muteb2 => channelregs:u3.cd2
rxda[0] => rxdata_ina[2].DATAIN
rxda[1] => rxdata_ina[3].DATAIN
rxda[2] => rxdata_ina[4].DATAIN
rxda[3] => rxdata_ina[5].DATAIN
rxda[4] => rxdata_ina[6].DATAIN
rxda[5] => rxdata_ina[7].DATAIN
rxda[6] => rxdata_ina[8].DATAIN
rxda[7] => rxdata_ina[9].DATAIN
rxdb[0] => rxdata_inb[2].DATAIN
rxdb[1] => rxdata_inb[3].DATAIN
rxdb[2] => rxdata_inb[4].DATAIN
rxdb[3] => rxdata_inb[5].DATAIN
rxdb[4] => rxdata_inb[6].DATAIN
rxdb[5] => rxdata_inb[7].DATAIN
rxdb[6] => rxdata_inb[8].DATAIN
rxdb[7] => rxdata_inb[9].DATAIN
rxsta[0] => rxdata_ina[1].DATAIN
rxsta[1] => rxdata_ina[0].DATAIN
rxsta[2] => ~NO_FANOUT~
rxstb[0] => rxdata_inb[1].DATAIN
rxstb[1] => rxdata_inb[0].DATAIN
rxstb[2] => ~NO_FANOUT~
lfia => channelregs:u2.lfi
lfia => autorate:u13a.lfi
lfia => ledlfia.DATAIN
lfia => reset_crca.IN0
lfib => channelregs:u3.lfi
lfib => autorate:u13b.lfi
lfib => ledlfib.DATAIN
lfib => reset_crcb.IN0
txerra => ~NO_FANOUT~
txerrb => ~NO_FANOUT~
cd_mutea <= <UNC>
cd_muteb <= <UNC>
txclka <= txclkoa.DB_MAX_OUTPUT_PORT_TYPE
txclkb <= txclkob.DB_MAX_OUTPUT_PORT_TYPE
txda[0] <= txda[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txda[1] <= txda[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txda[2] <= txda[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txda[3] <= txda[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txda[4] <= txda[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txda[5] <= txda[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txda[6] <= txda[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txda[7] <= txda[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdb[0] <= txdb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdb[1] <= txdb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdb[2] <= txdb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdb[3] <= txdb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdb[4] <= txdb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdb[5] <= txdb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdb[6] <= txdb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txdb[7] <= txdb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txcta[0] <= txcta[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txcta[1] <= txcta[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txctb[0] <= txctb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txctb[1] <= txctb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_hda <= Mux~0.DB_MAX_OUTPUT_PORT_TYPE
sd_hdb <= Mux~3.DB_MAX_OUTPUT_PORT_TYPE
rclkena <= reduce_nor~17.DB_MAX_OUTPUT_PORT_TYPE
rclkenb <= reduce_nor~18.DB_MAX_OUTPUT_PORT_TYPE
lpena <= channelregs:u2.lpen
lpenb <= channelregs:u3.lpen
ulca <= <VCC>
ulcb <= <VCC>
insela <= channelregs:u2.insel
inselb <= channelregs:u3.insel
spdsela <= spdsela~2.DB_MAX_OUTPUT_PORT_TYPE
spdselb <= spdselb~1.DB_MAX_OUTPUT_PORT_TYPE
ldtden <= <GND>
fclka_p <= pll2:pll2_inst.c0
fclka_n <= pll2:pll2_inst.c0
fclkb_p <= pll1:pll1_inst.c0
fclkb_n <= <GND>
ptxda[0] => txdata_ina~0.DATAB
ptxda[1] => txdata_ina~1.DATAB
ptxda[2] => txdata_ina~2.DATAB
ptxda[3] => txdata_ina~3.DATAB
ptxda[4] => txdata_ina~4.DATAB
ptxda[5] => txdata_ina~5.DATAB
ptxda[6] => txdata_ina~6.DATAB
ptxda[7] => txdata_ina~7.DATAB
ptxda[8] => txdata_ina~8.DATAB
ptxda[9] => txdata_ina~9.DATAB
ptxdb[0] => txdata_inb~0.DATAB
ptxdb[1] => txdata_inb~1.DATAB
ptxdb[2] => txdata_inb~2.DATAB
ptxdb[3] => txdata_inb~3.DATAB
ptxdb[4] => txdata_inb~4.DATAB
ptxdb[5] => txdata_inb~5.DATAB
ptxdb[6] => txdata_inb~6.DATAB
ptxdb[7] => txdata_inb~7.DATAB
ptxdb[8] => txdata_inb~8.DATAB
ptxdb[9] => txdata_inb~9.DATAB
prxda[0] <= edh:U12A.data_out[0]
prxda[1] <= edh:U12A.data_out[1]
prxda[2] <= edh:U12A.data_out[2]
prxda[3] <= edh:U12A.data_out[3]
prxda[4] <= edh:U12A.data_out[4]
prxda[5] <= edh:U12A.data_out[5]
prxda[6] <= edh:U12A.data_out[6]
prxda[7] <= edh:U12A.data_out[7]
prxda[8] <= edh:U12A.data_out[8]
prxda[9] <= edh:U12A.data_out[9]
prxdb[0] <= edh:U12B.data_out[0]
prxdb[1] <= edh:U12B.data_out[1]
prxdb[2] <= edh:U12B.data_out[2]
prxdb[3] <= edh:U12B.data_out[3]
prxdb[4] <= edh:U12B.data_out[4]
prxdb[5] <= edh:U12B.data_out[5]
prxdb[6] <= edh:U12B.data_out[6]
prxdb[7] <= edh:U12B.data_out[7]
prxdb[8] <= edh:U12B.data_out[8]
prxdb[9] <= edh:U12B.data_out[9]
prxclka <= <GND>
prxclkb <= <GND>
ptxclka => ~NO_FANOUT~
ptxclkb => ~NO_FANOUT~
led270a <= reduce_nor~9.DB_MAX_OUTPUT_PORT_TYPE
led270b <= reduce_nor~12.DB_MAX_OUTPUT_PORT_TYPE
led360a <= reduce_nor~10.DB_MAX_OUTPUT_PORT_TYPE
led360b <= reduce_nor~13.DB_MAX_OUTPUT_PORT_TYPE
led540a <= reduce_nor~11.DB_MAX_OUTPUT_PORT_TYPE
led540b <= reduce_nor~14.DB_MAX_OUTPUT_PORT_TYPE
led7425a <= reduce_nor~32.DB_MAX_OUTPUT_PORT_TYPE
led7425b <= reduce_nor~33.DB_MAX_OUTPUT_PORT_TYPE
ledlfia <= lfia.DB_MAX_OUTPUT_PORT_TYPE
ledlfib <= lfib.DB_MAX_OUTPUT_PORT_TYPE
ledcda <= ledcda~0.DB_MAX_OUTPUT_PORT_TYPE
ledcdb <= ledcdb~0.DB_MAX_OUTPUT_PORT_TYPE
led2 <= <GND>
clkout => autorate:u13b.clkout
clkout => autorate:u13a.clkout
reset_n => tpgen_dk:U5B.reset_n
reset_n => tpgen_dk:U5A.reset_n
reset_n => edh:U12B.enable
reset_n => smpte_core:u4b.reset_n
reset_n => edh:U12A.enable
reset_n => smpte_core:u4a.reset_n
reset_n => channelregs:u2.reset
reset_n => channelregs:u3.reset
reset_n => video_detect:U11A.reset
reset_n => video_detect:U11B.reset
reset_n => reset_crca~0.IN0
reset_n => reset_crcb~0.IN0
reset_n => upconvert:upconverta.reset
ifclk <= <UNC>
pa7_flagd_slcs <= <UNC>
rdy[0] <= <GND>
rdy[1] <= <GND>
ctl[0] => ~NO_FANOUT~
ctl[1] => ~NO_FANOUT~
ctl[2] => ~NO_FANOUT~
fd[0] <= <UNC>
fd[1] <= <UNC>
fd[2] <= <UNC>
fd[3] <= <UNC>
fd[4] <= <UNC>
fd[5] <= <UNC>
fd[6] <= <UNC>
fd[7] <= <UNC>
fd[8] <= <UNC>
fd[9] <= <UNC>
fd[10] <= <UNC>
fd[11] <= <UNC>
fd[12] <= <UNC>
fd[13] <= <UNC>
fd[14] <= <UNC>
fd[15] <= <UNC>
scse => spi:u1.scs
scl => spi:u1.scl
sdo => spi:u1.sdo
sdi <= spi:u1.sdi


|hdvb0|pll1:pll1_inst
inclk0 => altpll:altpll_component.inclk[0]
pllena => altpll:altpll_component.pllena
areset => altpll:altpll_component.areset
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|hdvb0|pll1:pll1_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => pll.ENABLE
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
clk[0] <= pll.CLK
clk[1] <= <UNC>
clk[2] <= <UNC>
clk[3] <= <UNC>
clk[4] <= <UNC>
clk[5] <= <UNC>
extclk[0] <= <UNC>
extclk[1] <= <UNC>
extclk[2] <= <UNC>
extclk[3] <= <UNC>
clkbad[0] <= <UNC>
clkbad[1] <= <UNC>
enable1 <= <UNC>
enable0 <= <UNC>
activeclock <= <UNC>
clkloss <= <UNC>
locked <= pll.LOCKED
scandataout <= <UNC>
scandone <= <UNC>
sclkout0 <= <UNC>
sclkout1 <= <UNC>


|hdvb0|pll2:pll2_inst
inclk0 => altpll:altpll_component.inclk[0]
pllena => altpll:altpll_component.pllena
areset => altpll:altpll_component.areset
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|hdvb0|pll2:pll2_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => pll.ENABLE
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
clk[0] <= pll.CLK
clk[1] <= <UNC>
clk[2] <= <UNC>
clk[3] <= <UNC>
clk[4] <= <UNC>
clk[5] <= <UNC>
extclk[0] <= <UNC>
extclk[1] <= <UNC>
extclk[2] <= <UNC>
extclk[3] <= <UNC>
clkbad[0] <= <UNC>
clkbad[1] <= <UNC>
enable1 <= <UNC>
enable0 <= <UNC>
activeclock <= <UNC>
clkloss <= <UNC>
locked <= pll.LOCKED
scandataout <= <UNC>
scandone <= <UNC>
sclkout0 <= <UNC>
sclkout1 <= <UNC>


|hdvb0|spi:u1
scs => write~reg0.ACLR
scs => bitcount[4].ACLR
scs => bitcount[3].ACLR
scs => bitcount[2].ACLR
scs => bitcount[1].ACLR
scs => bitcount[0].ACLR
scs => sdi~reg0.ACLR
scs => process1~0.ACLR
scs => read~reg0.ACLR
scs => reg[23].ENA
scs => reg[16].ENA
scs => reg[15].ENA
scs => reg[14].ENA
scs => reg[13].ENA
scs => reg[12].ENA
scs => reg[11].ENA
scs => reg[10].ENA
scs => reg[9].ENA
scs => reg[7].ENA
scs => reg[6].ENA
scs => reg[5].ENA
scs => reg[4].ENA
scs => reg[3].ENA
scs => reg[2].ENA
scs => reg[1].ENA
scs => address[7]~reg0.ENA
scs => address[6]~reg0.ENA
scs => address[5]~reg0.ENA
scs => address[4]~reg0.ENA
scs => address[3]~reg0.ENA
scs => address[2]~reg0.ENA
scs => address[1]~reg0.ENA
scs => address[0]~reg0.ENA
scs => channel~reg0.ENA
scs => data_out[7]~reg0.ENA
scs => data_out[6]~reg0.ENA
scs => data_out[5]~reg0.ENA
scs => data_out[4]~reg0.ENA
scs => data_out[3]~reg0.ENA
scs => data_out[2]~reg0.ENA
scs => data_out[1]~reg0.ENA
scs => data_out[0]~reg0.ENA
scl => write~reg0.CLK
scl => bitcount[4].CLK
scl => bitcount[3].CLK
scl => bitcount[2].CLK
scl => bitcount[1].CLK
scl => bitcount[0].CLK
scl => reg[23].CLK
scl => reg[16].CLK
scl => reg[15].CLK
scl => reg[14].CLK
scl => reg[13].CLK
scl => reg[12].CLK
scl => reg[11].CLK
scl => reg[10].CLK
scl => reg[9].CLK
scl => reg[7].CLK
scl => reg[6].CLK
scl => reg[5].CLK
scl => reg[4].CLK
scl => reg[3].CLK
scl => reg[2].CLK
scl => reg[1].CLK
scl => address[7]~reg0.CLK
scl => address[6]~reg0.CLK
scl => address[5]~reg0.CLK
scl => address[4]~reg0.CLK
scl => address[3]~reg0.CLK
scl => address[2]~reg0.CLK
scl => address[1]~reg0.CLK
scl => address[0]~reg0.CLK
scl => channel~reg0.CLK
scl => data_out[7]~reg0.CLK
scl => data_out[6]~reg0.CLK
scl => data_out[5]~reg0.CLK
scl => data_out[4]~reg0.CLK
scl => data_out[3]~reg0.CLK
scl => data_out[2]~reg0.CLK
scl => data_out[1]~reg0.CLK
scl => data_out[0]~reg0.CLK
scl => read~reg0.CLK
scl => process1~0.CLK
scl => sdi~reg0.CLK
sdo => Mux~0.IN8
sdo => Mux~1.IN8
sdo => Mux~2.IN0
sdo => Mux~3.IN0
sdo => Mux~4.IN0
sdo => Mux~5.IN0
sdo => Mux~6.IN0
sdo => Mux~7.IN0
sdo => Mux~8.IN0
sdo => Mux~9.IN0
sdo => Mux~10.IN0
sdo => Mux~11.IN0
sdo => Mux~12.IN0
sdo => Mux~13.IN0
sdo => Mux~14.IN0
sdo => Mux~15.IN0
sdo => Mux~23.IN0
sdo => Mux~33.IN0
sdi <= process1~1.DB_MAX_OUTPUT_PORT_TYPE
read <= read~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel <= channel~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Mux~35.IN31
data_in[1] => Mux~35.IN30
data_in[2] => Mux~35.IN29
data_in[3] => Mux~35.IN28
data_in[4] => Mux~35.IN27
data_in[5] => Mux~35.IN26
data_in[6] => Mux~35.IN25
data_in[7] => Mux~35.IN24


|hdvb0|channelregs:u2
reset => cfgreg[6].ACLR
reset => cfgreg[5].ACLR
reset => cfgreg[4].ACLR
reset => cfgreg[3].PRESET
reset => cfgreg[2].ACLR
reset => cfgreg[1].ACLR
reset => cfgreg[0].ACLR
reset => txsrcreg[2].ACLR
reset => txsrcreg[1].ACLR
reset => txsrcreg[0].ACLR
reset => chreset~0.IN1
reset => cfgreg[7].ACLR
reset => txsrcreg[7].LATCH_ENABLE
write => cfgreg[6].CLK
write => cfgreg[5].CLK
write => cfgreg[4].CLK
write => cfgreg[3].CLK
write => cfgreg[2].CLK
write => cfgreg[1].CLK
write => cfgreg[0].CLK
write => txsrcreg[2].CLK
write => txsrcreg[1].CLK
write => txsrcreg[0].CLK
write => cfgreg[7].CLK
read => statusreg[6].CLK
read => statusreg[5].CLK
read => statusreg[4].CLK
read => statusreg[3].CLK
read => statusreg[2].CLK
read => statusreg[1].CLK
read => statusreg[0].CLK
read => readYcrc~0.IN0
read => readCcrc~0.IN0
read => read_acrc_errors~0.IN0
read => read_fcrc_errors~0.IN0
read => statusreg[7].CLK
channel => process0~0.IN0
chsel => process0~0.IN1
address[0] => reduce_nor~0.IN7
address[0] => reduce_nor~2.IN7
address[0] => reduce_nor~4.IN7
address[0] => reduce_nor~6.IN7
address[0] => reduce_nor~7.IN7
address[0] => reduce_nor~9.IN7
address[0] => reduce_nor~11.IN7
address[0] => reduce_nor~13.IN7
address[0] => reduce_nor~15.IN7
address[0] => reduce_nor~1.IN7
address[0] => reduce_nor~3.IN7
address[0] => reduce_nor~5.IN7
address[0] => reduce_nor~8.IN7
address[0] => reduce_nor~10.IN7
address[0] => reduce_nor~12.IN7
address[0] => reduce_nor~14.IN7
address[0] => reduce_nor~16.IN7
address[1] => reduce_nor~0.IN6
address[1] => reduce_nor~1.IN6
address[1] => reduce_nor~4.IN6
address[1] => reduce_nor~5.IN6
address[1] => reduce_nor~7.IN6
address[1] => reduce_nor~8.IN6
address[1] => reduce_nor~11.IN6
address[1] => reduce_nor~12.IN6
address[1] => reduce_nor~15.IN6
address[1] => reduce_nor~16.IN6
address[1] => reduce_nor~2.IN6
address[1] => reduce_nor~3.IN6
address[1] => reduce_nor~6.IN6
address[1] => reduce_nor~9.IN6
address[1] => reduce_nor~10.IN6
address[1] => reduce_nor~13.IN6
address[1] => reduce_nor~14.IN6
address[2] => reduce_nor~0.IN5
address[2] => reduce_nor~1.IN5
address[2] => reduce_nor~2.IN5
address[2] => reduce_nor~3.IN5
address[2] => reduce_nor~7.IN5
address[2] => reduce_nor~8.IN5
address[2] => reduce_nor~9.IN5
address[2] => reduce_nor~10.IN5
address[2] => reduce_nor~15.IN5
address[2] => reduce_nor~16.IN5
address[2] => reduce_nor~4.IN5
address[2] => reduce_nor~5.IN5
address[2] => reduce_nor~6.IN5
address[2] => reduce_nor~11.IN5
address[2] => reduce_nor~12.IN5
address[2] => reduce_nor~13.IN5
address[2] => reduce_nor~14.IN5
address[3] => reduce_nor~0.IN4
address[3] => reduce_nor~1.IN4
address[3] => reduce_nor~2.IN4
address[3] => reduce_nor~3.IN4
address[3] => reduce_nor~4.IN4
address[3] => reduce_nor~5.IN4
address[3] => reduce_nor~6.IN4
address[3] => reduce_nor~15.IN4
address[3] => reduce_nor~16.IN4
address[3] => reduce_nor~7.IN4
address[3] => reduce_nor~8.IN4
address[3] => reduce_nor~9.IN4
address[3] => reduce_nor~10.IN4
address[3] => reduce_nor~11.IN4
address[3] => reduce_nor~12.IN4
address[3] => reduce_nor~13.IN4
address[3] => reduce_nor~14.IN4
address[4] => reduce_nor~0.IN3
address[4] => reduce_nor~1.IN3
address[4] => reduce_nor~2.IN3
address[4] => reduce_nor~3.IN3
address[4] => reduce_nor~4.IN3
address[4] => reduce_nor~5.IN3
address[4] => reduce_nor~6.IN3
address[4] => reduce_nor~7.IN3
address[4] => reduce_nor~8.IN3
address[4] => reduce_nor~9.IN3
address[4] => reduce_nor~10.IN3
address[4] => reduce_nor~11.IN3
address[4] => reduce_nor~12.IN3
address[4] => reduce_nor~13.IN3
address[4] => reduce_nor~14.IN3
address[4] => reduce_nor~15.IN3
address[4] => reduce_nor~16.IN3
address[5] => reduce_nor~0.IN2
address[5] => reduce_nor~1.IN2
address[5] => reduce_nor~2.IN2
address[5] => reduce_nor~3.IN2
address[5] => reduce_nor~4.IN2
address[5] => reduce_nor~5.IN2
address[5] => reduce_nor~6.IN2
address[5] => reduce_nor~7.IN2
address[5] => reduce_nor~8.IN2
address[5] => reduce_nor~9.IN2
address[5] => reduce_nor~10.IN2
address[5] => reduce_nor~11.IN2
address[5] => reduce_nor~12.IN2
address[5] => reduce_nor~13.IN2
address[5] => reduce_nor~14.IN2
address[5] => reduce_nor~15.IN2
address[5] => reduce_nor~16.IN2
address[6] => reduce_nor~0.IN1
address[6] => reduce_nor~1.IN1
address[6] => reduce_nor~2.IN1
address[6] => reduce_nor~3.IN1
address[6] => reduce_nor~4.IN1
address[6] => reduce_nor~5.IN1
address[6] => reduce_nor~6.IN1
address[6] => reduce_nor~7.IN1
address[6] => reduce_nor~8.IN1
address[6] => reduce_nor~9.IN1
address[6] => reduce_nor~10.IN1
address[6] => reduce_nor~11.IN1
address[6] => reduce_nor~12.IN1
address[6] => reduce_nor~13.IN1
address[6] => reduce_nor~14.IN1
address[6] => reduce_nor~15.IN1
address[6] => reduce_nor~16.IN1
address[7] => reduce_nor~0.IN0
address[7] => reduce_nor~1.IN0
address[7] => reduce_nor~2.IN0
address[7] => reduce_nor~3.IN0
address[7] => reduce_nor~4.IN0
address[7] => reduce_nor~5.IN0
address[7] => reduce_nor~6.IN0
address[7] => reduce_nor~7.IN0
address[7] => reduce_nor~8.IN0
address[7] => reduce_nor~9.IN0
address[7] => reduce_nor~10.IN0
address[7] => reduce_nor~11.IN0
address[7] => reduce_nor~12.IN0
address[7] => reduce_nor~13.IN0
address[7] => reduce_nor~14.IN0
address[7] => reduce_nor~15.IN0
address[7] => reduce_nor~16.IN0
data_in[0] <= <UNC>
data_in[1] <= <UNC>
data_in[2] <= <UNC>
data_in[3] <= <UNC>
data_in[4] <= <UNC>
data_in[5] <= <UNC>
data_in[6] <= <UNC>
data_in[7] <= <UNC>
data_out[0] <= Select~7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Select~6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Select~5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Select~4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Select~3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Select~2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Select~1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Select~0.DB_MAX_OUTPUT_PORT_TYPE
century[0] => Select~7.IN1
century[1] => Select~6.IN1
century[2] => Select~5.IN1
century[3] => Select~4.IN1
century[4] => Select~3.IN1
century[5] => Select~2.IN1
century[6] => Select~1.IN1
century[7] => Select~0.IN1
year[0] => Select~7.IN2
year[1] => Select~6.IN2
year[2] => Select~5.IN2
year[3] => Select~4.IN2
year[4] => Select~3.IN2
year[5] => Select~2.IN2
year[6] => Select~1.IN2
year[7] => Select~0.IN2
month[0] => Select~7.IN3
month[1] => Select~6.IN3
month[2] => Select~5.IN3
month[3] => Select~4.IN3
month[4] => Select~3.IN3
month[5] => Select~2.IN3
month[6] => Select~1.IN3
month[7] => Select~0.IN3
day[0] => Select~7.IN4
day[1] => Select~6.IN4
day[2] => Select~5.IN4
day[3] => Select~4.IN4
day[4] => Select~3.IN4
day[5] => Select~2.IN4
day[6] => Select~1.IN4
day[7] => Select~0.IN4
video_type[0] => statusreg[3].DATAIN
video_type[1] => statusreg[4].DATAIN
video_type[2] => statusreg[5].DATAIN
lfi => statusreg[0].DATAIN
cd => statusreg[1].DATAIN
cd2 => statusreg[2].DATAIN
dvb_nsmpte <= cfgreg[2].DB_MAX_OUTPUT_PORT_TYPE
insel <= cfgreg[3].DB_MAX_OUTPUT_PORT_TYPE
lpen <= cfgreg[5].DB_MAX_OUTPUT_PORT_TYPE
chreset <= chreset~0.DB_MAX_OUTPUT_PORT_TYPE
pal_nntsc <= cfgreg[4].DB_MAX_OUTPUT_PORT_TYPE
freq[0] <= cfgreg[0].DB_MAX_OUTPUT_PORT_TYPE
freq[1] <= cfgreg[1].DB_MAX_OUTPUT_PORT_TYPE
next_freq[0] => statusreg[6].DATAIN
next_freq[1] => statusreg[7].DATAIN
txsrc[0] <= txsrcreg[0].DB_MAX_OUTPUT_PORT_TYPE
txsrc[1] <= txsrcreg[1].DB_MAX_OUTPUT_PORT_TYPE
txsrc[2] <= txsrcreg[2].DB_MAX_OUTPUT_PORT_TYPE
read_acrc_errors <= read_acrc_errors~0.DB_MAX_OUTPUT_PORT_TYPE
read_fcrc_errors <= read_fcrc_errors~0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[0] => Select~7.IN7
acrc_errors[1] => Select~6.IN7
acrc_errors[2] => Select~5.IN7
acrc_errors[3] => Select~4.IN6
acrc_errors[4] => Select~3.IN6
acrc_errors[5] => Select~2.IN6
acrc_errors[6] => Select~1.IN5
acrc_errors[7] => Select~0.IN5
fcrc_errors[0] => Select~7.IN8
fcrc_errors[1] => Select~6.IN8
fcrc_errors[2] => Select~5.IN8
fcrc_errors[3] => Select~4.IN7
fcrc_errors[4] => Select~3.IN7
fcrc_errors[5] => Select~2.IN7
fcrc_errors[6] => Select~1.IN6
fcrc_errors[7] => Select~0.IN6
readYcrc <= readYcrc~0.DB_MAX_OUTPUT_PORT_TYPE
readCcrc <= readCcrc~0.DB_MAX_OUTPUT_PORT_TYPE
Y_crc_errors[0] => Ycrcreg[0].DATAIN
Y_crc_errors[1] => Ycrcreg[1].DATAIN
Y_crc_errors[2] => Ycrcreg[2].DATAIN
Y_crc_errors[3] => Ycrcreg[3].DATAIN
Y_crc_errors[4] => Ycrcreg[4].DATAIN
Y_crc_errors[5] => Ycrcreg[5].DATAIN
Y_crc_errors[6] => Ycrcreg[6].DATAIN
Y_crc_errors[7] => Ycrcreg[7].DATAIN
Y_crc_errors[8] => Ycrcreg[8].DATAIN
Y_crc_errors[9] => Ycrcreg[9].DATAIN
Y_crc_errors[10] => Ycrcreg[10].DATAIN
Y_crc_errors[11] => Ycrcreg[11].DATAIN
Y_crc_errors[12] => Ycrcreg[12].DATAIN
Y_crc_errors[13] => Ycrcreg[13].DATAIN
Y_crc_errors[14] => Ycrcreg[14].DATAIN
Y_crc_errors[15] => Ycrcreg[15].DATAIN
Y_crc_errors[16] => Ycrcreg[16].DATAIN
Y_crc_errors[17] => Ycrcreg[17].DATAIN
Y_crc_errors[18] => Ycrcreg[18].DATAIN
Y_crc_errors[19] => Ycrcreg[19].DATAIN
Y_crc_errors[20] => Ycrcreg[20].DATAIN
Y_crc_errors[21] => Ycrcreg[21].DATAIN
Y_crc_errors[22] => Ycrcreg[22].DATAIN
Y_crc_errors[23] => Ycrcreg[23].DATAIN
Y_crc_errors[24] => Ycrcreg[24].DATAIN
Y_crc_errors[25] => Ycrcreg[25].DATAIN
Y_crc_errors[26] => Ycrcreg[26].DATAIN
Y_crc_errors[27] => Ycrcreg[27].DATAIN
Y_crc_errors[28] => Ycrcreg[28].DATAIN
Y_crc_errors[29] => Ycrcreg[29].DATAIN
Y_crc_errors[30] => Ycrcreg[30].DATAIN
Y_crc_errors[31] => Ycrcreg[31].DATAIN
C_crc_errors[0] => Ccrcreg[0].DATAIN
C_crc_errors[1] => Ccrcreg[1].DATAIN
C_crc_errors[2] => Ccrcreg[2].DATAIN
C_crc_errors[3] => Ccrcreg[3].DATAIN
C_crc_errors[4] => Ccrcreg[4].DATAIN
C_crc_errors[5] => Ccrcreg[5].DATAIN
C_crc_errors[6] => Ccrcreg[6].DATAIN
C_crc_errors[7] => Ccrcreg[7].DATAIN
C_crc_errors[8] => Ccrcreg[8].DATAIN
C_crc_errors[9] => Ccrcreg[9].DATAIN
C_crc_errors[10] => Ccrcreg[10].DATAIN
C_crc_errors[11] => Ccrcreg[11].DATAIN
C_crc_errors[12] => Ccrcreg[12].DATAIN
C_crc_errors[13] => Ccrcreg[13].DATAIN
C_crc_errors[14] => Ccrcreg[14].DATAIN
C_crc_errors[15] => Ccrcreg[15].DATAIN
C_crc_errors[16] => Ccrcreg[16].DATAIN
C_crc_errors[17] => Ccrcreg[17].DATAIN
C_crc_errors[18] => Ccrcreg[18].DATAIN
C_crc_errors[19] => Ccrcreg[19].DATAIN
C_crc_errors[20] => Ccrcreg[20].DATAIN
C_crc_errors[21] => Ccrcreg[21].DATAIN
C_crc_errors[22] => Ccrcreg[22].DATAIN
C_crc_errors[23] => Ccrcreg[23].DATAIN
C_crc_errors[24] => Ccrcreg[24].DATAIN
C_crc_errors[25] => Ccrcreg[25].DATAIN
C_crc_errors[26] => Ccrcreg[26].DATAIN
C_crc_errors[27] => Ccrcreg[27].DATAIN
C_crc_errors[28] => Ccrcreg[28].DATAIN
C_crc_errors[29] => Ccrcreg[29].DATAIN
C_crc_errors[30] => Ccrcreg[30].DATAIN
C_crc_errors[31] => Ccrcreg[31].DATAIN


|hdvb0|channelregs:u3
reset => cfgreg[6].ACLR
reset => cfgreg[5].ACLR
reset => cfgreg[4].ACLR
reset => cfgreg[3].PRESET
reset => cfgreg[2].ACLR
reset => cfgreg[1].ACLR
reset => cfgreg[0].ACLR
reset => txsrcreg[2].ACLR
reset => txsrcreg[1].ACLR
reset => txsrcreg[0].ACLR
reset => chreset~0.IN1
reset => cfgreg[7].ACLR
reset => txsrcreg[7].LATCH_ENABLE
write => cfgreg[6].CLK
write => cfgreg[5].CLK
write => cfgreg[4].CLK
write => cfgreg[3].CLK
write => cfgreg[2].CLK
write => cfgreg[1].CLK
write => cfgreg[0].CLK
write => txsrcreg[2].CLK
write => txsrcreg[1].CLK
write => txsrcreg[0].CLK
write => cfgreg[7].CLK
read => statusreg[6].CLK
read => statusreg[5].CLK
read => statusreg[4].CLK
read => statusreg[3].CLK
read => statusreg[2].CLK
read => statusreg[1].CLK
read => statusreg[0].CLK
read => readYcrc~0.IN0
read => readCcrc~0.IN0
read => read_acrc_errors~0.IN0
read => read_fcrc_errors~0.IN0
read => statusreg[7].CLK
channel => process0~0.IN0
chsel => process0~0.IN1
address[0] => reduce_nor~0.IN7
address[0] => reduce_nor~2.IN7
address[0] => reduce_nor~4.IN7
address[0] => reduce_nor~6.IN7
address[0] => reduce_nor~7.IN7
address[0] => reduce_nor~9.IN7
address[0] => reduce_nor~11.IN7
address[0] => reduce_nor~13.IN7
address[0] => reduce_nor~15.IN7
address[0] => reduce_nor~1.IN7
address[0] => reduce_nor~3.IN7
address[0] => reduce_nor~5.IN7
address[0] => reduce_nor~8.IN7
address[0] => reduce_nor~10.IN7
address[0] => reduce_nor~12.IN7
address[0] => reduce_nor~14.IN7
address[0] => reduce_nor~16.IN7
address[1] => reduce_nor~0.IN6
address[1] => reduce_nor~1.IN6
address[1] => reduce_nor~4.IN6
address[1] => reduce_nor~5.IN6
address[1] => reduce_nor~7.IN6
address[1] => reduce_nor~8.IN6
address[1] => reduce_nor~11.IN6
address[1] => reduce_nor~12.IN6
address[1] => reduce_nor~15.IN6
address[1] => reduce_nor~16.IN6
address[1] => reduce_nor~2.IN6
address[1] => reduce_nor~3.IN6
address[1] => reduce_nor~6.IN6
address[1] => reduce_nor~9.IN6
address[1] => reduce_nor~10.IN6
address[1] => reduce_nor~13.IN6
address[1] => reduce_nor~14.IN6
address[2] => reduce_nor~0.IN5
address[2] => reduce_nor~1.IN5
address[2] => reduce_nor~2.IN5
address[2] => reduce_nor~3.IN5
address[2] => reduce_nor~7.IN5
address[2] => reduce_nor~8.IN5
address[2] => reduce_nor~9.IN5
address[2] => reduce_nor~10.IN5
address[2] => reduce_nor~15.IN5
address[2] => reduce_nor~16.IN5
address[2] => reduce_nor~4.IN5
address[2] => reduce_nor~5.IN5
address[2] => reduce_nor~6.IN5
address[2] => reduce_nor~11.IN5
address[2] => reduce_nor~12.IN5
address[2] => reduce_nor~13.IN5
address[2] => reduce_nor~14.IN5
address[3] => reduce_nor~0.IN4
address[3] => reduce_nor~1.IN4
address[3] => reduce_nor~2.IN4
address[3] => reduce_nor~3.IN4
address[3] => reduce_nor~4.IN4
address[3] => reduce_nor~5.IN4
address[3] => reduce_nor~6.IN4
address[3] => reduce_nor~15.IN4
address[3] => reduce_nor~16.IN4
address[3] => reduce_nor~7.IN4
address[3] => reduce_nor~8.IN4
address[3] => reduce_nor~9.IN4
address[3] => reduce_nor~10.IN4
address[3] => reduce_nor~11.IN4
address[3] => reduce_nor~12.IN4
address[3] => reduce_nor~13.IN4
address[3] => reduce_nor~14.IN4
address[4] => reduce_nor~0.IN3
address[4] => reduce_nor~1.IN3
address[4] => reduce_nor~2.IN3
address[4] => reduce_nor~3.IN3
address[4] => reduce_nor~4.IN3
address[4] => reduce_nor~5.IN3
address[4] => reduce_nor~6.IN3
address[4] => reduce_nor~7.IN3
address[4] => reduce_nor~8.IN3
address[4] => reduce_nor~9.IN3
address[4] => reduce_nor~10.IN3
address[4] => reduce_nor~11.IN3
address[4] => reduce_nor~12.IN3
address[4] => reduce_nor~13.IN3
address[4] => reduce_nor~14.IN3
address[4] => reduce_nor~15.IN3
address[4] => reduce_nor~16.IN3
address[5] => reduce_nor~0.IN2
address[5] => reduce_nor~1.IN2
address[5] => reduce_nor~2.IN2
address[5] => reduce_nor~3.IN2
address[5] => reduce_nor~4.IN2
address[5] => reduce_nor~5.IN2
address[5] => reduce_nor~6.IN2
address[5] => reduce_nor~7.IN2
address[5] => reduce_nor~8.IN2
address[5] => reduce_nor~9.IN2
address[5] => reduce_nor~10.IN2
address[5] => reduce_nor~11.IN2
address[5] => reduce_nor~12.IN2
address[5] => reduce_nor~13.IN2
address[5] => reduce_nor~14.IN2
address[5] => reduce_nor~15.IN2
address[5] => reduce_nor~16.IN2
address[6] => reduce_nor~0.IN1
address[6] => reduce_nor~1.IN1
address[6] => reduce_nor~2.IN1
address[6] => reduce_nor~3.IN1
address[6] => reduce_nor~4.IN1
address[6] => reduce_nor~5.IN1
address[6] => reduce_nor~6.IN1
address[6] => reduce_nor~7.IN1
address[6] => reduce_nor~8.IN1
address[6] => reduce_nor~9.IN1
address[6] => reduce_nor~10.IN1
address[6] => reduce_nor~11.IN1
address[6] => reduce_nor~12.IN1
address[6] => reduce_nor~13.IN1
address[6] => reduce_nor~14.IN1
address[6] => reduce_nor~15.IN1
address[6] => reduce_nor~16.IN1
address[7] => reduce_nor~0.IN0
address[7] => reduce_nor~1.IN0
address[7] => reduce_nor~2.IN0
address[7] => reduce_nor~3.IN0
address[7] => reduce_nor~4.IN0
address[7] => reduce_nor~5.IN0
address[7] => reduce_nor~6.IN0
address[7] => reduce_nor~7.IN0
address[7] => reduce_nor~8.IN0
address[7] => reduce_nor~9.IN0
address[7] => reduce_nor~10.IN0
address[7] => reduce_nor~11.IN0
address[7] => reduce_nor~12.IN0
address[7] => reduce_nor~13.IN0
address[7] => reduce_nor~14.IN0
address[7] => reduce_nor~15.IN0
address[7] => reduce_nor~16.IN0
data_in[0] <= <UNC>
data_in[1] <= <UNC>
data_in[2] <= <UNC>
data_in[3] <= <UNC>
data_in[4] <= <UNC>
data_in[5] <= <UNC>
data_in[6] <= <UNC>
data_in[7] <= <UNC>
data_out[0] <= Select~7.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Select~6.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Select~5.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Select~4.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Select~3.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Select~2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Select~1.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Select~0.DB_MAX_OUTPUT_PORT_TYPE
century[0] => Select~7.IN1
century[1] => Select~6.IN1
century[2] => Select~5.IN1
century[3] => Select~4.IN1
century[4] => Select~3.IN1
century[5] => Select~2.IN1
century[6] => Select~1.IN1
century[7] => Select~0.IN1
year[0] => Select~7.IN2
year[1] => Select~6.IN2
year[2] => Select~5.IN2
year[3] => Select~4.IN2
year[4] => Select~3.IN2
year[5] => Select~2.IN2
year[6] => Select~1.IN2
year[7] => Select~0.IN2
month[0] => Select~7.IN3
month[1] => Select~6.IN3
month[2] => Select~5.IN3
month[3] => Select~4.IN3
month[4] => Select~3.IN3
month[5] => Select~2.IN3
month[6] => Select~1.IN3
month[7] => Select~0.IN3
day[0] => Select~7.IN4
day[1] => Select~6.IN4
day[2] => Select~5.IN4
day[3] => Select~4.IN4
day[4] => Select~3.IN4
day[5] => Select~2.IN4
day[6] => Select~1.IN4
day[7] => Select~0.IN4
video_type[0] => statusreg[3].DATAIN
video_type[1] => statusreg[4].DATAIN
video_type[2] => statusreg[5].DATAIN
lfi => statusreg[0].DATAIN
cd => statusreg[1].DATAIN
cd2 => statusreg[2].DATAIN
dvb_nsmpte <= cfgreg[2].DB_MAX_OUTPUT_PORT_TYPE
insel <= cfgreg[3].DB_MAX_OUTPUT_PORT_TYPE
lpen <= cfgreg[5].DB_MAX_OUTPUT_PORT_TYPE
chreset <= chreset~0.DB_MAX_OUTPUT_PORT_TYPE
pal_nntsc <= cfgreg[4].DB_MAX_OUTPUT_PORT_TYPE
freq[0] <= cfgreg[0].DB_MAX_OUTPUT_PORT_TYPE
freq[1] <= cfgreg[1].DB_MAX_OUTPUT_PORT_TYPE
next_freq[0] => statusreg[6].DATAIN
next_freq[1] => statusreg[7].DATAIN
txsrc[0] <= txsrcreg[0].DB_MAX_OUTPUT_PORT_TYPE
txsrc[1] <= txsrcreg[1].DB_MAX_OUTPUT_PORT_TYPE
txsrc[2] <= txsrcreg[2].DB_MAX_OUTPUT_PORT_TYPE
read_acrc_errors <= read_acrc_errors~0.DB_MAX_OUTPUT_PORT_TYPE
read_fcrc_errors <= read_fcrc_errors~0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[0] => Select~7.IN7
acrc_errors[1] => Select~6.IN7
acrc_errors[2] => Select~5.IN7
acrc_errors[3] => Select~4.IN6
acrc_errors[4] => Select~3.IN6
acrc_errors[5] => Select~2.IN6
acrc_errors[6] => Select~1.IN5
acrc_errors[7] => Select~0.IN5
fcrc_errors[0] => Select~7.IN8
fcrc_errors[1] => Select~6.IN8
fcrc_errors[2] => Select~5.IN8
fcrc_errors[3] => Select~4.IN7
fcrc_errors[4] => Select~3.IN7
fcrc_errors[5] => Select~2.IN7
fcrc_errors[6] => Select~1.IN6
fcrc_errors[7] => Select~0.IN6
readYcrc <= readYcrc~0.DB_MAX_OUTPUT_PORT_TYPE
readCcrc <= readCcrc~0.DB_MAX_OUTPUT_PORT_TYPE
Y_crc_errors[0] => Ycrcreg[0].DATAIN
Y_crc_errors[1] => Ycrcreg[1].DATAIN
Y_crc_errors[2] => Ycrcreg[2].DATAIN
Y_crc_errors[3] => Ycrcreg[3].DATAIN
Y_crc_errors[4] => Ycrcreg[4].DATAIN
Y_crc_errors[5] => Ycrcreg[5].DATAIN
Y_crc_errors[6] => Ycrcreg[6].DATAIN
Y_crc_errors[7] => Ycrcreg[7].DATAIN
Y_crc_errors[8] => Ycrcreg[8].DATAIN
Y_crc_errors[9] => Ycrcreg[9].DATAIN
Y_crc_errors[10] => Ycrcreg[10].DATAIN
Y_crc_errors[11] => Ycrcreg[11].DATAIN
Y_crc_errors[12] => Ycrcreg[12].DATAIN
Y_crc_errors[13] => Ycrcreg[13].DATAIN
Y_crc_errors[14] => Ycrcreg[14].DATAIN
Y_crc_errors[15] => Ycrcreg[15].DATAIN
Y_crc_errors[16] => Ycrcreg[16].DATAIN
Y_crc_errors[17] => Ycrcreg[17].DATAIN
Y_crc_errors[18] => Ycrcreg[18].DATAIN
Y_crc_errors[19] => Ycrcreg[19].DATAIN
Y_crc_errors[20] => Ycrcreg[20].DATAIN
Y_crc_errors[21] => Ycrcreg[21].DATAIN
Y_crc_errors[22] => Ycrcreg[22].DATAIN
Y_crc_errors[23] => Ycrcreg[23].DATAIN
Y_crc_errors[24] => Ycrcreg[24].DATAIN
Y_crc_errors[25] => Ycrcreg[25].DATAIN
Y_crc_errors[26] => Ycrcreg[26].DATAIN
Y_crc_errors[27] => Ycrcreg[27].DATAIN
Y_crc_errors[28] => Ycrcreg[28].DATAIN
Y_crc_errors[29] => Ycrcreg[29].DATAIN
Y_crc_errors[30] => Ycrcreg[30].DATAIN
Y_crc_errors[31] => Ycrcreg[31].DATAIN
C_crc_errors[0] => Ccrcreg[0].DATAIN
C_crc_errors[1] => Ccrcreg[1].DATAIN
C_crc_errors[2] => Ccrcreg[2].DATAIN
C_crc_errors[3] => Ccrcreg[3].DATAIN
C_crc_errors[4] => Ccrcreg[4].DATAIN
C_crc_errors[5] => Ccrcreg[5].DATAIN
C_crc_errors[6] => Ccrcreg[6].DATAIN
C_crc_errors[7] => Ccrcreg[7].DATAIN
C_crc_errors[8] => Ccrcreg[8].DATAIN
C_crc_errors[9] => Ccrcreg[9].DATAIN
C_crc_errors[10] => Ccrcreg[10].DATAIN
C_crc_errors[11] => Ccrcreg[11].DATAIN
C_crc_errors[12] => Ccrcreg[12].DATAIN
C_crc_errors[13] => Ccrcreg[13].DATAIN
C_crc_errors[14] => Ccrcreg[14].DATAIN
C_crc_errors[15] => Ccrcreg[15].DATAIN
C_crc_errors[16] => Ccrcreg[16].DATAIN
C_crc_errors[17] => Ccrcreg[17].DATAIN
C_crc_errors[18] => Ccrcreg[18].DATAIN
C_crc_errors[19] => Ccrcreg[19].DATAIN
C_crc_errors[20] => Ccrcreg[20].DATAIN
C_crc_errors[21] => Ccrcreg[21].DATAIN
C_crc_errors[22] => Ccrcreg[22].DATAIN
C_crc_errors[23] => Ccrcreg[23].DATAIN
C_crc_errors[24] => Ccrcreg[24].DATAIN
C_crc_errors[25] => Ccrcreg[25].DATAIN
C_crc_errors[26] => Ccrcreg[26].DATAIN
C_crc_errors[27] => Ccrcreg[27].DATAIN
C_crc_errors[28] => Ccrcreg[28].DATAIN
C_crc_errors[29] => Ccrcreg[29].DATAIN
C_crc_errors[30] => Ccrcreg[30].DATAIN
C_crc_errors[31] => Ccrcreg[31].DATAIN


|hdvb0|autorate:u13a
clkout => lfi0.CLK
clkout => timer200ms[21].CLK
clkout => timer200ms[20].CLK
clkout => timer200ms[19].CLK
clkout => timer200ms[18].CLK
clkout => timer200ms[17].CLK
clkout => timer200ms[16].CLK
clkout => timer200ms[15].CLK
clkout => timer200ms[14].CLK
clkout => timer200ms[13].CLK
clkout => timer200ms[12].CLK
clkout => timer200ms[11].CLK
clkout => timer200ms[10].CLK
clkout => timer200ms[9].CLK
clkout => timer200ms[8].CLK
clkout => timer200ms[7].CLK
clkout => timer200ms[6].CLK
clkout => timer200ms[5].CLK
clkout => timer200ms[4].CLK
clkout => timer200ms[3].CLK
clkout => timer200ms[2].CLK
clkout => timer200ms[1].CLK
clkout => timer200ms[0].CLK
clkout => lficount[7].CLK
clkout => lficount[6].CLK
clkout => lficount[5].CLK
clkout => lficount[4].CLK
clkout => lficount[3].CLK
clkout => lficount[2].CLK
clkout => lficount[1].CLK
clkout => lficount[0].CLK
clkout => next_freq[1]~reg0.CLK
clkout => next_freq[0]~reg0.CLK
clkout => cd0.CLK
clkout => state~27.IN1
reset => process0~0.IN1
reset => process0~4.IN1
lfi => process0~3.IN1
lfi => lfi0.DATAIN
cd => cd0.DATAIN
freq[0] => equal~0.IN1
freq[0] => reduce_nor~2.IN1
freq[1] => equal~1.IN1
freq[1] => reduce_nor~2.IN0
next_freq[0] <= next_freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_freq[1] <= next_freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|autorate:u13b
clkout => lfi0.CLK
clkout => timer200ms[21].CLK
clkout => timer200ms[20].CLK
clkout => timer200ms[19].CLK
clkout => timer200ms[18].CLK
clkout => timer200ms[17].CLK
clkout => timer200ms[16].CLK
clkout => timer200ms[15].CLK
clkout => timer200ms[14].CLK
clkout => timer200ms[13].CLK
clkout => timer200ms[12].CLK
clkout => timer200ms[11].CLK
clkout => timer200ms[10].CLK
clkout => timer200ms[9].CLK
clkout => timer200ms[8].CLK
clkout => timer200ms[7].CLK
clkout => timer200ms[6].CLK
clkout => timer200ms[5].CLK
clkout => timer200ms[4].CLK
clkout => timer200ms[3].CLK
clkout => timer200ms[2].CLK
clkout => timer200ms[1].CLK
clkout => timer200ms[0].CLK
clkout => lficount[7].CLK
clkout => lficount[6].CLK
clkout => lficount[5].CLK
clkout => lficount[4].CLK
clkout => lficount[3].CLK
clkout => lficount[2].CLK
clkout => lficount[1].CLK
clkout => lficount[0].CLK
clkout => next_freq[1]~reg0.CLK
clkout => next_freq[0]~reg0.CLK
clkout => cd0.CLK
clkout => state~27.IN1
reset => process0~0.IN1
reset => process0~4.IN1
lfi => process0~3.IN1
lfi => lfi0.DATAIN
cd => cd0.DATAIN
freq[0] => equal~0.IN1
freq[0] => reduce_nor~2.IN1
freq[1] => equal~1.IN1
freq[1] => reduce_nor~2.IN0
next_freq[0] <= next_freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_freq[1] <= next_freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_core:u4a
rxclk => dscramrx:u1.rxclk
reset_n => dscramrx:u1.reset_n
DVB_select => dscramrx:u1.DVB_select
rxbypass => dscramrx:u1.bypass
SYNC_en => dscramrx:u1.SYNC_en
rxoe => dscramrx:u1.oe
data_in[9] => dscramrx:u1.data_in[9]
data_in[8] => dscramrx:u1.data_in[8]
data_in[7] => dscramrx:u1.data_in[7]
data_in[6] => dscramrx:u1.data_in[6]
data_in[5] => dscramrx:u1.data_in[5]
data_in[4] => dscramrx:u1.data_in[4]
data_in[3] => dscramrx:u1.data_in[3]
data_in[2] => dscramrx:u1.data_in[2]
data_in[1] => dscramrx:u1.data_in[1]
data_in[0] => dscramrx:u1.data_in[0]
rxdata_out[9] <= dscramrx:u1.data_out[9]
rxdata_out[8] <= dscramrx:u1.data_out[8]
rxdata_out[7] <= dscramrx:u1.data_out[7]
rxdata_out[6] <= dscramrx:u1.data_out[6]
rxdata_out[5] <= dscramrx:u1.data_out[5]
rxdata_out[4] <= dscramrx:u1.data_out[4]
rxdata_out[3] <= dscramrx:u1.data_out[3]
rxdata_out[2] <= dscramrx:u1.data_out[2]
rxdata_out[1] <= dscramrx:u1.data_out[1]
rxdata_out[0] <= dscramrx:u1.data_out[0]
SYNC_error <= dscramrx:u1.SYNC_error
RF <= dscramrx:u1.RF
AB <= dscramrx:u1.AB
H_SYNC <= dscramrx:u1.H_SYNC
txclk => scramtx:u2.txclk
DVB_EN => scramtx:u2.DVB_EN
trs_filt => scramtx:u2.trs_filt
ena_in => scramtx:u2.ena_in
enn_in => scramtx:u2.enn_in
SVS_en => scramtx:u2.SVS_en
SCD_en => scramtx:u2.SCD_en
txoe => scramtx:u2.oe
txbypass => scramtx:u2.bypass
data[9] => scramtx:u2.data[9]
data[8] => scramtx:u2.data[8]
data[7] => scramtx:u2.data[7]
data[6] => scramtx:u2.data[6]
data[5] => scramtx:u2.data[5]
data[4] => scramtx:u2.data[4]
data[3] => scramtx:u2.data[3]
data[2] => scramtx:u2.data[2]
data[1] => scramtx:u2.data[1]
data[0] => scramtx:u2.data[0]
trs_out <= scramtx:u2.trs_out
ena_out <= scramtx:u2.ena_out
txdata_out[9] <= scramtx:u2.data_out[9]
txdata_out[8] <= scramtx:u2.data_out[8]
txdata_out[7] <= scramtx:u2.data_out[7]
txdata_out[6] <= scramtx:u2.data_out[6]
txdata_out[5] <= scramtx:u2.data_out[5]
txdata_out[4] <= scramtx:u2.data_out[4]
txdata_out[3] <= scramtx:u2.data_out[3]
txdata_out[2] <= scramtx:u2.data_out[2]
txdata_out[1] <= scramtx:u2.data_out[1]
txdata_out[0] <= scramtx:u2.data_out[0]


|hdvb0|smpte_core:u4a|dscramrx:u1
rxclk => in_reg[1].CLK
rxclk => in_reg[2].CLK
rxclk => in_reg[3].CLK
rxclk => in_reg[4].CLK
rxclk => in_reg[5].CLK
rxclk => in_reg[6].CLK
rxclk => in_reg[7].CLK
rxclk => in_reg[8].CLK
rxclk => in_reg[9].CLK
rxclk => in_reg[10].CLK
rxclk => nrz_reg[0].CLK
rxclk => nrz_reg[1].CLK
rxclk => nrz_reg[2].CLK
rxclk => nrz_reg[3].CLK
rxclk => nrz_reg[4].CLK
rxclk => nrz_reg[5].CLK
rxclk => nrz_reg[6].CLK
rxclk => nrz_reg[7].CLK
rxclk => nrz_reg[8].CLK
rxclk => nrz_reg[9].CLK
rxclk => d0[1].CLK
rxclk => d0[2].CLK
rxclk => d0[3].CLK
rxclk => d0[4].CLK
rxclk => d0[5].CLK
rxclk => d0[6].CLK
rxclk => d0[7].CLK
rxclk => d0[8].CLK
rxclk => d0[9].CLK
rxclk => d0[0].CLK
rxclk => d1[1].CLK
rxclk => d1[2].CLK
rxclk => d1[3].CLK
rxclk => d1[4].CLK
rxclk => d1[5].CLK
rxclk => d1[6].CLK
rxclk => d1[7].CLK
rxclk => d1[8].CLK
rxclk => d1[9].CLK
rxclk => dout[0].CLK
rxclk => dout[1].CLK
rxclk => dout[2].CLK
rxclk => dout[3].CLK
rxclk => dout[4].CLK
rxclk => dout[5].CLK
rxclk => dout[6].CLK
rxclk => dout[7].CLK
rxclk => dout[8].CLK
rxclk => dout[9].CLK
rxclk => p5[0].CLK
rxclk => p5[1].CLK
rxclk => p5[2].CLK
rxclk => p5[3].CLK
rxclk => p5[4].CLK
rxclk => p5[5].CLK
rxclk => p5[6].CLK
rxclk => p5[7].CLK
rxclk => p5[8].CLK
rxclk => p5[9].CLK
rxclk => p4[0].CLK
rxclk => p4[1].CLK
rxclk => p4[2].CLK
rxclk => p4[3].CLK
rxclk => p4[4].CLK
rxclk => p4[5].CLK
rxclk => p4[6].CLK
rxclk => p4[7].CLK
rxclk => p4[8].CLK
rxclk => p4[9].CLK
rxclk => p3[0].CLK
rxclk => p3[1].CLK
rxclk => p3[2].CLK
rxclk => p3[3].CLK
rxclk => p3[4].CLK
rxclk => p3[5].CLK
rxclk => p3[6].CLK
rxclk => p3[7].CLK
rxclk => p3[8].CLK
rxclk => p3[9].CLK
rxclk => p2[0].CLK
rxclk => p2[1].CLK
rxclk => p2[2].CLK
rxclk => p2[3].CLK
rxclk => p2[4].CLK
rxclk => p2[5].CLK
rxclk => p2[6].CLK
rxclk => p2[7].CLK
rxclk => p2[8].CLK
rxclk => p2[9].CLK
rxclk => SYNC.CLK
rxclk => offset2[3].CLK
rxclk => offset2[2].CLK
rxclk => offset2[1].CLK
rxclk => offset2[0].CLK
rxclk => offset3[3].CLK
rxclk => offset3[2].CLK
rxclk => offset3[1].CLK
rxclk => offset3[0].CLK
rxclk => offset4[3].CLK
rxclk => offset4[2].CLK
rxclk => offset4[1].CLK
rxclk => offset4[0].CLK
rxclk => SYNC_flag.CLK
rxclk => SYNC_err.CLK
rxclk => port_sel:ABsel.rxclk
rxclk => in_reg[0].CLK
reset_n => SYNC.ACLR
reset_n => offset2[3].ENA
reset_n => offset2[2].ENA
reset_n => offset2[1].ENA
reset_n => offset2[0].ENA
reset_n => offset3[3].ENA
reset_n => offset3[2].ENA
reset_n => offset3[1].ENA
reset_n => offset3[0].ENA
reset_n => SYNC_err.ENA
DVB_select => port_sel:ABsel.enable
DVB_select => dout~0.OUTPUTSELECT
DVB_select => dout~1.OUTPUTSELECT
DVB_select => dout~2.OUTPUTSELECT
DVB_select => dout~3.OUTPUTSELECT
DVB_select => dout~4.OUTPUTSELECT
DVB_select => dout~5.OUTPUTSELECT
DVB_select => dout~6.OUTPUTSELECT
DVB_select => dout~7.OUTPUTSELECT
DVB_select => dout~8.OUTPUTSELECT
DVB_select => dout~9.OUTPUTSELECT
DVB_select => RF~0.DATAIN
bypass => d0~0.OUTPUTSELECT
bypass => d1~0.OUTPUTSELECT
bypass => d1~1.OUTPUTSELECT
bypass => d1~2.OUTPUTSELECT
bypass => d1~3.OUTPUTSELECT
bypass => d1~4.OUTPUTSELECT
bypass => d1~5.OUTPUTSELECT
bypass => d1~6.OUTPUTSELECT
bypass => d1~7.OUTPUTSELECT
bypass => d1~8.OUTPUTSELECT
SYNC_en => offs1~2.IN0
oe => data_out~1.OE
oe => data_out~3.OE
oe => data_out~5.OE
oe => data_out~7.OE
oe => data_out~9.OE
oe => data_out~11.OE
oe => data_out~13.OE
oe => data_out~15.OE
oe => data_out~17.OE
oe => data_out~19.OE
oe => RF~1.OE
oe => SYNC_error~1.OE
oe => AB~1.OE
data_in[9] => in_reg[10].DATAIN
data_in[8] => in_reg[9].DATAIN
data_in[7] => in_reg[8].DATAIN
data_in[6] => in_reg[7].DATAIN
data_in[5] => in_reg[6].DATAIN
data_in[4] => in_reg[5].DATAIN
data_in[3] => in_reg[4].DATAIN
data_in[2] => in_reg[3].DATAIN
data_in[1] => in_reg[2].DATAIN
data_in[0] => in_reg[1].DATAIN
data_out[9] <= data_out~19.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out~17.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out~15.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out~13.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out~11.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out~9.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out~7.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out~5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out~3.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out~1.DB_MAX_OUTPUT_PORT_TYPE
SYNC_error <= SYNC_error~1.DB_MAX_OUTPUT_PORT_TYPE
RF <= RF~1.DB_MAX_OUTPUT_PORT_TYPE
AB <= AB~1.DB_MAX_OUTPUT_PORT_TYPE
H_SYNC <= SYNC.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_core:u4a|dscramrx:u1|port_sel:ABsel
rxclk => cnt[3].CLK
rxclk => cnt[2].CLK
rxclk => cnt[1].CLK
rxclk => cnt[0].CLK
rxclk => A_B~reg0.CLK
rxclk => s_state~13.IN1
enable => ctr_en.IN0
enable => sel_out~0.IN1
enable => s_state~0.OUTPUTSELECT
enable => s_state~1.OUTPUTSELECT
enable => s_state~4.OUTPUTSELECT
enable => s_state~5.OUTPUTSELECT
enable => Select~0.IN8
enable => s_state~6.OUTPUTSELECT
enable => s_state~7.OUTPUTSELECT
enable => Select~0.IN9
enable => s_state~10.OUTPUTSELECT
enable => s_state~11.OUTPUTSELECT
enable => Select~0.IN10
enable => Select~0.IN11
reg_data[9] => s_state~7.DATAA
reg_data[9] => s_state~8.OUTPUTSELECT
reg_data[9] => s_state~9.OUTPUTSELECT
reg_data[9] => ctr_reset~0.IN1
reg_data[9] => ctr_reset~2.IN1
reg_data[9] => ctr_reset~4.IN1
reg_data[9] => s_state~6.DATAA
reg_data[8] => reduce_nor~1.IN0
reg_data[7] => reduce_nor~1.IN1
reg_data[6] => reduce_nor~1.IN2
reg_data[5] => ~NO_FANOUT~
reg_data[4] => reduce_nor~0.IN1
reg_data[3] => reduce_nor~0.IN2
reg_data[2] => reduce_nor~0.IN0
reg_data[2] => sync~0.IN0
reg_data[1] => sync~0.IN1
reg_data[1] => reduce_nor~0.IN3
reg_data[0] => sync.IN0
reg_data[0] => ctr_en~0.IN1
reg_data[0] => ctr_en~2.IN1
reg_data[0] => ctr_en~4.IN1
A_B <= A_B~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_core:u4a|scramtx:u2
txclk => iregA[1].CLK
txclk => iregA[2].CLK
txclk => iregA[3].CLK
txclk => iregA[4].CLK
txclk => iregA[5].CLK
txclk => iregA[6].CLK
txclk => iregA[7].CLK
txclk => iregA[8].CLK
txclk => iregA[9].CLK
txclk => enn2.CLK
txclk => enn1.CLK
txclk => ena1.CLK
txclk => svsen.CLK
txclk => scden.CLK
txclk => DVB_enl.CLK
txclk => trs_filtl.CLK
txclk => bypassl.CLK
txclk => trs.CLK
txclk => scrData[0].CLK
txclk => scrData[1].CLK
txclk => scrData[2].CLK
txclk => scrData[3].CLK
txclk => scrData[4].CLK
txclk => scrData[5].CLK
txclk => scrData[6].CLK
txclk => scrData[7].CLK
txclk => scrData[8].CLK
txclk => scrData[9].CLK
txclk => nrzi2[0].CLK
txclk => nrzi2[1].CLK
txclk => nrzi2[2].CLK
txclk => nrzi2[3].CLK
txclk => nrzi2[4].CLK
txclk => nrzi2[5].CLK
txclk => nrzi2[6].CLK
txclk => nrzi2[7].CLK
txclk => nrzi2[8].CLK
txclk => nrzi2[9].CLK
txclk => nrzi1[0].CLK
txclk => nrzi1[1].CLK
txclk => nrzi1[2].CLK
txclk => nrzi1[3].CLK
txclk => nrzi1[4].CLK
txclk => nrzi1[5].CLK
txclk => nrzi1[6].CLK
txclk => nrzi1[7].CLK
txclk => nrzi1[8].CLK
txclk => nrzi1[9].CLK
txclk => dout[0].CLK
txclk => dout[1].CLK
txclk => dout[2].CLK
txclk => dout[3].CLK
txclk => dout[4].CLK
txclk => dout[5].CLK
txclk => dout[6].CLK
txclk => dout[7].CLK
txclk => dout[8].CLK
txclk => dout[9].CLK
txclk => ena.CLK
txclk => iregA[0].CLK
DVB_EN => DVB_enl.DATAIN
trs_filt => trs_filtl.DATAIN
ena_in => ena1.DATAIN
enn_in => enn1.DATAIN
SVS_en => svsen.DATAIN
SCD_en => scden.DATAIN
oe => ena_out~1.OE
oe => trs_out~1.OE
oe => data_out~1.OE
oe => data_out~3.OE
oe => data_out~5.OE
oe => data_out~7.OE
oe => data_out~9.OE
oe => data_out~11.OE
oe => data_out~13.OE
oe => data_out~15.OE
oe => data_out~17.OE
oe => data_out~19.OE
bypass => bypassl.DATAIN
data[9] => iregA[9].DATAIN
data[8] => iregA[8].DATAIN
data[7] => iregA[7].DATAIN
data[6] => iregA[6].DATAIN
data[5] => iregA[5].DATAIN
data[4] => iregA[4].DATAIN
data[3] => iregA[3].DATAIN
data[2] => iregA[2].DATAIN
data[1] => iregA[1].DATAIN
data[0] => iregA[0].DATAIN
trs_out <= trs_out~1.DB_MAX_OUTPUT_PORT_TYPE
ena_out <= ena_out~1.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out~19.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out~17.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out~15.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out~13.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out~11.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out~9.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out~7.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out~5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out~3.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out~1.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|video_detect:U11A
clk => fdata_in[8].CLK
clk => fdata_in[7].CLK
clk => fdata_in[6].CLK
clk => fdata_in[5].CLK
clk => fdata_in[4].CLK
clk => fdata_in[3].CLK
clk => fdata_in[2].CLK
clk => fdata_in[1].CLK
clk => fdata_in[0].CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => video_type[2].CLK
clk => video_type[1].CLK
clk => video_type[0].CLK
clk => old_f.CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => trs_errors[1].CLK
clk => trs_errors[0].CLK
clk => f.CLK
clk => fdata_in[9].CLK
clk => state~7.IN1
reset => count[11].ACLR
reset => count[10].ACLR
reset => count[9].ACLR
reset => count[8].ACLR
reset => count[7].ACLR
reset => count[6].ACLR
reset => count[5].ACLR
reset => count[4].ACLR
reset => count[3].ACLR
reset => count[2].ACLR
reset => count[1].ACLR
reset => count[0].ACLR
reset => video_type[2].PRESET
reset => video_type[1].PRESET
reset => video_type[0].PRESET
reset => old_f.ENA
reset => linecount[9].ENA
reset => linecount[8].ENA
reset => linecount[7].ENA
reset => linecount[6].ENA
reset => linecount[5].ENA
reset => linecount[4].ENA
reset => linecount[3].ENA
reset => linecount[2].ENA
reset => linecount[1].ENA
reset => linecount[0].ENA
reset => trs_errors[1].ENA
reset => trs_errors[0].ENA
reset => f.ENA
reset => state~8.IN1
data_in[0] => LessThan~0.IN20
data_in[0] => fdata_in~9.DATAA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => LessThan~0.IN19
data_in[1] => fdata_in~8.DATAA
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => LessThan~0.IN18
data_in[2] => fdata_in~7.DATAA
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => LessThan~0.IN17
data_in[3] => fdata_in~6.DATAA
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => LessThan~0.IN16
data_in[4] => fdata_in~5.DATAA
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => LessThan~0.IN15
data_in[5] => fdata_in~4.DATAA
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => LessThan~0.IN14
data_in[6] => fdata_in~3.DATAA
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => LessThan~0.IN13
data_in[7] => fdata_in~2.DATAA
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => LessThan~0.IN12
data_in[8] => fdata_in~1.DATAA
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => LessThan~0.IN11
data_in[9] => fdata_in~0.DATAA
data_in[9] => data_out[9]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
count_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
count_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
count_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
count_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
count_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
count_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
count_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
count_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
count_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
count_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
count_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
video_type_out[0] <= video_type[0].DB_MAX_OUTPUT_PORT_TYPE
video_type_out[1] <= video_type[1].DB_MAX_OUTPUT_PORT_TYPE
video_type_out[2] <= video_type[2].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[0] <= linecount[0].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[1] <= linecount[1].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[2] <= linecount[2].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[3] <= linecount[3].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[4] <= linecount[4].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[5] <= linecount[5].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[6] <= linecount[6].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[7] <= linecount[7].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[8] <= linecount[8].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[9] <= linecount[9].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|edh:U12A
clk => f_crc[14].CLK
clk => f_crc[13].CLK
clk => f_crc[12].CLK
clk => f_crc[11].CLK
clk => f_crc[10].CLK
clk => f_crc[9].CLK
clk => f_crc[8].CLK
clk => f_crc[7].CLK
clk => f_crc[6].CLK
clk => f_crc[5].CLK
clk => f_crc[4].CLK
clk => f_crc[3].CLK
clk => f_crc[2].CLK
clk => f_crc[1].CLK
clk => f_crc[0].CLK
clk => a_crc[15].CLK
clk => a_crc[14].CLK
clk => a_crc[13].CLK
clk => a_crc[12].CLK
clk => a_crc[11].CLK
clk => a_crc[10].CLK
clk => a_crc[9].CLK
clk => a_crc[8].CLK
clk => a_crc[7].CLK
clk => a_crc[6].CLK
clk => a_crc[5].CLK
clk => a_crc[4].CLK
clk => a_crc[3].CLK
clk => a_crc[2].CLK
clk => a_crc[1].CLK
clk => a_crc[0].CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => edh_detected.CLK
clk => rx_acrc[15].CLK
clk => rx_acrc[14].CLK
clk => rx_acrc[13].CLK
clk => rx_acrc[12].CLK
clk => rx_acrc[11].CLK
clk => rx_acrc[10].CLK
clk => rx_acrc[9].CLK
clk => rx_acrc[8].CLK
clk => rx_acrc[7].CLK
clk => rx_acrc[6].CLK
clk => rx_acrc[5].CLK
clk => rx_acrc[4].CLK
clk => rx_acrc[3].CLK
clk => rx_acrc[2].CLK
clk => rx_acrc[1].CLK
clk => rx_acrc[0].CLK
clk => rx_fcrc[15].CLK
clk => rx_fcrc[14].CLK
clk => rx_fcrc[13].CLK
clk => rx_fcrc[12].CLK
clk => rx_fcrc[11].CLK
clk => rx_fcrc[10].CLK
clk => rx_fcrc[9].CLK
clk => rx_fcrc[8].CLK
clk => rx_fcrc[7].CLK
clk => rx_fcrc[6].CLK
clk => rx_fcrc[5].CLK
clk => rx_fcrc[4].CLK
clk => rx_fcrc[3].CLK
clk => rx_fcrc[2].CLK
clk => rx_fcrc[1].CLK
clk => rx_fcrc[0].CLK
clk => inc_acrc_errors.CLK
clk => inc_fcrc_errors.CLK
clk => acrc_errors[7]~reg0.CLK
clk => acrc_errors[6]~reg0.CLK
clk => acrc_errors[5]~reg0.CLK
clk => acrc_errors[4]~reg0.CLK
clk => acrc_errors[3]~reg0.CLK
clk => acrc_errors[2]~reg0.CLK
clk => acrc_errors[1]~reg0.CLK
clk => acrc_errors[0]~reg0.CLK
clk => fcrc_errors[7]~reg0.CLK
clk => fcrc_errors[6]~reg0.CLK
clk => fcrc_errors[5]~reg0.CLK
clk => fcrc_errors[4]~reg0.CLK
clk => fcrc_errors[3]~reg0.CLK
clk => fcrc_errors[2]~reg0.CLK
clk => fcrc_errors[1]~reg0.CLK
clk => fcrc_errors[0]~reg0.CLK
clk => read_acrc_errors0.CLK
clk => read_fcrc_errors0.CLK
clk => f_crc[15].CLK
enable => f_crc[14].ACLR
enable => f_crc[13].ACLR
enable => f_crc[12].ACLR
enable => f_crc[11].ACLR
enable => f_crc[10].ACLR
enable => f_crc[9].ACLR
enable => f_crc[8].ACLR
enable => f_crc[7].ACLR
enable => f_crc[6].ACLR
enable => f_crc[5].ACLR
enable => f_crc[4].ACLR
enable => f_crc[3].ACLR
enable => f_crc[2].ACLR
enable => f_crc[1].ACLR
enable => f_crc[0].ACLR
enable => a_crc[15].ACLR
enable => a_crc[14].ACLR
enable => a_crc[13].ACLR
enable => a_crc[12].ACLR
enable => a_crc[11].ACLR
enable => a_crc[10].ACLR
enable => a_crc[9].ACLR
enable => a_crc[8].ACLR
enable => a_crc[7].ACLR
enable => a_crc[6].ACLR
enable => a_crc[5].ACLR
enable => a_crc[4].ACLR
enable => a_crc[3].ACLR
enable => a_crc[2].ACLR
enable => a_crc[1].ACLR
enable => a_crc[0].ACLR
enable => acrc_errors[6]~reg0.ACLR
enable => f_crc[15].ACLR
enable => acrc_errors[5]~reg0.ACLR
enable => acrc_errors[4]~reg0.ACLR
enable => acrc_errors[3]~reg0.ACLR
enable => acrc_errors[2]~reg0.ACLR
enable => acrc_errors[1]~reg0.ACLR
enable => acrc_errors[0]~reg0.ACLR
enable => fcrc_errors[7]~reg0.ACLR
enable => fcrc_errors[6]~reg0.ACLR
enable => fcrc_errors[5]~reg0.ACLR
enable => fcrc_errors[4]~reg0.ACLR
enable => fcrc_errors[3]~reg0.ACLR
enable => fcrc_errors[2]~reg0.ACLR
enable => fcrc_errors[1]~reg0.ACLR
enable => fcrc_errors[0]~reg0.ACLR
enable => read_acrc_errors0.ACLR
enable => read_fcrc_errors0.ACLR
enable => acrc_errors[7]~reg0.ACLR
data_in[0] => LessThan~0.IN20
data_in[0] => fdata_in[0].DATAA
data_in[0] => data_out~9.DATAA
data_in[0] => data_out~19.DATAA
data_in[0] => data_out~29.DATAA
data_in[0] => data_out~39.DATAA
data_in[0] => data_out~49.DATAA
data_in[0] => data_out~59.DATAA
data_in[0] => Mux~9.IN0
data_in[0] => Mux~9.IN1
data_in[1] => LessThan~0.IN19
data_in[1] => fdata_in[1].DATAA
data_in[1] => data_out~8.DATAA
data_in[1] => data_out~18.DATAA
data_in[1] => data_out~28.DATAA
data_in[1] => data_out~38.DATAA
data_in[1] => data_out~48.DATAA
data_in[1] => data_out~58.DATAA
data_in[1] => Mux~8.IN0
data_in[1] => Mux~8.IN1
data_in[2] => LessThan~0.IN18
data_in[2] => fdata_in[2].DATAA
data_in[2] => data_out~7.DATAA
data_in[2] => data_out~17.DATAA
data_in[2] => data_out~27.DATAA
data_in[2] => data_out~37.DATAA
data_in[2] => data_out~47.DATAA
data_in[2] => data_out~57.DATAA
data_in[2] => Mux~7.IN0
data_in[2] => Mux~7.IN1
data_in[2] => rx_acrc[12].DATAIN
data_in[2] => rx_acrc[6].DATAIN
data_in[2] => rx_acrc[0].DATAIN
data_in[2] => rx_fcrc[12].DATAIN
data_in[2] => rx_fcrc[6].DATAIN
data_in[2] => rx_fcrc[0].DATAIN
data_in[3] => LessThan~0.IN17
data_in[3] => fdata_in[3].DATAA
data_in[3] => data_out~6.DATAA
data_in[3] => data_out~16.DATAA
data_in[3] => data_out~26.DATAA
data_in[3] => data_out~36.DATAA
data_in[3] => data_out~46.DATAA
data_in[3] => data_out~56.DATAA
data_in[3] => Mux~6.IN0
data_in[3] => Mux~6.IN1
data_in[3] => rx_acrc[13].DATAIN
data_in[3] => rx_acrc[7].DATAIN
data_in[3] => rx_acrc[1].DATAIN
data_in[3] => rx_fcrc[13].DATAIN
data_in[3] => rx_fcrc[7].DATAIN
data_in[3] => rx_fcrc[1].DATAIN
data_in[4] => LessThan~0.IN16
data_in[4] => fdata_in[4].DATAA
data_in[4] => data_out~5.DATAA
data_in[4] => data_out~15.DATAA
data_in[4] => data_out~25.DATAA
data_in[4] => data_out~35.DATAA
data_in[4] => data_out~45.DATAA
data_in[4] => data_out~55.DATAA
data_in[4] => Mux~5.IN0
data_in[4] => Mux~5.IN1
data_in[4] => rx_acrc[14].DATAIN
data_in[4] => rx_acrc[8].DATAIN
data_in[4] => rx_acrc[2].DATAIN
data_in[4] => rx_fcrc[14].DATAIN
data_in[4] => rx_fcrc[8].DATAIN
data_in[4] => rx_fcrc[2].DATAIN
data_in[5] => LessThan~0.IN15
data_in[5] => fdata_in[5].DATAA
data_in[5] => data_out~4.DATAA
data_in[5] => data_out~14.DATAA
data_in[5] => data_out~24.DATAA
data_in[5] => data_out~34.DATAA
data_in[5] => data_out~44.DATAA
data_in[5] => data_out~54.DATAA
data_in[5] => Mux~4.IN0
data_in[5] => Mux~4.IN1
data_in[5] => rx_acrc[15].DATAIN
data_in[5] => rx_acrc[9].DATAIN
data_in[5] => rx_acrc[3].DATAIN
data_in[5] => rx_fcrc[15].DATAIN
data_in[5] => rx_fcrc[9].DATAIN
data_in[5] => rx_fcrc[3].DATAIN
data_in[6] => LessThan~0.IN14
data_in[6] => fdata_in[6].DATAA
data_in[6] => data_out~3.DATAA
data_in[6] => data_out~13.DATAA
data_in[6] => data_out~23.DATAA
data_in[6] => data_out~33.DATAA
data_in[6] => data_out~43.DATAA
data_in[6] => data_out~53.DATAA
data_in[6] => Mux~3.IN0
data_in[6] => Mux~3.IN1
data_in[6] => rx_acrc[10].DATAIN
data_in[6] => rx_acrc[4].DATAIN
data_in[6] => rx_fcrc[10].DATAIN
data_in[6] => rx_fcrc[4].DATAIN
data_in[7] => LessThan~0.IN13
data_in[7] => fdata_in[7].DATAA
data_in[7] => data_out~2.DATAA
data_in[7] => data_out~12.DATAA
data_in[7] => data_out~22.DATAA
data_in[7] => data_out~32.DATAA
data_in[7] => data_out~42.DATAA
data_in[7] => data_out~52.DATAA
data_in[7] => Mux~2.IN0
data_in[7] => Mux~2.IN1
data_in[7] => rx_acrc[11].DATAIN
data_in[7] => rx_acrc[5].DATAIN
data_in[7] => rx_fcrc[11].DATAIN
data_in[7] => rx_fcrc[5].DATAIN
data_in[8] => LessThan~0.IN12
data_in[8] => fdata_in[8].DATAA
data_in[8] => data_out~1.DATAA
data_in[8] => data_out~11.DATAA
data_in[8] => data_out~21.DATAA
data_in[8] => data_out~31.DATAA
data_in[8] => data_out~41.DATAA
data_in[8] => data_out~51.DATAA
data_in[8] => Mux~1.IN0
data_in[8] => Mux~1.IN1
data_in[9] => LessThan~0.IN11
data_in[9] => fdata_in[9].DATAA
data_in[9] => data_out~0.DATAA
data_in[9] => data_out~10.DATAA
data_in[9] => data_out~20.DATAA
data_in[9] => data_out~30.DATAA
data_in[9] => data_out~40.DATAA
data_in[9] => data_out~50.DATAA
data_in[9] => Mux~0.IN0
data_in[9] => Mux~0.IN1
linecount[0] => reduce_nor~0.IN9
linecount[0] => LessThan~5.IN20
linecount[0] => LessThan~6.IN20
linecount[0] => LessThan~7.IN20
linecount[0] => LessThan~8.IN20
linecount[0] => reduce_nor~1.IN9
linecount[0] => LessThan~9.IN20
linecount[0] => LessThan~10.IN20
linecount[0] => LessThan~11.IN20
linecount[0] => LessThan~12.IN20
linecount[0] => LessThan~13.IN20
linecount[0] => LessThan~14.IN20
linecount[0] => LessThan~15.IN20
linecount[0] => LessThan~16.IN20
linecount[0] => LessThan~17.IN20
linecount[0] => reduce_nor~3.IN9
linecount[0] => LessThan~20.IN20
linecount[0] => LessThan~21.IN20
linecount[0] => LessThan~22.IN20
linecount[0] => LessThan~23.IN20
linecount[0] => LessThan~24.IN20
linecount[0] => reduce_nor~7.IN9
linecount[0] => reduce_nor~9.IN9
linecount[0] => reduce_nor~8.IN9
linecount[0] => reduce_nor~6.IN9
linecount[0] => reduce_nor~4.IN9
linecount[0] => reduce_nor~2.IN9
linecount[1] => reduce_nor~0.IN8
linecount[1] => LessThan~5.IN19
linecount[1] => LessThan~6.IN19
linecount[1] => LessThan~7.IN19
linecount[1] => LessThan~8.IN19
linecount[1] => reduce_nor~1.IN8
linecount[1] => LessThan~9.IN19
linecount[1] => LessThan~10.IN19
linecount[1] => LessThan~11.IN19
linecount[1] => LessThan~12.IN19
linecount[1] => LessThan~13.IN19
linecount[1] => LessThan~14.IN19
linecount[1] => LessThan~15.IN19
linecount[1] => LessThan~16.IN19
linecount[1] => LessThan~17.IN19
linecount[1] => reduce_nor~3.IN8
linecount[1] => reduce_nor~4.IN8
linecount[1] => LessThan~20.IN19
linecount[1] => LessThan~21.IN19
linecount[1] => LessThan~22.IN19
linecount[1] => LessThan~23.IN19
linecount[1] => LessThan~24.IN19
linecount[1] => reduce_nor~6.IN8
linecount[1] => reduce_nor~7.IN8
linecount[1] => reduce_nor~8.IN8
linecount[1] => reduce_nor~9.IN8
linecount[1] => reduce_nor~2.IN8
linecount[2] => reduce_nor~0.IN7
linecount[2] => LessThan~5.IN18
linecount[2] => LessThan~6.IN18
linecount[2] => LessThan~7.IN18
linecount[2] => LessThan~8.IN18
linecount[2] => reduce_nor~2.IN7
linecount[2] => LessThan~9.IN18
linecount[2] => LessThan~10.IN18
linecount[2] => LessThan~11.IN18
linecount[2] => LessThan~12.IN18
linecount[2] => LessThan~13.IN18
linecount[2] => LessThan~14.IN18
linecount[2] => LessThan~15.IN18
linecount[2] => LessThan~16.IN18
linecount[2] => LessThan~17.IN18
linecount[2] => reduce_nor~3.IN7
linecount[2] => reduce_nor~4.IN7
linecount[2] => LessThan~20.IN18
linecount[2] => LessThan~21.IN18
linecount[2] => LessThan~22.IN18
linecount[2] => LessThan~23.IN18
linecount[2] => LessThan~24.IN18
linecount[2] => reduce_nor~6.IN7
linecount[2] => reduce_nor~7.IN7
linecount[2] => reduce_nor~8.IN7
linecount[2] => reduce_nor~9.IN7
linecount[2] => reduce_nor~1.IN7
linecount[3] => reduce_nor~0.IN6
linecount[3] => LessThan~5.IN17
linecount[3] => LessThan~6.IN17
linecount[3] => LessThan~7.IN17
linecount[3] => LessThan~8.IN17
linecount[3] => reduce_nor~2.IN6
linecount[3] => LessThan~9.IN17
linecount[3] => LessThan~10.IN17
linecount[3] => LessThan~11.IN17
linecount[3] => LessThan~12.IN17
linecount[3] => LessThan~13.IN17
linecount[3] => LessThan~14.IN17
linecount[3] => LessThan~15.IN17
linecount[3] => LessThan~16.IN17
linecount[3] => LessThan~17.IN17
linecount[3] => reduce_nor~4.IN6
linecount[3] => LessThan~20.IN17
linecount[3] => LessThan~21.IN17
linecount[3] => LessThan~22.IN17
linecount[3] => LessThan~23.IN17
linecount[3] => LessThan~24.IN17
linecount[3] => reduce_nor~7.IN6
linecount[3] => reduce_nor~8.IN6
linecount[3] => reduce_nor~9.IN6
linecount[3] => reduce_nor~6.IN6
linecount[3] => reduce_nor~3.IN6
linecount[3] => reduce_nor~1.IN6
linecount[4] => reduce_nor~0.IN5
linecount[4] => LessThan~5.IN16
linecount[4] => LessThan~6.IN16
linecount[4] => LessThan~7.IN16
linecount[4] => LessThan~8.IN16
linecount[4] => reduce_nor~1.IN5
linecount[4] => LessThan~9.IN16
linecount[4] => LessThan~10.IN16
linecount[4] => LessThan~11.IN16
linecount[4] => LessThan~12.IN16
linecount[4] => LessThan~13.IN16
linecount[4] => LessThan~14.IN16
linecount[4] => LessThan~15.IN16
linecount[4] => LessThan~16.IN16
linecount[4] => LessThan~17.IN16
linecount[4] => reduce_nor~3.IN5
linecount[4] => reduce_nor~4.IN5
linecount[4] => LessThan~20.IN16
linecount[4] => LessThan~21.IN16
linecount[4] => LessThan~22.IN16
linecount[4] => LessThan~23.IN16
linecount[4] => LessThan~24.IN16
linecount[4] => reduce_nor~6.IN5
linecount[4] => reduce_nor~8.IN5
linecount[4] => reduce_nor~9.IN5
linecount[4] => reduce_nor~7.IN5
linecount[4] => reduce_nor~2.IN5
linecount[5] => reduce_nor~0.IN4
linecount[5] => LessThan~5.IN15
linecount[5] => LessThan~6.IN15
linecount[5] => LessThan~7.IN15
linecount[5] => LessThan~8.IN15
linecount[5] => reduce_nor~1.IN4
linecount[5] => reduce_nor~2.IN4
linecount[5] => LessThan~9.IN15
linecount[5] => LessThan~10.IN15
linecount[5] => LessThan~11.IN15
linecount[5] => LessThan~12.IN15
linecount[5] => LessThan~13.IN15
linecount[5] => LessThan~14.IN15
linecount[5] => LessThan~15.IN15
linecount[5] => LessThan~16.IN15
linecount[5] => LessThan~17.IN15
linecount[5] => reduce_nor~3.IN4
linecount[5] => reduce_nor~4.IN4
linecount[5] => LessThan~20.IN15
linecount[5] => LessThan~21.IN15
linecount[5] => LessThan~22.IN15
linecount[5] => LessThan~23.IN15
linecount[5] => LessThan~24.IN15
linecount[5] => reduce_nor~6.IN4
linecount[5] => reduce_nor~7.IN4
linecount[5] => reduce_nor~8.IN4
linecount[5] => reduce_nor~9.IN4
linecount[6] => reduce_nor~0.IN3
linecount[6] => LessThan~5.IN14
linecount[6] => LessThan~6.IN14
linecount[6] => LessThan~7.IN14
linecount[6] => LessThan~8.IN14
linecount[6] => reduce_nor~1.IN3
linecount[6] => reduce_nor~2.IN3
linecount[6] => LessThan~9.IN14
linecount[6] => LessThan~10.IN14
linecount[6] => LessThan~11.IN14
linecount[6] => LessThan~12.IN14
linecount[6] => LessThan~13.IN14
linecount[6] => LessThan~14.IN14
linecount[6] => LessThan~15.IN14
linecount[6] => LessThan~16.IN14
linecount[6] => LessThan~17.IN14
linecount[6] => reduce_nor~3.IN3
linecount[6] => LessThan~20.IN14
linecount[6] => LessThan~21.IN14
linecount[6] => LessThan~22.IN14
linecount[6] => LessThan~23.IN14
linecount[6] => LessThan~24.IN14
linecount[6] => reduce_nor~6.IN3
linecount[6] => reduce_nor~7.IN3
linecount[6] => reduce_nor~8.IN3
linecount[6] => reduce_nor~9.IN3
linecount[6] => reduce_nor~4.IN3
linecount[7] => reduce_nor~0.IN2
linecount[7] => LessThan~5.IN13
linecount[7] => LessThan~6.IN13
linecount[7] => LessThan~7.IN13
linecount[7] => LessThan~8.IN13
linecount[7] => reduce_nor~1.IN2
linecount[7] => reduce_nor~2.IN2
linecount[7] => LessThan~9.IN13
linecount[7] => LessThan~10.IN13
linecount[7] => LessThan~11.IN13
linecount[7] => LessThan~12.IN13
linecount[7] => LessThan~13.IN13
linecount[7] => LessThan~14.IN13
linecount[7] => LessThan~15.IN13
linecount[7] => LessThan~16.IN13
linecount[7] => LessThan~17.IN13
linecount[7] => reduce_nor~3.IN2
linecount[7] => reduce_nor~4.IN2
linecount[7] => LessThan~20.IN13
linecount[7] => LessThan~21.IN13
linecount[7] => LessThan~22.IN13
linecount[7] => LessThan~23.IN13
linecount[7] => LessThan~24.IN13
linecount[7] => reduce_nor~6.IN2
linecount[7] => reduce_nor~7.IN2
linecount[7] => reduce_nor~8.IN2
linecount[7] => reduce_nor~9.IN2
linecount[8] => reduce_nor~0.IN1
linecount[8] => LessThan~5.IN12
linecount[8] => LessThan~6.IN12
linecount[8] => LessThan~7.IN12
linecount[8] => LessThan~8.IN12
linecount[8] => reduce_nor~1.IN1
linecount[8] => LessThan~9.IN12
linecount[8] => LessThan~10.IN12
linecount[8] => LessThan~11.IN12
linecount[8] => LessThan~12.IN12
linecount[8] => LessThan~13.IN12
linecount[8] => LessThan~14.IN12
linecount[8] => LessThan~15.IN12
linecount[8] => LessThan~16.IN12
linecount[8] => LessThan~17.IN12
linecount[8] => reduce_nor~3.IN1
linecount[8] => LessThan~20.IN12
linecount[8] => LessThan~21.IN12
linecount[8] => LessThan~22.IN12
linecount[8] => LessThan~23.IN12
linecount[8] => LessThan~24.IN12
linecount[8] => reduce_nor~6.IN1
linecount[8] => reduce_nor~8.IN1
linecount[8] => reduce_nor~9.IN1
linecount[8] => reduce_nor~7.IN1
linecount[8] => reduce_nor~4.IN1
linecount[8] => reduce_nor~2.IN1
linecount[9] => reduce_nor~0.IN0
linecount[9] => LessThan~5.IN11
linecount[9] => LessThan~6.IN11
linecount[9] => LessThan~7.IN11
linecount[9] => LessThan~8.IN11
linecount[9] => reduce_nor~1.IN0
linecount[9] => reduce_nor~2.IN0
linecount[9] => LessThan~9.IN11
linecount[9] => LessThan~10.IN11
linecount[9] => LessThan~11.IN11
linecount[9] => LessThan~12.IN11
linecount[9] => LessThan~13.IN11
linecount[9] => LessThan~14.IN11
linecount[9] => LessThan~15.IN11
linecount[9] => LessThan~16.IN11
linecount[9] => LessThan~17.IN11
linecount[9] => reduce_nor~3.IN0
linecount[9] => reduce_nor~4.IN0
linecount[9] => LessThan~20.IN11
linecount[9] => LessThan~21.IN11
linecount[9] => LessThan~22.IN11
linecount[9] => LessThan~23.IN11
linecount[9] => LessThan~24.IN11
linecount[9] => reduce_nor~6.IN0
linecount[9] => reduce_nor~7.IN0
linecount[9] => reduce_nor~8.IN0
linecount[9] => reduce_nor~9.IN0
wordcount[0] => LessThan~1.IN24
wordcount[0] => LessThan~2.IN24
wordcount[0] => LessThan~3.IN24
wordcount[0] => LessThan~4.IN24
wordcount[0] => LessThan~18.IN24
wordcount[0] => LessThan~19.IN24
wordcount[0] => reduce_nor~5.IN11
wordcount[0] => LessThan~25.IN24
wordcount[0] => LessThan~26.IN24
wordcount[0] => add~0.IN24
wordcount[0] => LessThan~27.IN24
wordcount[0] => LessThan~28.IN24
wordcount[0] => add~1.IN24
wordcount[0] => LessThan~29.IN24
wordcount[0] => LessThan~30.IN24
wordcount[0] => add~2.IN24
wordcount[0] => LessThan~31.IN24
wordcount[0] => LessThan~32.IN24
wordcount[0] => add~3.IN24
wordcount[0] => LessThan~33.IN24
wordcount[0] => LessThan~34.IN24
wordcount[0] => add~4.IN24
wordcount[0] => LessThan~35.IN24
wordcount[0] => LessThan~36.IN24
wordcount[0] => add~5.IN24
wordcount[1] => LessThan~1.IN23
wordcount[1] => LessThan~2.IN23
wordcount[1] => LessThan~3.IN23
wordcount[1] => LessThan~4.IN23
wordcount[1] => LessThan~18.IN23
wordcount[1] => LessThan~19.IN23
wordcount[1] => reduce_nor~5.IN10
wordcount[1] => LessThan~25.IN23
wordcount[1] => LessThan~26.IN23
wordcount[1] => add~0.IN23
wordcount[1] => LessThan~27.IN23
wordcount[1] => LessThan~28.IN23
wordcount[1] => add~1.IN23
wordcount[1] => LessThan~29.IN23
wordcount[1] => LessThan~30.IN23
wordcount[1] => add~2.IN23
wordcount[1] => LessThan~31.IN23
wordcount[1] => LessThan~32.IN23
wordcount[1] => add~3.IN23
wordcount[1] => LessThan~33.IN23
wordcount[1] => LessThan~34.IN23
wordcount[1] => add~4.IN23
wordcount[1] => LessThan~35.IN23
wordcount[1] => LessThan~36.IN23
wordcount[1] => add~5.IN23
wordcount[2] => LessThan~1.IN22
wordcount[2] => LessThan~2.IN22
wordcount[2] => LessThan~3.IN22
wordcount[2] => LessThan~4.IN22
wordcount[2] => LessThan~18.IN22
wordcount[2] => LessThan~19.IN22
wordcount[2] => reduce_nor~5.IN9
wordcount[2] => LessThan~25.IN22
wordcount[2] => LessThan~26.IN22
wordcount[2] => add~0.IN22
wordcount[2] => LessThan~27.IN22
wordcount[2] => LessThan~28.IN22
wordcount[2] => add~1.IN22
wordcount[2] => LessThan~29.IN22
wordcount[2] => LessThan~30.IN22
wordcount[2] => add~2.IN22
wordcount[2] => LessThan~31.IN22
wordcount[2] => LessThan~32.IN22
wordcount[2] => add~3.IN22
wordcount[2] => LessThan~33.IN22
wordcount[2] => LessThan~34.IN22
wordcount[2] => add~4.IN22
wordcount[2] => LessThan~35.IN22
wordcount[2] => LessThan~36.IN22
wordcount[2] => add~5.IN22
wordcount[3] => LessThan~1.IN21
wordcount[3] => LessThan~2.IN21
wordcount[3] => LessThan~3.IN21
wordcount[3] => LessThan~4.IN21
wordcount[3] => LessThan~18.IN21
wordcount[3] => LessThan~19.IN21
wordcount[3] => reduce_nor~5.IN8
wordcount[3] => LessThan~25.IN21
wordcount[3] => LessThan~26.IN21
wordcount[3] => add~0.IN21
wordcount[3] => LessThan~27.IN21
wordcount[3] => LessThan~28.IN21
wordcount[3] => add~1.IN21
wordcount[3] => LessThan~29.IN21
wordcount[3] => LessThan~30.IN21
wordcount[3] => add~2.IN21
wordcount[3] => LessThan~31.IN21
wordcount[3] => LessThan~32.IN21
wordcount[3] => add~3.IN21
wordcount[3] => LessThan~33.IN21
wordcount[3] => LessThan~34.IN21
wordcount[3] => add~4.IN21
wordcount[3] => LessThan~35.IN21
wordcount[3] => LessThan~36.IN21
wordcount[3] => add~5.IN21
wordcount[4] => LessThan~1.IN20
wordcount[4] => LessThan~2.IN20
wordcount[4] => LessThan~3.IN20
wordcount[4] => LessThan~4.IN20
wordcount[4] => LessThan~18.IN20
wordcount[4] => LessThan~19.IN20
wordcount[4] => reduce_nor~5.IN7
wordcount[4] => LessThan~25.IN20
wordcount[4] => LessThan~26.IN20
wordcount[4] => add~0.IN20
wordcount[4] => LessThan~27.IN20
wordcount[4] => LessThan~28.IN20
wordcount[4] => add~1.IN20
wordcount[4] => LessThan~29.IN20
wordcount[4] => LessThan~30.IN20
wordcount[4] => add~2.IN20
wordcount[4] => LessThan~31.IN20
wordcount[4] => LessThan~32.IN20
wordcount[4] => add~3.IN20
wordcount[4] => LessThan~33.IN20
wordcount[4] => LessThan~34.IN20
wordcount[4] => add~4.IN20
wordcount[4] => LessThan~35.IN20
wordcount[4] => LessThan~36.IN20
wordcount[4] => add~5.IN20
wordcount[5] => LessThan~1.IN19
wordcount[5] => LessThan~2.IN19
wordcount[5] => LessThan~3.IN19
wordcount[5] => LessThan~4.IN19
wordcount[5] => LessThan~18.IN19
wordcount[5] => LessThan~19.IN19
wordcount[5] => reduce_nor~5.IN6
wordcount[5] => LessThan~25.IN19
wordcount[5] => LessThan~26.IN19
wordcount[5] => add~0.IN19
wordcount[5] => LessThan~27.IN19
wordcount[5] => LessThan~28.IN19
wordcount[5] => add~1.IN19
wordcount[5] => LessThan~29.IN19
wordcount[5] => LessThan~30.IN19
wordcount[5] => add~2.IN19
wordcount[5] => LessThan~31.IN19
wordcount[5] => LessThan~32.IN19
wordcount[5] => add~3.IN19
wordcount[5] => LessThan~33.IN19
wordcount[5] => LessThan~34.IN19
wordcount[5] => add~4.IN19
wordcount[5] => LessThan~35.IN19
wordcount[5] => LessThan~36.IN19
wordcount[5] => add~5.IN19
wordcount[6] => LessThan~1.IN18
wordcount[6] => LessThan~2.IN18
wordcount[6] => LessThan~3.IN18
wordcount[6] => LessThan~4.IN18
wordcount[6] => LessThan~18.IN18
wordcount[6] => LessThan~19.IN18
wordcount[6] => reduce_nor~5.IN5
wordcount[6] => LessThan~25.IN18
wordcount[6] => LessThan~26.IN18
wordcount[6] => add~0.IN18
wordcount[6] => LessThan~27.IN18
wordcount[6] => LessThan~28.IN18
wordcount[6] => add~1.IN18
wordcount[6] => LessThan~29.IN18
wordcount[6] => LessThan~30.IN18
wordcount[6] => add~2.IN18
wordcount[6] => LessThan~31.IN18
wordcount[6] => LessThan~32.IN18
wordcount[6] => add~3.IN18
wordcount[6] => LessThan~33.IN18
wordcount[6] => LessThan~34.IN18
wordcount[6] => add~4.IN18
wordcount[6] => LessThan~35.IN18
wordcount[6] => LessThan~36.IN18
wordcount[6] => add~5.IN18
wordcount[7] => LessThan~1.IN17
wordcount[7] => LessThan~2.IN17
wordcount[7] => LessThan~3.IN17
wordcount[7] => LessThan~4.IN17
wordcount[7] => LessThan~18.IN17
wordcount[7] => LessThan~19.IN17
wordcount[7] => reduce_nor~5.IN4
wordcount[7] => LessThan~25.IN17
wordcount[7] => LessThan~26.IN17
wordcount[7] => add~0.IN17
wordcount[7] => LessThan~27.IN17
wordcount[7] => LessThan~28.IN17
wordcount[7] => add~1.IN17
wordcount[7] => LessThan~29.IN17
wordcount[7] => LessThan~30.IN17
wordcount[7] => add~2.IN17
wordcount[7] => LessThan~31.IN17
wordcount[7] => LessThan~32.IN17
wordcount[7] => add~3.IN17
wordcount[7] => LessThan~33.IN17
wordcount[7] => LessThan~34.IN17
wordcount[7] => add~4.IN17
wordcount[7] => LessThan~35.IN17
wordcount[7] => LessThan~36.IN17
wordcount[7] => add~5.IN17
wordcount[8] => LessThan~1.IN16
wordcount[8] => LessThan~2.IN16
wordcount[8] => LessThan~3.IN16
wordcount[8] => LessThan~4.IN16
wordcount[8] => LessThan~18.IN16
wordcount[8] => LessThan~19.IN16
wordcount[8] => reduce_nor~5.IN3
wordcount[8] => LessThan~25.IN16
wordcount[8] => LessThan~26.IN16
wordcount[8] => add~0.IN16
wordcount[8] => LessThan~27.IN16
wordcount[8] => LessThan~28.IN16
wordcount[8] => add~1.IN16
wordcount[8] => LessThan~29.IN16
wordcount[8] => LessThan~30.IN16
wordcount[8] => add~2.IN16
wordcount[8] => LessThan~31.IN16
wordcount[8] => LessThan~32.IN16
wordcount[8] => add~3.IN16
wordcount[8] => LessThan~33.IN16
wordcount[8] => LessThan~34.IN16
wordcount[8] => add~4.IN16
wordcount[8] => LessThan~35.IN16
wordcount[8] => LessThan~36.IN16
wordcount[8] => add~5.IN16
wordcount[9] => LessThan~1.IN15
wordcount[9] => LessThan~2.IN15
wordcount[9] => LessThan~3.IN15
wordcount[9] => LessThan~4.IN15
wordcount[9] => LessThan~18.IN15
wordcount[9] => LessThan~19.IN15
wordcount[9] => reduce_nor~5.IN2
wordcount[9] => LessThan~25.IN15
wordcount[9] => LessThan~26.IN15
wordcount[9] => add~0.IN15
wordcount[9] => LessThan~27.IN15
wordcount[9] => LessThan~28.IN15
wordcount[9] => add~1.IN15
wordcount[9] => LessThan~29.IN15
wordcount[9] => LessThan~30.IN15
wordcount[9] => add~2.IN15
wordcount[9] => LessThan~31.IN15
wordcount[9] => LessThan~32.IN15
wordcount[9] => add~3.IN15
wordcount[9] => LessThan~33.IN15
wordcount[9] => LessThan~34.IN15
wordcount[9] => add~4.IN15
wordcount[9] => LessThan~35.IN15
wordcount[9] => LessThan~36.IN15
wordcount[9] => add~5.IN15
wordcount[10] => LessThan~1.IN14
wordcount[10] => LessThan~2.IN14
wordcount[10] => LessThan~3.IN14
wordcount[10] => LessThan~4.IN14
wordcount[10] => LessThan~18.IN14
wordcount[10] => LessThan~19.IN14
wordcount[10] => reduce_nor~5.IN1
wordcount[10] => LessThan~25.IN14
wordcount[10] => LessThan~26.IN14
wordcount[10] => add~0.IN14
wordcount[10] => LessThan~27.IN14
wordcount[10] => LessThan~28.IN14
wordcount[10] => add~1.IN14
wordcount[10] => LessThan~29.IN14
wordcount[10] => LessThan~30.IN14
wordcount[10] => add~2.IN14
wordcount[10] => LessThan~31.IN14
wordcount[10] => LessThan~32.IN14
wordcount[10] => add~3.IN14
wordcount[10] => LessThan~33.IN14
wordcount[10] => LessThan~34.IN14
wordcount[10] => add~4.IN14
wordcount[10] => LessThan~35.IN14
wordcount[10] => LessThan~36.IN14
wordcount[10] => add~5.IN14
wordcount[11] => LessThan~1.IN13
wordcount[11] => LessThan~2.IN13
wordcount[11] => LessThan~3.IN13
wordcount[11] => LessThan~4.IN13
wordcount[11] => LessThan~18.IN13
wordcount[11] => LessThan~19.IN13
wordcount[11] => reduce_nor~5.IN0
wordcount[11] => LessThan~25.IN13
wordcount[11] => LessThan~26.IN13
wordcount[11] => add~0.IN13
wordcount[11] => LessThan~27.IN13
wordcount[11] => LessThan~28.IN13
wordcount[11] => add~1.IN13
wordcount[11] => LessThan~29.IN13
wordcount[11] => LessThan~30.IN13
wordcount[11] => add~2.IN13
wordcount[11] => LessThan~31.IN13
wordcount[11] => LessThan~32.IN13
wordcount[11] => add~3.IN13
wordcount[11] => LessThan~33.IN13
wordcount[11] => LessThan~34.IN13
wordcount[11] => add~4.IN13
wordcount[11] => LessThan~35.IN13
wordcount[11] => LessThan~36.IN13
wordcount[11] => add~5.IN13
video_type[0] => Mux~0.IN4
video_type[0] => Mux~1.IN4
video_type[0] => Mux~2.IN4
video_type[0] => Mux~3.IN4
video_type[0] => Mux~4.IN4
video_type[0] => Mux~5.IN4
video_type[0] => Mux~6.IN4
video_type[0] => Mux~7.IN4
video_type[0] => Mux~8.IN4
video_type[0] => Mux~9.IN4
video_type[0] => active_crc_range.IN4
video_type[0] => full_crc_range.IN4
video_type[0] => Mux~10.IN2
video_type[0] => Mux~11.IN10
video_type[0] => edhcount[11].IN4
video_type[0] => edhcount[10].IN4
video_type[0] => edhcount[9].IN4
video_type[0] => edhcount[8].IN4
video_type[0] => edhcount[7].IN4
video_type[0] => edhcount[6].IN4
video_type[0] => edhcount[5].IN4
video_type[0] => edhcount[4].IN4
video_type[0] => edhcount[3].IN4
video_type[0] => edhcount[2].IN4
video_type[0] => edhcount[1].IN4
video_type[0] => edhcount[0].IN4
video_type[1] => Mux~0.IN3
video_type[1] => Mux~1.IN3
video_type[1] => Mux~2.IN3
video_type[1] => Mux~3.IN3
video_type[1] => Mux~4.IN3
video_type[1] => Mux~5.IN3
video_type[1] => Mux~6.IN3
video_type[1] => Mux~7.IN3
video_type[1] => Mux~8.IN3
video_type[1] => Mux~9.IN3
video_type[1] => active_crc_range.IN3
video_type[1] => full_crc_range.IN3
video_type[1] => Mux~10.IN1
video_type[1] => Mux~11.IN9
video_type[1] => edhcount[11].IN3
video_type[1] => edhcount[10].IN3
video_type[1] => edhcount[9].IN3
video_type[1] => edhcount[8].IN3
video_type[1] => edhcount[7].IN3
video_type[1] => edhcount[6].IN3
video_type[1] => edhcount[5].IN3
video_type[1] => edhcount[4].IN3
video_type[1] => edhcount[3].IN3
video_type[1] => edhcount[2].IN3
video_type[1] => edhcount[1].IN3
video_type[1] => edhcount[0].IN3
video_type[2] => Mux~0.IN2
video_type[2] => Mux~1.IN2
video_type[2] => Mux~2.IN2
video_type[2] => Mux~3.IN2
video_type[2] => Mux~4.IN2
video_type[2] => Mux~5.IN2
video_type[2] => Mux~6.IN2
video_type[2] => Mux~7.IN2
video_type[2] => Mux~8.IN2
video_type[2] => Mux~9.IN2
video_type[2] => active_crc_range.IN2
video_type[2] => full_crc_range.IN2
video_type[2] => Mux~10.IN0
video_type[2] => Mux~11.IN8
video_type[2] => edhcount[11].IN2
video_type[2] => edhcount[10].IN2
video_type[2] => edhcount[9].IN2
video_type[2] => edhcount[8].IN2
video_type[2] => edhcount[7].IN2
video_type[2] => edhcount[6].IN2
video_type[2] => edhcount[5].IN2
video_type[2] => edhcount[4].IN2
video_type[2] => edhcount[3].IN2
video_type[2] => edhcount[2].IN2
video_type[2] => edhcount[1].IN2
video_type[2] => edhcount[0].IN2
read_acrc_errors => read_acrc_errors0.DATAIN
read_acrc_errors => crc_error_counters~0.IN1
read_fcrc_errors => read_fcrc_errors0.DATAIN
read_fcrc_errors => crc_error_counters~1.IN1
acrc_errors[0] <= acrc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[1] <= acrc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[2] <= acrc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[3] <= acrc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[4] <= acrc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[5] <= acrc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[6] <= acrc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[7] <= acrc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[0] <= fcrc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[1] <= fcrc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[2] <= fcrc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[3] <= fcrc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[4] <= fcrc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[5] <= fcrc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[6] <= fcrc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[7] <= fcrc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_core:u4b
rxclk => dscramrx:u1.rxclk
reset_n => dscramrx:u1.reset_n
DVB_select => dscramrx:u1.DVB_select
rxbypass => dscramrx:u1.bypass
SYNC_en => dscramrx:u1.SYNC_en
rxoe => dscramrx:u1.oe
data_in[9] => dscramrx:u1.data_in[9]
data_in[8] => dscramrx:u1.data_in[8]
data_in[7] => dscramrx:u1.data_in[7]
data_in[6] => dscramrx:u1.data_in[6]
data_in[5] => dscramrx:u1.data_in[5]
data_in[4] => dscramrx:u1.data_in[4]
data_in[3] => dscramrx:u1.data_in[3]
data_in[2] => dscramrx:u1.data_in[2]
data_in[1] => dscramrx:u1.data_in[1]
data_in[0] => dscramrx:u1.data_in[0]
rxdata_out[9] <= dscramrx:u1.data_out[9]
rxdata_out[8] <= dscramrx:u1.data_out[8]
rxdata_out[7] <= dscramrx:u1.data_out[7]
rxdata_out[6] <= dscramrx:u1.data_out[6]
rxdata_out[5] <= dscramrx:u1.data_out[5]
rxdata_out[4] <= dscramrx:u1.data_out[4]
rxdata_out[3] <= dscramrx:u1.data_out[3]
rxdata_out[2] <= dscramrx:u1.data_out[2]
rxdata_out[1] <= dscramrx:u1.data_out[1]
rxdata_out[0] <= dscramrx:u1.data_out[0]
SYNC_error <= dscramrx:u1.SYNC_error
RF <= dscramrx:u1.RF
AB <= dscramrx:u1.AB
H_SYNC <= dscramrx:u1.H_SYNC
txclk => scramtx:u2.txclk
DVB_EN => scramtx:u2.DVB_EN
trs_filt => scramtx:u2.trs_filt
ena_in => scramtx:u2.ena_in
enn_in => scramtx:u2.enn_in
SVS_en => scramtx:u2.SVS_en
SCD_en => scramtx:u2.SCD_en
txoe => scramtx:u2.oe
txbypass => scramtx:u2.bypass
data[9] => scramtx:u2.data[9]
data[8] => scramtx:u2.data[8]
data[7] => scramtx:u2.data[7]
data[6] => scramtx:u2.data[6]
data[5] => scramtx:u2.data[5]
data[4] => scramtx:u2.data[4]
data[3] => scramtx:u2.data[3]
data[2] => scramtx:u2.data[2]
data[1] => scramtx:u2.data[1]
data[0] => scramtx:u2.data[0]
trs_out <= scramtx:u2.trs_out
ena_out <= scramtx:u2.ena_out
txdata_out[9] <= scramtx:u2.data_out[9]
txdata_out[8] <= scramtx:u2.data_out[8]
txdata_out[7] <= scramtx:u2.data_out[7]
txdata_out[6] <= scramtx:u2.data_out[6]
txdata_out[5] <= scramtx:u2.data_out[5]
txdata_out[4] <= scramtx:u2.data_out[4]
txdata_out[3] <= scramtx:u2.data_out[3]
txdata_out[2] <= scramtx:u2.data_out[2]
txdata_out[1] <= scramtx:u2.data_out[1]
txdata_out[0] <= scramtx:u2.data_out[0]


|hdvb0|smpte_core:u4b|dscramrx:u1
rxclk => in_reg[1].CLK
rxclk => in_reg[2].CLK
rxclk => in_reg[3].CLK
rxclk => in_reg[4].CLK
rxclk => in_reg[5].CLK
rxclk => in_reg[6].CLK
rxclk => in_reg[7].CLK
rxclk => in_reg[8].CLK
rxclk => in_reg[9].CLK
rxclk => in_reg[10].CLK
rxclk => nrz_reg[0].CLK
rxclk => nrz_reg[1].CLK
rxclk => nrz_reg[2].CLK
rxclk => nrz_reg[3].CLK
rxclk => nrz_reg[4].CLK
rxclk => nrz_reg[5].CLK
rxclk => nrz_reg[6].CLK
rxclk => nrz_reg[7].CLK
rxclk => nrz_reg[8].CLK
rxclk => nrz_reg[9].CLK
rxclk => d0[1].CLK
rxclk => d0[2].CLK
rxclk => d0[3].CLK
rxclk => d0[4].CLK
rxclk => d0[5].CLK
rxclk => d0[6].CLK
rxclk => d0[7].CLK
rxclk => d0[8].CLK
rxclk => d0[9].CLK
rxclk => d0[0].CLK
rxclk => d1[1].CLK
rxclk => d1[2].CLK
rxclk => d1[3].CLK
rxclk => d1[4].CLK
rxclk => d1[5].CLK
rxclk => d1[6].CLK
rxclk => d1[7].CLK
rxclk => d1[8].CLK
rxclk => d1[9].CLK
rxclk => dout[0].CLK
rxclk => dout[1].CLK
rxclk => dout[2].CLK
rxclk => dout[3].CLK
rxclk => dout[4].CLK
rxclk => dout[5].CLK
rxclk => dout[6].CLK
rxclk => dout[7].CLK
rxclk => dout[8].CLK
rxclk => dout[9].CLK
rxclk => p5[0].CLK
rxclk => p5[1].CLK
rxclk => p5[2].CLK
rxclk => p5[3].CLK
rxclk => p5[4].CLK
rxclk => p5[5].CLK
rxclk => p5[6].CLK
rxclk => p5[7].CLK
rxclk => p5[8].CLK
rxclk => p5[9].CLK
rxclk => p4[0].CLK
rxclk => p4[1].CLK
rxclk => p4[2].CLK
rxclk => p4[3].CLK
rxclk => p4[4].CLK
rxclk => p4[5].CLK
rxclk => p4[6].CLK
rxclk => p4[7].CLK
rxclk => p4[8].CLK
rxclk => p4[9].CLK
rxclk => p3[0].CLK
rxclk => p3[1].CLK
rxclk => p3[2].CLK
rxclk => p3[3].CLK
rxclk => p3[4].CLK
rxclk => p3[5].CLK
rxclk => p3[6].CLK
rxclk => p3[7].CLK
rxclk => p3[8].CLK
rxclk => p3[9].CLK
rxclk => p2[0].CLK
rxclk => p2[1].CLK
rxclk => p2[2].CLK
rxclk => p2[3].CLK
rxclk => p2[4].CLK
rxclk => p2[5].CLK
rxclk => p2[6].CLK
rxclk => p2[7].CLK
rxclk => p2[8].CLK
rxclk => p2[9].CLK
rxclk => SYNC.CLK
rxclk => offset2[3].CLK
rxclk => offset2[2].CLK
rxclk => offset2[1].CLK
rxclk => offset2[0].CLK
rxclk => offset3[3].CLK
rxclk => offset3[2].CLK
rxclk => offset3[1].CLK
rxclk => offset3[0].CLK
rxclk => offset4[3].CLK
rxclk => offset4[2].CLK
rxclk => offset4[1].CLK
rxclk => offset4[0].CLK
rxclk => SYNC_flag.CLK
rxclk => SYNC_err.CLK
rxclk => port_sel:ABsel.rxclk
rxclk => in_reg[0].CLK
reset_n => SYNC.ACLR
reset_n => offset2[3].ENA
reset_n => offset2[2].ENA
reset_n => offset2[1].ENA
reset_n => offset2[0].ENA
reset_n => offset3[3].ENA
reset_n => offset3[2].ENA
reset_n => offset3[1].ENA
reset_n => offset3[0].ENA
reset_n => SYNC_err.ENA
DVB_select => port_sel:ABsel.enable
DVB_select => dout~0.OUTPUTSELECT
DVB_select => dout~1.OUTPUTSELECT
DVB_select => dout~2.OUTPUTSELECT
DVB_select => dout~3.OUTPUTSELECT
DVB_select => dout~4.OUTPUTSELECT
DVB_select => dout~5.OUTPUTSELECT
DVB_select => dout~6.OUTPUTSELECT
DVB_select => dout~7.OUTPUTSELECT
DVB_select => dout~8.OUTPUTSELECT
DVB_select => dout~9.OUTPUTSELECT
DVB_select => RF~0.DATAIN
bypass => d0~0.OUTPUTSELECT
bypass => d1~0.OUTPUTSELECT
bypass => d1~1.OUTPUTSELECT
bypass => d1~2.OUTPUTSELECT
bypass => d1~3.OUTPUTSELECT
bypass => d1~4.OUTPUTSELECT
bypass => d1~5.OUTPUTSELECT
bypass => d1~6.OUTPUTSELECT
bypass => d1~7.OUTPUTSELECT
bypass => d1~8.OUTPUTSELECT
SYNC_en => offs1~2.IN0
oe => data_out~1.OE
oe => data_out~3.OE
oe => data_out~5.OE
oe => data_out~7.OE
oe => data_out~9.OE
oe => data_out~11.OE
oe => data_out~13.OE
oe => data_out~15.OE
oe => data_out~17.OE
oe => data_out~19.OE
oe => RF~1.OE
oe => SYNC_error~1.OE
oe => AB~1.OE
data_in[9] => in_reg[10].DATAIN
data_in[8] => in_reg[9].DATAIN
data_in[7] => in_reg[8].DATAIN
data_in[6] => in_reg[7].DATAIN
data_in[5] => in_reg[6].DATAIN
data_in[4] => in_reg[5].DATAIN
data_in[3] => in_reg[4].DATAIN
data_in[2] => in_reg[3].DATAIN
data_in[1] => in_reg[2].DATAIN
data_in[0] => in_reg[1].DATAIN
data_out[9] <= data_out~19.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out~17.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out~15.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out~13.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out~11.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out~9.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out~7.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out~5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out~3.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out~1.DB_MAX_OUTPUT_PORT_TYPE
SYNC_error <= SYNC_error~1.DB_MAX_OUTPUT_PORT_TYPE
RF <= RF~1.DB_MAX_OUTPUT_PORT_TYPE
AB <= AB~1.DB_MAX_OUTPUT_PORT_TYPE
H_SYNC <= SYNC.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_core:u4b|dscramrx:u1|port_sel:ABsel
rxclk => cnt[3].CLK
rxclk => cnt[2].CLK
rxclk => cnt[1].CLK
rxclk => cnt[0].CLK
rxclk => A_B~reg0.CLK
rxclk => s_state~13.IN1
enable => ctr_en.IN0
enable => sel_out~0.IN1
enable => s_state~0.OUTPUTSELECT
enable => s_state~1.OUTPUTSELECT
enable => s_state~4.OUTPUTSELECT
enable => s_state~5.OUTPUTSELECT
enable => Select~0.IN8
enable => s_state~6.OUTPUTSELECT
enable => s_state~7.OUTPUTSELECT
enable => Select~0.IN9
enable => s_state~10.OUTPUTSELECT
enable => s_state~11.OUTPUTSELECT
enable => Select~0.IN10
enable => Select~0.IN11
reg_data[9] => s_state~7.DATAA
reg_data[9] => s_state~8.OUTPUTSELECT
reg_data[9] => s_state~9.OUTPUTSELECT
reg_data[9] => ctr_reset~0.IN1
reg_data[9] => ctr_reset~2.IN1
reg_data[9] => ctr_reset~4.IN1
reg_data[9] => s_state~6.DATAA
reg_data[8] => reduce_nor~1.IN0
reg_data[7] => reduce_nor~1.IN1
reg_data[6] => reduce_nor~1.IN2
reg_data[5] => ~NO_FANOUT~
reg_data[4] => reduce_nor~0.IN1
reg_data[3] => reduce_nor~0.IN2
reg_data[2] => reduce_nor~0.IN0
reg_data[2] => sync~0.IN0
reg_data[1] => sync~0.IN1
reg_data[1] => reduce_nor~0.IN3
reg_data[0] => sync.IN0
reg_data[0] => ctr_en~0.IN1
reg_data[0] => ctr_en~2.IN1
reg_data[0] => ctr_en~4.IN1
A_B <= A_B~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_core:u4b|scramtx:u2
txclk => iregA[1].CLK
txclk => iregA[2].CLK
txclk => iregA[3].CLK
txclk => iregA[4].CLK
txclk => iregA[5].CLK
txclk => iregA[6].CLK
txclk => iregA[7].CLK
txclk => iregA[8].CLK
txclk => iregA[9].CLK
txclk => enn2.CLK
txclk => enn1.CLK
txclk => ena1.CLK
txclk => svsen.CLK
txclk => scden.CLK
txclk => DVB_enl.CLK
txclk => trs_filtl.CLK
txclk => bypassl.CLK
txclk => trs.CLK
txclk => scrData[0].CLK
txclk => scrData[1].CLK
txclk => scrData[2].CLK
txclk => scrData[3].CLK
txclk => scrData[4].CLK
txclk => scrData[5].CLK
txclk => scrData[6].CLK
txclk => scrData[7].CLK
txclk => scrData[8].CLK
txclk => scrData[9].CLK
txclk => nrzi2[0].CLK
txclk => nrzi2[1].CLK
txclk => nrzi2[2].CLK
txclk => nrzi2[3].CLK
txclk => nrzi2[4].CLK
txclk => nrzi2[5].CLK
txclk => nrzi2[6].CLK
txclk => nrzi2[7].CLK
txclk => nrzi2[8].CLK
txclk => nrzi2[9].CLK
txclk => nrzi1[0].CLK
txclk => nrzi1[1].CLK
txclk => nrzi1[2].CLK
txclk => nrzi1[3].CLK
txclk => nrzi1[4].CLK
txclk => nrzi1[5].CLK
txclk => nrzi1[6].CLK
txclk => nrzi1[7].CLK
txclk => nrzi1[8].CLK
txclk => nrzi1[9].CLK
txclk => dout[0].CLK
txclk => dout[1].CLK
txclk => dout[2].CLK
txclk => dout[3].CLK
txclk => dout[4].CLK
txclk => dout[5].CLK
txclk => dout[6].CLK
txclk => dout[7].CLK
txclk => dout[8].CLK
txclk => dout[9].CLK
txclk => ena.CLK
txclk => iregA[0].CLK
DVB_EN => DVB_enl.DATAIN
trs_filt => trs_filtl.DATAIN
ena_in => ena1.DATAIN
enn_in => enn1.DATAIN
SVS_en => svsen.DATAIN
SCD_en => scden.DATAIN
oe => ena_out~1.OE
oe => trs_out~1.OE
oe => data_out~1.OE
oe => data_out~3.OE
oe => data_out~5.OE
oe => data_out~7.OE
oe => data_out~9.OE
oe => data_out~11.OE
oe => data_out~13.OE
oe => data_out~15.OE
oe => data_out~17.OE
oe => data_out~19.OE
bypass => bypassl.DATAIN
data[9] => iregA[9].DATAIN
data[8] => iregA[8].DATAIN
data[7] => iregA[7].DATAIN
data[6] => iregA[6].DATAIN
data[5] => iregA[5].DATAIN
data[4] => iregA[4].DATAIN
data[3] => iregA[3].DATAIN
data[2] => iregA[2].DATAIN
data[1] => iregA[1].DATAIN
data[0] => iregA[0].DATAIN
trs_out <= trs_out~1.DB_MAX_OUTPUT_PORT_TYPE
ena_out <= ena_out~1.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out~19.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out~17.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out~15.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out~13.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out~11.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out~9.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out~7.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out~5.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out~3.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out~1.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|video_detect:U11B
clk => fdata_in[8].CLK
clk => fdata_in[7].CLK
clk => fdata_in[6].CLK
clk => fdata_in[5].CLK
clk => fdata_in[4].CLK
clk => fdata_in[3].CLK
clk => fdata_in[2].CLK
clk => fdata_in[1].CLK
clk => fdata_in[0].CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => video_type[2].CLK
clk => video_type[1].CLK
clk => video_type[0].CLK
clk => old_f.CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => trs_errors[1].CLK
clk => trs_errors[0].CLK
clk => f.CLK
clk => fdata_in[9].CLK
clk => state~7.IN1
reset => count[11].ACLR
reset => count[10].ACLR
reset => count[9].ACLR
reset => count[8].ACLR
reset => count[7].ACLR
reset => count[6].ACLR
reset => count[5].ACLR
reset => count[4].ACLR
reset => count[3].ACLR
reset => count[2].ACLR
reset => count[1].ACLR
reset => count[0].ACLR
reset => video_type[2].PRESET
reset => video_type[1].PRESET
reset => video_type[0].PRESET
reset => old_f.ENA
reset => linecount[9].ENA
reset => linecount[8].ENA
reset => linecount[7].ENA
reset => linecount[6].ENA
reset => linecount[5].ENA
reset => linecount[4].ENA
reset => linecount[3].ENA
reset => linecount[2].ENA
reset => linecount[1].ENA
reset => linecount[0].ENA
reset => trs_errors[1].ENA
reset => trs_errors[0].ENA
reset => f.ENA
reset => state~8.IN1
data_in[0] => LessThan~0.IN20
data_in[0] => fdata_in~9.DATAA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => LessThan~0.IN19
data_in[1] => fdata_in~8.DATAA
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => LessThan~0.IN18
data_in[2] => fdata_in~7.DATAA
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => LessThan~0.IN17
data_in[3] => fdata_in~6.DATAA
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => LessThan~0.IN16
data_in[4] => fdata_in~5.DATAA
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => LessThan~0.IN15
data_in[5] => fdata_in~4.DATAA
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => LessThan~0.IN14
data_in[6] => fdata_in~3.DATAA
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => LessThan~0.IN13
data_in[7] => fdata_in~2.DATAA
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => LessThan~0.IN12
data_in[8] => fdata_in~1.DATAA
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => LessThan~0.IN11
data_in[9] => fdata_in~0.DATAA
data_in[9] => data_out[9]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
count_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
count_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
count_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
count_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
count_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
count_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
count_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
count_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
count_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
count_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
count_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
video_type_out[0] <= video_type[0].DB_MAX_OUTPUT_PORT_TYPE
video_type_out[1] <= video_type[1].DB_MAX_OUTPUT_PORT_TYPE
video_type_out[2] <= video_type[2].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[0] <= linecount[0].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[1] <= linecount[1].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[2] <= linecount[2].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[3] <= linecount[3].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[4] <= linecount[4].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[5] <= linecount[5].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[6] <= linecount[6].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[7] <= linecount[7].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[8] <= linecount[8].DB_MAX_OUTPUT_PORT_TYPE
linecount_out[9] <= linecount[9].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|edh:U12B
clk => f_crc[14].CLK
clk => f_crc[13].CLK
clk => f_crc[12].CLK
clk => f_crc[11].CLK
clk => f_crc[10].CLK
clk => f_crc[9].CLK
clk => f_crc[8].CLK
clk => f_crc[7].CLK
clk => f_crc[6].CLK
clk => f_crc[5].CLK
clk => f_crc[4].CLK
clk => f_crc[3].CLK
clk => f_crc[2].CLK
clk => f_crc[1].CLK
clk => f_crc[0].CLK
clk => a_crc[15].CLK
clk => a_crc[14].CLK
clk => a_crc[13].CLK
clk => a_crc[12].CLK
clk => a_crc[11].CLK
clk => a_crc[10].CLK
clk => a_crc[9].CLK
clk => a_crc[8].CLK
clk => a_crc[7].CLK
clk => a_crc[6].CLK
clk => a_crc[5].CLK
clk => a_crc[4].CLK
clk => a_crc[3].CLK
clk => a_crc[2].CLK
clk => a_crc[1].CLK
clk => a_crc[0].CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => edh_detected.CLK
clk => rx_acrc[15].CLK
clk => rx_acrc[14].CLK
clk => rx_acrc[13].CLK
clk => rx_acrc[12].CLK
clk => rx_acrc[11].CLK
clk => rx_acrc[10].CLK
clk => rx_acrc[9].CLK
clk => rx_acrc[8].CLK
clk => rx_acrc[7].CLK
clk => rx_acrc[6].CLK
clk => rx_acrc[5].CLK
clk => rx_acrc[4].CLK
clk => rx_acrc[3].CLK
clk => rx_acrc[2].CLK
clk => rx_acrc[1].CLK
clk => rx_acrc[0].CLK
clk => rx_fcrc[15].CLK
clk => rx_fcrc[14].CLK
clk => rx_fcrc[13].CLK
clk => rx_fcrc[12].CLK
clk => rx_fcrc[11].CLK
clk => rx_fcrc[10].CLK
clk => rx_fcrc[9].CLK
clk => rx_fcrc[8].CLK
clk => rx_fcrc[7].CLK
clk => rx_fcrc[6].CLK
clk => rx_fcrc[5].CLK
clk => rx_fcrc[4].CLK
clk => rx_fcrc[3].CLK
clk => rx_fcrc[2].CLK
clk => rx_fcrc[1].CLK
clk => rx_fcrc[0].CLK
clk => inc_acrc_errors.CLK
clk => inc_fcrc_errors.CLK
clk => acrc_errors[7]~reg0.CLK
clk => acrc_errors[6]~reg0.CLK
clk => acrc_errors[5]~reg0.CLK
clk => acrc_errors[4]~reg0.CLK
clk => acrc_errors[3]~reg0.CLK
clk => acrc_errors[2]~reg0.CLK
clk => acrc_errors[1]~reg0.CLK
clk => acrc_errors[0]~reg0.CLK
clk => fcrc_errors[7]~reg0.CLK
clk => fcrc_errors[6]~reg0.CLK
clk => fcrc_errors[5]~reg0.CLK
clk => fcrc_errors[4]~reg0.CLK
clk => fcrc_errors[3]~reg0.CLK
clk => fcrc_errors[2]~reg0.CLK
clk => fcrc_errors[1]~reg0.CLK
clk => fcrc_errors[0]~reg0.CLK
clk => read_acrc_errors0.CLK
clk => read_fcrc_errors0.CLK
clk => f_crc[15].CLK
enable => f_crc[14].ACLR
enable => f_crc[13].ACLR
enable => f_crc[12].ACLR
enable => f_crc[11].ACLR
enable => f_crc[10].ACLR
enable => f_crc[9].ACLR
enable => f_crc[8].ACLR
enable => f_crc[7].ACLR
enable => f_crc[6].ACLR
enable => f_crc[5].ACLR
enable => f_crc[4].ACLR
enable => f_crc[3].ACLR
enable => f_crc[2].ACLR
enable => f_crc[1].ACLR
enable => f_crc[0].ACLR
enable => a_crc[15].ACLR
enable => a_crc[14].ACLR
enable => a_crc[13].ACLR
enable => a_crc[12].ACLR
enable => a_crc[11].ACLR
enable => a_crc[10].ACLR
enable => a_crc[9].ACLR
enable => a_crc[8].ACLR
enable => a_crc[7].ACLR
enable => a_crc[6].ACLR
enable => a_crc[5].ACLR
enable => a_crc[4].ACLR
enable => a_crc[3].ACLR
enable => a_crc[2].ACLR
enable => a_crc[1].ACLR
enable => a_crc[0].ACLR
enable => acrc_errors[6]~reg0.ACLR
enable => f_crc[15].ACLR
enable => acrc_errors[5]~reg0.ACLR
enable => acrc_errors[4]~reg0.ACLR
enable => acrc_errors[3]~reg0.ACLR
enable => acrc_errors[2]~reg0.ACLR
enable => acrc_errors[1]~reg0.ACLR
enable => acrc_errors[0]~reg0.ACLR
enable => fcrc_errors[7]~reg0.ACLR
enable => fcrc_errors[6]~reg0.ACLR
enable => fcrc_errors[5]~reg0.ACLR
enable => fcrc_errors[4]~reg0.ACLR
enable => fcrc_errors[3]~reg0.ACLR
enable => fcrc_errors[2]~reg0.ACLR
enable => fcrc_errors[1]~reg0.ACLR
enable => fcrc_errors[0]~reg0.ACLR
enable => read_acrc_errors0.ACLR
enable => read_fcrc_errors0.ACLR
enable => acrc_errors[7]~reg0.ACLR
data_in[0] => LessThan~0.IN20
data_in[0] => fdata_in[0].DATAA
data_in[0] => data_out~9.DATAA
data_in[0] => data_out~19.DATAA
data_in[0] => data_out~29.DATAA
data_in[0] => data_out~39.DATAA
data_in[0] => data_out~49.DATAA
data_in[0] => data_out~59.DATAA
data_in[0] => Mux~9.IN0
data_in[0] => Mux~9.IN1
data_in[1] => LessThan~0.IN19
data_in[1] => fdata_in[1].DATAA
data_in[1] => data_out~8.DATAA
data_in[1] => data_out~18.DATAA
data_in[1] => data_out~28.DATAA
data_in[1] => data_out~38.DATAA
data_in[1] => data_out~48.DATAA
data_in[1] => data_out~58.DATAA
data_in[1] => Mux~8.IN0
data_in[1] => Mux~8.IN1
data_in[2] => LessThan~0.IN18
data_in[2] => fdata_in[2].DATAA
data_in[2] => data_out~7.DATAA
data_in[2] => data_out~17.DATAA
data_in[2] => data_out~27.DATAA
data_in[2] => data_out~37.DATAA
data_in[2] => data_out~47.DATAA
data_in[2] => data_out~57.DATAA
data_in[2] => Mux~7.IN0
data_in[2] => Mux~7.IN1
data_in[2] => rx_acrc[12].DATAIN
data_in[2] => rx_acrc[6].DATAIN
data_in[2] => rx_acrc[0].DATAIN
data_in[2] => rx_fcrc[12].DATAIN
data_in[2] => rx_fcrc[6].DATAIN
data_in[2] => rx_fcrc[0].DATAIN
data_in[3] => LessThan~0.IN17
data_in[3] => fdata_in[3].DATAA
data_in[3] => data_out~6.DATAA
data_in[3] => data_out~16.DATAA
data_in[3] => data_out~26.DATAA
data_in[3] => data_out~36.DATAA
data_in[3] => data_out~46.DATAA
data_in[3] => data_out~56.DATAA
data_in[3] => Mux~6.IN0
data_in[3] => Mux~6.IN1
data_in[3] => rx_acrc[13].DATAIN
data_in[3] => rx_acrc[7].DATAIN
data_in[3] => rx_acrc[1].DATAIN
data_in[3] => rx_fcrc[13].DATAIN
data_in[3] => rx_fcrc[7].DATAIN
data_in[3] => rx_fcrc[1].DATAIN
data_in[4] => LessThan~0.IN16
data_in[4] => fdata_in[4].DATAA
data_in[4] => data_out~5.DATAA
data_in[4] => data_out~15.DATAA
data_in[4] => data_out~25.DATAA
data_in[4] => data_out~35.DATAA
data_in[4] => data_out~45.DATAA
data_in[4] => data_out~55.DATAA
data_in[4] => Mux~5.IN0
data_in[4] => Mux~5.IN1
data_in[4] => rx_acrc[14].DATAIN
data_in[4] => rx_acrc[8].DATAIN
data_in[4] => rx_acrc[2].DATAIN
data_in[4] => rx_fcrc[14].DATAIN
data_in[4] => rx_fcrc[8].DATAIN
data_in[4] => rx_fcrc[2].DATAIN
data_in[5] => LessThan~0.IN15
data_in[5] => fdata_in[5].DATAA
data_in[5] => data_out~4.DATAA
data_in[5] => data_out~14.DATAA
data_in[5] => data_out~24.DATAA
data_in[5] => data_out~34.DATAA
data_in[5] => data_out~44.DATAA
data_in[5] => data_out~54.DATAA
data_in[5] => Mux~4.IN0
data_in[5] => Mux~4.IN1
data_in[5] => rx_acrc[15].DATAIN
data_in[5] => rx_acrc[9].DATAIN
data_in[5] => rx_acrc[3].DATAIN
data_in[5] => rx_fcrc[15].DATAIN
data_in[5] => rx_fcrc[9].DATAIN
data_in[5] => rx_fcrc[3].DATAIN
data_in[6] => LessThan~0.IN14
data_in[6] => fdata_in[6].DATAA
data_in[6] => data_out~3.DATAA
data_in[6] => data_out~13.DATAA
data_in[6] => data_out~23.DATAA
data_in[6] => data_out~33.DATAA
data_in[6] => data_out~43.DATAA
data_in[6] => data_out~53.DATAA
data_in[6] => Mux~3.IN0
data_in[6] => Mux~3.IN1
data_in[6] => rx_acrc[10].DATAIN
data_in[6] => rx_acrc[4].DATAIN
data_in[6] => rx_fcrc[10].DATAIN
data_in[6] => rx_fcrc[4].DATAIN
data_in[7] => LessThan~0.IN13
data_in[7] => fdata_in[7].DATAA
data_in[7] => data_out~2.DATAA
data_in[7] => data_out~12.DATAA
data_in[7] => data_out~22.DATAA
data_in[7] => data_out~32.DATAA
data_in[7] => data_out~42.DATAA
data_in[7] => data_out~52.DATAA
data_in[7] => Mux~2.IN0
data_in[7] => Mux~2.IN1
data_in[7] => rx_acrc[11].DATAIN
data_in[7] => rx_acrc[5].DATAIN
data_in[7] => rx_fcrc[11].DATAIN
data_in[7] => rx_fcrc[5].DATAIN
data_in[8] => LessThan~0.IN12
data_in[8] => fdata_in[8].DATAA
data_in[8] => data_out~1.DATAA
data_in[8] => data_out~11.DATAA
data_in[8] => data_out~21.DATAA
data_in[8] => data_out~31.DATAA
data_in[8] => data_out~41.DATAA
data_in[8] => data_out~51.DATAA
data_in[8] => Mux~1.IN0
data_in[8] => Mux~1.IN1
data_in[9] => LessThan~0.IN11
data_in[9] => fdata_in[9].DATAA
data_in[9] => data_out~0.DATAA
data_in[9] => data_out~10.DATAA
data_in[9] => data_out~20.DATAA
data_in[9] => data_out~30.DATAA
data_in[9] => data_out~40.DATAA
data_in[9] => data_out~50.DATAA
data_in[9] => Mux~0.IN0
data_in[9] => Mux~0.IN1
linecount[0] => reduce_nor~0.IN9
linecount[0] => LessThan~5.IN20
linecount[0] => LessThan~6.IN20
linecount[0] => LessThan~7.IN20
linecount[0] => LessThan~8.IN20
linecount[0] => reduce_nor~1.IN9
linecount[0] => LessThan~9.IN20
linecount[0] => LessThan~10.IN20
linecount[0] => LessThan~11.IN20
linecount[0] => LessThan~12.IN20
linecount[0] => LessThan~13.IN20
linecount[0] => LessThan~14.IN20
linecount[0] => LessThan~15.IN20
linecount[0] => LessThan~16.IN20
linecount[0] => LessThan~17.IN20
linecount[0] => reduce_nor~3.IN9
linecount[0] => LessThan~20.IN20
linecount[0] => LessThan~21.IN20
linecount[0] => LessThan~22.IN20
linecount[0] => LessThan~23.IN20
linecount[0] => LessThan~24.IN20
linecount[0] => reduce_nor~7.IN9
linecount[0] => reduce_nor~9.IN9
linecount[0] => reduce_nor~8.IN9
linecount[0] => reduce_nor~6.IN9
linecount[0] => reduce_nor~4.IN9
linecount[0] => reduce_nor~2.IN9
linecount[1] => reduce_nor~0.IN8
linecount[1] => LessThan~5.IN19
linecount[1] => LessThan~6.IN19
linecount[1] => LessThan~7.IN19
linecount[1] => LessThan~8.IN19
linecount[1] => reduce_nor~1.IN8
linecount[1] => LessThan~9.IN19
linecount[1] => LessThan~10.IN19
linecount[1] => LessThan~11.IN19
linecount[1] => LessThan~12.IN19
linecount[1] => LessThan~13.IN19
linecount[1] => LessThan~14.IN19
linecount[1] => LessThan~15.IN19
linecount[1] => LessThan~16.IN19
linecount[1] => LessThan~17.IN19
linecount[1] => reduce_nor~3.IN8
linecount[1] => reduce_nor~4.IN8
linecount[1] => LessThan~20.IN19
linecount[1] => LessThan~21.IN19
linecount[1] => LessThan~22.IN19
linecount[1] => LessThan~23.IN19
linecount[1] => LessThan~24.IN19
linecount[1] => reduce_nor~6.IN8
linecount[1] => reduce_nor~7.IN8
linecount[1] => reduce_nor~8.IN8
linecount[1] => reduce_nor~9.IN8
linecount[1] => reduce_nor~2.IN8
linecount[2] => reduce_nor~0.IN7
linecount[2] => LessThan~5.IN18
linecount[2] => LessThan~6.IN18
linecount[2] => LessThan~7.IN18
linecount[2] => LessThan~8.IN18
linecount[2] => reduce_nor~2.IN7
linecount[2] => LessThan~9.IN18
linecount[2] => LessThan~10.IN18
linecount[2] => LessThan~11.IN18
linecount[2] => LessThan~12.IN18
linecount[2] => LessThan~13.IN18
linecount[2] => LessThan~14.IN18
linecount[2] => LessThan~15.IN18
linecount[2] => LessThan~16.IN18
linecount[2] => LessThan~17.IN18
linecount[2] => reduce_nor~3.IN7
linecount[2] => reduce_nor~4.IN7
linecount[2] => LessThan~20.IN18
linecount[2] => LessThan~21.IN18
linecount[2] => LessThan~22.IN18
linecount[2] => LessThan~23.IN18
linecount[2] => LessThan~24.IN18
linecount[2] => reduce_nor~6.IN7
linecount[2] => reduce_nor~7.IN7
linecount[2] => reduce_nor~8.IN7
linecount[2] => reduce_nor~9.IN7
linecount[2] => reduce_nor~1.IN7
linecount[3] => reduce_nor~0.IN6
linecount[3] => LessThan~5.IN17
linecount[3] => LessThan~6.IN17
linecount[3] => LessThan~7.IN17
linecount[3] => LessThan~8.IN17
linecount[3] => reduce_nor~2.IN6
linecount[3] => LessThan~9.IN17
linecount[3] => LessThan~10.IN17
linecount[3] => LessThan~11.IN17
linecount[3] => LessThan~12.IN17
linecount[3] => LessThan~13.IN17
linecount[3] => LessThan~14.IN17
linecount[3] => LessThan~15.IN17
linecount[3] => LessThan~16.IN17
linecount[3] => LessThan~17.IN17
linecount[3] => reduce_nor~4.IN6
linecount[3] => LessThan~20.IN17
linecount[3] => LessThan~21.IN17
linecount[3] => LessThan~22.IN17
linecount[3] => LessThan~23.IN17
linecount[3] => LessThan~24.IN17
linecount[3] => reduce_nor~7.IN6
linecount[3] => reduce_nor~8.IN6
linecount[3] => reduce_nor~9.IN6
linecount[3] => reduce_nor~6.IN6
linecount[3] => reduce_nor~3.IN6
linecount[3] => reduce_nor~1.IN6
linecount[4] => reduce_nor~0.IN5
linecount[4] => LessThan~5.IN16
linecount[4] => LessThan~6.IN16
linecount[4] => LessThan~7.IN16
linecount[4] => LessThan~8.IN16
linecount[4] => reduce_nor~1.IN5
linecount[4] => LessThan~9.IN16
linecount[4] => LessThan~10.IN16
linecount[4] => LessThan~11.IN16
linecount[4] => LessThan~12.IN16
linecount[4] => LessThan~13.IN16
linecount[4] => LessThan~14.IN16
linecount[4] => LessThan~15.IN16
linecount[4] => LessThan~16.IN16
linecount[4] => LessThan~17.IN16
linecount[4] => reduce_nor~3.IN5
linecount[4] => reduce_nor~4.IN5
linecount[4] => LessThan~20.IN16
linecount[4] => LessThan~21.IN16
linecount[4] => LessThan~22.IN16
linecount[4] => LessThan~23.IN16
linecount[4] => LessThan~24.IN16
linecount[4] => reduce_nor~6.IN5
linecount[4] => reduce_nor~8.IN5
linecount[4] => reduce_nor~9.IN5
linecount[4] => reduce_nor~7.IN5
linecount[4] => reduce_nor~2.IN5
linecount[5] => reduce_nor~0.IN4
linecount[5] => LessThan~5.IN15
linecount[5] => LessThan~6.IN15
linecount[5] => LessThan~7.IN15
linecount[5] => LessThan~8.IN15
linecount[5] => reduce_nor~1.IN4
linecount[5] => reduce_nor~2.IN4
linecount[5] => LessThan~9.IN15
linecount[5] => LessThan~10.IN15
linecount[5] => LessThan~11.IN15
linecount[5] => LessThan~12.IN15
linecount[5] => LessThan~13.IN15
linecount[5] => LessThan~14.IN15
linecount[5] => LessThan~15.IN15
linecount[5] => LessThan~16.IN15
linecount[5] => LessThan~17.IN15
linecount[5] => reduce_nor~3.IN4
linecount[5] => reduce_nor~4.IN4
linecount[5] => LessThan~20.IN15
linecount[5] => LessThan~21.IN15
linecount[5] => LessThan~22.IN15
linecount[5] => LessThan~23.IN15
linecount[5] => LessThan~24.IN15
linecount[5] => reduce_nor~6.IN4
linecount[5] => reduce_nor~7.IN4
linecount[5] => reduce_nor~8.IN4
linecount[5] => reduce_nor~9.IN4
linecount[6] => reduce_nor~0.IN3
linecount[6] => LessThan~5.IN14
linecount[6] => LessThan~6.IN14
linecount[6] => LessThan~7.IN14
linecount[6] => LessThan~8.IN14
linecount[6] => reduce_nor~1.IN3
linecount[6] => reduce_nor~2.IN3
linecount[6] => LessThan~9.IN14
linecount[6] => LessThan~10.IN14
linecount[6] => LessThan~11.IN14
linecount[6] => LessThan~12.IN14
linecount[6] => LessThan~13.IN14
linecount[6] => LessThan~14.IN14
linecount[6] => LessThan~15.IN14
linecount[6] => LessThan~16.IN14
linecount[6] => LessThan~17.IN14
linecount[6] => reduce_nor~3.IN3
linecount[6] => LessThan~20.IN14
linecount[6] => LessThan~21.IN14
linecount[6] => LessThan~22.IN14
linecount[6] => LessThan~23.IN14
linecount[6] => LessThan~24.IN14
linecount[6] => reduce_nor~6.IN3
linecount[6] => reduce_nor~7.IN3
linecount[6] => reduce_nor~8.IN3
linecount[6] => reduce_nor~9.IN3
linecount[6] => reduce_nor~4.IN3
linecount[7] => reduce_nor~0.IN2
linecount[7] => LessThan~5.IN13
linecount[7] => LessThan~6.IN13
linecount[7] => LessThan~7.IN13
linecount[7] => LessThan~8.IN13
linecount[7] => reduce_nor~1.IN2
linecount[7] => reduce_nor~2.IN2
linecount[7] => LessThan~9.IN13
linecount[7] => LessThan~10.IN13
linecount[7] => LessThan~11.IN13
linecount[7] => LessThan~12.IN13
linecount[7] => LessThan~13.IN13
linecount[7] => LessThan~14.IN13
linecount[7] => LessThan~15.IN13
linecount[7] => LessThan~16.IN13
linecount[7] => LessThan~17.IN13
linecount[7] => reduce_nor~3.IN2
linecount[7] => reduce_nor~4.IN2
linecount[7] => LessThan~20.IN13
linecount[7] => LessThan~21.IN13
linecount[7] => LessThan~22.IN13
linecount[7] => LessThan~23.IN13
linecount[7] => LessThan~24.IN13
linecount[7] => reduce_nor~6.IN2
linecount[7] => reduce_nor~7.IN2
linecount[7] => reduce_nor~8.IN2
linecount[7] => reduce_nor~9.IN2
linecount[8] => reduce_nor~0.IN1
linecount[8] => LessThan~5.IN12
linecount[8] => LessThan~6.IN12
linecount[8] => LessThan~7.IN12
linecount[8] => LessThan~8.IN12
linecount[8] => reduce_nor~1.IN1
linecount[8] => LessThan~9.IN12
linecount[8] => LessThan~10.IN12
linecount[8] => LessThan~11.IN12
linecount[8] => LessThan~12.IN12
linecount[8] => LessThan~13.IN12
linecount[8] => LessThan~14.IN12
linecount[8] => LessThan~15.IN12
linecount[8] => LessThan~16.IN12
linecount[8] => LessThan~17.IN12
linecount[8] => reduce_nor~3.IN1
linecount[8] => LessThan~20.IN12
linecount[8] => LessThan~21.IN12
linecount[8] => LessThan~22.IN12
linecount[8] => LessThan~23.IN12
linecount[8] => LessThan~24.IN12
linecount[8] => reduce_nor~6.IN1
linecount[8] => reduce_nor~8.IN1
linecount[8] => reduce_nor~9.IN1
linecount[8] => reduce_nor~7.IN1
linecount[8] => reduce_nor~4.IN1
linecount[8] => reduce_nor~2.IN1
linecount[9] => reduce_nor~0.IN0
linecount[9] => LessThan~5.IN11
linecount[9] => LessThan~6.IN11
linecount[9] => LessThan~7.IN11
linecount[9] => LessThan~8.IN11
linecount[9] => reduce_nor~1.IN0
linecount[9] => reduce_nor~2.IN0
linecount[9] => LessThan~9.IN11
linecount[9] => LessThan~10.IN11
linecount[9] => LessThan~11.IN11
linecount[9] => LessThan~12.IN11
linecount[9] => LessThan~13.IN11
linecount[9] => LessThan~14.IN11
linecount[9] => LessThan~15.IN11
linecount[9] => LessThan~16.IN11
linecount[9] => LessThan~17.IN11
linecount[9] => reduce_nor~3.IN0
linecount[9] => reduce_nor~4.IN0
linecount[9] => LessThan~20.IN11
linecount[9] => LessThan~21.IN11
linecount[9] => LessThan~22.IN11
linecount[9] => LessThan~23.IN11
linecount[9] => LessThan~24.IN11
linecount[9] => reduce_nor~6.IN0
linecount[9] => reduce_nor~7.IN0
linecount[9] => reduce_nor~8.IN0
linecount[9] => reduce_nor~9.IN0
wordcount[0] => LessThan~1.IN24
wordcount[0] => LessThan~2.IN24
wordcount[0] => LessThan~3.IN24
wordcount[0] => LessThan~4.IN24
wordcount[0] => LessThan~18.IN24
wordcount[0] => LessThan~19.IN24
wordcount[0] => reduce_nor~5.IN11
wordcount[0] => LessThan~25.IN24
wordcount[0] => LessThan~26.IN24
wordcount[0] => add~0.IN24
wordcount[0] => LessThan~27.IN24
wordcount[0] => LessThan~28.IN24
wordcount[0] => add~1.IN24
wordcount[0] => LessThan~29.IN24
wordcount[0] => LessThan~30.IN24
wordcount[0] => add~2.IN24
wordcount[0] => LessThan~31.IN24
wordcount[0] => LessThan~32.IN24
wordcount[0] => add~3.IN24
wordcount[0] => LessThan~33.IN24
wordcount[0] => LessThan~34.IN24
wordcount[0] => add~4.IN24
wordcount[0] => LessThan~35.IN24
wordcount[0] => LessThan~36.IN24
wordcount[0] => add~5.IN24
wordcount[1] => LessThan~1.IN23
wordcount[1] => LessThan~2.IN23
wordcount[1] => LessThan~3.IN23
wordcount[1] => LessThan~4.IN23
wordcount[1] => LessThan~18.IN23
wordcount[1] => LessThan~19.IN23
wordcount[1] => reduce_nor~5.IN10
wordcount[1] => LessThan~25.IN23
wordcount[1] => LessThan~26.IN23
wordcount[1] => add~0.IN23
wordcount[1] => LessThan~27.IN23
wordcount[1] => LessThan~28.IN23
wordcount[1] => add~1.IN23
wordcount[1] => LessThan~29.IN23
wordcount[1] => LessThan~30.IN23
wordcount[1] => add~2.IN23
wordcount[1] => LessThan~31.IN23
wordcount[1] => LessThan~32.IN23
wordcount[1] => add~3.IN23
wordcount[1] => LessThan~33.IN23
wordcount[1] => LessThan~34.IN23
wordcount[1] => add~4.IN23
wordcount[1] => LessThan~35.IN23
wordcount[1] => LessThan~36.IN23
wordcount[1] => add~5.IN23
wordcount[2] => LessThan~1.IN22
wordcount[2] => LessThan~2.IN22
wordcount[2] => LessThan~3.IN22
wordcount[2] => LessThan~4.IN22
wordcount[2] => LessThan~18.IN22
wordcount[2] => LessThan~19.IN22
wordcount[2] => reduce_nor~5.IN9
wordcount[2] => LessThan~25.IN22
wordcount[2] => LessThan~26.IN22
wordcount[2] => add~0.IN22
wordcount[2] => LessThan~27.IN22
wordcount[2] => LessThan~28.IN22
wordcount[2] => add~1.IN22
wordcount[2] => LessThan~29.IN22
wordcount[2] => LessThan~30.IN22
wordcount[2] => add~2.IN22
wordcount[2] => LessThan~31.IN22
wordcount[2] => LessThan~32.IN22
wordcount[2] => add~3.IN22
wordcount[2] => LessThan~33.IN22
wordcount[2] => LessThan~34.IN22
wordcount[2] => add~4.IN22
wordcount[2] => LessThan~35.IN22
wordcount[2] => LessThan~36.IN22
wordcount[2] => add~5.IN22
wordcount[3] => LessThan~1.IN21
wordcount[3] => LessThan~2.IN21
wordcount[3] => LessThan~3.IN21
wordcount[3] => LessThan~4.IN21
wordcount[3] => LessThan~18.IN21
wordcount[3] => LessThan~19.IN21
wordcount[3] => reduce_nor~5.IN8
wordcount[3] => LessThan~25.IN21
wordcount[3] => LessThan~26.IN21
wordcount[3] => add~0.IN21
wordcount[3] => LessThan~27.IN21
wordcount[3] => LessThan~28.IN21
wordcount[3] => add~1.IN21
wordcount[3] => LessThan~29.IN21
wordcount[3] => LessThan~30.IN21
wordcount[3] => add~2.IN21
wordcount[3] => LessThan~31.IN21
wordcount[3] => LessThan~32.IN21
wordcount[3] => add~3.IN21
wordcount[3] => LessThan~33.IN21
wordcount[3] => LessThan~34.IN21
wordcount[3] => add~4.IN21
wordcount[3] => LessThan~35.IN21
wordcount[3] => LessThan~36.IN21
wordcount[3] => add~5.IN21
wordcount[4] => LessThan~1.IN20
wordcount[4] => LessThan~2.IN20
wordcount[4] => LessThan~3.IN20
wordcount[4] => LessThan~4.IN20
wordcount[4] => LessThan~18.IN20
wordcount[4] => LessThan~19.IN20
wordcount[4] => reduce_nor~5.IN7
wordcount[4] => LessThan~25.IN20
wordcount[4] => LessThan~26.IN20
wordcount[4] => add~0.IN20
wordcount[4] => LessThan~27.IN20
wordcount[4] => LessThan~28.IN20
wordcount[4] => add~1.IN20
wordcount[4] => LessThan~29.IN20
wordcount[4] => LessThan~30.IN20
wordcount[4] => add~2.IN20
wordcount[4] => LessThan~31.IN20
wordcount[4] => LessThan~32.IN20
wordcount[4] => add~3.IN20
wordcount[4] => LessThan~33.IN20
wordcount[4] => LessThan~34.IN20
wordcount[4] => add~4.IN20
wordcount[4] => LessThan~35.IN20
wordcount[4] => LessThan~36.IN20
wordcount[4] => add~5.IN20
wordcount[5] => LessThan~1.IN19
wordcount[5] => LessThan~2.IN19
wordcount[5] => LessThan~3.IN19
wordcount[5] => LessThan~4.IN19
wordcount[5] => LessThan~18.IN19
wordcount[5] => LessThan~19.IN19
wordcount[5] => reduce_nor~5.IN6
wordcount[5] => LessThan~25.IN19
wordcount[5] => LessThan~26.IN19
wordcount[5] => add~0.IN19
wordcount[5] => LessThan~27.IN19
wordcount[5] => LessThan~28.IN19
wordcount[5] => add~1.IN19
wordcount[5] => LessThan~29.IN19
wordcount[5] => LessThan~30.IN19
wordcount[5] => add~2.IN19
wordcount[5] => LessThan~31.IN19
wordcount[5] => LessThan~32.IN19
wordcount[5] => add~3.IN19
wordcount[5] => LessThan~33.IN19
wordcount[5] => LessThan~34.IN19
wordcount[5] => add~4.IN19
wordcount[5] => LessThan~35.IN19
wordcount[5] => LessThan~36.IN19
wordcount[5] => add~5.IN19
wordcount[6] => LessThan~1.IN18
wordcount[6] => LessThan~2.IN18
wordcount[6] => LessThan~3.IN18
wordcount[6] => LessThan~4.IN18
wordcount[6] => LessThan~18.IN18
wordcount[6] => LessThan~19.IN18
wordcount[6] => reduce_nor~5.IN5
wordcount[6] => LessThan~25.IN18
wordcount[6] => LessThan~26.IN18
wordcount[6] => add~0.IN18
wordcount[6] => LessThan~27.IN18
wordcount[6] => LessThan~28.IN18
wordcount[6] => add~1.IN18
wordcount[6] => LessThan~29.IN18
wordcount[6] => LessThan~30.IN18
wordcount[6] => add~2.IN18
wordcount[6] => LessThan~31.IN18
wordcount[6] => LessThan~32.IN18
wordcount[6] => add~3.IN18
wordcount[6] => LessThan~33.IN18
wordcount[6] => LessThan~34.IN18
wordcount[6] => add~4.IN18
wordcount[6] => LessThan~35.IN18
wordcount[6] => LessThan~36.IN18
wordcount[6] => add~5.IN18
wordcount[7] => LessThan~1.IN17
wordcount[7] => LessThan~2.IN17
wordcount[7] => LessThan~3.IN17
wordcount[7] => LessThan~4.IN17
wordcount[7] => LessThan~18.IN17
wordcount[7] => LessThan~19.IN17
wordcount[7] => reduce_nor~5.IN4
wordcount[7] => LessThan~25.IN17
wordcount[7] => LessThan~26.IN17
wordcount[7] => add~0.IN17
wordcount[7] => LessThan~27.IN17
wordcount[7] => LessThan~28.IN17
wordcount[7] => add~1.IN17
wordcount[7] => LessThan~29.IN17
wordcount[7] => LessThan~30.IN17
wordcount[7] => add~2.IN17
wordcount[7] => LessThan~31.IN17
wordcount[7] => LessThan~32.IN17
wordcount[7] => add~3.IN17
wordcount[7] => LessThan~33.IN17
wordcount[7] => LessThan~34.IN17
wordcount[7] => add~4.IN17
wordcount[7] => LessThan~35.IN17
wordcount[7] => LessThan~36.IN17
wordcount[7] => add~5.IN17
wordcount[8] => LessThan~1.IN16
wordcount[8] => LessThan~2.IN16
wordcount[8] => LessThan~3.IN16
wordcount[8] => LessThan~4.IN16
wordcount[8] => LessThan~18.IN16
wordcount[8] => LessThan~19.IN16
wordcount[8] => reduce_nor~5.IN3
wordcount[8] => LessThan~25.IN16
wordcount[8] => LessThan~26.IN16
wordcount[8] => add~0.IN16
wordcount[8] => LessThan~27.IN16
wordcount[8] => LessThan~28.IN16
wordcount[8] => add~1.IN16
wordcount[8] => LessThan~29.IN16
wordcount[8] => LessThan~30.IN16
wordcount[8] => add~2.IN16
wordcount[8] => LessThan~31.IN16
wordcount[8] => LessThan~32.IN16
wordcount[8] => add~3.IN16
wordcount[8] => LessThan~33.IN16
wordcount[8] => LessThan~34.IN16
wordcount[8] => add~4.IN16
wordcount[8] => LessThan~35.IN16
wordcount[8] => LessThan~36.IN16
wordcount[8] => add~5.IN16
wordcount[9] => LessThan~1.IN15
wordcount[9] => LessThan~2.IN15
wordcount[9] => LessThan~3.IN15
wordcount[9] => LessThan~4.IN15
wordcount[9] => LessThan~18.IN15
wordcount[9] => LessThan~19.IN15
wordcount[9] => reduce_nor~5.IN2
wordcount[9] => LessThan~25.IN15
wordcount[9] => LessThan~26.IN15
wordcount[9] => add~0.IN15
wordcount[9] => LessThan~27.IN15
wordcount[9] => LessThan~28.IN15
wordcount[9] => add~1.IN15
wordcount[9] => LessThan~29.IN15
wordcount[9] => LessThan~30.IN15
wordcount[9] => add~2.IN15
wordcount[9] => LessThan~31.IN15
wordcount[9] => LessThan~32.IN15
wordcount[9] => add~3.IN15
wordcount[9] => LessThan~33.IN15
wordcount[9] => LessThan~34.IN15
wordcount[9] => add~4.IN15
wordcount[9] => LessThan~35.IN15
wordcount[9] => LessThan~36.IN15
wordcount[9] => add~5.IN15
wordcount[10] => LessThan~1.IN14
wordcount[10] => LessThan~2.IN14
wordcount[10] => LessThan~3.IN14
wordcount[10] => LessThan~4.IN14
wordcount[10] => LessThan~18.IN14
wordcount[10] => LessThan~19.IN14
wordcount[10] => reduce_nor~5.IN1
wordcount[10] => LessThan~25.IN14
wordcount[10] => LessThan~26.IN14
wordcount[10] => add~0.IN14
wordcount[10] => LessThan~27.IN14
wordcount[10] => LessThan~28.IN14
wordcount[10] => add~1.IN14
wordcount[10] => LessThan~29.IN14
wordcount[10] => LessThan~30.IN14
wordcount[10] => add~2.IN14
wordcount[10] => LessThan~31.IN14
wordcount[10] => LessThan~32.IN14
wordcount[10] => add~3.IN14
wordcount[10] => LessThan~33.IN14
wordcount[10] => LessThan~34.IN14
wordcount[10] => add~4.IN14
wordcount[10] => LessThan~35.IN14
wordcount[10] => LessThan~36.IN14
wordcount[10] => add~5.IN14
wordcount[11] => LessThan~1.IN13
wordcount[11] => LessThan~2.IN13
wordcount[11] => LessThan~3.IN13
wordcount[11] => LessThan~4.IN13
wordcount[11] => LessThan~18.IN13
wordcount[11] => LessThan~19.IN13
wordcount[11] => reduce_nor~5.IN0
wordcount[11] => LessThan~25.IN13
wordcount[11] => LessThan~26.IN13
wordcount[11] => add~0.IN13
wordcount[11] => LessThan~27.IN13
wordcount[11] => LessThan~28.IN13
wordcount[11] => add~1.IN13
wordcount[11] => LessThan~29.IN13
wordcount[11] => LessThan~30.IN13
wordcount[11] => add~2.IN13
wordcount[11] => LessThan~31.IN13
wordcount[11] => LessThan~32.IN13
wordcount[11] => add~3.IN13
wordcount[11] => LessThan~33.IN13
wordcount[11] => LessThan~34.IN13
wordcount[11] => add~4.IN13
wordcount[11] => LessThan~35.IN13
wordcount[11] => LessThan~36.IN13
wordcount[11] => add~5.IN13
video_type[0] => Mux~0.IN4
video_type[0] => Mux~1.IN4
video_type[0] => Mux~2.IN4
video_type[0] => Mux~3.IN4
video_type[0] => Mux~4.IN4
video_type[0] => Mux~5.IN4
video_type[0] => Mux~6.IN4
video_type[0] => Mux~7.IN4
video_type[0] => Mux~8.IN4
video_type[0] => Mux~9.IN4
video_type[0] => active_crc_range.IN4
video_type[0] => full_crc_range.IN4
video_type[0] => Mux~10.IN2
video_type[0] => Mux~11.IN10
video_type[0] => edhcount[11].IN4
video_type[0] => edhcount[10].IN4
video_type[0] => edhcount[9].IN4
video_type[0] => edhcount[8].IN4
video_type[0] => edhcount[7].IN4
video_type[0] => edhcount[6].IN4
video_type[0] => edhcount[5].IN4
video_type[0] => edhcount[4].IN4
video_type[0] => edhcount[3].IN4
video_type[0] => edhcount[2].IN4
video_type[0] => edhcount[1].IN4
video_type[0] => edhcount[0].IN4
video_type[1] => Mux~0.IN3
video_type[1] => Mux~1.IN3
video_type[1] => Mux~2.IN3
video_type[1] => Mux~3.IN3
video_type[1] => Mux~4.IN3
video_type[1] => Mux~5.IN3
video_type[1] => Mux~6.IN3
video_type[1] => Mux~7.IN3
video_type[1] => Mux~8.IN3
video_type[1] => Mux~9.IN3
video_type[1] => active_crc_range.IN3
video_type[1] => full_crc_range.IN3
video_type[1] => Mux~10.IN1
video_type[1] => Mux~11.IN9
video_type[1] => edhcount[11].IN3
video_type[1] => edhcount[10].IN3
video_type[1] => edhcount[9].IN3
video_type[1] => edhcount[8].IN3
video_type[1] => edhcount[7].IN3
video_type[1] => edhcount[6].IN3
video_type[1] => edhcount[5].IN3
video_type[1] => edhcount[4].IN3
video_type[1] => edhcount[3].IN3
video_type[1] => edhcount[2].IN3
video_type[1] => edhcount[1].IN3
video_type[1] => edhcount[0].IN3
video_type[2] => Mux~0.IN2
video_type[2] => Mux~1.IN2
video_type[2] => Mux~2.IN2
video_type[2] => Mux~3.IN2
video_type[2] => Mux~4.IN2
video_type[2] => Mux~5.IN2
video_type[2] => Mux~6.IN2
video_type[2] => Mux~7.IN2
video_type[2] => Mux~8.IN2
video_type[2] => Mux~9.IN2
video_type[2] => active_crc_range.IN2
video_type[2] => full_crc_range.IN2
video_type[2] => Mux~10.IN0
video_type[2] => Mux~11.IN8
video_type[2] => edhcount[11].IN2
video_type[2] => edhcount[10].IN2
video_type[2] => edhcount[9].IN2
video_type[2] => edhcount[8].IN2
video_type[2] => edhcount[7].IN2
video_type[2] => edhcount[6].IN2
video_type[2] => edhcount[5].IN2
video_type[2] => edhcount[4].IN2
video_type[2] => edhcount[3].IN2
video_type[2] => edhcount[2].IN2
video_type[2] => edhcount[1].IN2
video_type[2] => edhcount[0].IN2
read_acrc_errors => read_acrc_errors0.DATAIN
read_acrc_errors => crc_error_counters~0.IN1
read_fcrc_errors => read_fcrc_errors0.DATAIN
read_fcrc_errors => crc_error_counters~1.IN1
acrc_errors[0] <= acrc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[1] <= acrc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[2] <= acrc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[3] <= acrc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[4] <= acrc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[5] <= acrc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[6] <= acrc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[7] <= acrc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[0] <= fcrc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[1] <= fcrc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[2] <= fcrc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[3] <= fcrc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[4] <= fcrc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[5] <= fcrc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[6] <= fcrc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[7] <= fcrc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|tpgen_dk:U5A
reset_n => sdsdi_generator:sdi.reset_n
clk => sdsdi_generator:sdi.clk
pal_nntsc => sdsdi_generator:sdi.pal_nntsc
txsrc[0] => sdsdi_generator:sdi.txsrc[0]
txsrc[1] => sdsdi_generator:sdi.txsrc[1]
txsrc[2] => sdsdi_generator:sdi.txsrc[2]
txrate[0] => sdsdi_generator:sdi.txrate[0]
txrate[1] => sdsdi_generator:sdi.txrate[1]
data_out[0] <= sdsdi_generator:sdi.data_out[0]
data_out[1] <= sdsdi_generator:sdi.data_out[1]
data_out[2] <= sdsdi_generator:sdi.data_out[2]
data_out[3] <= sdsdi_generator:sdi.data_out[3]
data_out[4] <= sdsdi_generator:sdi.data_out[4]
data_out[5] <= sdsdi_generator:sdi.data_out[5]
data_out[6] <= sdsdi_generator:sdi.data_out[6]
data_out[7] <= sdsdi_generator:sdi.data_out[7]
data_out[8] <= sdsdi_generator:sdi.data_out[8]
data_out[9] <= sdsdi_generator:sdi.data_out[9]


|hdvb0|tpgen_dk:U5A|sdsdi_generator:sdi
reset_n => enable_sdsdigen~0.IN0
reset_n => enable_grey~0.IN0
reset_n => enable_rp178~0.IN0
reset_n => edh:error_detection_and_handling.enable
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => edh:error_detection_and_handling.clk
clk => sd_framegenerator:sdi_frame.clk
clk => data_out[9]~reg0.CLK
pal_nntsc => tsl[8].IN9
pal_nntsc => tsl[7].IN9
pal_nntsc => tsl[6].IN9
pal_nntsc => tsl[5].IN9
pal_nntsc => tsl[4].IN5
pal_nntsc => tsl[3].IN9
pal_nntsc => tsl[2].IN9
pal_nntsc => lpf[6].IN9
pal_nntsc => lpf[5].IN9
pal_nntsc => lpf[4].IN9
pal_nntsc => lpf[3].IN9
pal_nntsc => lpf[2].IN9
pal_nntsc => vblank[2].IN9
pal_nntsc => vblank[0].IN9
pal_nntsc => field2_start[5].IN9
pal_nntsc => field2_start[4].IN9
pal_nntsc => field2_start[3].IN9
pal_nntsc => field2_start[2].IN9
pal_nntsc => field2_start[1].IN9
pal_nntsc => edh:error_detection_and_handling.video_type[1]
pal_nntsc => sd_framegenerator:sdi_frame.sdformat
txsrc[0] => reduce_nor~0.IN2
txsrc[0] => reduce_nor~1.IN2
txsrc[1] => reduce_nor~0.IN1
txsrc[1] => reduce_nor~1.IN1
txsrc[1] => reduce_nor~2.IN1
txsrc[2] => reduce_nor~0.IN0
txsrc[2] => reduce_nor~1.IN0
txsrc[2] => reduce_nor~2.IN0
txrate[0] => tsl[11].IN5
txrate[0] => tsl[9].IN5
txrate[0] => tsl[8].IN10
txrate[0] => tsl[7].IN10
txrate[0] => tsl[6].IN10
txrate[0] => tsl[5].IN10
txrate[0] => tsl[3].IN10
txrate[0] => tsl[2].IN10
txrate[0] => asl[11].IN5
txrate[0] => asl[9].IN5
txrate[0] => asl[8].IN5
txrate[0] => asl[6].IN5
txrate[0] => asl[5].IN5
txrate[0] => lpf[9].IN5
txrate[0] => lpf[6].IN10
txrate[0] => lpf[5].IN10
txrate[0] => lpf[4].IN10
txrate[0] => lpf[3].IN10
txrate[0] => lpf[2].IN10
txrate[0] => lpf[0].IN5
txrate[0] => vblank[4].IN5
txrate[0] => vblank[2].IN10
txrate[0] => vblank[1].IN5
txrate[0] => vblank[0].IN10
txrate[0] => field2_start[8].IN5
txrate[0] => field2_start[5].IN10
txrate[0] => field2_start[4].IN10
txrate[0] => field2_start[3].IN10
txrate[0] => field2_start[2].IN10
txrate[0] => field2_start[1].IN10
txrate[0] => field2_start[0].IN5
txrate[0] => edh:error_detection_and_handling.video_type[0]
txrate[0] => LessThan~0.IN4
txrate[0] => LessThan~1.IN4
txrate[0] => LessThan~2.IN4
txrate[0] => sel[2].IN0
txrate[0] => sd_framegenerator:sdi_frame.tsl[10]
txrate[1] => LessThan~0.IN3
txrate[1] => LessThan~1.IN3
txrate[1] => LessThan~2.IN3
txrate[1] => sel[2].IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|tpgen_dk:U5A|sdsdi_generator:sdi|sd_framegenerator:sdi_frame
clk => samplecount[10].CLK
clk => samplecount[9].CLK
clk => samplecount[8].CLK
clk => samplecount[7].CLK
clk => samplecount[6].CLK
clk => samplecount[5].CLK
clk => samplecount[4].CLK
clk => samplecount[3].CLK
clk => samplecount[2].CLK
clk => samplecount[1].CLK
clk => samplecount[0].CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => sample[11]~reg0.CLK
clk => sample[10]~reg0.CLK
clk => sample[9]~reg0.CLK
clk => sample[8]~reg0.CLK
clk => sample[7]~reg0.CLK
clk => sample[6]~reg0.CLK
clk => sample[5]~reg0.CLK
clk => sample[4]~reg0.CLK
clk => sample[3]~reg0.CLK
clk => sample[2]~reg0.CLK
clk => sample[1]~reg0.CLK
clk => sample[0]~reg0.CLK
clk => line[9]~reg0.CLK
clk => line[8]~reg0.CLK
clk => line[7]~reg0.CLK
clk => line[6]~reg0.CLK
clk => line[5]~reg0.CLK
clk => line[4]~reg0.CLK
clk => line[3]~reg0.CLK
clk => line[2]~reg0.CLK
clk => line[1]~reg0.CLK
clk => line[0]~reg0.CLK
clk => video[9]~reg0.CLK
clk => video[8]~reg0.CLK
clk => video[7]~reg0.CLK
clk => video[6]~reg0.CLK
clk => video[5]~reg0.CLK
clk => video[4]~reg0.CLK
clk => video[3]~reg0.CLK
clk => video[2]~reg0.CLK
clk => video[1]~reg0.CLK
clk => video[0]~reg0.CLK
clk => vbit.CLK
clk => field.CLK
clk => hbit.CLK
clk => samplecount[11].CLK
mute => linecount[9].ACLR
mute => linecount[8].ACLR
mute => linecount[7].ACLR
mute => linecount[6].ACLR
mute => linecount[5].ACLR
mute => linecount[4].ACLR
mute => linecount[3].ACLR
mute => linecount[2].ACLR
mute => linecount[1].ACLR
mute => linecount[0].PRESET
mute => comb~0.IN1
mute => comb~1.IN1
mute => comb~2.IN1
mute => comb~3.IN1
mute => comb~4.IN1
mute => comb~5.IN1
mute => comb~6.IN1
mute => comb~7.IN1
mute => comb~8.IN1
mute => comb~9.IN1
mute => comb~10.IN1
mute => comb~11.IN1
mute => line[9]~reg0.ACLR
mute => line[8]~reg0.ACLR
mute => line[7]~reg0.ACLR
mute => line[6]~reg0.ACLR
mute => line[5]~reg0.ACLR
mute => line[4]~reg0.ACLR
mute => line[3]~reg0.ACLR
mute => line[2]~reg0.ACLR
mute => line[1]~reg0.ACLR
mute => line[0]~reg0.ACLR
mute => video[8]~reg0.ACLR
mute => comb~12.IN1
mute => comb~13.IN1
mute => comb~14.IN1
mute => comb~15.IN1
mute => comb~16.IN1
mute => comb~17.IN1
mute => comb~18.IN1
mute => comb~19.IN1
mute => comb~20.IN1
mute => comb~21.IN1
mute => comb~22.IN1
mute => comb~23.IN1
mute => video[7]~reg0.ACLR
mute => video[6]~reg0.ACLR
mute => video[5]~reg0.ACLR
mute => video[4]~reg0.ACLR
mute => video[3]~reg0.ACLR
mute => video[2]~reg0.ACLR
mute => video[1]~reg0.ACLR
mute => video[0]~reg0.ACLR
mute => video[9]~reg0.ACLR
mute => field.PRESET
mute => vbit.PRESET
mute => hbit.ENA
sdformat => vbit~4.OUTPUTSELECT
sdformat => field~4.OUTPUTSELECT
tsl[0] => add~6.IN64
tsl[0] => equal~70.IN1
tsl[0] => add~8.IN64
tsl[1] => equal~23.IN1
tsl[1] => add~6.IN63
tsl[1] => add~7.IN62
tsl[1] => add~8.IN63
tsl[2] => add~3.IN60
tsl[2] => add~6.IN62
tsl[2] => add~7.IN61
tsl[2] => add~8.IN62
tsl[3] => add~3.IN59
tsl[3] => add~6.IN61
tsl[3] => add~7.IN60
tsl[3] => add~8.IN61
tsl[4] => add~3.IN58
tsl[4] => add~6.IN60
tsl[4] => add~7.IN59
tsl[4] => add~8.IN60
tsl[5] => add~3.IN57
tsl[5] => add~6.IN59
tsl[5] => add~7.IN58
tsl[5] => add~8.IN59
tsl[6] => add~3.IN56
tsl[6] => add~6.IN58
tsl[6] => add~7.IN57
tsl[6] => add~8.IN58
tsl[7] => add~3.IN55
tsl[7] => add~6.IN57
tsl[7] => add~7.IN56
tsl[7] => add~8.IN57
tsl[8] => add~3.IN54
tsl[8] => add~6.IN56
tsl[8] => add~7.IN55
tsl[8] => add~8.IN56
tsl[9] => add~3.IN53
tsl[9] => add~6.IN55
tsl[9] => add~7.IN54
tsl[9] => add~8.IN55
tsl[10] => add~3.IN52
tsl[10] => add~6.IN54
tsl[10] => add~7.IN53
tsl[10] => add~8.IN54
tsl[11] => add~3.IN51
tsl[11] => add~6.IN53
tsl[11] => add~7.IN52
tsl[11] => add~8.IN53
tsl[12] => add~3.IN50
tsl[12] => add~6.IN52
tsl[12] => add~7.IN51
tsl[12] => add~8.IN52
tsl[13] => add~3.IN49
tsl[13] => add~6.IN51
tsl[13] => add~7.IN50
tsl[13] => add~8.IN51
tsl[14] => add~3.IN48
tsl[14] => add~6.IN50
tsl[14] => add~7.IN49
tsl[14] => add~8.IN50
tsl[15] => add~3.IN47
tsl[15] => add~6.IN49
tsl[15] => add~7.IN48
tsl[15] => add~8.IN49
tsl[16] => add~3.IN46
tsl[16] => add~6.IN48
tsl[16] => add~7.IN47
tsl[16] => add~8.IN48
tsl[17] => add~3.IN45
tsl[17] => add~6.IN47
tsl[17] => add~7.IN46
tsl[17] => add~8.IN47
tsl[18] => add~3.IN44
tsl[18] => add~6.IN46
tsl[18] => add~7.IN45
tsl[18] => add~8.IN46
tsl[19] => add~3.IN43
tsl[19] => add~6.IN45
tsl[19] => add~7.IN44
tsl[19] => add~8.IN45
tsl[20] => add~3.IN42
tsl[20] => add~6.IN44
tsl[20] => add~7.IN43
tsl[20] => add~8.IN44
tsl[21] => add~3.IN41
tsl[21] => add~6.IN43
tsl[21] => add~7.IN42
tsl[21] => add~8.IN43
tsl[22] => add~3.IN40
tsl[22] => add~6.IN42
tsl[22] => add~7.IN41
tsl[22] => add~8.IN42
tsl[23] => add~3.IN39
tsl[23] => add~6.IN41
tsl[23] => add~7.IN40
tsl[23] => add~8.IN41
tsl[24] => add~3.IN38
tsl[24] => add~6.IN40
tsl[24] => add~7.IN39
tsl[24] => add~8.IN40
tsl[25] => add~3.IN37
tsl[25] => add~6.IN39
tsl[25] => add~7.IN38
tsl[25] => add~8.IN39
tsl[26] => add~3.IN36
tsl[26] => add~6.IN38
tsl[26] => add~7.IN37
tsl[26] => add~8.IN38
tsl[27] => add~3.IN35
tsl[27] => add~6.IN37
tsl[27] => add~7.IN36
tsl[27] => add~8.IN37
tsl[28] => add~3.IN34
tsl[28] => add~6.IN36
tsl[28] => add~7.IN35
tsl[28] => add~8.IN36
tsl[29] => add~3.IN33
tsl[29] => add~6.IN35
tsl[29] => add~7.IN34
tsl[29] => add~8.IN35
tsl[30] => add~3.IN32
tsl[30] => add~6.IN34
tsl[30] => add~7.IN33
tsl[30] => add~8.IN34
tsl[31] => add~3.IN31
tsl[31] => add~6.IN33
tsl[31] => add~7.IN32
tsl[31] => add~8.IN33
asl[0] => add~1.IN64
asl[0] => comb~11.IN0
asl[0] => add~4.IN64
asl[0] => equal~46.IN1
asl[0] => add~9.IN64
asl[0] => comb~23.IN0
asl[1] => add~1.IN63
asl[1] => comb~10.IN0
asl[1] => equal~12.IN1
asl[1] => add~4.IN63
asl[1] => add~5.IN62
asl[1] => add~9.IN63
asl[1] => comb~22.IN0
asl[2] => add~1.IN62
asl[2] => comb~9.IN0
asl[2] => equal~13.IN1
asl[2] => add~4.IN62
asl[2] => add~5.IN61
asl[2] => add~9.IN62
asl[2] => comb~21.IN0
asl[3] => add~1.IN61
asl[3] => comb~8.IN0
asl[3] => equal~14.IN1
asl[3] => add~4.IN61
asl[3] => add~5.IN60
asl[3] => add~9.IN61
asl[3] => comb~20.IN0
asl[4] => add~1.IN60
asl[4] => comb~7.IN0
asl[4] => equal~15.IN1
asl[4] => add~4.IN60
asl[4] => add~5.IN59
asl[4] => add~9.IN60
asl[4] => comb~19.IN0
asl[5] => add~1.IN59
asl[5] => comb~6.IN0
asl[5] => equal~16.IN1
asl[5] => add~4.IN59
asl[5] => add~5.IN58
asl[5] => add~9.IN59
asl[5] => comb~18.IN0
asl[6] => add~1.IN58
asl[6] => comb~5.IN0
asl[6] => equal~17.IN1
asl[6] => add~4.IN58
asl[6] => add~5.IN57
asl[6] => add~9.IN58
asl[6] => comb~17.IN0
asl[7] => add~1.IN57
asl[7] => comb~4.IN0
asl[7] => equal~18.IN1
asl[7] => add~4.IN57
asl[7] => add~5.IN56
asl[7] => add~9.IN57
asl[7] => comb~16.IN0
asl[8] => add~1.IN56
asl[8] => comb~3.IN0
asl[8] => equal~19.IN1
asl[8] => add~4.IN56
asl[8] => add~5.IN55
asl[8] => add~9.IN56
asl[8] => comb~15.IN0
asl[9] => add~1.IN55
asl[9] => comb~2.IN0
asl[9] => equal~20.IN1
asl[9] => add~4.IN55
asl[9] => add~5.IN54
asl[9] => add~9.IN55
asl[9] => comb~14.IN0
asl[10] => add~1.IN54
asl[10] => comb~1.IN0
asl[10] => equal~21.IN1
asl[10] => add~4.IN54
asl[10] => add~5.IN53
asl[10] => add~9.IN54
asl[10] => comb~13.IN0
asl[11] => add~1.IN53
asl[11] => comb~0.IN0
asl[11] => equal~22.IN1
asl[11] => add~4.IN53
asl[11] => add~5.IN52
asl[11] => add~9.IN53
asl[11] => comb~12.IN0
asl[12] => add~1.IN52
asl[12] => reduce_nor~1.IN1
asl[12] => add~4.IN52
asl[12] => add~5.IN51
asl[12] => add~9.IN52
asl[13] => add~1.IN51
asl[13] => add~4.IN51
asl[13] => add~5.IN50
asl[13] => add~9.IN51
asl[14] => add~1.IN50
asl[14] => add~4.IN50
asl[14] => add~5.IN49
asl[14] => add~9.IN50
asl[15] => add~1.IN49
asl[15] => add~4.IN49
asl[15] => add~5.IN48
asl[15] => add~9.IN49
asl[16] => add~1.IN48
asl[16] => add~4.IN48
asl[16] => add~5.IN47
asl[16] => add~9.IN48
asl[17] => add~1.IN47
asl[17] => add~4.IN47
asl[17] => add~5.IN46
asl[17] => add~9.IN47
asl[18] => add~1.IN46
asl[18] => add~4.IN46
asl[18] => add~5.IN45
asl[18] => add~9.IN46
asl[19] => add~1.IN45
asl[19] => add~4.IN45
asl[19] => add~5.IN44
asl[19] => add~9.IN45
asl[20] => add~1.IN44
asl[20] => add~4.IN44
asl[20] => add~5.IN43
asl[20] => add~9.IN44
asl[21] => add~1.IN43
asl[21] => add~4.IN43
asl[21] => add~5.IN42
asl[21] => add~9.IN43
asl[22] => add~1.IN42
asl[22] => add~4.IN42
asl[22] => add~5.IN41
asl[22] => add~9.IN42
asl[23] => add~1.IN41
asl[23] => add~4.IN41
asl[23] => add~5.IN40
asl[23] => add~9.IN41
asl[24] => add~1.IN40
asl[24] => add~4.IN40
asl[24] => add~5.IN39
asl[24] => add~9.IN40
asl[25] => add~1.IN39
asl[25] => add~4.IN39
asl[25] => add~5.IN38
asl[25] => add~9.IN39
asl[26] => add~1.IN38
asl[26] => add~4.IN38
asl[26] => add~5.IN37
asl[26] => add~9.IN38
asl[27] => add~1.IN37
asl[27] => add~4.IN37
asl[27] => add~5.IN36
asl[27] => add~9.IN37
asl[28] => add~1.IN36
asl[28] => add~4.IN36
asl[28] => add~5.IN35
asl[28] => add~9.IN36
asl[29] => add~1.IN35
asl[29] => add~4.IN35
asl[29] => add~5.IN34
asl[29] => add~9.IN35
asl[30] => add~1.IN34
asl[30] => add~4.IN34
asl[30] => add~5.IN33
asl[30] => add~9.IN34
asl[31] => add~1.IN33
asl[31] => add~4.IN33
asl[31] => add~5.IN32
asl[31] => add~9.IN33
lpf[0] => LessThan~1.IN12
lpf[1] => LessThan~1.IN11
lpf[2] => LessThan~1.IN10
lpf[3] => LessThan~1.IN9
lpf[4] => LessThan~1.IN8
lpf[5] => LessThan~1.IN7
lpf[6] => LessThan~1.IN6
lpf[7] => LessThan~1.IN5
lpf[8] => LessThan~1.IN4
lpf[9] => LessThan~1.IN3
lpf[10] => LessThan~1.IN2
lpf[11] => ~NO_FANOUT~
lpf[12] => ~NO_FANOUT~
lpf[13] => ~NO_FANOUT~
lpf[14] => ~NO_FANOUT~
lpf[15] => ~NO_FANOUT~
lpf[16] => ~NO_FANOUT~
lpf[17] => ~NO_FANOUT~
lpf[18] => ~NO_FANOUT~
lpf[19] => ~NO_FANOUT~
lpf[20] => ~NO_FANOUT~
lpf[21] => ~NO_FANOUT~
lpf[22] => ~NO_FANOUT~
lpf[23] => ~NO_FANOUT~
lpf[24] => ~NO_FANOUT~
lpf[25] => ~NO_FANOUT~
lpf[26] => ~NO_FANOUT~
lpf[27] => ~NO_FANOUT~
lpf[28] => ~NO_FANOUT~
lpf[29] => ~NO_FANOUT~
lpf[30] => ~NO_FANOUT~
lpf[31] => ~NO_FANOUT~
vblank[0] => LessThan~3.IN12
vblank[0] => add~10.IN32
vblank[1] => LessThan~3.IN11
vblank[1] => add~10.IN31
vblank[2] => LessThan~3.IN10
vblank[2] => add~10.IN30
vblank[3] => LessThan~3.IN9
vblank[3] => add~10.IN29
vblank[4] => LessThan~3.IN8
vblank[4] => add~10.IN28
vblank[5] => LessThan~3.IN7
vblank[5] => add~10.IN27
vblank[6] => LessThan~3.IN6
vblank[6] => add~10.IN26
vblank[7] => LessThan~3.IN5
vblank[7] => add~10.IN25
vblank[8] => LessThan~3.IN4
vblank[8] => add~10.IN24
vblank[9] => LessThan~3.IN3
vblank[9] => add~10.IN23
vblank[10] => LessThan~3.IN2
vblank[10] => add~10.IN22
vblank[11] => add~10.IN21
vblank[12] => add~10.IN20
vblank[13] => add~10.IN19
vblank[14] => add~10.IN18
vblank[15] => add~10.IN17
vblank[16] => add~10.IN16
vblank[17] => add~10.IN15
vblank[18] => add~10.IN14
vblank[19] => add~10.IN13
vblank[20] => add~10.IN12
vblank[21] => add~10.IN11
vblank[22] => add~10.IN10
vblank[23] => add~10.IN9
vblank[24] => add~10.IN8
vblank[25] => add~10.IN7
vblank[26] => add~10.IN6
vblank[27] => add~10.IN5
vblank[28] => add~10.IN4
vblank[29] => add~10.IN3
vblank[30] => add~10.IN2
vblank[31] => add~10.IN1
field2_start[0] => LessThan~4.IN12
field2_start[0] => add~10.IN64
field2_start[1] => LessThan~4.IN11
field2_start[1] => add~10.IN63
field2_start[2] => LessThan~4.IN10
field2_start[2] => add~10.IN62
field2_start[3] => LessThan~4.IN9
field2_start[3] => add~10.IN61
field2_start[4] => LessThan~4.IN8
field2_start[4] => add~10.IN60
field2_start[5] => LessThan~4.IN7
field2_start[5] => add~10.IN59
field2_start[6] => LessThan~4.IN6
field2_start[6] => add~10.IN58
field2_start[7] => LessThan~4.IN5
field2_start[7] => add~10.IN57
field2_start[8] => LessThan~4.IN4
field2_start[8] => add~10.IN56
field2_start[9] => LessThan~4.IN3
field2_start[9] => add~10.IN55
field2_start[10] => LessThan~4.IN2
field2_start[10] => add~10.IN54
field2_start[11] => add~10.IN53
field2_start[12] => add~10.IN52
field2_start[13] => add~10.IN51
field2_start[14] => add~10.IN50
field2_start[15] => add~10.IN49
field2_start[16] => add~10.IN48
field2_start[17] => add~10.IN47
field2_start[18] => add~10.IN46
field2_start[19] => add~10.IN45
field2_start[20] => add~10.IN44
field2_start[21] => add~10.IN43
field2_start[22] => add~10.IN42
field2_start[23] => add~10.IN41
field2_start[24] => add~10.IN40
field2_start[25] => add~10.IN39
field2_start[26] => add~10.IN38
field2_start[27] => add~10.IN37
field2_start[28] => add~10.IN36
field2_start[29] => add~10.IN35
field2_start[30] => add~10.IN34
field2_start[31] => add~10.IN33
luma_sample[0] => video~9.DATAB
luma_sample[1] => video~8.DATAB
luma_sample[2] => video~7.DATAB
luma_sample[3] => video~6.DATAB
luma_sample[4] => video~5.DATAB
luma_sample[5] => video~4.DATAB
luma_sample[6] => video~3.DATAB
luma_sample[7] => video~2.DATAB
luma_sample[8] => video~1.DATAB
luma_sample[9] => video~0.DATAB
chroma_sample[0] => video~9.DATAA
chroma_sample[1] => video~8.DATAA
chroma_sample[2] => video~7.DATAA
chroma_sample[3] => video~6.DATAA
chroma_sample[4] => video~5.DATAA
chroma_sample[5] => video~4.DATAA
chroma_sample[6] => video~3.DATAA
chroma_sample[7] => video~2.DATAA
chroma_sample[8] => video~1.DATAA
chroma_sample[9] => video~0.DATAA
video[0] <= video[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[1] <= video[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[2] <= video[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[3] <= video[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[4] <= video[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[5] <= video[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[6] <= video[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[7] <= video[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[8] <= video[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[9] <= video[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[0] <= line[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[1] <= line[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[2] <= line[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[3] <= line[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[4] <= line[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[5] <= line[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[6] <= line[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[7] <= line[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[8] <= line[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[9] <= line[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= sample[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[8] <= sample[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[9] <= sample[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[10] <= sample[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[11] <= sample[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|tpgen_dk:U5A|sdsdi_generator:sdi|edh:error_detection_and_handling
clk => f_crc[14].CLK
clk => f_crc[13].CLK
clk => f_crc[12].CLK
clk => f_crc[11].CLK
clk => f_crc[10].CLK
clk => f_crc[9].CLK
clk => f_crc[8].CLK
clk => f_crc[7].CLK
clk => f_crc[6].CLK
clk => f_crc[5].CLK
clk => f_crc[4].CLK
clk => f_crc[3].CLK
clk => f_crc[2].CLK
clk => f_crc[1].CLK
clk => f_crc[0].CLK
clk => a_crc[15].CLK
clk => a_crc[14].CLK
clk => a_crc[13].CLK
clk => a_crc[12].CLK
clk => a_crc[11].CLK
clk => a_crc[10].CLK
clk => a_crc[9].CLK
clk => a_crc[8].CLK
clk => a_crc[7].CLK
clk => a_crc[6].CLK
clk => a_crc[5].CLK
clk => a_crc[4].CLK
clk => a_crc[3].CLK
clk => a_crc[2].CLK
clk => a_crc[1].CLK
clk => a_crc[0].CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => edh_detected.CLK
clk => rx_acrc[15].CLK
clk => rx_acrc[14].CLK
clk => rx_acrc[13].CLK
clk => rx_acrc[12].CLK
clk => rx_acrc[11].CLK
clk => rx_acrc[10].CLK
clk => rx_acrc[9].CLK
clk => rx_acrc[8].CLK
clk => rx_acrc[7].CLK
clk => rx_acrc[6].CLK
clk => rx_acrc[5].CLK
clk => rx_acrc[4].CLK
clk => rx_acrc[3].CLK
clk => rx_acrc[2].CLK
clk => rx_acrc[1].CLK
clk => rx_acrc[0].CLK
clk => rx_fcrc[15].CLK
clk => rx_fcrc[14].CLK
clk => rx_fcrc[13].CLK
clk => rx_fcrc[12].CLK
clk => rx_fcrc[11].CLK
clk => rx_fcrc[10].CLK
clk => rx_fcrc[9].CLK
clk => rx_fcrc[8].CLK
clk => rx_fcrc[7].CLK
clk => rx_fcrc[6].CLK
clk => rx_fcrc[5].CLK
clk => rx_fcrc[4].CLK
clk => rx_fcrc[3].CLK
clk => rx_fcrc[2].CLK
clk => rx_fcrc[1].CLK
clk => rx_fcrc[0].CLK
clk => inc_acrc_errors.CLK
clk => inc_fcrc_errors.CLK
clk => acrc_errors[7]~reg0.CLK
clk => acrc_errors[6]~reg0.CLK
clk => acrc_errors[5]~reg0.CLK
clk => acrc_errors[4]~reg0.CLK
clk => acrc_errors[3]~reg0.CLK
clk => acrc_errors[2]~reg0.CLK
clk => acrc_errors[1]~reg0.CLK
clk => acrc_errors[0]~reg0.CLK
clk => fcrc_errors[7]~reg0.CLK
clk => fcrc_errors[6]~reg0.CLK
clk => fcrc_errors[5]~reg0.CLK
clk => fcrc_errors[4]~reg0.CLK
clk => fcrc_errors[3]~reg0.CLK
clk => fcrc_errors[2]~reg0.CLK
clk => fcrc_errors[1]~reg0.CLK
clk => fcrc_errors[0]~reg0.CLK
clk => read_acrc_errors0.CLK
clk => read_fcrc_errors0.CLK
clk => f_crc[15].CLK
enable => f_crc[14].ACLR
enable => f_crc[13].ACLR
enable => f_crc[12].ACLR
enable => f_crc[11].ACLR
enable => f_crc[10].ACLR
enable => f_crc[9].ACLR
enable => f_crc[8].ACLR
enable => f_crc[7].ACLR
enable => f_crc[6].ACLR
enable => f_crc[5].ACLR
enable => f_crc[4].ACLR
enable => f_crc[3].ACLR
enable => f_crc[2].ACLR
enable => f_crc[1].ACLR
enable => f_crc[0].ACLR
enable => a_crc[15].ACLR
enable => a_crc[14].ACLR
enable => a_crc[13].ACLR
enable => a_crc[12].ACLR
enable => a_crc[11].ACLR
enable => a_crc[10].ACLR
enable => a_crc[9].ACLR
enable => a_crc[8].ACLR
enable => a_crc[7].ACLR
enable => a_crc[6].ACLR
enable => a_crc[5].ACLR
enable => a_crc[4].ACLR
enable => a_crc[3].ACLR
enable => a_crc[2].ACLR
enable => a_crc[1].ACLR
enable => a_crc[0].ACLR
enable => acrc_errors[6]~reg0.ACLR
enable => f_crc[15].ACLR
enable => acrc_errors[5]~reg0.ACLR
enable => acrc_errors[4]~reg0.ACLR
enable => acrc_errors[3]~reg0.ACLR
enable => acrc_errors[2]~reg0.ACLR
enable => acrc_errors[1]~reg0.ACLR
enable => acrc_errors[0]~reg0.ACLR
enable => fcrc_errors[7]~reg0.ACLR
enable => fcrc_errors[6]~reg0.ACLR
enable => fcrc_errors[5]~reg0.ACLR
enable => fcrc_errors[4]~reg0.ACLR
enable => fcrc_errors[3]~reg0.ACLR
enable => fcrc_errors[2]~reg0.ACLR
enable => fcrc_errors[1]~reg0.ACLR
enable => fcrc_errors[0]~reg0.ACLR
enable => read_acrc_errors0.ACLR
enable => read_fcrc_errors0.ACLR
enable => acrc_errors[7]~reg0.ACLR
data_in[0] => LessThan~0.IN20
data_in[0] => fdata_in[0].DATAA
data_in[0] => data_out~9.DATAA
data_in[0] => data_out~19.DATAA
data_in[0] => data_out~29.DATAA
data_in[0] => data_out~39.DATAA
data_in[0] => data_out~49.DATAA
data_in[0] => data_out~59.DATAA
data_in[0] => Mux~9.IN0
data_in[0] => Mux~9.IN1
data_in[1] => LessThan~0.IN19
data_in[1] => fdata_in[1].DATAA
data_in[1] => data_out~8.DATAA
data_in[1] => data_out~18.DATAA
data_in[1] => data_out~28.DATAA
data_in[1] => data_out~38.DATAA
data_in[1] => data_out~48.DATAA
data_in[1] => data_out~58.DATAA
data_in[1] => Mux~8.IN0
data_in[1] => Mux~8.IN1
data_in[2] => LessThan~0.IN18
data_in[2] => fdata_in[2].DATAA
data_in[2] => data_out~7.DATAA
data_in[2] => data_out~17.DATAA
data_in[2] => data_out~27.DATAA
data_in[2] => data_out~37.DATAA
data_in[2] => data_out~47.DATAA
data_in[2] => data_out~57.DATAA
data_in[2] => Mux~7.IN0
data_in[2] => Mux~7.IN1
data_in[2] => rx_acrc[12].DATAIN
data_in[2] => rx_acrc[6].DATAIN
data_in[2] => rx_acrc[0].DATAIN
data_in[2] => rx_fcrc[12].DATAIN
data_in[2] => rx_fcrc[6].DATAIN
data_in[2] => rx_fcrc[0].DATAIN
data_in[3] => LessThan~0.IN17
data_in[3] => fdata_in[3].DATAA
data_in[3] => data_out~6.DATAA
data_in[3] => data_out~16.DATAA
data_in[3] => data_out~26.DATAA
data_in[3] => data_out~36.DATAA
data_in[3] => data_out~46.DATAA
data_in[3] => data_out~56.DATAA
data_in[3] => Mux~6.IN0
data_in[3] => Mux~6.IN1
data_in[3] => rx_acrc[13].DATAIN
data_in[3] => rx_acrc[7].DATAIN
data_in[3] => rx_acrc[1].DATAIN
data_in[3] => rx_fcrc[13].DATAIN
data_in[3] => rx_fcrc[7].DATAIN
data_in[3] => rx_fcrc[1].DATAIN
data_in[4] => LessThan~0.IN16
data_in[4] => fdata_in[4].DATAA
data_in[4] => data_out~5.DATAA
data_in[4] => data_out~15.DATAA
data_in[4] => data_out~25.DATAA
data_in[4] => data_out~35.DATAA
data_in[4] => data_out~45.DATAA
data_in[4] => data_out~55.DATAA
data_in[4] => Mux~5.IN0
data_in[4] => Mux~5.IN1
data_in[4] => rx_acrc[14].DATAIN
data_in[4] => rx_acrc[8].DATAIN
data_in[4] => rx_acrc[2].DATAIN
data_in[4] => rx_fcrc[14].DATAIN
data_in[4] => rx_fcrc[8].DATAIN
data_in[4] => rx_fcrc[2].DATAIN
data_in[5] => LessThan~0.IN15
data_in[5] => fdata_in[5].DATAA
data_in[5] => data_out~4.DATAA
data_in[5] => data_out~14.DATAA
data_in[5] => data_out~24.DATAA
data_in[5] => data_out~34.DATAA
data_in[5] => data_out~44.DATAA
data_in[5] => data_out~54.DATAA
data_in[5] => Mux~4.IN0
data_in[5] => Mux~4.IN1
data_in[5] => rx_acrc[15].DATAIN
data_in[5] => rx_acrc[9].DATAIN
data_in[5] => rx_acrc[3].DATAIN
data_in[5] => rx_fcrc[15].DATAIN
data_in[5] => rx_fcrc[9].DATAIN
data_in[5] => rx_fcrc[3].DATAIN
data_in[6] => LessThan~0.IN14
data_in[6] => fdata_in[6].DATAA
data_in[6] => data_out~3.DATAA
data_in[6] => data_out~13.DATAA
data_in[6] => data_out~23.DATAA
data_in[6] => data_out~33.DATAA
data_in[6] => data_out~43.DATAA
data_in[6] => data_out~53.DATAA
data_in[6] => Mux~3.IN0
data_in[6] => Mux~3.IN1
data_in[6] => rx_acrc[10].DATAIN
data_in[6] => rx_acrc[4].DATAIN
data_in[6] => rx_fcrc[10].DATAIN
data_in[6] => rx_fcrc[4].DATAIN
data_in[7] => LessThan~0.IN13
data_in[7] => fdata_in[7].DATAA
data_in[7] => data_out~2.DATAA
data_in[7] => data_out~12.DATAA
data_in[7] => data_out~22.DATAA
data_in[7] => data_out~32.DATAA
data_in[7] => data_out~42.DATAA
data_in[7] => data_out~52.DATAA
data_in[7] => Mux~2.IN0
data_in[7] => Mux~2.IN1
data_in[7] => rx_acrc[11].DATAIN
data_in[7] => rx_acrc[5].DATAIN
data_in[7] => rx_fcrc[11].DATAIN
data_in[7] => rx_fcrc[5].DATAIN
data_in[8] => LessThan~0.IN12
data_in[8] => fdata_in[8].DATAA
data_in[8] => data_out~1.DATAA
data_in[8] => data_out~11.DATAA
data_in[8] => data_out~21.DATAA
data_in[8] => data_out~31.DATAA
data_in[8] => data_out~41.DATAA
data_in[8] => data_out~51.DATAA
data_in[8] => Mux~1.IN0
data_in[8] => Mux~1.IN1
data_in[9] => LessThan~0.IN11
data_in[9] => fdata_in[9].DATAA
data_in[9] => data_out~0.DATAA
data_in[9] => data_out~10.DATAA
data_in[9] => data_out~20.DATAA
data_in[9] => data_out~30.DATAA
data_in[9] => data_out~40.DATAA
data_in[9] => data_out~50.DATAA
data_in[9] => Mux~0.IN0
data_in[9] => Mux~0.IN1
linecount[0] => reduce_nor~0.IN9
linecount[0] => LessThan~5.IN20
linecount[0] => LessThan~6.IN20
linecount[0] => LessThan~7.IN20
linecount[0] => LessThan~8.IN20
linecount[0] => reduce_nor~1.IN9
linecount[0] => LessThan~9.IN20
linecount[0] => LessThan~10.IN20
linecount[0] => LessThan~11.IN20
linecount[0] => LessThan~12.IN20
linecount[0] => LessThan~13.IN20
linecount[0] => LessThan~14.IN20
linecount[0] => LessThan~15.IN20
linecount[0] => LessThan~16.IN20
linecount[0] => LessThan~17.IN20
linecount[0] => reduce_nor~3.IN9
linecount[0] => LessThan~20.IN20
linecount[0] => LessThan~21.IN20
linecount[0] => LessThan~22.IN20
linecount[0] => LessThan~23.IN20
linecount[0] => LessThan~24.IN20
linecount[0] => reduce_nor~7.IN9
linecount[0] => reduce_nor~9.IN9
linecount[0] => reduce_nor~8.IN9
linecount[0] => reduce_nor~6.IN9
linecount[0] => reduce_nor~4.IN9
linecount[0] => reduce_nor~2.IN9
linecount[1] => reduce_nor~0.IN8
linecount[1] => LessThan~5.IN19
linecount[1] => LessThan~6.IN19
linecount[1] => LessThan~7.IN19
linecount[1] => LessThan~8.IN19
linecount[1] => reduce_nor~1.IN8
linecount[1] => LessThan~9.IN19
linecount[1] => LessThan~10.IN19
linecount[1] => LessThan~11.IN19
linecount[1] => LessThan~12.IN19
linecount[1] => LessThan~13.IN19
linecount[1] => LessThan~14.IN19
linecount[1] => LessThan~15.IN19
linecount[1] => LessThan~16.IN19
linecount[1] => LessThan~17.IN19
linecount[1] => reduce_nor~3.IN8
linecount[1] => reduce_nor~4.IN8
linecount[1] => LessThan~20.IN19
linecount[1] => LessThan~21.IN19
linecount[1] => LessThan~22.IN19
linecount[1] => LessThan~23.IN19
linecount[1] => LessThan~24.IN19
linecount[1] => reduce_nor~6.IN8
linecount[1] => reduce_nor~7.IN8
linecount[1] => reduce_nor~8.IN8
linecount[1] => reduce_nor~9.IN8
linecount[1] => reduce_nor~2.IN8
linecount[2] => reduce_nor~0.IN7
linecount[2] => LessThan~5.IN18
linecount[2] => LessThan~6.IN18
linecount[2] => LessThan~7.IN18
linecount[2] => LessThan~8.IN18
linecount[2] => reduce_nor~2.IN7
linecount[2] => LessThan~9.IN18
linecount[2] => LessThan~10.IN18
linecount[2] => LessThan~11.IN18
linecount[2] => LessThan~12.IN18
linecount[2] => LessThan~13.IN18
linecount[2] => LessThan~14.IN18
linecount[2] => LessThan~15.IN18
linecount[2] => LessThan~16.IN18
linecount[2] => LessThan~17.IN18
linecount[2] => reduce_nor~3.IN7
linecount[2] => reduce_nor~4.IN7
linecount[2] => LessThan~20.IN18
linecount[2] => LessThan~21.IN18
linecount[2] => LessThan~22.IN18
linecount[2] => LessThan~23.IN18
linecount[2] => LessThan~24.IN18
linecount[2] => reduce_nor~6.IN7
linecount[2] => reduce_nor~7.IN7
linecount[2] => reduce_nor~8.IN7
linecount[2] => reduce_nor~9.IN7
linecount[2] => reduce_nor~1.IN7
linecount[3] => reduce_nor~0.IN6
linecount[3] => LessThan~5.IN17
linecount[3] => LessThan~6.IN17
linecount[3] => LessThan~7.IN17
linecount[3] => LessThan~8.IN17
linecount[3] => reduce_nor~2.IN6
linecount[3] => LessThan~9.IN17
linecount[3] => LessThan~10.IN17
linecount[3] => LessThan~11.IN17
linecount[3] => LessThan~12.IN17
linecount[3] => LessThan~13.IN17
linecount[3] => LessThan~14.IN17
linecount[3] => LessThan~15.IN17
linecount[3] => LessThan~16.IN17
linecount[3] => LessThan~17.IN17
linecount[3] => reduce_nor~4.IN6
linecount[3] => LessThan~20.IN17
linecount[3] => LessThan~21.IN17
linecount[3] => LessThan~22.IN17
linecount[3] => LessThan~23.IN17
linecount[3] => LessThan~24.IN17
linecount[3] => reduce_nor~7.IN6
linecount[3] => reduce_nor~8.IN6
linecount[3] => reduce_nor~9.IN6
linecount[3] => reduce_nor~6.IN6
linecount[3] => reduce_nor~3.IN6
linecount[3] => reduce_nor~1.IN6
linecount[4] => reduce_nor~0.IN5
linecount[4] => LessThan~5.IN16
linecount[4] => LessThan~6.IN16
linecount[4] => LessThan~7.IN16
linecount[4] => LessThan~8.IN16
linecount[4] => reduce_nor~1.IN5
linecount[4] => LessThan~9.IN16
linecount[4] => LessThan~10.IN16
linecount[4] => LessThan~11.IN16
linecount[4] => LessThan~12.IN16
linecount[4] => LessThan~13.IN16
linecount[4] => LessThan~14.IN16
linecount[4] => LessThan~15.IN16
linecount[4] => LessThan~16.IN16
linecount[4] => LessThan~17.IN16
linecount[4] => reduce_nor~3.IN5
linecount[4] => reduce_nor~4.IN5
linecount[4] => LessThan~20.IN16
linecount[4] => LessThan~21.IN16
linecount[4] => LessThan~22.IN16
linecount[4] => LessThan~23.IN16
linecount[4] => LessThan~24.IN16
linecount[4] => reduce_nor~6.IN5
linecount[4] => reduce_nor~8.IN5
linecount[4] => reduce_nor~9.IN5
linecount[4] => reduce_nor~7.IN5
linecount[4] => reduce_nor~2.IN5
linecount[5] => reduce_nor~0.IN4
linecount[5] => LessThan~5.IN15
linecount[5] => LessThan~6.IN15
linecount[5] => LessThan~7.IN15
linecount[5] => LessThan~8.IN15
linecount[5] => reduce_nor~1.IN4
linecount[5] => reduce_nor~2.IN4
linecount[5] => LessThan~9.IN15
linecount[5] => LessThan~10.IN15
linecount[5] => LessThan~11.IN15
linecount[5] => LessThan~12.IN15
linecount[5] => LessThan~13.IN15
linecount[5] => LessThan~14.IN15
linecount[5] => LessThan~15.IN15
linecount[5] => LessThan~16.IN15
linecount[5] => LessThan~17.IN15
linecount[5] => reduce_nor~3.IN4
linecount[5] => reduce_nor~4.IN4
linecount[5] => LessThan~20.IN15
linecount[5] => LessThan~21.IN15
linecount[5] => LessThan~22.IN15
linecount[5] => LessThan~23.IN15
linecount[5] => LessThan~24.IN15
linecount[5] => reduce_nor~6.IN4
linecount[5] => reduce_nor~7.IN4
linecount[5] => reduce_nor~8.IN4
linecount[5] => reduce_nor~9.IN4
linecount[6] => reduce_nor~0.IN3
linecount[6] => LessThan~5.IN14
linecount[6] => LessThan~6.IN14
linecount[6] => LessThan~7.IN14
linecount[6] => LessThan~8.IN14
linecount[6] => reduce_nor~1.IN3
linecount[6] => reduce_nor~2.IN3
linecount[6] => LessThan~9.IN14
linecount[6] => LessThan~10.IN14
linecount[6] => LessThan~11.IN14
linecount[6] => LessThan~12.IN14
linecount[6] => LessThan~13.IN14
linecount[6] => LessThan~14.IN14
linecount[6] => LessThan~15.IN14
linecount[6] => LessThan~16.IN14
linecount[6] => LessThan~17.IN14
linecount[6] => reduce_nor~3.IN3
linecount[6] => LessThan~20.IN14
linecount[6] => LessThan~21.IN14
linecount[6] => LessThan~22.IN14
linecount[6] => LessThan~23.IN14
linecount[6] => LessThan~24.IN14
linecount[6] => reduce_nor~6.IN3
linecount[6] => reduce_nor~7.IN3
linecount[6] => reduce_nor~8.IN3
linecount[6] => reduce_nor~9.IN3
linecount[6] => reduce_nor~4.IN3
linecount[7] => reduce_nor~0.IN2
linecount[7] => LessThan~5.IN13
linecount[7] => LessThan~6.IN13
linecount[7] => LessThan~7.IN13
linecount[7] => LessThan~8.IN13
linecount[7] => reduce_nor~1.IN2
linecount[7] => reduce_nor~2.IN2
linecount[7] => LessThan~9.IN13
linecount[7] => LessThan~10.IN13
linecount[7] => LessThan~11.IN13
linecount[7] => LessThan~12.IN13
linecount[7] => LessThan~13.IN13
linecount[7] => LessThan~14.IN13
linecount[7] => LessThan~15.IN13
linecount[7] => LessThan~16.IN13
linecount[7] => LessThan~17.IN13
linecount[7] => reduce_nor~3.IN2
linecount[7] => reduce_nor~4.IN2
linecount[7] => LessThan~20.IN13
linecount[7] => LessThan~21.IN13
linecount[7] => LessThan~22.IN13
linecount[7] => LessThan~23.IN13
linecount[7] => LessThan~24.IN13
linecount[7] => reduce_nor~6.IN2
linecount[7] => reduce_nor~7.IN2
linecount[7] => reduce_nor~8.IN2
linecount[7] => reduce_nor~9.IN2
linecount[8] => reduce_nor~0.IN1
linecount[8] => LessThan~5.IN12
linecount[8] => LessThan~6.IN12
linecount[8] => LessThan~7.IN12
linecount[8] => LessThan~8.IN12
linecount[8] => reduce_nor~1.IN1
linecount[8] => LessThan~9.IN12
linecount[8] => LessThan~10.IN12
linecount[8] => LessThan~11.IN12
linecount[8] => LessThan~12.IN12
linecount[8] => LessThan~13.IN12
linecount[8] => LessThan~14.IN12
linecount[8] => LessThan~15.IN12
linecount[8] => LessThan~16.IN12
linecount[8] => LessThan~17.IN12
linecount[8] => reduce_nor~3.IN1
linecount[8] => LessThan~20.IN12
linecount[8] => LessThan~21.IN12
linecount[8] => LessThan~22.IN12
linecount[8] => LessThan~23.IN12
linecount[8] => LessThan~24.IN12
linecount[8] => reduce_nor~6.IN1
linecount[8] => reduce_nor~8.IN1
linecount[8] => reduce_nor~9.IN1
linecount[8] => reduce_nor~7.IN1
linecount[8] => reduce_nor~4.IN1
linecount[8] => reduce_nor~2.IN1
linecount[9] => reduce_nor~0.IN0
linecount[9] => LessThan~5.IN11
linecount[9] => LessThan~6.IN11
linecount[9] => LessThan~7.IN11
linecount[9] => LessThan~8.IN11
linecount[9] => reduce_nor~1.IN0
linecount[9] => reduce_nor~2.IN0
linecount[9] => LessThan~9.IN11
linecount[9] => LessThan~10.IN11
linecount[9] => LessThan~11.IN11
linecount[9] => LessThan~12.IN11
linecount[9] => LessThan~13.IN11
linecount[9] => LessThan~14.IN11
linecount[9] => LessThan~15.IN11
linecount[9] => LessThan~16.IN11
linecount[9] => LessThan~17.IN11
linecount[9] => reduce_nor~3.IN0
linecount[9] => reduce_nor~4.IN0
linecount[9] => LessThan~20.IN11
linecount[9] => LessThan~21.IN11
linecount[9] => LessThan~22.IN11
linecount[9] => LessThan~23.IN11
linecount[9] => LessThan~24.IN11
linecount[9] => reduce_nor~6.IN0
linecount[9] => reduce_nor~7.IN0
linecount[9] => reduce_nor~8.IN0
linecount[9] => reduce_nor~9.IN0
wordcount[0] => LessThan~1.IN24
wordcount[0] => LessThan~2.IN24
wordcount[0] => LessThan~3.IN24
wordcount[0] => LessThan~4.IN24
wordcount[0] => LessThan~18.IN24
wordcount[0] => LessThan~19.IN24
wordcount[0] => reduce_nor~5.IN11
wordcount[0] => LessThan~25.IN24
wordcount[0] => LessThan~26.IN24
wordcount[0] => add~0.IN24
wordcount[0] => LessThan~27.IN24
wordcount[0] => LessThan~28.IN24
wordcount[0] => add~1.IN24
wordcount[0] => LessThan~29.IN24
wordcount[0] => LessThan~30.IN24
wordcount[0] => add~2.IN24
wordcount[0] => LessThan~31.IN24
wordcount[0] => LessThan~32.IN24
wordcount[0] => add~3.IN24
wordcount[0] => LessThan~33.IN24
wordcount[0] => LessThan~34.IN24
wordcount[0] => add~4.IN24
wordcount[0] => LessThan~35.IN24
wordcount[0] => LessThan~36.IN24
wordcount[0] => add~5.IN24
wordcount[1] => LessThan~1.IN23
wordcount[1] => LessThan~2.IN23
wordcount[1] => LessThan~3.IN23
wordcount[1] => LessThan~4.IN23
wordcount[1] => LessThan~18.IN23
wordcount[1] => LessThan~19.IN23
wordcount[1] => reduce_nor~5.IN10
wordcount[1] => LessThan~25.IN23
wordcount[1] => LessThan~26.IN23
wordcount[1] => add~0.IN23
wordcount[1] => LessThan~27.IN23
wordcount[1] => LessThan~28.IN23
wordcount[1] => add~1.IN23
wordcount[1] => LessThan~29.IN23
wordcount[1] => LessThan~30.IN23
wordcount[1] => add~2.IN23
wordcount[1] => LessThan~31.IN23
wordcount[1] => LessThan~32.IN23
wordcount[1] => add~3.IN23
wordcount[1] => LessThan~33.IN23
wordcount[1] => LessThan~34.IN23
wordcount[1] => add~4.IN23
wordcount[1] => LessThan~35.IN23
wordcount[1] => LessThan~36.IN23
wordcount[1] => add~5.IN23
wordcount[2] => LessThan~1.IN22
wordcount[2] => LessThan~2.IN22
wordcount[2] => LessThan~3.IN22
wordcount[2] => LessThan~4.IN22
wordcount[2] => LessThan~18.IN22
wordcount[2] => LessThan~19.IN22
wordcount[2] => reduce_nor~5.IN9
wordcount[2] => LessThan~25.IN22
wordcount[2] => LessThan~26.IN22
wordcount[2] => add~0.IN22
wordcount[2] => LessThan~27.IN22
wordcount[2] => LessThan~28.IN22
wordcount[2] => add~1.IN22
wordcount[2] => LessThan~29.IN22
wordcount[2] => LessThan~30.IN22
wordcount[2] => add~2.IN22
wordcount[2] => LessThan~31.IN22
wordcount[2] => LessThan~32.IN22
wordcount[2] => add~3.IN22
wordcount[2] => LessThan~33.IN22
wordcount[2] => LessThan~34.IN22
wordcount[2] => add~4.IN22
wordcount[2] => LessThan~35.IN22
wordcount[2] => LessThan~36.IN22
wordcount[2] => add~5.IN22
wordcount[3] => LessThan~1.IN21
wordcount[3] => LessThan~2.IN21
wordcount[3] => LessThan~3.IN21
wordcount[3] => LessThan~4.IN21
wordcount[3] => LessThan~18.IN21
wordcount[3] => LessThan~19.IN21
wordcount[3] => reduce_nor~5.IN8
wordcount[3] => LessThan~25.IN21
wordcount[3] => LessThan~26.IN21
wordcount[3] => add~0.IN21
wordcount[3] => LessThan~27.IN21
wordcount[3] => LessThan~28.IN21
wordcount[3] => add~1.IN21
wordcount[3] => LessThan~29.IN21
wordcount[3] => LessThan~30.IN21
wordcount[3] => add~2.IN21
wordcount[3] => LessThan~31.IN21
wordcount[3] => LessThan~32.IN21
wordcount[3] => add~3.IN21
wordcount[3] => LessThan~33.IN21
wordcount[3] => LessThan~34.IN21
wordcount[3] => add~4.IN21
wordcount[3] => LessThan~35.IN21
wordcount[3] => LessThan~36.IN21
wordcount[3] => add~5.IN21
wordcount[4] => LessThan~1.IN20
wordcount[4] => LessThan~2.IN20
wordcount[4] => LessThan~3.IN20
wordcount[4] => LessThan~4.IN20
wordcount[4] => LessThan~18.IN20
wordcount[4] => LessThan~19.IN20
wordcount[4] => reduce_nor~5.IN7
wordcount[4] => LessThan~25.IN20
wordcount[4] => LessThan~26.IN20
wordcount[4] => add~0.IN20
wordcount[4] => LessThan~27.IN20
wordcount[4] => LessThan~28.IN20
wordcount[4] => add~1.IN20
wordcount[4] => LessThan~29.IN20
wordcount[4] => LessThan~30.IN20
wordcount[4] => add~2.IN20
wordcount[4] => LessThan~31.IN20
wordcount[4] => LessThan~32.IN20
wordcount[4] => add~3.IN20
wordcount[4] => LessThan~33.IN20
wordcount[4] => LessThan~34.IN20
wordcount[4] => add~4.IN20
wordcount[4] => LessThan~35.IN20
wordcount[4] => LessThan~36.IN20
wordcount[4] => add~5.IN20
wordcount[5] => LessThan~1.IN19
wordcount[5] => LessThan~2.IN19
wordcount[5] => LessThan~3.IN19
wordcount[5] => LessThan~4.IN19
wordcount[5] => LessThan~18.IN19
wordcount[5] => LessThan~19.IN19
wordcount[5] => reduce_nor~5.IN6
wordcount[5] => LessThan~25.IN19
wordcount[5] => LessThan~26.IN19
wordcount[5] => add~0.IN19
wordcount[5] => LessThan~27.IN19
wordcount[5] => LessThan~28.IN19
wordcount[5] => add~1.IN19
wordcount[5] => LessThan~29.IN19
wordcount[5] => LessThan~30.IN19
wordcount[5] => add~2.IN19
wordcount[5] => LessThan~31.IN19
wordcount[5] => LessThan~32.IN19
wordcount[5] => add~3.IN19
wordcount[5] => LessThan~33.IN19
wordcount[5] => LessThan~34.IN19
wordcount[5] => add~4.IN19
wordcount[5] => LessThan~35.IN19
wordcount[5] => LessThan~36.IN19
wordcount[5] => add~5.IN19
wordcount[6] => LessThan~1.IN18
wordcount[6] => LessThan~2.IN18
wordcount[6] => LessThan~3.IN18
wordcount[6] => LessThan~4.IN18
wordcount[6] => LessThan~18.IN18
wordcount[6] => LessThan~19.IN18
wordcount[6] => reduce_nor~5.IN5
wordcount[6] => LessThan~25.IN18
wordcount[6] => LessThan~26.IN18
wordcount[6] => add~0.IN18
wordcount[6] => LessThan~27.IN18
wordcount[6] => LessThan~28.IN18
wordcount[6] => add~1.IN18
wordcount[6] => LessThan~29.IN18
wordcount[6] => LessThan~30.IN18
wordcount[6] => add~2.IN18
wordcount[6] => LessThan~31.IN18
wordcount[6] => LessThan~32.IN18
wordcount[6] => add~3.IN18
wordcount[6] => LessThan~33.IN18
wordcount[6] => LessThan~34.IN18
wordcount[6] => add~4.IN18
wordcount[6] => LessThan~35.IN18
wordcount[6] => LessThan~36.IN18
wordcount[6] => add~5.IN18
wordcount[7] => LessThan~1.IN17
wordcount[7] => LessThan~2.IN17
wordcount[7] => LessThan~3.IN17
wordcount[7] => LessThan~4.IN17
wordcount[7] => LessThan~18.IN17
wordcount[7] => LessThan~19.IN17
wordcount[7] => reduce_nor~5.IN4
wordcount[7] => LessThan~25.IN17
wordcount[7] => LessThan~26.IN17
wordcount[7] => add~0.IN17
wordcount[7] => LessThan~27.IN17
wordcount[7] => LessThan~28.IN17
wordcount[7] => add~1.IN17
wordcount[7] => LessThan~29.IN17
wordcount[7] => LessThan~30.IN17
wordcount[7] => add~2.IN17
wordcount[7] => LessThan~31.IN17
wordcount[7] => LessThan~32.IN17
wordcount[7] => add~3.IN17
wordcount[7] => LessThan~33.IN17
wordcount[7] => LessThan~34.IN17
wordcount[7] => add~4.IN17
wordcount[7] => LessThan~35.IN17
wordcount[7] => LessThan~36.IN17
wordcount[7] => add~5.IN17
wordcount[8] => LessThan~1.IN16
wordcount[8] => LessThan~2.IN16
wordcount[8] => LessThan~3.IN16
wordcount[8] => LessThan~4.IN16
wordcount[8] => LessThan~18.IN16
wordcount[8] => LessThan~19.IN16
wordcount[8] => reduce_nor~5.IN3
wordcount[8] => LessThan~25.IN16
wordcount[8] => LessThan~26.IN16
wordcount[8] => add~0.IN16
wordcount[8] => LessThan~27.IN16
wordcount[8] => LessThan~28.IN16
wordcount[8] => add~1.IN16
wordcount[8] => LessThan~29.IN16
wordcount[8] => LessThan~30.IN16
wordcount[8] => add~2.IN16
wordcount[8] => LessThan~31.IN16
wordcount[8] => LessThan~32.IN16
wordcount[8] => add~3.IN16
wordcount[8] => LessThan~33.IN16
wordcount[8] => LessThan~34.IN16
wordcount[8] => add~4.IN16
wordcount[8] => LessThan~35.IN16
wordcount[8] => LessThan~36.IN16
wordcount[8] => add~5.IN16
wordcount[9] => LessThan~1.IN15
wordcount[9] => LessThan~2.IN15
wordcount[9] => LessThan~3.IN15
wordcount[9] => LessThan~4.IN15
wordcount[9] => LessThan~18.IN15
wordcount[9] => LessThan~19.IN15
wordcount[9] => reduce_nor~5.IN2
wordcount[9] => LessThan~25.IN15
wordcount[9] => LessThan~26.IN15
wordcount[9] => add~0.IN15
wordcount[9] => LessThan~27.IN15
wordcount[9] => LessThan~28.IN15
wordcount[9] => add~1.IN15
wordcount[9] => LessThan~29.IN15
wordcount[9] => LessThan~30.IN15
wordcount[9] => add~2.IN15
wordcount[9] => LessThan~31.IN15
wordcount[9] => LessThan~32.IN15
wordcount[9] => add~3.IN15
wordcount[9] => LessThan~33.IN15
wordcount[9] => LessThan~34.IN15
wordcount[9] => add~4.IN15
wordcount[9] => LessThan~35.IN15
wordcount[9] => LessThan~36.IN15
wordcount[9] => add~5.IN15
wordcount[10] => LessThan~1.IN14
wordcount[10] => LessThan~2.IN14
wordcount[10] => LessThan~3.IN14
wordcount[10] => LessThan~4.IN14
wordcount[10] => LessThan~18.IN14
wordcount[10] => LessThan~19.IN14
wordcount[10] => reduce_nor~5.IN1
wordcount[10] => LessThan~25.IN14
wordcount[10] => LessThan~26.IN14
wordcount[10] => add~0.IN14
wordcount[10] => LessThan~27.IN14
wordcount[10] => LessThan~28.IN14
wordcount[10] => add~1.IN14
wordcount[10] => LessThan~29.IN14
wordcount[10] => LessThan~30.IN14
wordcount[10] => add~2.IN14
wordcount[10] => LessThan~31.IN14
wordcount[10] => LessThan~32.IN14
wordcount[10] => add~3.IN14
wordcount[10] => LessThan~33.IN14
wordcount[10] => LessThan~34.IN14
wordcount[10] => add~4.IN14
wordcount[10] => LessThan~35.IN14
wordcount[10] => LessThan~36.IN14
wordcount[10] => add~5.IN14
wordcount[11] => LessThan~1.IN13
wordcount[11] => LessThan~2.IN13
wordcount[11] => LessThan~3.IN13
wordcount[11] => LessThan~4.IN13
wordcount[11] => LessThan~18.IN13
wordcount[11] => LessThan~19.IN13
wordcount[11] => reduce_nor~5.IN0
wordcount[11] => LessThan~25.IN13
wordcount[11] => LessThan~26.IN13
wordcount[11] => add~0.IN13
wordcount[11] => LessThan~27.IN13
wordcount[11] => LessThan~28.IN13
wordcount[11] => add~1.IN13
wordcount[11] => LessThan~29.IN13
wordcount[11] => LessThan~30.IN13
wordcount[11] => add~2.IN13
wordcount[11] => LessThan~31.IN13
wordcount[11] => LessThan~32.IN13
wordcount[11] => add~3.IN13
wordcount[11] => LessThan~33.IN13
wordcount[11] => LessThan~34.IN13
wordcount[11] => add~4.IN13
wordcount[11] => LessThan~35.IN13
wordcount[11] => LessThan~36.IN13
wordcount[11] => add~5.IN13
video_type[0] => Mux~0.IN4
video_type[0] => Mux~1.IN4
video_type[0] => Mux~2.IN4
video_type[0] => Mux~3.IN4
video_type[0] => Mux~4.IN4
video_type[0] => Mux~5.IN4
video_type[0] => Mux~6.IN4
video_type[0] => Mux~7.IN4
video_type[0] => Mux~8.IN4
video_type[0] => Mux~9.IN4
video_type[0] => active_crc_range.IN4
video_type[0] => full_crc_range.IN4
video_type[0] => Mux~10.IN2
video_type[0] => Mux~11.IN10
video_type[0] => edhcount[11].IN4
video_type[0] => edhcount[10].IN4
video_type[0] => edhcount[9].IN4
video_type[0] => edhcount[8].IN4
video_type[0] => edhcount[7].IN4
video_type[0] => edhcount[6].IN4
video_type[0] => edhcount[5].IN4
video_type[0] => edhcount[4].IN4
video_type[0] => edhcount[3].IN4
video_type[0] => edhcount[2].IN4
video_type[0] => edhcount[1].IN4
video_type[0] => edhcount[0].IN4
video_type[1] => Mux~0.IN3
video_type[1] => Mux~1.IN3
video_type[1] => Mux~2.IN3
video_type[1] => Mux~3.IN3
video_type[1] => Mux~4.IN3
video_type[1] => Mux~5.IN3
video_type[1] => Mux~6.IN3
video_type[1] => Mux~7.IN3
video_type[1] => Mux~8.IN3
video_type[1] => Mux~9.IN3
video_type[1] => active_crc_range.IN3
video_type[1] => full_crc_range.IN3
video_type[1] => Mux~10.IN1
video_type[1] => Mux~11.IN9
video_type[1] => edhcount[11].IN3
video_type[1] => edhcount[10].IN3
video_type[1] => edhcount[9].IN3
video_type[1] => edhcount[8].IN3
video_type[1] => edhcount[7].IN3
video_type[1] => edhcount[6].IN3
video_type[1] => edhcount[5].IN3
video_type[1] => edhcount[4].IN3
video_type[1] => edhcount[3].IN3
video_type[1] => edhcount[2].IN3
video_type[1] => edhcount[1].IN3
video_type[1] => edhcount[0].IN3
video_type[2] => Mux~0.IN2
video_type[2] => Mux~1.IN2
video_type[2] => Mux~2.IN2
video_type[2] => Mux~3.IN2
video_type[2] => Mux~4.IN2
video_type[2] => Mux~5.IN2
video_type[2] => Mux~6.IN2
video_type[2] => Mux~7.IN2
video_type[2] => Mux~8.IN2
video_type[2] => Mux~9.IN2
video_type[2] => active_crc_range.IN2
video_type[2] => full_crc_range.IN2
video_type[2] => Mux~10.IN0
video_type[2] => Mux~11.IN8
video_type[2] => edhcount[11].IN2
video_type[2] => edhcount[10].IN2
video_type[2] => edhcount[9].IN2
video_type[2] => edhcount[8].IN2
video_type[2] => edhcount[7].IN2
video_type[2] => edhcount[6].IN2
video_type[2] => edhcount[5].IN2
video_type[2] => edhcount[4].IN2
video_type[2] => edhcount[3].IN2
video_type[2] => edhcount[2].IN2
video_type[2] => edhcount[1].IN2
video_type[2] => edhcount[0].IN2
read_acrc_errors => read_acrc_errors0.DATAIN
read_acrc_errors => crc_error_counters~0.IN1
read_fcrc_errors => read_fcrc_errors0.DATAIN
read_fcrc_errors => crc_error_counters~1.IN1
acrc_errors[0] <= acrc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[1] <= acrc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[2] <= acrc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[3] <= acrc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[4] <= acrc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[5] <= acrc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[6] <= acrc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[7] <= acrc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[0] <= fcrc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[1] <= fcrc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[2] <= fcrc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[3] <= fcrc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[4] <= fcrc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[5] <= fcrc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[6] <= fcrc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[7] <= fcrc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|tpgen_dk:U5B
reset_n => sdsdi_generator:sdi.reset_n
clk => sdsdi_generator:sdi.clk
pal_nntsc => sdsdi_generator:sdi.pal_nntsc
txsrc[0] => sdsdi_generator:sdi.txsrc[0]
txsrc[1] => sdsdi_generator:sdi.txsrc[1]
txsrc[2] => sdsdi_generator:sdi.txsrc[2]
txrate[0] => sdsdi_generator:sdi.txrate[0]
txrate[1] => sdsdi_generator:sdi.txrate[1]
data_out[0] <= sdsdi_generator:sdi.data_out[0]
data_out[1] <= sdsdi_generator:sdi.data_out[1]
data_out[2] <= sdsdi_generator:sdi.data_out[2]
data_out[3] <= sdsdi_generator:sdi.data_out[3]
data_out[4] <= sdsdi_generator:sdi.data_out[4]
data_out[5] <= sdsdi_generator:sdi.data_out[5]
data_out[6] <= sdsdi_generator:sdi.data_out[6]
data_out[7] <= sdsdi_generator:sdi.data_out[7]
data_out[8] <= sdsdi_generator:sdi.data_out[8]
data_out[9] <= sdsdi_generator:sdi.data_out[9]


|hdvb0|tpgen_dk:U5B|sdsdi_generator:sdi
reset_n => enable_sdsdigen~0.IN0
reset_n => enable_grey~0.IN0
reset_n => enable_rp178~0.IN0
reset_n => edh:error_detection_and_handling.enable
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => edh:error_detection_and_handling.clk
clk => sd_framegenerator:sdi_frame.clk
clk => data_out[9]~reg0.CLK
pal_nntsc => tsl[8].IN9
pal_nntsc => tsl[7].IN9
pal_nntsc => tsl[6].IN9
pal_nntsc => tsl[5].IN9
pal_nntsc => tsl[4].IN5
pal_nntsc => tsl[3].IN9
pal_nntsc => tsl[2].IN9
pal_nntsc => lpf[6].IN9
pal_nntsc => lpf[5].IN9
pal_nntsc => lpf[4].IN9
pal_nntsc => lpf[3].IN9
pal_nntsc => lpf[2].IN9
pal_nntsc => vblank[2].IN9
pal_nntsc => vblank[0].IN9
pal_nntsc => field2_start[5].IN9
pal_nntsc => field2_start[4].IN9
pal_nntsc => field2_start[3].IN9
pal_nntsc => field2_start[2].IN9
pal_nntsc => field2_start[1].IN9
pal_nntsc => edh:error_detection_and_handling.video_type[1]
pal_nntsc => sd_framegenerator:sdi_frame.sdformat
txsrc[0] => reduce_nor~0.IN2
txsrc[0] => reduce_nor~1.IN2
txsrc[1] => reduce_nor~0.IN1
txsrc[1] => reduce_nor~1.IN1
txsrc[1] => reduce_nor~2.IN1
txsrc[2] => reduce_nor~0.IN0
txsrc[2] => reduce_nor~1.IN0
txsrc[2] => reduce_nor~2.IN0
txrate[0] => tsl[11].IN5
txrate[0] => tsl[9].IN5
txrate[0] => tsl[8].IN10
txrate[0] => tsl[7].IN10
txrate[0] => tsl[6].IN10
txrate[0] => tsl[5].IN10
txrate[0] => tsl[3].IN10
txrate[0] => tsl[2].IN10
txrate[0] => asl[11].IN5
txrate[0] => asl[9].IN5
txrate[0] => asl[8].IN5
txrate[0] => asl[6].IN5
txrate[0] => asl[5].IN5
txrate[0] => lpf[9].IN5
txrate[0] => lpf[6].IN10
txrate[0] => lpf[5].IN10
txrate[0] => lpf[4].IN10
txrate[0] => lpf[3].IN10
txrate[0] => lpf[2].IN10
txrate[0] => lpf[0].IN5
txrate[0] => vblank[4].IN5
txrate[0] => vblank[2].IN10
txrate[0] => vblank[1].IN5
txrate[0] => vblank[0].IN10
txrate[0] => field2_start[8].IN5
txrate[0] => field2_start[5].IN10
txrate[0] => field2_start[4].IN10
txrate[0] => field2_start[3].IN10
txrate[0] => field2_start[2].IN10
txrate[0] => field2_start[1].IN10
txrate[0] => field2_start[0].IN5
txrate[0] => edh:error_detection_and_handling.video_type[0]
txrate[0] => LessThan~0.IN4
txrate[0] => LessThan~1.IN4
txrate[0] => LessThan~2.IN4
txrate[0] => sel[2].IN0
txrate[0] => sd_framegenerator:sdi_frame.tsl[10]
txrate[1] => LessThan~0.IN3
txrate[1] => LessThan~1.IN3
txrate[1] => LessThan~2.IN3
txrate[1] => sel[2].IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|tpgen_dk:U5B|sdsdi_generator:sdi|sd_framegenerator:sdi_frame
clk => samplecount[10].CLK
clk => samplecount[9].CLK
clk => samplecount[8].CLK
clk => samplecount[7].CLK
clk => samplecount[6].CLK
clk => samplecount[5].CLK
clk => samplecount[4].CLK
clk => samplecount[3].CLK
clk => samplecount[2].CLK
clk => samplecount[1].CLK
clk => samplecount[0].CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => sample[11]~reg0.CLK
clk => sample[10]~reg0.CLK
clk => sample[9]~reg0.CLK
clk => sample[8]~reg0.CLK
clk => sample[7]~reg0.CLK
clk => sample[6]~reg0.CLK
clk => sample[5]~reg0.CLK
clk => sample[4]~reg0.CLK
clk => sample[3]~reg0.CLK
clk => sample[2]~reg0.CLK
clk => sample[1]~reg0.CLK
clk => sample[0]~reg0.CLK
clk => line[9]~reg0.CLK
clk => line[8]~reg0.CLK
clk => line[7]~reg0.CLK
clk => line[6]~reg0.CLK
clk => line[5]~reg0.CLK
clk => line[4]~reg0.CLK
clk => line[3]~reg0.CLK
clk => line[2]~reg0.CLK
clk => line[1]~reg0.CLK
clk => line[0]~reg0.CLK
clk => video[9]~reg0.CLK
clk => video[8]~reg0.CLK
clk => video[7]~reg0.CLK
clk => video[6]~reg0.CLK
clk => video[5]~reg0.CLK
clk => video[4]~reg0.CLK
clk => video[3]~reg0.CLK
clk => video[2]~reg0.CLK
clk => video[1]~reg0.CLK
clk => video[0]~reg0.CLK
clk => vbit.CLK
clk => field.CLK
clk => hbit.CLK
clk => samplecount[11].CLK
mute => linecount[9].ACLR
mute => linecount[8].ACLR
mute => linecount[7].ACLR
mute => linecount[6].ACLR
mute => linecount[5].ACLR
mute => linecount[4].ACLR
mute => linecount[3].ACLR
mute => linecount[2].ACLR
mute => linecount[1].ACLR
mute => linecount[0].PRESET
mute => comb~0.IN1
mute => comb~1.IN1
mute => comb~2.IN1
mute => comb~3.IN1
mute => comb~4.IN1
mute => comb~5.IN1
mute => comb~6.IN1
mute => comb~7.IN1
mute => comb~8.IN1
mute => comb~9.IN1
mute => comb~10.IN1
mute => comb~11.IN1
mute => line[9]~reg0.ACLR
mute => line[8]~reg0.ACLR
mute => line[7]~reg0.ACLR
mute => line[6]~reg0.ACLR
mute => line[5]~reg0.ACLR
mute => line[4]~reg0.ACLR
mute => line[3]~reg0.ACLR
mute => line[2]~reg0.ACLR
mute => line[1]~reg0.ACLR
mute => line[0]~reg0.ACLR
mute => video[8]~reg0.ACLR
mute => comb~12.IN1
mute => comb~13.IN1
mute => comb~14.IN1
mute => comb~15.IN1
mute => comb~16.IN1
mute => comb~17.IN1
mute => comb~18.IN1
mute => comb~19.IN1
mute => comb~20.IN1
mute => comb~21.IN1
mute => comb~22.IN1
mute => comb~23.IN1
mute => video[7]~reg0.ACLR
mute => video[6]~reg0.ACLR
mute => video[5]~reg0.ACLR
mute => video[4]~reg0.ACLR
mute => video[3]~reg0.ACLR
mute => video[2]~reg0.ACLR
mute => video[1]~reg0.ACLR
mute => video[0]~reg0.ACLR
mute => video[9]~reg0.ACLR
mute => field.PRESET
mute => vbit.PRESET
mute => hbit.ENA
sdformat => vbit~4.OUTPUTSELECT
sdformat => field~4.OUTPUTSELECT
tsl[0] => add~6.IN64
tsl[0] => equal~70.IN1
tsl[0] => add~8.IN64
tsl[1] => equal~23.IN1
tsl[1] => add~6.IN63
tsl[1] => add~7.IN62
tsl[1] => add~8.IN63
tsl[2] => add~3.IN60
tsl[2] => add~6.IN62
tsl[2] => add~7.IN61
tsl[2] => add~8.IN62
tsl[3] => add~3.IN59
tsl[3] => add~6.IN61
tsl[3] => add~7.IN60
tsl[3] => add~8.IN61
tsl[4] => add~3.IN58
tsl[4] => add~6.IN60
tsl[4] => add~7.IN59
tsl[4] => add~8.IN60
tsl[5] => add~3.IN57
tsl[5] => add~6.IN59
tsl[5] => add~7.IN58
tsl[5] => add~8.IN59
tsl[6] => add~3.IN56
tsl[6] => add~6.IN58
tsl[6] => add~7.IN57
tsl[6] => add~8.IN58
tsl[7] => add~3.IN55
tsl[7] => add~6.IN57
tsl[7] => add~7.IN56
tsl[7] => add~8.IN57
tsl[8] => add~3.IN54
tsl[8] => add~6.IN56
tsl[8] => add~7.IN55
tsl[8] => add~8.IN56
tsl[9] => add~3.IN53
tsl[9] => add~6.IN55
tsl[9] => add~7.IN54
tsl[9] => add~8.IN55
tsl[10] => add~3.IN52
tsl[10] => add~6.IN54
tsl[10] => add~7.IN53
tsl[10] => add~8.IN54
tsl[11] => add~3.IN51
tsl[11] => add~6.IN53
tsl[11] => add~7.IN52
tsl[11] => add~8.IN53
tsl[12] => add~3.IN50
tsl[12] => add~6.IN52
tsl[12] => add~7.IN51
tsl[12] => add~8.IN52
tsl[13] => add~3.IN49
tsl[13] => add~6.IN51
tsl[13] => add~7.IN50
tsl[13] => add~8.IN51
tsl[14] => add~3.IN48
tsl[14] => add~6.IN50
tsl[14] => add~7.IN49
tsl[14] => add~8.IN50
tsl[15] => add~3.IN47
tsl[15] => add~6.IN49
tsl[15] => add~7.IN48
tsl[15] => add~8.IN49
tsl[16] => add~3.IN46
tsl[16] => add~6.IN48
tsl[16] => add~7.IN47
tsl[16] => add~8.IN48
tsl[17] => add~3.IN45
tsl[17] => add~6.IN47
tsl[17] => add~7.IN46
tsl[17] => add~8.IN47
tsl[18] => add~3.IN44
tsl[18] => add~6.IN46
tsl[18] => add~7.IN45
tsl[18] => add~8.IN46
tsl[19] => add~3.IN43
tsl[19] => add~6.IN45
tsl[19] => add~7.IN44
tsl[19] => add~8.IN45
tsl[20] => add~3.IN42
tsl[20] => add~6.IN44
tsl[20] => add~7.IN43
tsl[20] => add~8.IN44
tsl[21] => add~3.IN41
tsl[21] => add~6.IN43
tsl[21] => add~7.IN42
tsl[21] => add~8.IN43
tsl[22] => add~3.IN40
tsl[22] => add~6.IN42
tsl[22] => add~7.IN41
tsl[22] => add~8.IN42
tsl[23] => add~3.IN39
tsl[23] => add~6.IN41
tsl[23] => add~7.IN40
tsl[23] => add~8.IN41
tsl[24] => add~3.IN38
tsl[24] => add~6.IN40
tsl[24] => add~7.IN39
tsl[24] => add~8.IN40
tsl[25] => add~3.IN37
tsl[25] => add~6.IN39
tsl[25] => add~7.IN38
tsl[25] => add~8.IN39
tsl[26] => add~3.IN36
tsl[26] => add~6.IN38
tsl[26] => add~7.IN37
tsl[26] => add~8.IN38
tsl[27] => add~3.IN35
tsl[27] => add~6.IN37
tsl[27] => add~7.IN36
tsl[27] => add~8.IN37
tsl[28] => add~3.IN34
tsl[28] => add~6.IN36
tsl[28] => add~7.IN35
tsl[28] => add~8.IN36
tsl[29] => add~3.IN33
tsl[29] => add~6.IN35
tsl[29] => add~7.IN34
tsl[29] => add~8.IN35
tsl[30] => add~3.IN32
tsl[30] => add~6.IN34
tsl[30] => add~7.IN33
tsl[30] => add~8.IN34
tsl[31] => add~3.IN31
tsl[31] => add~6.IN33
tsl[31] => add~7.IN32
tsl[31] => add~8.IN33
asl[0] => add~1.IN64
asl[0] => comb~11.IN0
asl[0] => add~4.IN64
asl[0] => equal~46.IN1
asl[0] => add~9.IN64
asl[0] => comb~23.IN0
asl[1] => add~1.IN63
asl[1] => comb~10.IN0
asl[1] => equal~12.IN1
asl[1] => add~4.IN63
asl[1] => add~5.IN62
asl[1] => add~9.IN63
asl[1] => comb~22.IN0
asl[2] => add~1.IN62
asl[2] => comb~9.IN0
asl[2] => equal~13.IN1
asl[2] => add~4.IN62
asl[2] => add~5.IN61
asl[2] => add~9.IN62
asl[2] => comb~21.IN0
asl[3] => add~1.IN61
asl[3] => comb~8.IN0
asl[3] => equal~14.IN1
asl[3] => add~4.IN61
asl[3] => add~5.IN60
asl[3] => add~9.IN61
asl[3] => comb~20.IN0
asl[4] => add~1.IN60
asl[4] => comb~7.IN0
asl[4] => equal~15.IN1
asl[4] => add~4.IN60
asl[4] => add~5.IN59
asl[4] => add~9.IN60
asl[4] => comb~19.IN0
asl[5] => add~1.IN59
asl[5] => comb~6.IN0
asl[5] => equal~16.IN1
asl[5] => add~4.IN59
asl[5] => add~5.IN58
asl[5] => add~9.IN59
asl[5] => comb~18.IN0
asl[6] => add~1.IN58
asl[6] => comb~5.IN0
asl[6] => equal~17.IN1
asl[6] => add~4.IN58
asl[6] => add~5.IN57
asl[6] => add~9.IN58
asl[6] => comb~17.IN0
asl[7] => add~1.IN57
asl[7] => comb~4.IN0
asl[7] => equal~18.IN1
asl[7] => add~4.IN57
asl[7] => add~5.IN56
asl[7] => add~9.IN57
asl[7] => comb~16.IN0
asl[8] => add~1.IN56
asl[8] => comb~3.IN0
asl[8] => equal~19.IN1
asl[8] => add~4.IN56
asl[8] => add~5.IN55
asl[8] => add~9.IN56
asl[8] => comb~15.IN0
asl[9] => add~1.IN55
asl[9] => comb~2.IN0
asl[9] => equal~20.IN1
asl[9] => add~4.IN55
asl[9] => add~5.IN54
asl[9] => add~9.IN55
asl[9] => comb~14.IN0
asl[10] => add~1.IN54
asl[10] => comb~1.IN0
asl[10] => equal~21.IN1
asl[10] => add~4.IN54
asl[10] => add~5.IN53
asl[10] => add~9.IN54
asl[10] => comb~13.IN0
asl[11] => add~1.IN53
asl[11] => comb~0.IN0
asl[11] => equal~22.IN1
asl[11] => add~4.IN53
asl[11] => add~5.IN52
asl[11] => add~9.IN53
asl[11] => comb~12.IN0
asl[12] => add~1.IN52
asl[12] => reduce_nor~1.IN1
asl[12] => add~4.IN52
asl[12] => add~5.IN51
asl[12] => add~9.IN52
asl[13] => add~1.IN51
asl[13] => add~4.IN51
asl[13] => add~5.IN50
asl[13] => add~9.IN51
asl[14] => add~1.IN50
asl[14] => add~4.IN50
asl[14] => add~5.IN49
asl[14] => add~9.IN50
asl[15] => add~1.IN49
asl[15] => add~4.IN49
asl[15] => add~5.IN48
asl[15] => add~9.IN49
asl[16] => add~1.IN48
asl[16] => add~4.IN48
asl[16] => add~5.IN47
asl[16] => add~9.IN48
asl[17] => add~1.IN47
asl[17] => add~4.IN47
asl[17] => add~5.IN46
asl[17] => add~9.IN47
asl[18] => add~1.IN46
asl[18] => add~4.IN46
asl[18] => add~5.IN45
asl[18] => add~9.IN46
asl[19] => add~1.IN45
asl[19] => add~4.IN45
asl[19] => add~5.IN44
asl[19] => add~9.IN45
asl[20] => add~1.IN44
asl[20] => add~4.IN44
asl[20] => add~5.IN43
asl[20] => add~9.IN44
asl[21] => add~1.IN43
asl[21] => add~4.IN43
asl[21] => add~5.IN42
asl[21] => add~9.IN43
asl[22] => add~1.IN42
asl[22] => add~4.IN42
asl[22] => add~5.IN41
asl[22] => add~9.IN42
asl[23] => add~1.IN41
asl[23] => add~4.IN41
asl[23] => add~5.IN40
asl[23] => add~9.IN41
asl[24] => add~1.IN40
asl[24] => add~4.IN40
asl[24] => add~5.IN39
asl[24] => add~9.IN40
asl[25] => add~1.IN39
asl[25] => add~4.IN39
asl[25] => add~5.IN38
asl[25] => add~9.IN39
asl[26] => add~1.IN38
asl[26] => add~4.IN38
asl[26] => add~5.IN37
asl[26] => add~9.IN38
asl[27] => add~1.IN37
asl[27] => add~4.IN37
asl[27] => add~5.IN36
asl[27] => add~9.IN37
asl[28] => add~1.IN36
asl[28] => add~4.IN36
asl[28] => add~5.IN35
asl[28] => add~9.IN36
asl[29] => add~1.IN35
asl[29] => add~4.IN35
asl[29] => add~5.IN34
asl[29] => add~9.IN35
asl[30] => add~1.IN34
asl[30] => add~4.IN34
asl[30] => add~5.IN33
asl[30] => add~9.IN34
asl[31] => add~1.IN33
asl[31] => add~4.IN33
asl[31] => add~5.IN32
asl[31] => add~9.IN33
lpf[0] => LessThan~1.IN12
lpf[1] => LessThan~1.IN11
lpf[2] => LessThan~1.IN10
lpf[3] => LessThan~1.IN9
lpf[4] => LessThan~1.IN8
lpf[5] => LessThan~1.IN7
lpf[6] => LessThan~1.IN6
lpf[7] => LessThan~1.IN5
lpf[8] => LessThan~1.IN4
lpf[9] => LessThan~1.IN3
lpf[10] => LessThan~1.IN2
lpf[11] => ~NO_FANOUT~
lpf[12] => ~NO_FANOUT~
lpf[13] => ~NO_FANOUT~
lpf[14] => ~NO_FANOUT~
lpf[15] => ~NO_FANOUT~
lpf[16] => ~NO_FANOUT~
lpf[17] => ~NO_FANOUT~
lpf[18] => ~NO_FANOUT~
lpf[19] => ~NO_FANOUT~
lpf[20] => ~NO_FANOUT~
lpf[21] => ~NO_FANOUT~
lpf[22] => ~NO_FANOUT~
lpf[23] => ~NO_FANOUT~
lpf[24] => ~NO_FANOUT~
lpf[25] => ~NO_FANOUT~
lpf[26] => ~NO_FANOUT~
lpf[27] => ~NO_FANOUT~
lpf[28] => ~NO_FANOUT~
lpf[29] => ~NO_FANOUT~
lpf[30] => ~NO_FANOUT~
lpf[31] => ~NO_FANOUT~
vblank[0] => LessThan~3.IN12
vblank[0] => add~10.IN32
vblank[1] => LessThan~3.IN11
vblank[1] => add~10.IN31
vblank[2] => LessThan~3.IN10
vblank[2] => add~10.IN30
vblank[3] => LessThan~3.IN9
vblank[3] => add~10.IN29
vblank[4] => LessThan~3.IN8
vblank[4] => add~10.IN28
vblank[5] => LessThan~3.IN7
vblank[5] => add~10.IN27
vblank[6] => LessThan~3.IN6
vblank[6] => add~10.IN26
vblank[7] => LessThan~3.IN5
vblank[7] => add~10.IN25
vblank[8] => LessThan~3.IN4
vblank[8] => add~10.IN24
vblank[9] => LessThan~3.IN3
vblank[9] => add~10.IN23
vblank[10] => LessThan~3.IN2
vblank[10] => add~10.IN22
vblank[11] => add~10.IN21
vblank[12] => add~10.IN20
vblank[13] => add~10.IN19
vblank[14] => add~10.IN18
vblank[15] => add~10.IN17
vblank[16] => add~10.IN16
vblank[17] => add~10.IN15
vblank[18] => add~10.IN14
vblank[19] => add~10.IN13
vblank[20] => add~10.IN12
vblank[21] => add~10.IN11
vblank[22] => add~10.IN10
vblank[23] => add~10.IN9
vblank[24] => add~10.IN8
vblank[25] => add~10.IN7
vblank[26] => add~10.IN6
vblank[27] => add~10.IN5
vblank[28] => add~10.IN4
vblank[29] => add~10.IN3
vblank[30] => add~10.IN2
vblank[31] => add~10.IN1
field2_start[0] => LessThan~4.IN12
field2_start[0] => add~10.IN64
field2_start[1] => LessThan~4.IN11
field2_start[1] => add~10.IN63
field2_start[2] => LessThan~4.IN10
field2_start[2] => add~10.IN62
field2_start[3] => LessThan~4.IN9
field2_start[3] => add~10.IN61
field2_start[4] => LessThan~4.IN8
field2_start[4] => add~10.IN60
field2_start[5] => LessThan~4.IN7
field2_start[5] => add~10.IN59
field2_start[6] => LessThan~4.IN6
field2_start[6] => add~10.IN58
field2_start[7] => LessThan~4.IN5
field2_start[7] => add~10.IN57
field2_start[8] => LessThan~4.IN4
field2_start[8] => add~10.IN56
field2_start[9] => LessThan~4.IN3
field2_start[9] => add~10.IN55
field2_start[10] => LessThan~4.IN2
field2_start[10] => add~10.IN54
field2_start[11] => add~10.IN53
field2_start[12] => add~10.IN52
field2_start[13] => add~10.IN51
field2_start[14] => add~10.IN50
field2_start[15] => add~10.IN49
field2_start[16] => add~10.IN48
field2_start[17] => add~10.IN47
field2_start[18] => add~10.IN46
field2_start[19] => add~10.IN45
field2_start[20] => add~10.IN44
field2_start[21] => add~10.IN43
field2_start[22] => add~10.IN42
field2_start[23] => add~10.IN41
field2_start[24] => add~10.IN40
field2_start[25] => add~10.IN39
field2_start[26] => add~10.IN38
field2_start[27] => add~10.IN37
field2_start[28] => add~10.IN36
field2_start[29] => add~10.IN35
field2_start[30] => add~10.IN34
field2_start[31] => add~10.IN33
luma_sample[0] => video~9.DATAB
luma_sample[1] => video~8.DATAB
luma_sample[2] => video~7.DATAB
luma_sample[3] => video~6.DATAB
luma_sample[4] => video~5.DATAB
luma_sample[5] => video~4.DATAB
luma_sample[6] => video~3.DATAB
luma_sample[7] => video~2.DATAB
luma_sample[8] => video~1.DATAB
luma_sample[9] => video~0.DATAB
chroma_sample[0] => video~9.DATAA
chroma_sample[1] => video~8.DATAA
chroma_sample[2] => video~7.DATAA
chroma_sample[3] => video~6.DATAA
chroma_sample[4] => video~5.DATAA
chroma_sample[5] => video~4.DATAA
chroma_sample[6] => video~3.DATAA
chroma_sample[7] => video~2.DATAA
chroma_sample[8] => video~1.DATAA
chroma_sample[9] => video~0.DATAA
video[0] <= video[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[1] <= video[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[2] <= video[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[3] <= video[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[4] <= video[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[5] <= video[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[6] <= video[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[7] <= video[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[8] <= video[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video[9] <= video[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[0] <= line[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[1] <= line[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[2] <= line[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[3] <= line[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[4] <= line[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[5] <= line[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[6] <= line[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[7] <= line[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[8] <= line[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line[9] <= line[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= sample[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[8] <= sample[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[9] <= sample[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[10] <= sample[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample[11] <= sample[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|tpgen_dk:U5B|sdsdi_generator:sdi|edh:error_detection_and_handling
clk => f_crc[14].CLK
clk => f_crc[13].CLK
clk => f_crc[12].CLK
clk => f_crc[11].CLK
clk => f_crc[10].CLK
clk => f_crc[9].CLK
clk => f_crc[8].CLK
clk => f_crc[7].CLK
clk => f_crc[6].CLK
clk => f_crc[5].CLK
clk => f_crc[4].CLK
clk => f_crc[3].CLK
clk => f_crc[2].CLK
clk => f_crc[1].CLK
clk => f_crc[0].CLK
clk => a_crc[15].CLK
clk => a_crc[14].CLK
clk => a_crc[13].CLK
clk => a_crc[12].CLK
clk => a_crc[11].CLK
clk => a_crc[10].CLK
clk => a_crc[9].CLK
clk => a_crc[8].CLK
clk => a_crc[7].CLK
clk => a_crc[6].CLK
clk => a_crc[5].CLK
clk => a_crc[4].CLK
clk => a_crc[3].CLK
clk => a_crc[2].CLK
clk => a_crc[1].CLK
clk => a_crc[0].CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => edh_detected.CLK
clk => rx_acrc[15].CLK
clk => rx_acrc[14].CLK
clk => rx_acrc[13].CLK
clk => rx_acrc[12].CLK
clk => rx_acrc[11].CLK
clk => rx_acrc[10].CLK
clk => rx_acrc[9].CLK
clk => rx_acrc[8].CLK
clk => rx_acrc[7].CLK
clk => rx_acrc[6].CLK
clk => rx_acrc[5].CLK
clk => rx_acrc[4].CLK
clk => rx_acrc[3].CLK
clk => rx_acrc[2].CLK
clk => rx_acrc[1].CLK
clk => rx_acrc[0].CLK
clk => rx_fcrc[15].CLK
clk => rx_fcrc[14].CLK
clk => rx_fcrc[13].CLK
clk => rx_fcrc[12].CLK
clk => rx_fcrc[11].CLK
clk => rx_fcrc[10].CLK
clk => rx_fcrc[9].CLK
clk => rx_fcrc[8].CLK
clk => rx_fcrc[7].CLK
clk => rx_fcrc[6].CLK
clk => rx_fcrc[5].CLK
clk => rx_fcrc[4].CLK
clk => rx_fcrc[3].CLK
clk => rx_fcrc[2].CLK
clk => rx_fcrc[1].CLK
clk => rx_fcrc[0].CLK
clk => inc_acrc_errors.CLK
clk => inc_fcrc_errors.CLK
clk => acrc_errors[7]~reg0.CLK
clk => acrc_errors[6]~reg0.CLK
clk => acrc_errors[5]~reg0.CLK
clk => acrc_errors[4]~reg0.CLK
clk => acrc_errors[3]~reg0.CLK
clk => acrc_errors[2]~reg0.CLK
clk => acrc_errors[1]~reg0.CLK
clk => acrc_errors[0]~reg0.CLK
clk => fcrc_errors[7]~reg0.CLK
clk => fcrc_errors[6]~reg0.CLK
clk => fcrc_errors[5]~reg0.CLK
clk => fcrc_errors[4]~reg0.CLK
clk => fcrc_errors[3]~reg0.CLK
clk => fcrc_errors[2]~reg0.CLK
clk => fcrc_errors[1]~reg0.CLK
clk => fcrc_errors[0]~reg0.CLK
clk => read_acrc_errors0.CLK
clk => read_fcrc_errors0.CLK
clk => f_crc[15].CLK
enable => f_crc[14].ACLR
enable => f_crc[13].ACLR
enable => f_crc[12].ACLR
enable => f_crc[11].ACLR
enable => f_crc[10].ACLR
enable => f_crc[9].ACLR
enable => f_crc[8].ACLR
enable => f_crc[7].ACLR
enable => f_crc[6].ACLR
enable => f_crc[5].ACLR
enable => f_crc[4].ACLR
enable => f_crc[3].ACLR
enable => f_crc[2].ACLR
enable => f_crc[1].ACLR
enable => f_crc[0].ACLR
enable => a_crc[15].ACLR
enable => a_crc[14].ACLR
enable => a_crc[13].ACLR
enable => a_crc[12].ACLR
enable => a_crc[11].ACLR
enable => a_crc[10].ACLR
enable => a_crc[9].ACLR
enable => a_crc[8].ACLR
enable => a_crc[7].ACLR
enable => a_crc[6].ACLR
enable => a_crc[5].ACLR
enable => a_crc[4].ACLR
enable => a_crc[3].ACLR
enable => a_crc[2].ACLR
enable => a_crc[1].ACLR
enable => a_crc[0].ACLR
enable => acrc_errors[6]~reg0.ACLR
enable => f_crc[15].ACLR
enable => acrc_errors[5]~reg0.ACLR
enable => acrc_errors[4]~reg0.ACLR
enable => acrc_errors[3]~reg0.ACLR
enable => acrc_errors[2]~reg0.ACLR
enable => acrc_errors[1]~reg0.ACLR
enable => acrc_errors[0]~reg0.ACLR
enable => fcrc_errors[7]~reg0.ACLR
enable => fcrc_errors[6]~reg0.ACLR
enable => fcrc_errors[5]~reg0.ACLR
enable => fcrc_errors[4]~reg0.ACLR
enable => fcrc_errors[3]~reg0.ACLR
enable => fcrc_errors[2]~reg0.ACLR
enable => fcrc_errors[1]~reg0.ACLR
enable => fcrc_errors[0]~reg0.ACLR
enable => read_acrc_errors0.ACLR
enable => read_fcrc_errors0.ACLR
enable => acrc_errors[7]~reg0.ACLR
data_in[0] => LessThan~0.IN20
data_in[0] => fdata_in[0].DATAA
data_in[0] => data_out~9.DATAA
data_in[0] => data_out~19.DATAA
data_in[0] => data_out~29.DATAA
data_in[0] => data_out~39.DATAA
data_in[0] => data_out~49.DATAA
data_in[0] => data_out~59.DATAA
data_in[0] => Mux~9.IN0
data_in[0] => Mux~9.IN1
data_in[1] => LessThan~0.IN19
data_in[1] => fdata_in[1].DATAA
data_in[1] => data_out~8.DATAA
data_in[1] => data_out~18.DATAA
data_in[1] => data_out~28.DATAA
data_in[1] => data_out~38.DATAA
data_in[1] => data_out~48.DATAA
data_in[1] => data_out~58.DATAA
data_in[1] => Mux~8.IN0
data_in[1] => Mux~8.IN1
data_in[2] => LessThan~0.IN18
data_in[2] => fdata_in[2].DATAA
data_in[2] => data_out~7.DATAA
data_in[2] => data_out~17.DATAA
data_in[2] => data_out~27.DATAA
data_in[2] => data_out~37.DATAA
data_in[2] => data_out~47.DATAA
data_in[2] => data_out~57.DATAA
data_in[2] => Mux~7.IN0
data_in[2] => Mux~7.IN1
data_in[2] => rx_acrc[12].DATAIN
data_in[2] => rx_acrc[6].DATAIN
data_in[2] => rx_acrc[0].DATAIN
data_in[2] => rx_fcrc[12].DATAIN
data_in[2] => rx_fcrc[6].DATAIN
data_in[2] => rx_fcrc[0].DATAIN
data_in[3] => LessThan~0.IN17
data_in[3] => fdata_in[3].DATAA
data_in[3] => data_out~6.DATAA
data_in[3] => data_out~16.DATAA
data_in[3] => data_out~26.DATAA
data_in[3] => data_out~36.DATAA
data_in[3] => data_out~46.DATAA
data_in[3] => data_out~56.DATAA
data_in[3] => Mux~6.IN0
data_in[3] => Mux~6.IN1
data_in[3] => rx_acrc[13].DATAIN
data_in[3] => rx_acrc[7].DATAIN
data_in[3] => rx_acrc[1].DATAIN
data_in[3] => rx_fcrc[13].DATAIN
data_in[3] => rx_fcrc[7].DATAIN
data_in[3] => rx_fcrc[1].DATAIN
data_in[4] => LessThan~0.IN16
data_in[4] => fdata_in[4].DATAA
data_in[4] => data_out~5.DATAA
data_in[4] => data_out~15.DATAA
data_in[4] => data_out~25.DATAA
data_in[4] => data_out~35.DATAA
data_in[4] => data_out~45.DATAA
data_in[4] => data_out~55.DATAA
data_in[4] => Mux~5.IN0
data_in[4] => Mux~5.IN1
data_in[4] => rx_acrc[14].DATAIN
data_in[4] => rx_acrc[8].DATAIN
data_in[4] => rx_acrc[2].DATAIN
data_in[4] => rx_fcrc[14].DATAIN
data_in[4] => rx_fcrc[8].DATAIN
data_in[4] => rx_fcrc[2].DATAIN
data_in[5] => LessThan~0.IN15
data_in[5] => fdata_in[5].DATAA
data_in[5] => data_out~4.DATAA
data_in[5] => data_out~14.DATAA
data_in[5] => data_out~24.DATAA
data_in[5] => data_out~34.DATAA
data_in[5] => data_out~44.DATAA
data_in[5] => data_out~54.DATAA
data_in[5] => Mux~4.IN0
data_in[5] => Mux~4.IN1
data_in[5] => rx_acrc[15].DATAIN
data_in[5] => rx_acrc[9].DATAIN
data_in[5] => rx_acrc[3].DATAIN
data_in[5] => rx_fcrc[15].DATAIN
data_in[5] => rx_fcrc[9].DATAIN
data_in[5] => rx_fcrc[3].DATAIN
data_in[6] => LessThan~0.IN14
data_in[6] => fdata_in[6].DATAA
data_in[6] => data_out~3.DATAA
data_in[6] => data_out~13.DATAA
data_in[6] => data_out~23.DATAA
data_in[6] => data_out~33.DATAA
data_in[6] => data_out~43.DATAA
data_in[6] => data_out~53.DATAA
data_in[6] => Mux~3.IN0
data_in[6] => Mux~3.IN1
data_in[6] => rx_acrc[10].DATAIN
data_in[6] => rx_acrc[4].DATAIN
data_in[6] => rx_fcrc[10].DATAIN
data_in[6] => rx_fcrc[4].DATAIN
data_in[7] => LessThan~0.IN13
data_in[7] => fdata_in[7].DATAA
data_in[7] => data_out~2.DATAA
data_in[7] => data_out~12.DATAA
data_in[7] => data_out~22.DATAA
data_in[7] => data_out~32.DATAA
data_in[7] => data_out~42.DATAA
data_in[7] => data_out~52.DATAA
data_in[7] => Mux~2.IN0
data_in[7] => Mux~2.IN1
data_in[7] => rx_acrc[11].DATAIN
data_in[7] => rx_acrc[5].DATAIN
data_in[7] => rx_fcrc[11].DATAIN
data_in[7] => rx_fcrc[5].DATAIN
data_in[8] => LessThan~0.IN12
data_in[8] => fdata_in[8].DATAA
data_in[8] => data_out~1.DATAA
data_in[8] => data_out~11.DATAA
data_in[8] => data_out~21.DATAA
data_in[8] => data_out~31.DATAA
data_in[8] => data_out~41.DATAA
data_in[8] => data_out~51.DATAA
data_in[8] => Mux~1.IN0
data_in[8] => Mux~1.IN1
data_in[9] => LessThan~0.IN11
data_in[9] => fdata_in[9].DATAA
data_in[9] => data_out~0.DATAA
data_in[9] => data_out~10.DATAA
data_in[9] => data_out~20.DATAA
data_in[9] => data_out~30.DATAA
data_in[9] => data_out~40.DATAA
data_in[9] => data_out~50.DATAA
data_in[9] => Mux~0.IN0
data_in[9] => Mux~0.IN1
linecount[0] => reduce_nor~0.IN9
linecount[0] => LessThan~5.IN20
linecount[0] => LessThan~6.IN20
linecount[0] => LessThan~7.IN20
linecount[0] => LessThan~8.IN20
linecount[0] => reduce_nor~1.IN9
linecount[0] => LessThan~9.IN20
linecount[0] => LessThan~10.IN20
linecount[0] => LessThan~11.IN20
linecount[0] => LessThan~12.IN20
linecount[0] => LessThan~13.IN20
linecount[0] => LessThan~14.IN20
linecount[0] => LessThan~15.IN20
linecount[0] => LessThan~16.IN20
linecount[0] => LessThan~17.IN20
linecount[0] => reduce_nor~3.IN9
linecount[0] => LessThan~20.IN20
linecount[0] => LessThan~21.IN20
linecount[0] => LessThan~22.IN20
linecount[0] => LessThan~23.IN20
linecount[0] => LessThan~24.IN20
linecount[0] => reduce_nor~7.IN9
linecount[0] => reduce_nor~9.IN9
linecount[0] => reduce_nor~8.IN9
linecount[0] => reduce_nor~6.IN9
linecount[0] => reduce_nor~4.IN9
linecount[0] => reduce_nor~2.IN9
linecount[1] => reduce_nor~0.IN8
linecount[1] => LessThan~5.IN19
linecount[1] => LessThan~6.IN19
linecount[1] => LessThan~7.IN19
linecount[1] => LessThan~8.IN19
linecount[1] => reduce_nor~1.IN8
linecount[1] => LessThan~9.IN19
linecount[1] => LessThan~10.IN19
linecount[1] => LessThan~11.IN19
linecount[1] => LessThan~12.IN19
linecount[1] => LessThan~13.IN19
linecount[1] => LessThan~14.IN19
linecount[1] => LessThan~15.IN19
linecount[1] => LessThan~16.IN19
linecount[1] => LessThan~17.IN19
linecount[1] => reduce_nor~3.IN8
linecount[1] => reduce_nor~4.IN8
linecount[1] => LessThan~20.IN19
linecount[1] => LessThan~21.IN19
linecount[1] => LessThan~22.IN19
linecount[1] => LessThan~23.IN19
linecount[1] => LessThan~24.IN19
linecount[1] => reduce_nor~6.IN8
linecount[1] => reduce_nor~7.IN8
linecount[1] => reduce_nor~8.IN8
linecount[1] => reduce_nor~9.IN8
linecount[1] => reduce_nor~2.IN8
linecount[2] => reduce_nor~0.IN7
linecount[2] => LessThan~5.IN18
linecount[2] => LessThan~6.IN18
linecount[2] => LessThan~7.IN18
linecount[2] => LessThan~8.IN18
linecount[2] => reduce_nor~2.IN7
linecount[2] => LessThan~9.IN18
linecount[2] => LessThan~10.IN18
linecount[2] => LessThan~11.IN18
linecount[2] => LessThan~12.IN18
linecount[2] => LessThan~13.IN18
linecount[2] => LessThan~14.IN18
linecount[2] => LessThan~15.IN18
linecount[2] => LessThan~16.IN18
linecount[2] => LessThan~17.IN18
linecount[2] => reduce_nor~3.IN7
linecount[2] => reduce_nor~4.IN7
linecount[2] => LessThan~20.IN18
linecount[2] => LessThan~21.IN18
linecount[2] => LessThan~22.IN18
linecount[2] => LessThan~23.IN18
linecount[2] => LessThan~24.IN18
linecount[2] => reduce_nor~6.IN7
linecount[2] => reduce_nor~7.IN7
linecount[2] => reduce_nor~8.IN7
linecount[2] => reduce_nor~9.IN7
linecount[2] => reduce_nor~1.IN7
linecount[3] => reduce_nor~0.IN6
linecount[3] => LessThan~5.IN17
linecount[3] => LessThan~6.IN17
linecount[3] => LessThan~7.IN17
linecount[3] => LessThan~8.IN17
linecount[3] => reduce_nor~2.IN6
linecount[3] => LessThan~9.IN17
linecount[3] => LessThan~10.IN17
linecount[3] => LessThan~11.IN17
linecount[3] => LessThan~12.IN17
linecount[3] => LessThan~13.IN17
linecount[3] => LessThan~14.IN17
linecount[3] => LessThan~15.IN17
linecount[3] => LessThan~16.IN17
linecount[3] => LessThan~17.IN17
linecount[3] => reduce_nor~4.IN6
linecount[3] => LessThan~20.IN17
linecount[3] => LessThan~21.IN17
linecount[3] => LessThan~22.IN17
linecount[3] => LessThan~23.IN17
linecount[3] => LessThan~24.IN17
linecount[3] => reduce_nor~7.IN6
linecount[3] => reduce_nor~8.IN6
linecount[3] => reduce_nor~9.IN6
linecount[3] => reduce_nor~6.IN6
linecount[3] => reduce_nor~3.IN6
linecount[3] => reduce_nor~1.IN6
linecount[4] => reduce_nor~0.IN5
linecount[4] => LessThan~5.IN16
linecount[4] => LessThan~6.IN16
linecount[4] => LessThan~7.IN16
linecount[4] => LessThan~8.IN16
linecount[4] => reduce_nor~1.IN5
linecount[4] => LessThan~9.IN16
linecount[4] => LessThan~10.IN16
linecount[4] => LessThan~11.IN16
linecount[4] => LessThan~12.IN16
linecount[4] => LessThan~13.IN16
linecount[4] => LessThan~14.IN16
linecount[4] => LessThan~15.IN16
linecount[4] => LessThan~16.IN16
linecount[4] => LessThan~17.IN16
linecount[4] => reduce_nor~3.IN5
linecount[4] => reduce_nor~4.IN5
linecount[4] => LessThan~20.IN16
linecount[4] => LessThan~21.IN16
linecount[4] => LessThan~22.IN16
linecount[4] => LessThan~23.IN16
linecount[4] => LessThan~24.IN16
linecount[4] => reduce_nor~6.IN5
linecount[4] => reduce_nor~8.IN5
linecount[4] => reduce_nor~9.IN5
linecount[4] => reduce_nor~7.IN5
linecount[4] => reduce_nor~2.IN5
linecount[5] => reduce_nor~0.IN4
linecount[5] => LessThan~5.IN15
linecount[5] => LessThan~6.IN15
linecount[5] => LessThan~7.IN15
linecount[5] => LessThan~8.IN15
linecount[5] => reduce_nor~1.IN4
linecount[5] => reduce_nor~2.IN4
linecount[5] => LessThan~9.IN15
linecount[5] => LessThan~10.IN15
linecount[5] => LessThan~11.IN15
linecount[5] => LessThan~12.IN15
linecount[5] => LessThan~13.IN15
linecount[5] => LessThan~14.IN15
linecount[5] => LessThan~15.IN15
linecount[5] => LessThan~16.IN15
linecount[5] => LessThan~17.IN15
linecount[5] => reduce_nor~3.IN4
linecount[5] => reduce_nor~4.IN4
linecount[5] => LessThan~20.IN15
linecount[5] => LessThan~21.IN15
linecount[5] => LessThan~22.IN15
linecount[5] => LessThan~23.IN15
linecount[5] => LessThan~24.IN15
linecount[5] => reduce_nor~6.IN4
linecount[5] => reduce_nor~7.IN4
linecount[5] => reduce_nor~8.IN4
linecount[5] => reduce_nor~9.IN4
linecount[6] => reduce_nor~0.IN3
linecount[6] => LessThan~5.IN14
linecount[6] => LessThan~6.IN14
linecount[6] => LessThan~7.IN14
linecount[6] => LessThan~8.IN14
linecount[6] => reduce_nor~1.IN3
linecount[6] => reduce_nor~2.IN3
linecount[6] => LessThan~9.IN14
linecount[6] => LessThan~10.IN14
linecount[6] => LessThan~11.IN14
linecount[6] => LessThan~12.IN14
linecount[6] => LessThan~13.IN14
linecount[6] => LessThan~14.IN14
linecount[6] => LessThan~15.IN14
linecount[6] => LessThan~16.IN14
linecount[6] => LessThan~17.IN14
linecount[6] => reduce_nor~3.IN3
linecount[6] => LessThan~20.IN14
linecount[6] => LessThan~21.IN14
linecount[6] => LessThan~22.IN14
linecount[6] => LessThan~23.IN14
linecount[6] => LessThan~24.IN14
linecount[6] => reduce_nor~6.IN3
linecount[6] => reduce_nor~7.IN3
linecount[6] => reduce_nor~8.IN3
linecount[6] => reduce_nor~9.IN3
linecount[6] => reduce_nor~4.IN3
linecount[7] => reduce_nor~0.IN2
linecount[7] => LessThan~5.IN13
linecount[7] => LessThan~6.IN13
linecount[7] => LessThan~7.IN13
linecount[7] => LessThan~8.IN13
linecount[7] => reduce_nor~1.IN2
linecount[7] => reduce_nor~2.IN2
linecount[7] => LessThan~9.IN13
linecount[7] => LessThan~10.IN13
linecount[7] => LessThan~11.IN13
linecount[7] => LessThan~12.IN13
linecount[7] => LessThan~13.IN13
linecount[7] => LessThan~14.IN13
linecount[7] => LessThan~15.IN13
linecount[7] => LessThan~16.IN13
linecount[7] => LessThan~17.IN13
linecount[7] => reduce_nor~3.IN2
linecount[7] => reduce_nor~4.IN2
linecount[7] => LessThan~20.IN13
linecount[7] => LessThan~21.IN13
linecount[7] => LessThan~22.IN13
linecount[7] => LessThan~23.IN13
linecount[7] => LessThan~24.IN13
linecount[7] => reduce_nor~6.IN2
linecount[7] => reduce_nor~7.IN2
linecount[7] => reduce_nor~8.IN2
linecount[7] => reduce_nor~9.IN2
linecount[8] => reduce_nor~0.IN1
linecount[8] => LessThan~5.IN12
linecount[8] => LessThan~6.IN12
linecount[8] => LessThan~7.IN12
linecount[8] => LessThan~8.IN12
linecount[8] => reduce_nor~1.IN1
linecount[8] => LessThan~9.IN12
linecount[8] => LessThan~10.IN12
linecount[8] => LessThan~11.IN12
linecount[8] => LessThan~12.IN12
linecount[8] => LessThan~13.IN12
linecount[8] => LessThan~14.IN12
linecount[8] => LessThan~15.IN12
linecount[8] => LessThan~16.IN12
linecount[8] => LessThan~17.IN12
linecount[8] => reduce_nor~3.IN1
linecount[8] => LessThan~20.IN12
linecount[8] => LessThan~21.IN12
linecount[8] => LessThan~22.IN12
linecount[8] => LessThan~23.IN12
linecount[8] => LessThan~24.IN12
linecount[8] => reduce_nor~6.IN1
linecount[8] => reduce_nor~8.IN1
linecount[8] => reduce_nor~9.IN1
linecount[8] => reduce_nor~7.IN1
linecount[8] => reduce_nor~4.IN1
linecount[8] => reduce_nor~2.IN1
linecount[9] => reduce_nor~0.IN0
linecount[9] => LessThan~5.IN11
linecount[9] => LessThan~6.IN11
linecount[9] => LessThan~7.IN11
linecount[9] => LessThan~8.IN11
linecount[9] => reduce_nor~1.IN0
linecount[9] => reduce_nor~2.IN0
linecount[9] => LessThan~9.IN11
linecount[9] => LessThan~10.IN11
linecount[9] => LessThan~11.IN11
linecount[9] => LessThan~12.IN11
linecount[9] => LessThan~13.IN11
linecount[9] => LessThan~14.IN11
linecount[9] => LessThan~15.IN11
linecount[9] => LessThan~16.IN11
linecount[9] => LessThan~17.IN11
linecount[9] => reduce_nor~3.IN0
linecount[9] => reduce_nor~4.IN0
linecount[9] => LessThan~20.IN11
linecount[9] => LessThan~21.IN11
linecount[9] => LessThan~22.IN11
linecount[9] => LessThan~23.IN11
linecount[9] => LessThan~24.IN11
linecount[9] => reduce_nor~6.IN0
linecount[9] => reduce_nor~7.IN0
linecount[9] => reduce_nor~8.IN0
linecount[9] => reduce_nor~9.IN0
wordcount[0] => LessThan~1.IN24
wordcount[0] => LessThan~2.IN24
wordcount[0] => LessThan~3.IN24
wordcount[0] => LessThan~4.IN24
wordcount[0] => LessThan~18.IN24
wordcount[0] => LessThan~19.IN24
wordcount[0] => reduce_nor~5.IN11
wordcount[0] => LessThan~25.IN24
wordcount[0] => LessThan~26.IN24
wordcount[0] => add~0.IN24
wordcount[0] => LessThan~27.IN24
wordcount[0] => LessThan~28.IN24
wordcount[0] => add~1.IN24
wordcount[0] => LessThan~29.IN24
wordcount[0] => LessThan~30.IN24
wordcount[0] => add~2.IN24
wordcount[0] => LessThan~31.IN24
wordcount[0] => LessThan~32.IN24
wordcount[0] => add~3.IN24
wordcount[0] => LessThan~33.IN24
wordcount[0] => LessThan~34.IN24
wordcount[0] => add~4.IN24
wordcount[0] => LessThan~35.IN24
wordcount[0] => LessThan~36.IN24
wordcount[0] => add~5.IN24
wordcount[1] => LessThan~1.IN23
wordcount[1] => LessThan~2.IN23
wordcount[1] => LessThan~3.IN23
wordcount[1] => LessThan~4.IN23
wordcount[1] => LessThan~18.IN23
wordcount[1] => LessThan~19.IN23
wordcount[1] => reduce_nor~5.IN10
wordcount[1] => LessThan~25.IN23
wordcount[1] => LessThan~26.IN23
wordcount[1] => add~0.IN23
wordcount[1] => LessThan~27.IN23
wordcount[1] => LessThan~28.IN23
wordcount[1] => add~1.IN23
wordcount[1] => LessThan~29.IN23
wordcount[1] => LessThan~30.IN23
wordcount[1] => add~2.IN23
wordcount[1] => LessThan~31.IN23
wordcount[1] => LessThan~32.IN23
wordcount[1] => add~3.IN23
wordcount[1] => LessThan~33.IN23
wordcount[1] => LessThan~34.IN23
wordcount[1] => add~4.IN23
wordcount[1] => LessThan~35.IN23
wordcount[1] => LessThan~36.IN23
wordcount[1] => add~5.IN23
wordcount[2] => LessThan~1.IN22
wordcount[2] => LessThan~2.IN22
wordcount[2] => LessThan~3.IN22
wordcount[2] => LessThan~4.IN22
wordcount[2] => LessThan~18.IN22
wordcount[2] => LessThan~19.IN22
wordcount[2] => reduce_nor~5.IN9
wordcount[2] => LessThan~25.IN22
wordcount[2] => LessThan~26.IN22
wordcount[2] => add~0.IN22
wordcount[2] => LessThan~27.IN22
wordcount[2] => LessThan~28.IN22
wordcount[2] => add~1.IN22
wordcount[2] => LessThan~29.IN22
wordcount[2] => LessThan~30.IN22
wordcount[2] => add~2.IN22
wordcount[2] => LessThan~31.IN22
wordcount[2] => LessThan~32.IN22
wordcount[2] => add~3.IN22
wordcount[2] => LessThan~33.IN22
wordcount[2] => LessThan~34.IN22
wordcount[2] => add~4.IN22
wordcount[2] => LessThan~35.IN22
wordcount[2] => LessThan~36.IN22
wordcount[2] => add~5.IN22
wordcount[3] => LessThan~1.IN21
wordcount[3] => LessThan~2.IN21
wordcount[3] => LessThan~3.IN21
wordcount[3] => LessThan~4.IN21
wordcount[3] => LessThan~18.IN21
wordcount[3] => LessThan~19.IN21
wordcount[3] => reduce_nor~5.IN8
wordcount[3] => LessThan~25.IN21
wordcount[3] => LessThan~26.IN21
wordcount[3] => add~0.IN21
wordcount[3] => LessThan~27.IN21
wordcount[3] => LessThan~28.IN21
wordcount[3] => add~1.IN21
wordcount[3] => LessThan~29.IN21
wordcount[3] => LessThan~30.IN21
wordcount[3] => add~2.IN21
wordcount[3] => LessThan~31.IN21
wordcount[3] => LessThan~32.IN21
wordcount[3] => add~3.IN21
wordcount[3] => LessThan~33.IN21
wordcount[3] => LessThan~34.IN21
wordcount[3] => add~4.IN21
wordcount[3] => LessThan~35.IN21
wordcount[3] => LessThan~36.IN21
wordcount[3] => add~5.IN21
wordcount[4] => LessThan~1.IN20
wordcount[4] => LessThan~2.IN20
wordcount[4] => LessThan~3.IN20
wordcount[4] => LessThan~4.IN20
wordcount[4] => LessThan~18.IN20
wordcount[4] => LessThan~19.IN20
wordcount[4] => reduce_nor~5.IN7
wordcount[4] => LessThan~25.IN20
wordcount[4] => LessThan~26.IN20
wordcount[4] => add~0.IN20
wordcount[4] => LessThan~27.IN20
wordcount[4] => LessThan~28.IN20
wordcount[4] => add~1.IN20
wordcount[4] => LessThan~29.IN20
wordcount[4] => LessThan~30.IN20
wordcount[4] => add~2.IN20
wordcount[4] => LessThan~31.IN20
wordcount[4] => LessThan~32.IN20
wordcount[4] => add~3.IN20
wordcount[4] => LessThan~33.IN20
wordcount[4] => LessThan~34.IN20
wordcount[4] => add~4.IN20
wordcount[4] => LessThan~35.IN20
wordcount[4] => LessThan~36.IN20
wordcount[4] => add~5.IN20
wordcount[5] => LessThan~1.IN19
wordcount[5] => LessThan~2.IN19
wordcount[5] => LessThan~3.IN19
wordcount[5] => LessThan~4.IN19
wordcount[5] => LessThan~18.IN19
wordcount[5] => LessThan~19.IN19
wordcount[5] => reduce_nor~5.IN6
wordcount[5] => LessThan~25.IN19
wordcount[5] => LessThan~26.IN19
wordcount[5] => add~0.IN19
wordcount[5] => LessThan~27.IN19
wordcount[5] => LessThan~28.IN19
wordcount[5] => add~1.IN19
wordcount[5] => LessThan~29.IN19
wordcount[5] => LessThan~30.IN19
wordcount[5] => add~2.IN19
wordcount[5] => LessThan~31.IN19
wordcount[5] => LessThan~32.IN19
wordcount[5] => add~3.IN19
wordcount[5] => LessThan~33.IN19
wordcount[5] => LessThan~34.IN19
wordcount[5] => add~4.IN19
wordcount[5] => LessThan~35.IN19
wordcount[5] => LessThan~36.IN19
wordcount[5] => add~5.IN19
wordcount[6] => LessThan~1.IN18
wordcount[6] => LessThan~2.IN18
wordcount[6] => LessThan~3.IN18
wordcount[6] => LessThan~4.IN18
wordcount[6] => LessThan~18.IN18
wordcount[6] => LessThan~19.IN18
wordcount[6] => reduce_nor~5.IN5
wordcount[6] => LessThan~25.IN18
wordcount[6] => LessThan~26.IN18
wordcount[6] => add~0.IN18
wordcount[6] => LessThan~27.IN18
wordcount[6] => LessThan~28.IN18
wordcount[6] => add~1.IN18
wordcount[6] => LessThan~29.IN18
wordcount[6] => LessThan~30.IN18
wordcount[6] => add~2.IN18
wordcount[6] => LessThan~31.IN18
wordcount[6] => LessThan~32.IN18
wordcount[6] => add~3.IN18
wordcount[6] => LessThan~33.IN18
wordcount[6] => LessThan~34.IN18
wordcount[6] => add~4.IN18
wordcount[6] => LessThan~35.IN18
wordcount[6] => LessThan~36.IN18
wordcount[6] => add~5.IN18
wordcount[7] => LessThan~1.IN17
wordcount[7] => LessThan~2.IN17
wordcount[7] => LessThan~3.IN17
wordcount[7] => LessThan~4.IN17
wordcount[7] => LessThan~18.IN17
wordcount[7] => LessThan~19.IN17
wordcount[7] => reduce_nor~5.IN4
wordcount[7] => LessThan~25.IN17
wordcount[7] => LessThan~26.IN17
wordcount[7] => add~0.IN17
wordcount[7] => LessThan~27.IN17
wordcount[7] => LessThan~28.IN17
wordcount[7] => add~1.IN17
wordcount[7] => LessThan~29.IN17
wordcount[7] => LessThan~30.IN17
wordcount[7] => add~2.IN17
wordcount[7] => LessThan~31.IN17
wordcount[7] => LessThan~32.IN17
wordcount[7] => add~3.IN17
wordcount[7] => LessThan~33.IN17
wordcount[7] => LessThan~34.IN17
wordcount[7] => add~4.IN17
wordcount[7] => LessThan~35.IN17
wordcount[7] => LessThan~36.IN17
wordcount[7] => add~5.IN17
wordcount[8] => LessThan~1.IN16
wordcount[8] => LessThan~2.IN16
wordcount[8] => LessThan~3.IN16
wordcount[8] => LessThan~4.IN16
wordcount[8] => LessThan~18.IN16
wordcount[8] => LessThan~19.IN16
wordcount[8] => reduce_nor~5.IN3
wordcount[8] => LessThan~25.IN16
wordcount[8] => LessThan~26.IN16
wordcount[8] => add~0.IN16
wordcount[8] => LessThan~27.IN16
wordcount[8] => LessThan~28.IN16
wordcount[8] => add~1.IN16
wordcount[8] => LessThan~29.IN16
wordcount[8] => LessThan~30.IN16
wordcount[8] => add~2.IN16
wordcount[8] => LessThan~31.IN16
wordcount[8] => LessThan~32.IN16
wordcount[8] => add~3.IN16
wordcount[8] => LessThan~33.IN16
wordcount[8] => LessThan~34.IN16
wordcount[8] => add~4.IN16
wordcount[8] => LessThan~35.IN16
wordcount[8] => LessThan~36.IN16
wordcount[8] => add~5.IN16
wordcount[9] => LessThan~1.IN15
wordcount[9] => LessThan~2.IN15
wordcount[9] => LessThan~3.IN15
wordcount[9] => LessThan~4.IN15
wordcount[9] => LessThan~18.IN15
wordcount[9] => LessThan~19.IN15
wordcount[9] => reduce_nor~5.IN2
wordcount[9] => LessThan~25.IN15
wordcount[9] => LessThan~26.IN15
wordcount[9] => add~0.IN15
wordcount[9] => LessThan~27.IN15
wordcount[9] => LessThan~28.IN15
wordcount[9] => add~1.IN15
wordcount[9] => LessThan~29.IN15
wordcount[9] => LessThan~30.IN15
wordcount[9] => add~2.IN15
wordcount[9] => LessThan~31.IN15
wordcount[9] => LessThan~32.IN15
wordcount[9] => add~3.IN15
wordcount[9] => LessThan~33.IN15
wordcount[9] => LessThan~34.IN15
wordcount[9] => add~4.IN15
wordcount[9] => LessThan~35.IN15
wordcount[9] => LessThan~36.IN15
wordcount[9] => add~5.IN15
wordcount[10] => LessThan~1.IN14
wordcount[10] => LessThan~2.IN14
wordcount[10] => LessThan~3.IN14
wordcount[10] => LessThan~4.IN14
wordcount[10] => LessThan~18.IN14
wordcount[10] => LessThan~19.IN14
wordcount[10] => reduce_nor~5.IN1
wordcount[10] => LessThan~25.IN14
wordcount[10] => LessThan~26.IN14
wordcount[10] => add~0.IN14
wordcount[10] => LessThan~27.IN14
wordcount[10] => LessThan~28.IN14
wordcount[10] => add~1.IN14
wordcount[10] => LessThan~29.IN14
wordcount[10] => LessThan~30.IN14
wordcount[10] => add~2.IN14
wordcount[10] => LessThan~31.IN14
wordcount[10] => LessThan~32.IN14
wordcount[10] => add~3.IN14
wordcount[10] => LessThan~33.IN14
wordcount[10] => LessThan~34.IN14
wordcount[10] => add~4.IN14
wordcount[10] => LessThan~35.IN14
wordcount[10] => LessThan~36.IN14
wordcount[10] => add~5.IN14
wordcount[11] => LessThan~1.IN13
wordcount[11] => LessThan~2.IN13
wordcount[11] => LessThan~3.IN13
wordcount[11] => LessThan~4.IN13
wordcount[11] => LessThan~18.IN13
wordcount[11] => LessThan~19.IN13
wordcount[11] => reduce_nor~5.IN0
wordcount[11] => LessThan~25.IN13
wordcount[11] => LessThan~26.IN13
wordcount[11] => add~0.IN13
wordcount[11] => LessThan~27.IN13
wordcount[11] => LessThan~28.IN13
wordcount[11] => add~1.IN13
wordcount[11] => LessThan~29.IN13
wordcount[11] => LessThan~30.IN13
wordcount[11] => add~2.IN13
wordcount[11] => LessThan~31.IN13
wordcount[11] => LessThan~32.IN13
wordcount[11] => add~3.IN13
wordcount[11] => LessThan~33.IN13
wordcount[11] => LessThan~34.IN13
wordcount[11] => add~4.IN13
wordcount[11] => LessThan~35.IN13
wordcount[11] => LessThan~36.IN13
wordcount[11] => add~5.IN13
video_type[0] => Mux~0.IN4
video_type[0] => Mux~1.IN4
video_type[0] => Mux~2.IN4
video_type[0] => Mux~3.IN4
video_type[0] => Mux~4.IN4
video_type[0] => Mux~5.IN4
video_type[0] => Mux~6.IN4
video_type[0] => Mux~7.IN4
video_type[0] => Mux~8.IN4
video_type[0] => Mux~9.IN4
video_type[0] => active_crc_range.IN4
video_type[0] => full_crc_range.IN4
video_type[0] => Mux~10.IN2
video_type[0] => Mux~11.IN10
video_type[0] => edhcount[11].IN4
video_type[0] => edhcount[10].IN4
video_type[0] => edhcount[9].IN4
video_type[0] => edhcount[8].IN4
video_type[0] => edhcount[7].IN4
video_type[0] => edhcount[6].IN4
video_type[0] => edhcount[5].IN4
video_type[0] => edhcount[4].IN4
video_type[0] => edhcount[3].IN4
video_type[0] => edhcount[2].IN4
video_type[0] => edhcount[1].IN4
video_type[0] => edhcount[0].IN4
video_type[1] => Mux~0.IN3
video_type[1] => Mux~1.IN3
video_type[1] => Mux~2.IN3
video_type[1] => Mux~3.IN3
video_type[1] => Mux~4.IN3
video_type[1] => Mux~5.IN3
video_type[1] => Mux~6.IN3
video_type[1] => Mux~7.IN3
video_type[1] => Mux~8.IN3
video_type[1] => Mux~9.IN3
video_type[1] => active_crc_range.IN3
video_type[1] => full_crc_range.IN3
video_type[1] => Mux~10.IN1
video_type[1] => Mux~11.IN9
video_type[1] => edhcount[11].IN3
video_type[1] => edhcount[10].IN3
video_type[1] => edhcount[9].IN3
video_type[1] => edhcount[8].IN3
video_type[1] => edhcount[7].IN3
video_type[1] => edhcount[6].IN3
video_type[1] => edhcount[5].IN3
video_type[1] => edhcount[4].IN3
video_type[1] => edhcount[3].IN3
video_type[1] => edhcount[2].IN3
video_type[1] => edhcount[1].IN3
video_type[1] => edhcount[0].IN3
video_type[2] => Mux~0.IN2
video_type[2] => Mux~1.IN2
video_type[2] => Mux~2.IN2
video_type[2] => Mux~3.IN2
video_type[2] => Mux~4.IN2
video_type[2] => Mux~5.IN2
video_type[2] => Mux~6.IN2
video_type[2] => Mux~7.IN2
video_type[2] => Mux~8.IN2
video_type[2] => Mux~9.IN2
video_type[2] => active_crc_range.IN2
video_type[2] => full_crc_range.IN2
video_type[2] => Mux~10.IN0
video_type[2] => Mux~11.IN8
video_type[2] => edhcount[11].IN2
video_type[2] => edhcount[10].IN2
video_type[2] => edhcount[9].IN2
video_type[2] => edhcount[8].IN2
video_type[2] => edhcount[7].IN2
video_type[2] => edhcount[6].IN2
video_type[2] => edhcount[5].IN2
video_type[2] => edhcount[4].IN2
video_type[2] => edhcount[3].IN2
video_type[2] => edhcount[2].IN2
video_type[2] => edhcount[1].IN2
video_type[2] => edhcount[0].IN2
read_acrc_errors => read_acrc_errors0.DATAIN
read_acrc_errors => crc_error_counters~0.IN1
read_fcrc_errors => read_fcrc_errors0.DATAIN
read_fcrc_errors => crc_error_counters~1.IN1
acrc_errors[0] <= acrc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[1] <= acrc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[2] <= acrc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[3] <= acrc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[4] <= acrc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[5] <= acrc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[6] <= acrc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acrc_errors[7] <= acrc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[0] <= fcrc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[1] <= fcrc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[2] <= fcrc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[3] <= fcrc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[4] <= fcrc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[5] <= fcrc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[6] <= fcrc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcrc_errors[7] <= fcrc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|eg1_292:U6A
clk => samplecount[10].CLK
clk => samplecount[9].CLK
clk => samplecount[8].CLK
clk => samplecount[7].CLK
clk => samplecount[6].CLK
clk => samplecount[5].CLK
clk => samplecount[4].CLK
clk => samplecount[3].CLK
clk => samplecount[2].CLK
clk => samplecount[1].CLK
clk => samplecount[0].CLK
clk => linecount[10].CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => Y_data_out[9].CLK
clk => Y_data_out[8].CLK
clk => Y_data_out[7].CLK
clk => Y_data_out[6].CLK
clk => Y_data_out[5].CLK
clk => Y_data_out[4].CLK
clk => Y_data_out[3].CLK
clk => Y_data_out[2].CLK
clk => Y_data_out[1].CLK
clk => Y_data_out[0].CLK
clk => C_data_out[9].CLK
clk => C_data_out[8].CLK
clk => C_data_out[7].CLK
clk => C_data_out[6].CLK
clk => C_data_out[5].CLK
clk => C_data_out[4].CLK
clk => C_data_out[3].CLK
clk => C_data_out[2].CLK
clk => C_data_out[1].CLK
clk => C_data_out[0].CLK
clk => Y_crc[17].CLK
clk => Y_crc[16].CLK
clk => Y_crc[15].CLK
clk => Y_crc[14].CLK
clk => Y_crc[13].CLK
clk => Y_crc[12].CLK
clk => Y_crc[11].CLK
clk => Y_crc[10].CLK
clk => Y_crc[9].CLK
clk => Y_crc[8].CLK
clk => Y_crc[7].CLK
clk => Y_crc[6].CLK
clk => Y_crc[5].CLK
clk => Y_crc[4].CLK
clk => Y_crc[3].CLK
clk => Y_crc[2].CLK
clk => Y_crc[1].CLK
clk => Y_crc[0].CLK
clk => C_crc[17].CLK
clk => C_crc[16].CLK
clk => C_crc[15].CLK
clk => C_crc[14].CLK
clk => C_crc[13].CLK
clk => C_crc[12].CLK
clk => C_crc[11].CLK
clk => C_crc[10].CLK
clk => C_crc[9].CLK
clk => C_crc[8].CLK
clk => C_crc[7].CLK
clk => C_crc[6].CLK
clk => C_crc[5].CLK
clk => C_crc[4].CLK
clk => C_crc[3].CLK
clk => C_crc[2].CLK
clk => C_crc[1].CLK
clk => C_crc[0].CLK
clk => V.CLK
clk => F.CLK
clk => H.CLK
clk => Y_data[9]~reg0.CLK
clk => Y_data[8]~reg0.CLK
clk => Y_data[7]~reg0.CLK
clk => Y_data[6]~reg0.CLK
clk => Y_data[5]~reg0.CLK
clk => Y_data[4]~reg0.CLK
clk => Y_data[3]~reg0.CLK
clk => Y_data[2]~reg0.CLK
clk => Y_data[1]~reg0.CLK
clk => Y_data[0]~reg0.CLK
clk => C_data[9]~reg0.CLK
clk => C_data[8]~reg0.CLK
clk => C_data[7]~reg0.CLK
clk => C_data[6]~reg0.CLK
clk => C_data[5]~reg0.CLK
clk => C_data[4]~reg0.CLK
clk => C_data[3]~reg0.CLK
clk => C_data[2]~reg0.CLK
clk => C_data[1]~reg0.CLK
clk => C_data[0]~reg0.CLK
clk => samplecount[11].CLK
enable => Y_data_out[8].ACLR
enable => Y_data_out[7].ACLR
enable => Y_data_out[6].ACLR
enable => Y_data_out[5].ACLR
enable => Y_data_out[4].ACLR
enable => Y_data_out[3].ACLR
enable => Y_data_out[2].ACLR
enable => Y_data_out[1].ACLR
enable => Y_data_out[0].ACLR
enable => C_data_out[9].ACLR
enable => C_data_out[8].ACLR
enable => C_data_out[7].ACLR
enable => C_data_out[6].ACLR
enable => C_data_out[5].ACLR
enable => C_data_out[4].ACLR
enable => C_data_out[3].ACLR
enable => C_data_out[2].ACLR
enable => C_data_out[1].ACLR
enable => C_data_out[0].ACLR
enable => Y_crc[17].ACLR
enable => Y_crc[16].ACLR
enable => Y_crc[15].ACLR
enable => Y_crc[14].ACLR
enable => Y_crc[13].ACLR
enable => Y_crc[12].ACLR
enable => Y_crc[11].ACLR
enable => Y_crc[10].ACLR
enable => Y_crc[9].ACLR
enable => Y_crc[8].ACLR
enable => Y_crc[7].ACLR
enable => Y_crc[6].ACLR
enable => Y_crc[5].ACLR
enable => Y_crc[4].ACLR
enable => Y_crc[3].ACLR
enable => Y_crc[2].ACLR
enable => Y_crc[1].ACLR
enable => Y_crc[0].ACLR
enable => C_crc[17].ACLR
enable => C_crc[16].ACLR
enable => C_crc[15].ACLR
enable => C_crc[14].ACLR
enable => C_crc[13].ACLR
enable => C_crc[12].ACLR
enable => C_crc[11].ACLR
enable => C_crc[10].ACLR
enable => C_crc[9].ACLR
enable => C_crc[8].ACLR
enable => C_crc[7].ACLR
enable => C_crc[6].ACLR
enable => C_crc[5].ACLR
enable => C_crc[4].ACLR
enable => C_crc[3].ACLR
enable => C_crc[2].ACLR
enable => C_crc[1].ACLR
enable => C_crc[0].ACLR
enable => samplecount[10].PRESET
enable => Y_data_out[9].ACLR
enable => samplecount[9].PRESET
enable => samplecount[8].PRESET
enable => samplecount[7].PRESET
enable => samplecount[6].ACLR
enable => samplecount[5].ACLR
enable => samplecount[4].ACLR
enable => samplecount[3].ACLR
enable => samplecount[2].ACLR
enable => samplecount[1].ACLR
enable => samplecount[0].ACLR
enable => linecount[10].ACLR
enable => linecount[9].ACLR
enable => linecount[8].ACLR
enable => linecount[7].ACLR
enable => linecount[6].ACLR
enable => linecount[5].ACLR
enable => linecount[4].ACLR
enable => linecount[3].ACLR
enable => linecount[2].ACLR
enable => linecount[1].ACLR
enable => linecount[0].PRESET
enable => samplecount[11].ACLR
enable => F.PRESET
enable => V.PRESET
enable => H.ENA
Y_data[0] <= Y_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[1] <= Y_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[2] <= Y_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[3] <= Y_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[4] <= Y_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[5] <= Y_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[6] <= Y_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[7] <= Y_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[8] <= Y_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[9] <= Y_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[0] <= C_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[1] <= C_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[2] <= C_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[3] <= C_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[4] <= C_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[5] <= C_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[6] <= C_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[7] <= C_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[8] <= C_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[9] <= C_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|eg1_292:U6B
clk => samplecount[10].CLK
clk => samplecount[9].CLK
clk => samplecount[8].CLK
clk => samplecount[7].CLK
clk => samplecount[6].CLK
clk => samplecount[5].CLK
clk => samplecount[4].CLK
clk => samplecount[3].CLK
clk => samplecount[2].CLK
clk => samplecount[1].CLK
clk => samplecount[0].CLK
clk => linecount[10].CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => Y_data_out[9].CLK
clk => Y_data_out[8].CLK
clk => Y_data_out[7].CLK
clk => Y_data_out[6].CLK
clk => Y_data_out[5].CLK
clk => Y_data_out[4].CLK
clk => Y_data_out[3].CLK
clk => Y_data_out[2].CLK
clk => Y_data_out[1].CLK
clk => Y_data_out[0].CLK
clk => C_data_out[9].CLK
clk => C_data_out[8].CLK
clk => C_data_out[7].CLK
clk => C_data_out[6].CLK
clk => C_data_out[5].CLK
clk => C_data_out[4].CLK
clk => C_data_out[3].CLK
clk => C_data_out[2].CLK
clk => C_data_out[1].CLK
clk => C_data_out[0].CLK
clk => Y_crc[17].CLK
clk => Y_crc[16].CLK
clk => Y_crc[15].CLK
clk => Y_crc[14].CLK
clk => Y_crc[13].CLK
clk => Y_crc[12].CLK
clk => Y_crc[11].CLK
clk => Y_crc[10].CLK
clk => Y_crc[9].CLK
clk => Y_crc[8].CLK
clk => Y_crc[7].CLK
clk => Y_crc[6].CLK
clk => Y_crc[5].CLK
clk => Y_crc[4].CLK
clk => Y_crc[3].CLK
clk => Y_crc[2].CLK
clk => Y_crc[1].CLK
clk => Y_crc[0].CLK
clk => C_crc[17].CLK
clk => C_crc[16].CLK
clk => C_crc[15].CLK
clk => C_crc[14].CLK
clk => C_crc[13].CLK
clk => C_crc[12].CLK
clk => C_crc[11].CLK
clk => C_crc[10].CLK
clk => C_crc[9].CLK
clk => C_crc[8].CLK
clk => C_crc[7].CLK
clk => C_crc[6].CLK
clk => C_crc[5].CLK
clk => C_crc[4].CLK
clk => C_crc[3].CLK
clk => C_crc[2].CLK
clk => C_crc[1].CLK
clk => C_crc[0].CLK
clk => V.CLK
clk => F.CLK
clk => H.CLK
clk => Y_data[9]~reg0.CLK
clk => Y_data[8]~reg0.CLK
clk => Y_data[7]~reg0.CLK
clk => Y_data[6]~reg0.CLK
clk => Y_data[5]~reg0.CLK
clk => Y_data[4]~reg0.CLK
clk => Y_data[3]~reg0.CLK
clk => Y_data[2]~reg0.CLK
clk => Y_data[1]~reg0.CLK
clk => Y_data[0]~reg0.CLK
clk => C_data[9]~reg0.CLK
clk => C_data[8]~reg0.CLK
clk => C_data[7]~reg0.CLK
clk => C_data[6]~reg0.CLK
clk => C_data[5]~reg0.CLK
clk => C_data[4]~reg0.CLK
clk => C_data[3]~reg0.CLK
clk => C_data[2]~reg0.CLK
clk => C_data[1]~reg0.CLK
clk => C_data[0]~reg0.CLK
clk => samplecount[11].CLK
enable => Y_data_out[8].ACLR
enable => Y_data_out[7].ACLR
enable => Y_data_out[6].ACLR
enable => Y_data_out[5].ACLR
enable => Y_data_out[4].ACLR
enable => Y_data_out[3].ACLR
enable => Y_data_out[2].ACLR
enable => Y_data_out[1].ACLR
enable => Y_data_out[0].ACLR
enable => C_data_out[9].ACLR
enable => C_data_out[8].ACLR
enable => C_data_out[7].ACLR
enable => C_data_out[6].ACLR
enable => C_data_out[5].ACLR
enable => C_data_out[4].ACLR
enable => C_data_out[3].ACLR
enable => C_data_out[2].ACLR
enable => C_data_out[1].ACLR
enable => C_data_out[0].ACLR
enable => Y_crc[17].ACLR
enable => Y_crc[16].ACLR
enable => Y_crc[15].ACLR
enable => Y_crc[14].ACLR
enable => Y_crc[13].ACLR
enable => Y_crc[12].ACLR
enable => Y_crc[11].ACLR
enable => Y_crc[10].ACLR
enable => Y_crc[9].ACLR
enable => Y_crc[8].ACLR
enable => Y_crc[7].ACLR
enable => Y_crc[6].ACLR
enable => Y_crc[5].ACLR
enable => Y_crc[4].ACLR
enable => Y_crc[3].ACLR
enable => Y_crc[2].ACLR
enable => Y_crc[1].ACLR
enable => Y_crc[0].ACLR
enable => C_crc[17].ACLR
enable => C_crc[16].ACLR
enable => C_crc[15].ACLR
enable => C_crc[14].ACLR
enable => C_crc[13].ACLR
enable => C_crc[12].ACLR
enable => C_crc[11].ACLR
enable => C_crc[10].ACLR
enable => C_crc[9].ACLR
enable => C_crc[8].ACLR
enable => C_crc[7].ACLR
enable => C_crc[6].ACLR
enable => C_crc[5].ACLR
enable => C_crc[4].ACLR
enable => C_crc[3].ACLR
enable => C_crc[2].ACLR
enable => C_crc[1].ACLR
enable => C_crc[0].ACLR
enable => samplecount[10].PRESET
enable => Y_data_out[9].ACLR
enable => samplecount[9].PRESET
enable => samplecount[8].PRESET
enable => samplecount[7].PRESET
enable => samplecount[6].ACLR
enable => samplecount[5].ACLR
enable => samplecount[4].ACLR
enable => samplecount[3].ACLR
enable => samplecount[2].ACLR
enable => samplecount[1].ACLR
enable => samplecount[0].ACLR
enable => linecount[10].ACLR
enable => linecount[9].ACLR
enable => linecount[8].ACLR
enable => linecount[7].ACLR
enable => linecount[6].ACLR
enable => linecount[5].ACLR
enable => linecount[4].ACLR
enable => linecount[3].ACLR
enable => linecount[2].ACLR
enable => linecount[1].ACLR
enable => linecount[0].PRESET
enable => samplecount[11].ACLR
enable => F.PRESET
enable => V.PRESET
enable => H.ENA
Y_data[0] <= Y_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[1] <= Y_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[2] <= Y_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[3] <= Y_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[4] <= Y_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[5] <= Y_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[6] <= Y_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[7] <= Y_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[8] <= Y_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[9] <= Y_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[0] <= C_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[1] <= C_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[2] <= C_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[3] <= C_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[4] <= C_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[5] <= C_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[6] <= C_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[7] <= C_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[8] <= C_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[9] <= C_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|rp198:U8A
clk => samplecount[10].CLK
clk => samplecount[9].CLK
clk => samplecount[8].CLK
clk => samplecount[7].CLK
clk => samplecount[6].CLK
clk => samplecount[5].CLK
clk => samplecount[4].CLK
clk => samplecount[3].CLK
clk => samplecount[2].CLK
clk => samplecount[1].CLK
clk => samplecount[0].CLK
clk => linecount[10].CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => Y_data_out[9].CLK
clk => Y_data_out[8].CLK
clk => Y_data_out[7].CLK
clk => Y_data_out[6].CLK
clk => Y_data_out[5].CLK
clk => Y_data_out[4].CLK
clk => Y_data_out[3].CLK
clk => Y_data_out[2].CLK
clk => Y_data_out[1].CLK
clk => Y_data_out[0].CLK
clk => C_data_out[9].CLK
clk => C_data_out[8].CLK
clk => C_data_out[7].CLK
clk => C_data_out[6].CLK
clk => C_data_out[5].CLK
clk => C_data_out[4].CLK
clk => C_data_out[3].CLK
clk => C_data_out[2].CLK
clk => C_data_out[1].CLK
clk => C_data_out[0].CLK
clk => Y_crc[17].CLK
clk => Y_crc[16].CLK
clk => Y_crc[15].CLK
clk => Y_crc[14].CLK
clk => Y_crc[13].CLK
clk => Y_crc[12].CLK
clk => Y_crc[11].CLK
clk => Y_crc[10].CLK
clk => Y_crc[9].CLK
clk => Y_crc[8].CLK
clk => Y_crc[7].CLK
clk => Y_crc[6].CLK
clk => Y_crc[5].CLK
clk => Y_crc[4].CLK
clk => Y_crc[3].CLK
clk => Y_crc[2].CLK
clk => Y_crc[1].CLK
clk => Y_crc[0].CLK
clk => C_crc[17].CLK
clk => C_crc[16].CLK
clk => C_crc[15].CLK
clk => C_crc[14].CLK
clk => C_crc[13].CLK
clk => C_crc[12].CLK
clk => C_crc[11].CLK
clk => C_crc[10].CLK
clk => C_crc[9].CLK
clk => C_crc[8].CLK
clk => C_crc[7].CLK
clk => C_crc[6].CLK
clk => C_crc[5].CLK
clk => C_crc[4].CLK
clk => C_crc[3].CLK
clk => C_crc[2].CLK
clk => C_crc[1].CLK
clk => C_crc[0].CLK
clk => V.CLK
clk => F.CLK
clk => H.CLK
clk => Y_data[9]~reg0.CLK
clk => Y_data[8]~reg0.CLK
clk => Y_data[7]~reg0.CLK
clk => Y_data[6]~reg0.CLK
clk => Y_data[5]~reg0.CLK
clk => Y_data[4]~reg0.CLK
clk => Y_data[3]~reg0.CLK
clk => Y_data[2]~reg0.CLK
clk => Y_data[1]~reg0.CLK
clk => Y_data[0]~reg0.CLK
clk => C_data[9]~reg0.CLK
clk => C_data[8]~reg0.CLK
clk => C_data[7]~reg0.CLK
clk => C_data[6]~reg0.CLK
clk => C_data[5]~reg0.CLK
clk => C_data[4]~reg0.CLK
clk => C_data[3]~reg0.CLK
clk => C_data[2]~reg0.CLK
clk => C_data[1]~reg0.CLK
clk => C_data[0]~reg0.CLK
clk => samplecount[11].CLK
enable => Y_data_out[8].ACLR
enable => Y_data_out[7].ACLR
enable => Y_data_out[6].ACLR
enable => Y_data_out[5].ACLR
enable => Y_data_out[4].ACLR
enable => Y_data_out[3].ACLR
enable => Y_data_out[2].ACLR
enable => Y_data_out[1].ACLR
enable => Y_data_out[0].ACLR
enable => C_data_out[9].ACLR
enable => C_data_out[8].ACLR
enable => C_data_out[7].ACLR
enable => C_data_out[6].ACLR
enable => C_data_out[5].ACLR
enable => C_data_out[4].ACLR
enable => C_data_out[3].ACLR
enable => C_data_out[2].ACLR
enable => C_data_out[1].ACLR
enable => C_data_out[0].ACLR
enable => Y_crc[17].ACLR
enable => Y_crc[16].ACLR
enable => Y_crc[15].ACLR
enable => Y_crc[14].ACLR
enable => Y_crc[13].ACLR
enable => Y_crc[12].ACLR
enable => Y_crc[11].ACLR
enable => Y_crc[10].ACLR
enable => Y_crc[9].ACLR
enable => Y_crc[8].ACLR
enable => Y_crc[7].ACLR
enable => Y_crc[6].ACLR
enable => Y_crc[5].ACLR
enable => Y_crc[4].ACLR
enable => Y_crc[3].ACLR
enable => Y_crc[2].ACLR
enable => Y_crc[1].ACLR
enable => Y_crc[0].ACLR
enable => C_crc[17].ACLR
enable => C_crc[16].ACLR
enable => C_crc[15].ACLR
enable => C_crc[14].ACLR
enable => C_crc[13].ACLR
enable => C_crc[12].ACLR
enable => C_crc[11].ACLR
enable => C_crc[10].ACLR
enable => C_crc[9].ACLR
enable => C_crc[8].ACLR
enable => C_crc[7].ACLR
enable => C_crc[6].ACLR
enable => C_crc[5].ACLR
enable => C_crc[4].ACLR
enable => C_crc[3].ACLR
enable => C_crc[2].ACLR
enable => C_crc[1].ACLR
enable => C_crc[0].ACLR
enable => samplecount[10].PRESET
enable => Y_data_out[9].ACLR
enable => samplecount[9].PRESET
enable => samplecount[8].PRESET
enable => samplecount[7].PRESET
enable => samplecount[6].ACLR
enable => samplecount[5].ACLR
enable => samplecount[4].ACLR
enable => samplecount[3].ACLR
enable => samplecount[2].ACLR
enable => samplecount[1].ACLR
enable => samplecount[0].ACLR
enable => linecount[10].ACLR
enable => linecount[9].ACLR
enable => linecount[8].ACLR
enable => linecount[7].ACLR
enable => linecount[6].ACLR
enable => linecount[5].ACLR
enable => linecount[4].ACLR
enable => linecount[3].ACLR
enable => linecount[2].ACLR
enable => linecount[1].ACLR
enable => linecount[0].PRESET
enable => samplecount[11].ACLR
enable => F.PRESET
enable => V.PRESET
enable => H.ENA
std_altn => Y_data_out~0.DATAB
std_altn => Y_data_out~3.DATAB
std_altn => Y_data_out~8.DATAA
std_altn => Y_data_out~1.DATAA
std_altn => C_data_out~0.DATAA
std_altn => Y_data_out~2.DATAA
std_altn => C_data_out~10.DATAA
std_altn => Y_data_out~5.DATAA
std_altn => C_data_out~11.DATAA
std_altn => C_data_out~2.DATAA
std_altn => C_data_out~15.DATAA
std_altn => C_data_out~5.DATAA
std_altn => C_data_out~6.DATAA
Y_data[0] <= Y_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[1] <= Y_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[2] <= Y_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[3] <= Y_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[4] <= Y_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[5] <= Y_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[6] <= Y_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[7] <= Y_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[8] <= Y_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[9] <= Y_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[0] <= C_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[1] <= C_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[2] <= C_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[3] <= C_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[4] <= C_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[5] <= C_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[6] <= C_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[7] <= C_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[8] <= C_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[9] <= C_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|rp198:U8B
clk => samplecount[10].CLK
clk => samplecount[9].CLK
clk => samplecount[8].CLK
clk => samplecount[7].CLK
clk => samplecount[6].CLK
clk => samplecount[5].CLK
clk => samplecount[4].CLK
clk => samplecount[3].CLK
clk => samplecount[2].CLK
clk => samplecount[1].CLK
clk => samplecount[0].CLK
clk => linecount[10].CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => Y_data_out[9].CLK
clk => Y_data_out[8].CLK
clk => Y_data_out[7].CLK
clk => Y_data_out[6].CLK
clk => Y_data_out[5].CLK
clk => Y_data_out[4].CLK
clk => Y_data_out[3].CLK
clk => Y_data_out[2].CLK
clk => Y_data_out[1].CLK
clk => Y_data_out[0].CLK
clk => C_data_out[9].CLK
clk => C_data_out[8].CLK
clk => C_data_out[7].CLK
clk => C_data_out[6].CLK
clk => C_data_out[5].CLK
clk => C_data_out[4].CLK
clk => C_data_out[3].CLK
clk => C_data_out[2].CLK
clk => C_data_out[1].CLK
clk => C_data_out[0].CLK
clk => Y_crc[17].CLK
clk => Y_crc[16].CLK
clk => Y_crc[15].CLK
clk => Y_crc[14].CLK
clk => Y_crc[13].CLK
clk => Y_crc[12].CLK
clk => Y_crc[11].CLK
clk => Y_crc[10].CLK
clk => Y_crc[9].CLK
clk => Y_crc[8].CLK
clk => Y_crc[7].CLK
clk => Y_crc[6].CLK
clk => Y_crc[5].CLK
clk => Y_crc[4].CLK
clk => Y_crc[3].CLK
clk => Y_crc[2].CLK
clk => Y_crc[1].CLK
clk => Y_crc[0].CLK
clk => C_crc[17].CLK
clk => C_crc[16].CLK
clk => C_crc[15].CLK
clk => C_crc[14].CLK
clk => C_crc[13].CLK
clk => C_crc[12].CLK
clk => C_crc[11].CLK
clk => C_crc[10].CLK
clk => C_crc[9].CLK
clk => C_crc[8].CLK
clk => C_crc[7].CLK
clk => C_crc[6].CLK
clk => C_crc[5].CLK
clk => C_crc[4].CLK
clk => C_crc[3].CLK
clk => C_crc[2].CLK
clk => C_crc[1].CLK
clk => C_crc[0].CLK
clk => V.CLK
clk => F.CLK
clk => H.CLK
clk => Y_data[9]~reg0.CLK
clk => Y_data[8]~reg0.CLK
clk => Y_data[7]~reg0.CLK
clk => Y_data[6]~reg0.CLK
clk => Y_data[5]~reg0.CLK
clk => Y_data[4]~reg0.CLK
clk => Y_data[3]~reg0.CLK
clk => Y_data[2]~reg0.CLK
clk => Y_data[1]~reg0.CLK
clk => Y_data[0]~reg0.CLK
clk => C_data[9]~reg0.CLK
clk => C_data[8]~reg0.CLK
clk => C_data[7]~reg0.CLK
clk => C_data[6]~reg0.CLK
clk => C_data[5]~reg0.CLK
clk => C_data[4]~reg0.CLK
clk => C_data[3]~reg0.CLK
clk => C_data[2]~reg0.CLK
clk => C_data[1]~reg0.CLK
clk => C_data[0]~reg0.CLK
clk => samplecount[11].CLK
enable => Y_data_out[8].ACLR
enable => Y_data_out[7].ACLR
enable => Y_data_out[6].ACLR
enable => Y_data_out[5].ACLR
enable => Y_data_out[4].ACLR
enable => Y_data_out[3].ACLR
enable => Y_data_out[2].ACLR
enable => Y_data_out[1].ACLR
enable => Y_data_out[0].ACLR
enable => C_data_out[9].ACLR
enable => C_data_out[8].ACLR
enable => C_data_out[7].ACLR
enable => C_data_out[6].ACLR
enable => C_data_out[5].ACLR
enable => C_data_out[4].ACLR
enable => C_data_out[3].ACLR
enable => C_data_out[2].ACLR
enable => C_data_out[1].ACLR
enable => C_data_out[0].ACLR
enable => Y_crc[17].ACLR
enable => Y_crc[16].ACLR
enable => Y_crc[15].ACLR
enable => Y_crc[14].ACLR
enable => Y_crc[13].ACLR
enable => Y_crc[12].ACLR
enable => Y_crc[11].ACLR
enable => Y_crc[10].ACLR
enable => Y_crc[9].ACLR
enable => Y_crc[8].ACLR
enable => Y_crc[7].ACLR
enable => Y_crc[6].ACLR
enable => Y_crc[5].ACLR
enable => Y_crc[4].ACLR
enable => Y_crc[3].ACLR
enable => Y_crc[2].ACLR
enable => Y_crc[1].ACLR
enable => Y_crc[0].ACLR
enable => C_crc[17].ACLR
enable => C_crc[16].ACLR
enable => C_crc[15].ACLR
enable => C_crc[14].ACLR
enable => C_crc[13].ACLR
enable => C_crc[12].ACLR
enable => C_crc[11].ACLR
enable => C_crc[10].ACLR
enable => C_crc[9].ACLR
enable => C_crc[8].ACLR
enable => C_crc[7].ACLR
enable => C_crc[6].ACLR
enable => C_crc[5].ACLR
enable => C_crc[4].ACLR
enable => C_crc[3].ACLR
enable => C_crc[2].ACLR
enable => C_crc[1].ACLR
enable => C_crc[0].ACLR
enable => samplecount[10].PRESET
enable => Y_data_out[9].ACLR
enable => samplecount[9].PRESET
enable => samplecount[8].PRESET
enable => samplecount[7].PRESET
enable => samplecount[6].ACLR
enable => samplecount[5].ACLR
enable => samplecount[4].ACLR
enable => samplecount[3].ACLR
enable => samplecount[2].ACLR
enable => samplecount[1].ACLR
enable => samplecount[0].ACLR
enable => linecount[10].ACLR
enable => linecount[9].ACLR
enable => linecount[8].ACLR
enable => linecount[7].ACLR
enable => linecount[6].ACLR
enable => linecount[5].ACLR
enable => linecount[4].ACLR
enable => linecount[3].ACLR
enable => linecount[2].ACLR
enable => linecount[1].ACLR
enable => linecount[0].PRESET
enable => samplecount[11].ACLR
enable => F.PRESET
enable => V.PRESET
enable => H.ENA
std_altn => Y_data_out~0.DATAB
std_altn => Y_data_out~3.DATAB
std_altn => Y_data_out~8.DATAA
std_altn => Y_data_out~1.DATAA
std_altn => C_data_out~0.DATAA
std_altn => Y_data_out~2.DATAA
std_altn => C_data_out~10.DATAA
std_altn => Y_data_out~5.DATAA
std_altn => C_data_out~11.DATAA
std_altn => C_data_out~2.DATAA
std_altn => C_data_out~15.DATAA
std_altn => C_data_out~5.DATAA
std_altn => C_data_out~6.DATAA
Y_data[0] <= Y_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[1] <= Y_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[2] <= Y_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[3] <= Y_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[4] <= Y_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[5] <= Y_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[6] <= Y_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[7] <= Y_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[8] <= Y_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[9] <= Y_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[0] <= C_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[1] <= C_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[2] <= C_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[3] <= C_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[4] <= C_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[5] <= C_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[6] <= C_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[7] <= C_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[8] <= C_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[9] <= C_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|hdsdi_generator:U9A
clk => video_sm:video.clk
clk => hd_framegenerator:hdframe.clk
mute => video_sm:video.video_en
mute => hd_framegenerator:hdframe.mute
hdformat[0] => scan_format.IN19
hdformat[0] => tsl[11].IN19
hdformat[0] => tsl[9].IN19
hdformat[0] => tsl[8].IN19
hdformat[0] => tsl[7].IN19
hdformat[0] => tsl[6].IN19
hdformat[0] => tsl[5].IN19
hdformat[0] => tsl[4].IN19
hdformat[0] => tsl[3].IN19
hdformat[0] => tsl[2].IN19
hdformat[0] => tsl[1].IN10
hdformat[0] => tsl[0].IN19
hdformat[0] => asl[9].IN19
hdformat[0] => asl[7].IN19
hdformat[0] => field1_vblnk0[3].IN19
hdformat[0] => field1_vblnk0[2].IN19
hdformat[0] => field1_vblnk0[1].IN19
hdformat[0] => field1_vblnk0[0].IN19
hdformat[0] => field2_vblnk1[9].IN19
hdformat[0] => field2_vblnk1[5].IN19
hdformat[0] => field2_vblnk1[4].IN19
hdformat[0] => field2_vblnk1[3].IN19
hdformat[0] => field2_vblnk1[2].IN19
hdformat[0] => field2_vblnk1[1].IN19
hdformat[0] => field2_vblnk1[0].IN19
hdformat[0] => field2_vblnk0[9].IN19
hdformat[0] => field2_vblnk0[6].IN19
hdformat[0] => field2_vblnk0[4].IN19
hdformat[0] => field2_vblnk0[3].IN19
hdformat[0] => field2_vblnk0[2].IN19
hdformat[0] => field2_vblnk0[1].IN19
hdformat[0] => field2_vblnk0[0].IN19
hdformat[0] => field1_vblnk1[9].IN19
hdformat[0] => field1_vblnk1[7].IN19
hdformat[0] => field1_vblnk1[4].IN19
hdformat[0] => field1_vblnk1[2].IN19
hdformat[0] => field1_vblnk1[1].IN19
hdformat[0] => field1_vblnk1[0].IN19
hdformat[0] => field2_start[9].IN19
hdformat[0] => field2_start[6].IN19
hdformat[0] => field2_start[5].IN19
hdformat[0] => field2_start[4].IN19
hdformat[0] => field2_start[1].IN19
hdformat[0] => field2_start[0].IN19
hdformat[0] => video_sm:video.hdformat[0]
hdformat[1] => scan_format.IN18
hdformat[1] => tsl[11].IN18
hdformat[1] => tsl[10].IN10
hdformat[1] => tsl[9].IN18
hdformat[1] => tsl[8].IN18
hdformat[1] => tsl[7].IN18
hdformat[1] => tsl[6].IN18
hdformat[1] => tsl[5].IN18
hdformat[1] => tsl[4].IN18
hdformat[1] => tsl[3].IN18
hdformat[1] => tsl[2].IN18
hdformat[1] => tsl[0].IN18
hdformat[1] => asl[9].IN18
hdformat[1] => asl[7].IN18
hdformat[1] => lpf[10].IN10
hdformat[1] => lpf[9].IN10
hdformat[1] => lpf[7].IN10
hdformat[1] => lpf[3].IN10
hdformat[1] => lpf[1].IN10
hdformat[1] => lpf[0].IN10
hdformat[1] => field1_vblnk0[5].IN10
hdformat[1] => field1_vblnk0[4].IN10
hdformat[1] => field1_vblnk0[3].IN18
hdformat[1] => field1_vblnk0[2].IN18
hdformat[1] => field1_vblnk0[1].IN18
hdformat[1] => field1_vblnk0[0].IN18
hdformat[1] => field2_vblnk1[9].IN18
hdformat[1] => field2_vblnk1[5].IN18
hdformat[1] => field2_vblnk1[4].IN18
hdformat[1] => field2_vblnk1[3].IN18
hdformat[1] => field2_vblnk1[2].IN18
hdformat[1] => field2_vblnk1[1].IN18
hdformat[1] => field2_vblnk1[0].IN18
hdformat[1] => field2_vblnk0[9].IN18
hdformat[1] => field2_vblnk0[6].IN18
hdformat[1] => field2_vblnk0[4].IN18
hdformat[1] => field2_vblnk0[3].IN18
hdformat[1] => field2_vblnk0[2].IN18
hdformat[1] => field2_vblnk0[1].IN18
hdformat[1] => field2_vblnk0[0].IN18
hdformat[1] => field1_vblnk1[10].IN10
hdformat[1] => field1_vblnk1[9].IN18
hdformat[1] => field1_vblnk1[7].IN18
hdformat[1] => field1_vblnk1[4].IN18
hdformat[1] => field1_vblnk1[3].IN10
hdformat[1] => field1_vblnk1[2].IN18
hdformat[1] => field1_vblnk1[1].IN18
hdformat[1] => field1_vblnk1[0].IN18
hdformat[1] => field2_start[9].IN18
hdformat[1] => field2_start[6].IN18
hdformat[1] => field2_start[5].IN18
hdformat[1] => field2_start[4].IN18
hdformat[1] => field2_start[1].IN18
hdformat[1] => field2_start[0].IN18
hdformat[1] => video_sm:video.hdformat[1]
hdformat[2] => scan_format.IN17
hdformat[2] => tsl[11].IN17
hdformat[2] => tsl[10].IN9
hdformat[2] => tsl[9].IN17
hdformat[2] => tsl[8].IN17
hdformat[2] => tsl[7].IN17
hdformat[2] => tsl[6].IN17
hdformat[2] => tsl[5].IN17
hdformat[2] => tsl[4].IN17
hdformat[2] => tsl[3].IN17
hdformat[2] => tsl[2].IN17
hdformat[2] => tsl[1].IN9
hdformat[2] => tsl[0].IN17
hdformat[2] => asl[9].IN17
hdformat[2] => asl[7].IN17
hdformat[2] => lpf[10].IN9
hdformat[2] => lpf[9].IN9
hdformat[2] => lpf[7].IN9
hdformat[2] => lpf[3].IN9
hdformat[2] => lpf[1].IN9
hdformat[2] => lpf[0].IN9
hdformat[2] => field1_vblnk0[5].IN9
hdformat[2] => field1_vblnk0[4].IN9
hdformat[2] => field1_vblnk0[3].IN17
hdformat[2] => field1_vblnk0[2].IN17
hdformat[2] => field1_vblnk0[1].IN17
hdformat[2] => field1_vblnk0[0].IN17
hdformat[2] => field2_vblnk1[9].IN17
hdformat[2] => field2_vblnk1[5].IN17
hdformat[2] => field2_vblnk1[4].IN17
hdformat[2] => field2_vblnk1[3].IN17
hdformat[2] => field2_vblnk1[2].IN17
hdformat[2] => field2_vblnk1[1].IN17
hdformat[2] => field2_vblnk1[0].IN17
hdformat[2] => field2_vblnk0[9].IN17
hdformat[2] => field2_vblnk0[6].IN17
hdformat[2] => field2_vblnk0[4].IN17
hdformat[2] => field2_vblnk0[3].IN17
hdformat[2] => field2_vblnk0[2].IN17
hdformat[2] => field2_vblnk0[1].IN17
hdformat[2] => field2_vblnk0[0].IN17
hdformat[2] => field1_vblnk1[10].IN9
hdformat[2] => field1_vblnk1[9].IN17
hdformat[2] => field1_vblnk1[7].IN17
hdformat[2] => field1_vblnk1[4].IN17
hdformat[2] => field1_vblnk1[3].IN9
hdformat[2] => field1_vblnk1[2].IN17
hdformat[2] => field1_vblnk1[1].IN17
hdformat[2] => field1_vblnk1[0].IN17
hdformat[2] => field2_start[9].IN17
hdformat[2] => field2_start[6].IN17
hdformat[2] => field2_start[5].IN17
hdformat[2] => field2_start[4].IN17
hdformat[2] => field2_start[1].IN17
hdformat[2] => field2_start[0].IN17
hdformat[2] => video_sm:video.hdformat[2]
hdformat[3] => scan_format.IN16
hdformat[3] => tsl[11].IN16
hdformat[3] => tsl[10].IN8
hdformat[3] => tsl[9].IN16
hdformat[3] => tsl[8].IN16
hdformat[3] => tsl[7].IN16
hdformat[3] => tsl[6].IN16
hdformat[3] => tsl[5].IN16
hdformat[3] => tsl[4].IN16
hdformat[3] => tsl[3].IN16
hdformat[3] => tsl[2].IN16
hdformat[3] => tsl[1].IN8
hdformat[3] => tsl[0].IN16
hdformat[3] => asl[9].IN16
hdformat[3] => asl[7].IN16
hdformat[3] => lpf[10].IN8
hdformat[3] => lpf[9].IN8
hdformat[3] => lpf[7].IN8
hdformat[3] => lpf[3].IN8
hdformat[3] => lpf[1].IN8
hdformat[3] => lpf[0].IN8
hdformat[3] => field1_vblnk0[5].IN8
hdformat[3] => field1_vblnk0[4].IN8
hdformat[3] => field1_vblnk0[3].IN16
hdformat[3] => field1_vblnk0[2].IN16
hdformat[3] => field1_vblnk0[1].IN16
hdformat[3] => field1_vblnk0[0].IN16
hdformat[3] => field2_vblnk1[9].IN16
hdformat[3] => field2_vblnk1[5].IN16
hdformat[3] => field2_vblnk1[4].IN16
hdformat[3] => field2_vblnk1[3].IN16
hdformat[3] => field2_vblnk1[2].IN16
hdformat[3] => field2_vblnk1[1].IN16
hdformat[3] => field2_vblnk1[0].IN16
hdformat[3] => field2_vblnk0[9].IN16
hdformat[3] => field2_vblnk0[6].IN16
hdformat[3] => field2_vblnk0[4].IN16
hdformat[3] => field2_vblnk0[3].IN16
hdformat[3] => field2_vblnk0[2].IN16
hdformat[3] => field2_vblnk0[1].IN16
hdformat[3] => field2_vblnk0[0].IN16
hdformat[3] => field1_vblnk1[10].IN8
hdformat[3] => field1_vblnk1[9].IN16
hdformat[3] => field1_vblnk1[7].IN16
hdformat[3] => field1_vblnk1[4].IN16
hdformat[3] => field1_vblnk1[3].IN8
hdformat[3] => field1_vblnk1[2].IN16
hdformat[3] => field1_vblnk1[1].IN16
hdformat[3] => field1_vblnk1[0].IN16
hdformat[3] => field2_start[9].IN16
hdformat[3] => field2_start[6].IN16
hdformat[3] => field2_start[5].IN16
hdformat[3] => field2_start[4].IN16
hdformat[3] => field2_start[1].IN16
hdformat[3] => field2_start[0].IN16
hdformat[3] => video_sm:video.hdformat[3]
pattern[0] => video_sm:video.pattern[0]
pattern[1] => video_sm:video.pattern[1]
luma[0] <= hd_framegenerator:hdframe.luma[0]
luma[1] <= hd_framegenerator:hdframe.luma[1]
luma[2] <= hd_framegenerator:hdframe.luma[2]
luma[3] <= hd_framegenerator:hdframe.luma[3]
luma[4] <= hd_framegenerator:hdframe.luma[4]
luma[5] <= hd_framegenerator:hdframe.luma[5]
luma[6] <= hd_framegenerator:hdframe.luma[6]
luma[7] <= hd_framegenerator:hdframe.luma[7]
luma[8] <= hd_framegenerator:hdframe.luma[8]
luma[9] <= hd_framegenerator:hdframe.luma[9]
chroma[0] <= hd_framegenerator:hdframe.chroma[0]
chroma[1] <= hd_framegenerator:hdframe.chroma[1]
chroma[2] <= hd_framegenerator:hdframe.chroma[2]
chroma[3] <= hd_framegenerator:hdframe.chroma[3]
chroma[4] <= hd_framegenerator:hdframe.chroma[4]
chroma[5] <= hd_framegenerator:hdframe.chroma[5]
chroma[6] <= hd_framegenerator:hdframe.chroma[6]
chroma[7] <= hd_framegenerator:hdframe.chroma[7]
chroma[8] <= hd_framegenerator:hdframe.chroma[8]
chroma[9] <= hd_framegenerator:hdframe.chroma[9]


|hdvb0|hdsdi_generator:U9A|hd_framegenerator:hdframe
clk => samplecount[10].CLK
clk => samplecount[9].CLK
clk => samplecount[8].CLK
clk => samplecount[7].CLK
clk => samplecount[6].CLK
clk => samplecount[5].CLK
clk => samplecount[4].CLK
clk => samplecount[3].CLK
clk => samplecount[2].CLK
clk => samplecount[1].CLK
clk => samplecount[0].CLK
clk => line_clk~reg0.CLK
clk => luma_out[9].CLK
clk => luma_out[8].CLK
clk => luma_out[7].CLK
clk => luma_out[6].CLK
clk => luma_out[5].CLK
clk => luma_out[4].CLK
clk => luma_out[3].CLK
clk => luma_out[2].CLK
clk => luma_out[1].CLK
clk => luma_out[0].CLK
clk => chroma_out[9].CLK
clk => chroma_out[8].CLK
clk => chroma_out[7].CLK
clk => chroma_out[6].CLK
clk => chroma_out[5].CLK
clk => chroma_out[4].CLK
clk => chroma_out[3].CLK
clk => chroma_out[2].CLK
clk => chroma_out[1].CLK
clk => chroma_out[0].CLK
clk => sav~reg0.CLK
clk => fvh_out[2]~reg0.CLK
clk => fvh_out[1]~reg0.CLK
clk => fvh_out[0]~reg0.CLK
clk => luma_crc[17].CLK
clk => luma_crc[16].CLK
clk => luma_crc[15].CLK
clk => luma_crc[14].CLK
clk => luma_crc[13].CLK
clk => luma_crc[12].CLK
clk => luma_crc[11].CLK
clk => luma_crc[10].CLK
clk => luma_crc[9].CLK
clk => luma_crc[8].CLK
clk => luma_crc[7].CLK
clk => luma_crc[6].CLK
clk => luma_crc[5].CLK
clk => luma_crc[4].CLK
clk => luma_crc[3].CLK
clk => luma_crc[2].CLK
clk => luma_crc[1].CLK
clk => luma_crc[0].CLK
clk => chroma_crc[17].CLK
clk => chroma_crc[16].CLK
clk => chroma_crc[15].CLK
clk => chroma_crc[14].CLK
clk => chroma_crc[13].CLK
clk => chroma_crc[12].CLK
clk => chroma_crc[11].CLK
clk => chroma_crc[10].CLK
clk => chroma_crc[9].CLK
clk => chroma_crc[8].CLK
clk => chroma_crc[7].CLK
clk => chroma_crc[6].CLK
clk => chroma_crc[5].CLK
clk => chroma_crc[4].CLK
clk => chroma_crc[3].CLK
clk => chroma_crc[2].CLK
clk => chroma_crc[1].CLK
clk => chroma_crc[0].CLK
clk => h.CLK
clk => luma[9]~reg0.CLK
clk => luma[8]~reg0.CLK
clk => luma[7]~reg0.CLK
clk => luma[6]~reg0.CLK
clk => luma[5]~reg0.CLK
clk => luma[4]~reg0.CLK
clk => luma[3]~reg0.CLK
clk => luma[2]~reg0.CLK
clk => luma[1]~reg0.CLK
clk => luma[0]~reg0.CLK
clk => chroma[9]~reg0.CLK
clk => chroma[8]~reg0.CLK
clk => chroma[7]~reg0.CLK
clk => chroma[6]~reg0.CLK
clk => chroma[5]~reg0.CLK
clk => chroma[4]~reg0.CLK
clk => chroma[3]~reg0.CLK
clk => chroma[2]~reg0.CLK
clk => chroma[1]~reg0.CLK
clk => chroma[0]~reg0.CLK
clk => samplecount[11].CLK
mute => luma_out[8].ACLR
mute => luma_out[7].ACLR
mute => luma_out[6].ACLR
mute => luma_out[5].ACLR
mute => luma_out[4].ACLR
mute => luma_out[3].ACLR
mute => luma_out[2].ACLR
mute => luma_out[1].ACLR
mute => luma_out[0].ACLR
mute => chroma_out[9].ACLR
mute => chroma_out[8].ACLR
mute => chroma_out[7].ACLR
mute => chroma_out[6].ACLR
mute => chroma_out[5].ACLR
mute => chroma_out[4].ACLR
mute => chroma_out[3].ACLR
mute => chroma_out[2].ACLR
mute => chroma_out[1].ACLR
mute => chroma_out[0].ACLR
mute => comb~0.IN1
mute => luma_out[9].ACLR
mute => comb~1.IN1
mute => comb~2.IN1
mute => comb~3.IN1
mute => comb~4.IN1
mute => comb~5.IN1
mute => comb~6.IN1
mute => comb~7.IN1
mute => comb~8.IN1
mute => comb~9.IN1
mute => comb~10.IN1
mute => line_clk~1.OUTPUTSELECT
mute => comb~11.IN1
mute => comb~12.IN1
mute => comb~13.IN1
mute => comb~14.IN1
mute => comb~15.IN1
mute => comb~16.IN1
mute => comb~17.IN1
mute => comb~18.IN1
mute => comb~19.IN1
mute => comb~20.IN1
mute => comb~21.IN1
mute => comb~22.IN1
mute => comb~23.IN1
mute => linecount[9].ACLR
mute => linecount[8].ACLR
mute => linecount[7].ACLR
mute => linecount[6].ACLR
mute => linecount[5].ACLR
mute => linecount[4].ACLR
mute => linecount[3].ACLR
mute => linecount[2].ACLR
mute => linecount[1].ACLR
mute => linecount[0].PRESET
mute => linecount[10].ACLR
mute => luma_crc[16].ACLR
mute => luma_crc[15].ACLR
mute => luma_crc[14].ACLR
mute => luma_crc[13].ACLR
mute => luma_crc[12].ACLR
mute => luma_crc[11].ACLR
mute => luma_crc[10].ACLR
mute => luma_crc[9].ACLR
mute => luma_crc[8].ACLR
mute => luma_crc[7].ACLR
mute => luma_crc[6].ACLR
mute => luma_crc[5].ACLR
mute => luma_crc[4].ACLR
mute => luma_crc[3].ACLR
mute => luma_crc[2].ACLR
mute => luma_crc[1].ACLR
mute => luma_crc[0].ACLR
mute => chroma_crc[17].ACLR
mute => chroma_crc[16].ACLR
mute => chroma_crc[15].ACLR
mute => chroma_crc[14].ACLR
mute => chroma_crc[13].ACLR
mute => chroma_crc[12].ACLR
mute => chroma_crc[11].ACLR
mute => chroma_crc[10].ACLR
mute => chroma_crc[9].ACLR
mute => chroma_crc[8].ACLR
mute => chroma_crc[7].ACLR
mute => chroma_crc[6].ACLR
mute => chroma_crc[5].ACLR
mute => chroma_crc[4].ACLR
mute => chroma_crc[3].ACLR
mute => chroma_crc[2].ACLR
mute => chroma_crc[1].ACLR
mute => chroma_crc[0].ACLR
mute => luma_crc[17].ACLR
mute => f.ACLR
mute => v.PRESET
mute => h.PRESET
mute => sav~reg0.ENA
tsl[0] => add~0.IN23
tsl[0] => add~6.IN22
tsl[0] => equal~58.IN1
tsl[1] => add~0.IN22
tsl[1] => equal~0.IN1
tsl[1] => add~6.IN21
tsl[1] => add~7.IN21
tsl[2] => add~0.IN21
tsl[2] => add~3.IN19
tsl[2] => add~6.IN20
tsl[2] => add~7.IN20
tsl[3] => add~0.IN20
tsl[3] => add~3.IN18
tsl[3] => add~6.IN19
tsl[3] => add~7.IN19
tsl[4] => add~0.IN19
tsl[4] => add~3.IN17
tsl[4] => add~6.IN18
tsl[4] => add~7.IN18
tsl[5] => add~0.IN18
tsl[5] => add~3.IN16
tsl[5] => add~6.IN17
tsl[5] => add~7.IN17
tsl[6] => add~0.IN17
tsl[6] => add~3.IN15
tsl[6] => add~6.IN16
tsl[6] => add~7.IN16
tsl[7] => add~0.IN16
tsl[7] => add~3.IN14
tsl[7] => add~6.IN15
tsl[7] => add~7.IN15
tsl[8] => add~0.IN15
tsl[8] => add~3.IN13
tsl[8] => add~6.IN14
tsl[8] => add~7.IN14
tsl[9] => add~0.IN14
tsl[9] => add~3.IN12
tsl[9] => add~6.IN13
tsl[9] => add~7.IN13
tsl[10] => add~0.IN13
tsl[10] => add~3.IN11
tsl[10] => add~6.IN12
tsl[10] => add~7.IN12
tsl[11] => add~0.IN12
tsl[11] => add~3.IN10
tsl[11] => add~6.IN11
tsl[11] => add~7.IN11
asl[0] => add~4.IN12
asl[0] => equal~34.IN1
asl[0] => add~8.IN13
asl[0] => add~10.IN13
asl[0] => add~12.IN14
asl[0] => LessThan~5.IN1
asl[0] => comb~10.IN0
asl[0] => comb~23.IN0
asl[1] => equal~11.IN1
asl[1] => add~4.IN11
asl[1] => add~5.IN11
asl[1] => add~8.IN12
asl[1] => add~10.IN12
asl[1] => add~11.IN12
asl[1] => add~12.IN13
asl[1] => comb~9.IN0
asl[1] => comb~22.IN0
asl[2] => equal~12.IN1
asl[2] => add~4.IN10
asl[2] => add~5.IN10
asl[2] => add~8.IN11
asl[2] => add~9.IN10
asl[2] => add~10.IN11
asl[2] => add~11.IN11
asl[2] => add~12.IN12
asl[2] => comb~8.IN0
asl[2] => comb~21.IN0
asl[3] => equal~13.IN1
asl[3] => add~4.IN9
asl[3] => add~5.IN9
asl[3] => add~8.IN10
asl[3] => add~9.IN9
asl[3] => add~10.IN10
asl[3] => add~11.IN10
asl[3] => add~12.IN11
asl[3] => comb~7.IN0
asl[3] => comb~20.IN0
asl[4] => equal~14.IN1
asl[4] => add~4.IN8
asl[4] => add~5.IN8
asl[4] => add~8.IN9
asl[4] => add~9.IN8
asl[4] => add~10.IN9
asl[4] => add~11.IN9
asl[4] => add~12.IN10
asl[4] => comb~6.IN0
asl[4] => comb~19.IN0
asl[5] => equal~15.IN1
asl[5] => add~4.IN7
asl[5] => add~5.IN7
asl[5] => add~8.IN8
asl[5] => add~9.IN7
asl[5] => add~10.IN8
asl[5] => add~11.IN8
asl[5] => add~12.IN9
asl[5] => comb~5.IN0
asl[5] => comb~18.IN0
asl[6] => equal~16.IN1
asl[6] => add~4.IN6
asl[6] => add~5.IN6
asl[6] => add~8.IN7
asl[6] => add~9.IN6
asl[6] => add~10.IN7
asl[6] => add~11.IN7
asl[6] => add~12.IN8
asl[6] => comb~4.IN0
asl[6] => comb~17.IN0
asl[7] => equal~17.IN1
asl[7] => add~4.IN5
asl[7] => add~5.IN5
asl[7] => add~8.IN6
asl[7] => add~9.IN5
asl[7] => add~10.IN6
asl[7] => add~11.IN6
asl[7] => add~12.IN7
asl[7] => comb~3.IN0
asl[7] => comb~16.IN0
asl[8] => equal~18.IN1
asl[8] => add~4.IN4
asl[8] => add~5.IN4
asl[8] => add~8.IN5
asl[8] => add~9.IN4
asl[8] => add~10.IN5
asl[8] => add~11.IN5
asl[8] => add~12.IN6
asl[8] => comb~2.IN0
asl[8] => comb~15.IN0
asl[9] => equal~19.IN1
asl[9] => add~4.IN3
asl[9] => add~5.IN3
asl[9] => add~8.IN4
asl[9] => add~9.IN3
asl[9] => add~10.IN4
asl[9] => add~11.IN4
asl[9] => add~12.IN5
asl[9] => comb~1.IN0
asl[9] => comb~14.IN0
asl[10] => equal~20.IN1
asl[10] => add~4.IN2
asl[10] => add~5.IN2
asl[10] => add~8.IN3
asl[10] => add~9.IN2
asl[10] => add~10.IN3
asl[10] => add~11.IN3
asl[10] => add~12.IN4
asl[10] => comb~0.IN0
asl[10] => comb~13.IN0
asl[11] => equal~21.IN1
asl[11] => add~4.IN1
asl[11] => add~5.IN1
asl[11] => add~8.IN2
asl[11] => add~9.IN1
asl[11] => add~10.IN2
asl[11] => add~11.IN2
asl[11] => add~12.IN3
asl[11] => comb~11.IN0
asl[11] => comb~12.IN0
lpf[0] => nequal~12.IN1
lpf[1] => nequal~13.IN1
lpf[2] => nequal~14.IN1
lpf[3] => nequal~15.IN1
lpf[4] => nequal~16.IN1
lpf[5] => nequal~17.IN1
lpf[6] => nequal~18.IN1
lpf[7] => nequal~19.IN1
lpf[8] => nequal~20.IN1
lpf[9] => nequal~21.IN1
lpf[10] => nequal~22.IN1
field1_vblnk0[0] => LessThan~1.IN10
field1_vblnk0[0] => equal~137.IN1
field1_vblnk0[1] => LessThan~1.IN9
field1_vblnk0[1] => equal~138.IN1
field1_vblnk0[2] => LessThan~1.IN8
field1_vblnk0[2] => equal~139.IN1
field1_vblnk0[3] => LessThan~1.IN7
field1_vblnk0[3] => equal~140.IN1
field1_vblnk0[4] => LessThan~1.IN6
field1_vblnk0[4] => equal~141.IN1
field1_vblnk0[5] => LessThan~1.IN5
field1_vblnk0[5] => equal~142.IN1
field1_vblnk0[6] => LessThan~1.IN4
field1_vblnk0[6] => equal~143.IN1
field1_vblnk0[7] => LessThan~1.IN3
field1_vblnk0[7] => equal~144.IN1
field1_vblnk0[8] => LessThan~1.IN2
field1_vblnk0[8] => equal~145.IN1
field1_vblnk0[9] => LessThan~1.IN1
field1_vblnk0[9] => equal~146.IN1
field1_vblnk0[10] => LessThan~1.IN0
field1_vblnk0[10] => equal~147.IN1
field2_vblnk1[0] => LessThan~2.IN11
field2_vblnk1[0] => equal~148.IN1
field2_vblnk1[1] => LessThan~2.IN10
field2_vblnk1[1] => equal~149.IN1
field2_vblnk1[2] => LessThan~2.IN9
field2_vblnk1[2] => equal~150.IN1
field2_vblnk1[3] => LessThan~2.IN8
field2_vblnk1[3] => equal~151.IN1
field2_vblnk1[4] => LessThan~2.IN7
field2_vblnk1[4] => equal~152.IN1
field2_vblnk1[5] => LessThan~2.IN6
field2_vblnk1[5] => equal~153.IN1
field2_vblnk1[6] => LessThan~2.IN5
field2_vblnk1[6] => equal~154.IN1
field2_vblnk1[7] => LessThan~2.IN4
field2_vblnk1[7] => equal~155.IN1
field2_vblnk1[8] => LessThan~2.IN3
field2_vblnk1[8] => equal~156.IN1
field2_vblnk1[9] => LessThan~2.IN2
field2_vblnk1[9] => equal~157.IN1
field2_vblnk1[10] => LessThan~2.IN1
field2_vblnk1[10] => equal~158.IN1
field2_vblnk0[0] => LessThan~3.IN10
field2_vblnk0[0] => equal~159.IN1
field2_vblnk0[1] => LessThan~3.IN9
field2_vblnk0[1] => equal~160.IN1
field2_vblnk0[2] => LessThan~3.IN8
field2_vblnk0[2] => equal~161.IN1
field2_vblnk0[3] => LessThan~3.IN7
field2_vblnk0[3] => equal~162.IN1
field2_vblnk0[4] => LessThan~3.IN6
field2_vblnk0[4] => equal~163.IN1
field2_vblnk0[5] => LessThan~3.IN5
field2_vblnk0[5] => equal~164.IN1
field2_vblnk0[6] => LessThan~3.IN4
field2_vblnk0[6] => equal~165.IN1
field2_vblnk0[7] => LessThan~3.IN3
field2_vblnk0[7] => equal~166.IN1
field2_vblnk0[8] => LessThan~3.IN2
field2_vblnk0[8] => equal~167.IN1
field2_vblnk0[9] => LessThan~3.IN1
field2_vblnk0[9] => equal~168.IN1
field2_vblnk0[10] => LessThan~3.IN0
field2_vblnk0[10] => equal~169.IN1
field1_vblnk1[0] => LessThan~4.IN11
field1_vblnk1[0] => equal~170.IN1
field1_vblnk1[1] => LessThan~4.IN10
field1_vblnk1[1] => equal~171.IN1
field1_vblnk1[2] => LessThan~4.IN9
field1_vblnk1[2] => equal~172.IN1
field1_vblnk1[3] => LessThan~4.IN8
field1_vblnk1[3] => equal~173.IN1
field1_vblnk1[4] => LessThan~4.IN7
field1_vblnk1[4] => equal~174.IN1
field1_vblnk1[5] => LessThan~4.IN6
field1_vblnk1[5] => equal~175.IN1
field1_vblnk1[6] => LessThan~4.IN5
field1_vblnk1[6] => equal~176.IN1
field1_vblnk1[7] => LessThan~4.IN4
field1_vblnk1[7] => equal~177.IN1
field1_vblnk1[8] => LessThan~4.IN3
field1_vblnk1[8] => equal~178.IN1
field1_vblnk1[9] => LessThan~4.IN2
field1_vblnk1[9] => equal~179.IN1
field1_vblnk1[10] => LessThan~4.IN1
field1_vblnk1[10] => equal~180.IN1
field2_start[0] => equal~127.IN1
field2_start[1] => equal~128.IN1
field2_start[2] => equal~129.IN1
field2_start[3] => equal~130.IN1
field2_start[4] => equal~131.IN1
field2_start[5] => equal~132.IN1
field2_start[6] => equal~133.IN1
field2_start[7] => equal~134.IN1
field2_start[8] => equal~135.IN1
field2_start[9] => equal~136.IN1
sav <= sav~reg0.DB_MAX_OUTPUT_PORT_TYPE
line_clk <= line_clk~reg0
sample[0] <= samplecount[0]
sample[1] <= samplecount[1]
sample[2] <= samplecount[2]
sample[3] <= samplecount[3]
sample[4] <= samplecount[4]
sample[5] <= samplecount[5]
sample[6] <= samplecount[6]
sample[7] <= samplecount[7]
sample[8] <= samplecount[8]
sample[9] <= samplecount[9]
sample[10] <= samplecount[10]
sample[11] <= samplecount[11]
sample[12] <= <GND>
sample[12] <= sample[31]
sample[12] <= sample[30]
sample[12] <= sample[29]
sample[12] <= sample[28]
sample[12] <= sample[27]
sample[12] <= sample[26]
sample[12] <= sample[25]
sample[12] <= sample[24]
sample[12] <= sample[23]
sample[12] <= sample[22]
sample[12] <= sample[21]
sample[12] <= sample[20]
sample[12] <= sample[19]
sample[12] <= sample[18]
sample[12] <= sample[17]
sample[12] <= sample[16]
sample[12] <= sample[15]
sample[12] <= sample[14]
sample[12] <= sample[13]
sample[12] <= line[31]
sample[12] <= line[30]
sample[12] <= line[29]
sample[12] <= line[28]
sample[12] <= line[27]
sample[12] <= line[26]
sample[12] <= line[25]
sample[12] <= line[24]
sample[12] <= line[23]
sample[12] <= line[22]
sample[12] <= line[21]
sample[12] <= line[20]
sample[12] <= line[19]
sample[12] <= line[18]
sample[12] <= line[17]
sample[12] <= line[16]
sample[12] <= line[15]
sample[12] <= line[14]
sample[12] <= line[13]
sample[12] <= line[12]
sample[12] <= line[11]
sample[13] <= <GND>
sample[13] <= sample[31]
sample[13] <= sample[30]
sample[13] <= sample[29]
sample[13] <= sample[28]
sample[13] <= sample[27]
sample[13] <= sample[26]
sample[13] <= sample[25]
sample[13] <= sample[24]
sample[13] <= sample[23]
sample[13] <= sample[22]
sample[13] <= sample[21]
sample[13] <= sample[20]
sample[13] <= sample[19]
sample[13] <= sample[18]
sample[13] <= sample[17]
sample[13] <= sample[16]
sample[13] <= sample[15]
sample[13] <= sample[14]
sample[13] <= sample[12]
sample[13] <= line[31]
sample[13] <= line[30]
sample[13] <= line[29]
sample[13] <= line[28]
sample[13] <= line[27]
sample[13] <= line[26]
sample[13] <= line[25]
sample[13] <= line[24]
sample[13] <= line[23]
sample[13] <= line[22]
sample[13] <= line[21]
sample[13] <= line[20]
sample[13] <= line[19]
sample[13] <= line[18]
sample[13] <= line[17]
sample[13] <= line[16]
sample[13] <= line[15]
sample[13] <= line[14]
sample[13] <= line[13]
sample[13] <= line[12]
sample[13] <= line[11]
sample[14] <= <GND>
sample[14] <= sample[31]
sample[14] <= sample[30]
sample[14] <= sample[29]
sample[14] <= sample[28]
sample[14] <= sample[27]
sample[14] <= sample[26]
sample[14] <= sample[25]
sample[14] <= sample[24]
sample[14] <= sample[23]
sample[14] <= sample[22]
sample[14] <= sample[21]
sample[14] <= sample[20]
sample[14] <= sample[19]
sample[14] <= sample[18]
sample[14] <= sample[17]
sample[14] <= sample[16]
sample[14] <= sample[15]
sample[14] <= sample[13]
sample[14] <= sample[12]
sample[14] <= line[31]
sample[14] <= line[30]
sample[14] <= line[29]
sample[14] <= line[28]
sample[14] <= line[27]
sample[14] <= line[26]
sample[14] <= line[25]
sample[14] <= line[24]
sample[14] <= line[23]
sample[14] <= line[22]
sample[14] <= line[21]
sample[14] <= line[20]
sample[14] <= line[19]
sample[14] <= line[18]
sample[14] <= line[17]
sample[14] <= line[16]
sample[14] <= line[15]
sample[14] <= line[14]
sample[14] <= line[13]
sample[14] <= line[12]
sample[14] <= line[11]
sample[15] <= <GND>
sample[15] <= sample[31]
sample[15] <= sample[30]
sample[15] <= sample[29]
sample[15] <= sample[28]
sample[15] <= sample[27]
sample[15] <= sample[26]
sample[15] <= sample[25]
sample[15] <= sample[24]
sample[15] <= sample[23]
sample[15] <= sample[22]
sample[15] <= sample[21]
sample[15] <= sample[20]
sample[15] <= sample[19]
sample[15] <= sample[18]
sample[15] <= sample[17]
sample[15] <= sample[16]
sample[15] <= sample[14]
sample[15] <= sample[13]
sample[15] <= sample[12]
sample[15] <= line[31]
sample[15] <= line[30]
sample[15] <= line[29]
sample[15] <= line[28]
sample[15] <= line[27]
sample[15] <= line[26]
sample[15] <= line[25]
sample[15] <= line[24]
sample[15] <= line[23]
sample[15] <= line[22]
sample[15] <= line[21]
sample[15] <= line[20]
sample[15] <= line[19]
sample[15] <= line[18]
sample[15] <= line[17]
sample[15] <= line[16]
sample[15] <= line[15]
sample[15] <= line[14]
sample[15] <= line[13]
sample[15] <= line[12]
sample[15] <= line[11]
sample[16] <= <GND>
sample[16] <= sample[31]
sample[16] <= sample[30]
sample[16] <= sample[29]
sample[16] <= sample[28]
sample[16] <= sample[27]
sample[16] <= sample[26]
sample[16] <= sample[25]
sample[16] <= sample[24]
sample[16] <= sample[23]
sample[16] <= sample[22]
sample[16] <= sample[21]
sample[16] <= sample[20]
sample[16] <= sample[19]
sample[16] <= sample[18]
sample[16] <= sample[17]
sample[16] <= sample[15]
sample[16] <= sample[14]
sample[16] <= sample[13]
sample[16] <= sample[12]
sample[16] <= line[31]
sample[16] <= line[30]
sample[16] <= line[29]
sample[16] <= line[28]
sample[16] <= line[27]
sample[16] <= line[26]
sample[16] <= line[25]
sample[16] <= line[24]
sample[16] <= line[23]
sample[16] <= line[22]
sample[16] <= line[21]
sample[16] <= line[20]
sample[16] <= line[19]
sample[16] <= line[18]
sample[16] <= line[17]
sample[16] <= line[16]
sample[16] <= line[15]
sample[16] <= line[14]
sample[16] <= line[13]
sample[16] <= line[12]
sample[16] <= line[11]
sample[17] <= <GND>
sample[17] <= sample[31]
sample[17] <= sample[30]
sample[17] <= sample[29]
sample[17] <= sample[28]
sample[17] <= sample[27]
sample[17] <= sample[26]
sample[17] <= sample[25]
sample[17] <= sample[24]
sample[17] <= sample[23]
sample[17] <= sample[22]
sample[17] <= sample[21]
sample[17] <= sample[20]
sample[17] <= sample[19]
sample[17] <= sample[18]
sample[17] <= sample[16]
sample[17] <= sample[15]
sample[17] <= sample[14]
sample[17] <= sample[13]
sample[17] <= sample[12]
sample[17] <= line[31]
sample[17] <= line[30]
sample[17] <= line[29]
sample[17] <= line[28]
sample[17] <= line[27]
sample[17] <= line[26]
sample[17] <= line[25]
sample[17] <= line[24]
sample[17] <= line[23]
sample[17] <= line[22]
sample[17] <= line[21]
sample[17] <= line[20]
sample[17] <= line[19]
sample[17] <= line[18]
sample[17] <= line[17]
sample[17] <= line[16]
sample[17] <= line[15]
sample[17] <= line[14]
sample[17] <= line[13]
sample[17] <= line[12]
sample[17] <= line[11]
sample[18] <= <GND>
sample[18] <= sample[31]
sample[18] <= sample[30]
sample[18] <= sample[29]
sample[18] <= sample[28]
sample[18] <= sample[27]
sample[18] <= sample[26]
sample[18] <= sample[25]
sample[18] <= sample[24]
sample[18] <= sample[23]
sample[18] <= sample[22]
sample[18] <= sample[21]
sample[18] <= sample[20]
sample[18] <= sample[19]
sample[18] <= sample[17]
sample[18] <= sample[16]
sample[18] <= sample[15]
sample[18] <= sample[14]
sample[18] <= sample[13]
sample[18] <= sample[12]
sample[18] <= line[31]
sample[18] <= line[30]
sample[18] <= line[29]
sample[18] <= line[28]
sample[18] <= line[27]
sample[18] <= line[26]
sample[18] <= line[25]
sample[18] <= line[24]
sample[18] <= line[23]
sample[18] <= line[22]
sample[18] <= line[21]
sample[18] <= line[20]
sample[18] <= line[19]
sample[18] <= line[18]
sample[18] <= line[17]
sample[18] <= line[16]
sample[18] <= line[15]
sample[18] <= line[14]
sample[18] <= line[13]
sample[18] <= line[12]
sample[18] <= line[11]
sample[19] <= <GND>
sample[19] <= sample[31]
sample[19] <= sample[30]
sample[19] <= sample[29]
sample[19] <= sample[28]
sample[19] <= sample[27]
sample[19] <= sample[26]
sample[19] <= sample[25]
sample[19] <= sample[24]
sample[19] <= sample[23]
sample[19] <= sample[22]
sample[19] <= sample[21]
sample[19] <= sample[20]
sample[19] <= sample[18]
sample[19] <= sample[17]
sample[19] <= sample[16]
sample[19] <= sample[15]
sample[19] <= sample[14]
sample[19] <= sample[13]
sample[19] <= sample[12]
sample[19] <= line[31]
sample[19] <= line[30]
sample[19] <= line[29]
sample[19] <= line[28]
sample[19] <= line[27]
sample[19] <= line[26]
sample[19] <= line[25]
sample[19] <= line[24]
sample[19] <= line[23]
sample[19] <= line[22]
sample[19] <= line[21]
sample[19] <= line[20]
sample[19] <= line[19]
sample[19] <= line[18]
sample[19] <= line[17]
sample[19] <= line[16]
sample[19] <= line[15]
sample[19] <= line[14]
sample[19] <= line[13]
sample[19] <= line[12]
sample[19] <= line[11]
sample[20] <= <GND>
sample[20] <= sample[31]
sample[20] <= sample[30]
sample[20] <= sample[29]
sample[20] <= sample[28]
sample[20] <= sample[27]
sample[20] <= sample[26]
sample[20] <= sample[25]
sample[20] <= sample[24]
sample[20] <= sample[23]
sample[20] <= sample[22]
sample[20] <= sample[21]
sample[20] <= sample[19]
sample[20] <= sample[18]
sample[20] <= sample[17]
sample[20] <= sample[16]
sample[20] <= sample[15]
sample[20] <= sample[14]
sample[20] <= sample[13]
sample[20] <= sample[12]
sample[20] <= line[31]
sample[20] <= line[30]
sample[20] <= line[29]
sample[20] <= line[28]
sample[20] <= line[27]
sample[20] <= line[26]
sample[20] <= line[25]
sample[20] <= line[24]
sample[20] <= line[23]
sample[20] <= line[22]
sample[20] <= line[21]
sample[20] <= line[20]
sample[20] <= line[19]
sample[20] <= line[18]
sample[20] <= line[17]
sample[20] <= line[16]
sample[20] <= line[15]
sample[20] <= line[14]
sample[20] <= line[13]
sample[20] <= line[12]
sample[20] <= line[11]
sample[21] <= <GND>
sample[21] <= sample[31]
sample[21] <= sample[30]
sample[21] <= sample[29]
sample[21] <= sample[28]
sample[21] <= sample[27]
sample[21] <= sample[26]
sample[21] <= sample[25]
sample[21] <= sample[24]
sample[21] <= sample[23]
sample[21] <= sample[22]
sample[21] <= sample[20]
sample[21] <= sample[19]
sample[21] <= sample[18]
sample[21] <= sample[17]
sample[21] <= sample[16]
sample[21] <= sample[15]
sample[21] <= sample[14]
sample[21] <= sample[13]
sample[21] <= sample[12]
sample[21] <= line[31]
sample[21] <= line[30]
sample[21] <= line[29]
sample[21] <= line[28]
sample[21] <= line[27]
sample[21] <= line[26]
sample[21] <= line[25]
sample[21] <= line[24]
sample[21] <= line[23]
sample[21] <= line[22]
sample[21] <= line[21]
sample[21] <= line[20]
sample[21] <= line[19]
sample[21] <= line[18]
sample[21] <= line[17]
sample[21] <= line[16]
sample[21] <= line[15]
sample[21] <= line[14]
sample[21] <= line[13]
sample[21] <= line[12]
sample[21] <= line[11]
sample[22] <= <GND>
sample[22] <= sample[31]
sample[22] <= sample[30]
sample[22] <= sample[29]
sample[22] <= sample[28]
sample[22] <= sample[27]
sample[22] <= sample[26]
sample[22] <= sample[25]
sample[22] <= sample[24]
sample[22] <= sample[23]
sample[22] <= sample[21]
sample[22] <= sample[20]
sample[22] <= sample[19]
sample[22] <= sample[18]
sample[22] <= sample[17]
sample[22] <= sample[16]
sample[22] <= sample[15]
sample[22] <= sample[14]
sample[22] <= sample[13]
sample[22] <= sample[12]
sample[22] <= line[31]
sample[22] <= line[30]
sample[22] <= line[29]
sample[22] <= line[28]
sample[22] <= line[27]
sample[22] <= line[26]
sample[22] <= line[25]
sample[22] <= line[24]
sample[22] <= line[23]
sample[22] <= line[22]
sample[22] <= line[21]
sample[22] <= line[20]
sample[22] <= line[19]
sample[22] <= line[18]
sample[22] <= line[17]
sample[22] <= line[16]
sample[22] <= line[15]
sample[22] <= line[14]
sample[22] <= line[13]
sample[22] <= line[12]
sample[22] <= line[11]
sample[23] <= <GND>
sample[23] <= sample[31]
sample[23] <= sample[30]
sample[23] <= sample[29]
sample[23] <= sample[28]
sample[23] <= sample[27]
sample[23] <= sample[26]
sample[23] <= sample[25]
sample[23] <= sample[24]
sample[23] <= sample[22]
sample[23] <= sample[21]
sample[23] <= sample[20]
sample[23] <= sample[19]
sample[23] <= sample[18]
sample[23] <= sample[17]
sample[23] <= sample[16]
sample[23] <= sample[15]
sample[23] <= sample[14]
sample[23] <= sample[13]
sample[23] <= sample[12]
sample[23] <= line[31]
sample[23] <= line[30]
sample[23] <= line[29]
sample[23] <= line[28]
sample[23] <= line[27]
sample[23] <= line[26]
sample[23] <= line[25]
sample[23] <= line[24]
sample[23] <= line[23]
sample[23] <= line[22]
sample[23] <= line[21]
sample[23] <= line[20]
sample[23] <= line[19]
sample[23] <= line[18]
sample[23] <= line[17]
sample[23] <= line[16]
sample[23] <= line[15]
sample[23] <= line[14]
sample[23] <= line[13]
sample[23] <= line[12]
sample[23] <= line[11]
sample[24] <= <GND>
sample[24] <= sample[31]
sample[24] <= sample[30]
sample[24] <= sample[29]
sample[24] <= sample[28]
sample[24] <= sample[27]
sample[24] <= sample[26]
sample[24] <= sample[25]
sample[24] <= sample[23]
sample[24] <= sample[22]
sample[24] <= sample[21]
sample[24] <= sample[20]
sample[24] <= sample[19]
sample[24] <= sample[18]
sample[24] <= sample[17]
sample[24] <= sample[16]
sample[24] <= sample[15]
sample[24] <= sample[14]
sample[24] <= sample[13]
sample[24] <= sample[12]
sample[24] <= line[31]
sample[24] <= line[30]
sample[24] <= line[29]
sample[24] <= line[28]
sample[24] <= line[27]
sample[24] <= line[26]
sample[24] <= line[25]
sample[24] <= line[24]
sample[24] <= line[23]
sample[24] <= line[22]
sample[24] <= line[21]
sample[24] <= line[20]
sample[24] <= line[19]
sample[24] <= line[18]
sample[24] <= line[17]
sample[24] <= line[16]
sample[24] <= line[15]
sample[24] <= line[14]
sample[24] <= line[13]
sample[24] <= line[12]
sample[24] <= line[11]
sample[25] <= <GND>
sample[25] <= sample[31]
sample[25] <= sample[30]
sample[25] <= sample[29]
sample[25] <= sample[28]
sample[25] <= sample[27]
sample[25] <= sample[26]
sample[25] <= sample[24]
sample[25] <= sample[23]
sample[25] <= sample[22]
sample[25] <= sample[21]
sample[25] <= sample[20]
sample[25] <= sample[19]
sample[25] <= sample[18]
sample[25] <= sample[17]
sample[25] <= sample[16]
sample[25] <= sample[15]
sample[25] <= sample[14]
sample[25] <= sample[13]
sample[25] <= sample[12]
sample[25] <= line[31]
sample[25] <= line[30]
sample[25] <= line[29]
sample[25] <= line[28]
sample[25] <= line[27]
sample[25] <= line[26]
sample[25] <= line[25]
sample[25] <= line[24]
sample[25] <= line[23]
sample[25] <= line[22]
sample[25] <= line[21]
sample[25] <= line[20]
sample[25] <= line[19]
sample[25] <= line[18]
sample[25] <= line[17]
sample[25] <= line[16]
sample[25] <= line[15]
sample[25] <= line[14]
sample[25] <= line[13]
sample[25] <= line[12]
sample[25] <= line[11]
sample[26] <= <GND>
sample[26] <= sample[31]
sample[26] <= sample[30]
sample[26] <= sample[29]
sample[26] <= sample[28]
sample[26] <= sample[27]
sample[26] <= sample[25]
sample[26] <= sample[24]
sample[26] <= sample[23]
sample[26] <= sample[22]
sample[26] <= sample[21]
sample[26] <= sample[20]
sample[26] <= sample[19]
sample[26] <= sample[18]
sample[26] <= sample[17]
sample[26] <= sample[16]
sample[26] <= sample[15]
sample[26] <= sample[14]
sample[26] <= sample[13]
sample[26] <= sample[12]
sample[26] <= line[31]
sample[26] <= line[30]
sample[26] <= line[29]
sample[26] <= line[28]
sample[26] <= line[27]
sample[26] <= line[26]
sample[26] <= line[25]
sample[26] <= line[24]
sample[26] <= line[23]
sample[26] <= line[22]
sample[26] <= line[21]
sample[26] <= line[20]
sample[26] <= line[19]
sample[26] <= line[18]
sample[26] <= line[17]
sample[26] <= line[16]
sample[26] <= line[15]
sample[26] <= line[14]
sample[26] <= line[13]
sample[26] <= line[12]
sample[26] <= line[11]
sample[27] <= <GND>
sample[27] <= sample[31]
sample[27] <= sample[30]
sample[27] <= sample[29]
sample[27] <= sample[28]
sample[27] <= sample[26]
sample[27] <= sample[25]
sample[27] <= sample[24]
sample[27] <= sample[23]
sample[27] <= sample[22]
sample[27] <= sample[21]
sample[27] <= sample[20]
sample[27] <= sample[19]
sample[27] <= sample[18]
sample[27] <= sample[17]
sample[27] <= sample[16]
sample[27] <= sample[15]
sample[27] <= sample[14]
sample[27] <= sample[13]
sample[27] <= sample[12]
sample[27] <= line[31]
sample[27] <= line[30]
sample[27] <= line[29]
sample[27] <= line[28]
sample[27] <= line[27]
sample[27] <= line[26]
sample[27] <= line[25]
sample[27] <= line[24]
sample[27] <= line[23]
sample[27] <= line[22]
sample[27] <= line[21]
sample[27] <= line[20]
sample[27] <= line[19]
sample[27] <= line[18]
sample[27] <= line[17]
sample[27] <= line[16]
sample[27] <= line[15]
sample[27] <= line[14]
sample[27] <= line[13]
sample[27] <= line[12]
sample[27] <= line[11]
sample[28] <= <GND>
sample[28] <= sample[31]
sample[28] <= sample[30]
sample[28] <= sample[29]
sample[28] <= sample[27]
sample[28] <= sample[26]
sample[28] <= sample[25]
sample[28] <= sample[24]
sample[28] <= sample[23]
sample[28] <= sample[22]
sample[28] <= sample[21]
sample[28] <= sample[20]
sample[28] <= sample[19]
sample[28] <= sample[18]
sample[28] <= sample[17]
sample[28] <= sample[16]
sample[28] <= sample[15]
sample[28] <= sample[14]
sample[28] <= sample[13]
sample[28] <= sample[12]
sample[28] <= line[31]
sample[28] <= line[30]
sample[28] <= line[29]
sample[28] <= line[28]
sample[28] <= line[27]
sample[28] <= line[26]
sample[28] <= line[25]
sample[28] <= line[24]
sample[28] <= line[23]
sample[28] <= line[22]
sample[28] <= line[21]
sample[28] <= line[20]
sample[28] <= line[19]
sample[28] <= line[18]
sample[28] <= line[17]
sample[28] <= line[16]
sample[28] <= line[15]
sample[28] <= line[14]
sample[28] <= line[13]
sample[28] <= line[12]
sample[28] <= line[11]
sample[29] <= <GND>
sample[29] <= sample[31]
sample[29] <= sample[30]
sample[29] <= sample[28]
sample[29] <= sample[27]
sample[29] <= sample[26]
sample[29] <= sample[25]
sample[29] <= sample[24]
sample[29] <= sample[23]
sample[29] <= sample[22]
sample[29] <= sample[21]
sample[29] <= sample[20]
sample[29] <= sample[19]
sample[29] <= sample[18]
sample[29] <= sample[17]
sample[29] <= sample[16]
sample[29] <= sample[15]
sample[29] <= sample[14]
sample[29] <= sample[13]
sample[29] <= sample[12]
sample[29] <= line[31]
sample[29] <= line[30]
sample[29] <= line[29]
sample[29] <= line[28]
sample[29] <= line[27]
sample[29] <= line[26]
sample[29] <= line[25]
sample[29] <= line[24]
sample[29] <= line[23]
sample[29] <= line[22]
sample[29] <= line[21]
sample[29] <= line[20]
sample[29] <= line[19]
sample[29] <= line[18]
sample[29] <= line[17]
sample[29] <= line[16]
sample[29] <= line[15]
sample[29] <= line[14]
sample[29] <= line[13]
sample[29] <= line[12]
sample[29] <= line[11]
sample[30] <= <GND>
sample[30] <= sample[31]
sample[30] <= sample[29]
sample[30] <= sample[28]
sample[30] <= sample[27]
sample[30] <= sample[26]
sample[30] <= sample[25]
sample[30] <= sample[24]
sample[30] <= sample[23]
sample[30] <= sample[22]
sample[30] <= sample[21]
sample[30] <= sample[20]
sample[30] <= sample[19]
sample[30] <= sample[18]
sample[30] <= sample[17]
sample[30] <= sample[16]
sample[30] <= sample[15]
sample[30] <= sample[14]
sample[30] <= sample[13]
sample[30] <= sample[12]
sample[30] <= line[31]
sample[30] <= line[30]
sample[30] <= line[29]
sample[30] <= line[28]
sample[30] <= line[27]
sample[30] <= line[26]
sample[30] <= line[25]
sample[30] <= line[24]
sample[30] <= line[23]
sample[30] <= line[22]
sample[30] <= line[21]
sample[30] <= line[20]
sample[30] <= line[19]
sample[30] <= line[18]
sample[30] <= line[17]
sample[30] <= line[16]
sample[30] <= line[15]
sample[30] <= line[14]
sample[30] <= line[13]
sample[30] <= line[12]
sample[30] <= line[11]
sample[31] <= <GND>
sample[31] <= sample[30]
sample[31] <= sample[29]
sample[31] <= sample[28]
sample[31] <= sample[27]
sample[31] <= sample[26]
sample[31] <= sample[25]
sample[31] <= sample[24]
sample[31] <= sample[23]
sample[31] <= sample[22]
sample[31] <= sample[21]
sample[31] <= sample[20]
sample[31] <= sample[19]
sample[31] <= sample[18]
sample[31] <= sample[17]
sample[31] <= sample[16]
sample[31] <= sample[15]
sample[31] <= sample[14]
sample[31] <= sample[13]
sample[31] <= sample[12]
sample[31] <= line[31]
sample[31] <= line[30]
sample[31] <= line[29]
sample[31] <= line[28]
sample[31] <= line[27]
sample[31] <= line[26]
sample[31] <= line[25]
sample[31] <= line[24]
sample[31] <= line[23]
sample[31] <= line[22]
sample[31] <= line[21]
sample[31] <= line[20]
sample[31] <= line[19]
sample[31] <= line[18]
sample[31] <= line[17]
sample[31] <= line[16]
sample[31] <= line[15]
sample[31] <= line[14]
sample[31] <= line[13]
sample[31] <= line[12]
sample[31] <= line[11]
line[0] <= linecount[0]
line[1] <= linecount[1]
line[2] <= linecount[2]
line[3] <= linecount[3]
line[4] <= linecount[4]
line[5] <= linecount[5]
line[6] <= linecount[6]
line[7] <= linecount[7]
line[8] <= linecount[8]
line[9] <= linecount[9]
line[10] <= linecount[10]
line[11] <= <GND>
line[11] <= sample[31]
line[11] <= sample[30]
line[11] <= sample[29]
line[11] <= sample[28]
line[11] <= sample[27]
line[11] <= sample[26]
line[11] <= sample[25]
line[11] <= sample[24]
line[11] <= sample[23]
line[11] <= sample[22]
line[11] <= sample[21]
line[11] <= sample[20]
line[11] <= sample[19]
line[11] <= sample[18]
line[11] <= sample[17]
line[11] <= sample[16]
line[11] <= sample[15]
line[11] <= sample[14]
line[11] <= sample[13]
line[11] <= sample[12]
line[11] <= line[31]
line[11] <= line[30]
line[11] <= line[29]
line[11] <= line[28]
line[11] <= line[27]
line[11] <= line[26]
line[11] <= line[25]
line[11] <= line[24]
line[11] <= line[23]
line[11] <= line[22]
line[11] <= line[21]
line[11] <= line[20]
line[11] <= line[19]
line[11] <= line[18]
line[11] <= line[17]
line[11] <= line[16]
line[11] <= line[15]
line[11] <= line[14]
line[11] <= line[13]
line[11] <= line[12]
line[12] <= <GND>
line[12] <= sample[31]
line[12] <= sample[30]
line[12] <= sample[29]
line[12] <= sample[28]
line[12] <= sample[27]
line[12] <= sample[26]
line[12] <= sample[25]
line[12] <= sample[24]
line[12] <= sample[23]
line[12] <= sample[22]
line[12] <= sample[21]
line[12] <= sample[20]
line[12] <= sample[19]
line[12] <= sample[18]
line[12] <= sample[17]
line[12] <= sample[16]
line[12] <= sample[15]
line[12] <= sample[14]
line[12] <= sample[13]
line[12] <= sample[12]
line[12] <= line[31]
line[12] <= line[30]
line[12] <= line[29]
line[12] <= line[28]
line[12] <= line[27]
line[12] <= line[26]
line[12] <= line[25]
line[12] <= line[24]
line[12] <= line[23]
line[12] <= line[22]
line[12] <= line[21]
line[12] <= line[20]
line[12] <= line[19]
line[12] <= line[18]
line[12] <= line[17]
line[12] <= line[16]
line[12] <= line[15]
line[12] <= line[14]
line[12] <= line[13]
line[12] <= line[11]
line[13] <= <GND>
line[13] <= sample[31]
line[13] <= sample[30]
line[13] <= sample[29]
line[13] <= sample[28]
line[13] <= sample[27]
line[13] <= sample[26]
line[13] <= sample[25]
line[13] <= sample[24]
line[13] <= sample[23]
line[13] <= sample[22]
line[13] <= sample[21]
line[13] <= sample[20]
line[13] <= sample[19]
line[13] <= sample[18]
line[13] <= sample[17]
line[13] <= sample[16]
line[13] <= sample[15]
line[13] <= sample[14]
line[13] <= sample[13]
line[13] <= sample[12]
line[13] <= line[31]
line[13] <= line[30]
line[13] <= line[29]
line[13] <= line[28]
line[13] <= line[27]
line[13] <= line[26]
line[13] <= line[25]
line[13] <= line[24]
line[13] <= line[23]
line[13] <= line[22]
line[13] <= line[21]
line[13] <= line[20]
line[13] <= line[19]
line[13] <= line[18]
line[13] <= line[17]
line[13] <= line[16]
line[13] <= line[15]
line[13] <= line[14]
line[13] <= line[12]
line[13] <= line[11]
line[14] <= <GND>
line[14] <= sample[31]
line[14] <= sample[30]
line[14] <= sample[29]
line[14] <= sample[28]
line[14] <= sample[27]
line[14] <= sample[26]
line[14] <= sample[25]
line[14] <= sample[24]
line[14] <= sample[23]
line[14] <= sample[22]
line[14] <= sample[21]
line[14] <= sample[20]
line[14] <= sample[19]
line[14] <= sample[18]
line[14] <= sample[17]
line[14] <= sample[16]
line[14] <= sample[15]
line[14] <= sample[14]
line[14] <= sample[13]
line[14] <= sample[12]
line[14] <= line[31]
line[14] <= line[30]
line[14] <= line[29]
line[14] <= line[28]
line[14] <= line[27]
line[14] <= line[26]
line[14] <= line[25]
line[14] <= line[24]
line[14] <= line[23]
line[14] <= line[22]
line[14] <= line[21]
line[14] <= line[20]
line[14] <= line[19]
line[14] <= line[18]
line[14] <= line[17]
line[14] <= line[16]
line[14] <= line[15]
line[14] <= line[13]
line[14] <= line[12]
line[14] <= line[11]
line[15] <= <GND>
line[15] <= sample[31]
line[15] <= sample[30]
line[15] <= sample[29]
line[15] <= sample[28]
line[15] <= sample[27]
line[15] <= sample[26]
line[15] <= sample[25]
line[15] <= sample[24]
line[15] <= sample[23]
line[15] <= sample[22]
line[15] <= sample[21]
line[15] <= sample[20]
line[15] <= sample[19]
line[15] <= sample[18]
line[15] <= sample[17]
line[15] <= sample[16]
line[15] <= sample[15]
line[15] <= sample[14]
line[15] <= sample[13]
line[15] <= sample[12]
line[15] <= line[31]
line[15] <= line[30]
line[15] <= line[29]
line[15] <= line[28]
line[15] <= line[27]
line[15] <= line[26]
line[15] <= line[25]
line[15] <= line[24]
line[15] <= line[23]
line[15] <= line[22]
line[15] <= line[21]
line[15] <= line[20]
line[15] <= line[19]
line[15] <= line[18]
line[15] <= line[17]
line[15] <= line[16]
line[15] <= line[14]
line[15] <= line[13]
line[15] <= line[12]
line[15] <= line[11]
line[16] <= <GND>
line[16] <= sample[31]
line[16] <= sample[30]
line[16] <= sample[29]
line[16] <= sample[28]
line[16] <= sample[27]
line[16] <= sample[26]
line[16] <= sample[25]
line[16] <= sample[24]
line[16] <= sample[23]
line[16] <= sample[22]
line[16] <= sample[21]
line[16] <= sample[20]
line[16] <= sample[19]
line[16] <= sample[18]
line[16] <= sample[17]
line[16] <= sample[16]
line[16] <= sample[15]
line[16] <= sample[14]
line[16] <= sample[13]
line[16] <= sample[12]
line[16] <= line[31]
line[16] <= line[30]
line[16] <= line[29]
line[16] <= line[28]
line[16] <= line[27]
line[16] <= line[26]
line[16] <= line[25]
line[16] <= line[24]
line[16] <= line[23]
line[16] <= line[22]
line[16] <= line[21]
line[16] <= line[20]
line[16] <= line[19]
line[16] <= line[18]
line[16] <= line[17]
line[16] <= line[15]
line[16] <= line[14]
line[16] <= line[13]
line[16] <= line[12]
line[16] <= line[11]
line[17] <= <GND>
line[17] <= sample[31]
line[17] <= sample[30]
line[17] <= sample[29]
line[17] <= sample[28]
line[17] <= sample[27]
line[17] <= sample[26]
line[17] <= sample[25]
line[17] <= sample[24]
line[17] <= sample[23]
line[17] <= sample[22]
line[17] <= sample[21]
line[17] <= sample[20]
line[17] <= sample[19]
line[17] <= sample[18]
line[17] <= sample[17]
line[17] <= sample[16]
line[17] <= sample[15]
line[17] <= sample[14]
line[17] <= sample[13]
line[17] <= sample[12]
line[17] <= line[31]
line[17] <= line[30]
line[17] <= line[29]
line[17] <= line[28]
line[17] <= line[27]
line[17] <= line[26]
line[17] <= line[25]
line[17] <= line[24]
line[17] <= line[23]
line[17] <= line[22]
line[17] <= line[21]
line[17] <= line[20]
line[17] <= line[19]
line[17] <= line[18]
line[17] <= line[16]
line[17] <= line[15]
line[17] <= line[14]
line[17] <= line[13]
line[17] <= line[12]
line[17] <= line[11]
line[18] <= <GND>
line[18] <= sample[31]
line[18] <= sample[30]
line[18] <= sample[29]
line[18] <= sample[28]
line[18] <= sample[27]
line[18] <= sample[26]
line[18] <= sample[25]
line[18] <= sample[24]
line[18] <= sample[23]
line[18] <= sample[22]
line[18] <= sample[21]
line[18] <= sample[20]
line[18] <= sample[19]
line[18] <= sample[18]
line[18] <= sample[17]
line[18] <= sample[16]
line[18] <= sample[15]
line[18] <= sample[14]
line[18] <= sample[13]
line[18] <= sample[12]
line[18] <= line[31]
line[18] <= line[30]
line[18] <= line[29]
line[18] <= line[28]
line[18] <= line[27]
line[18] <= line[26]
line[18] <= line[25]
line[18] <= line[24]
line[18] <= line[23]
line[18] <= line[22]
line[18] <= line[21]
line[18] <= line[20]
line[18] <= line[19]
line[18] <= line[17]
line[18] <= line[16]
line[18] <= line[15]
line[18] <= line[14]
line[18] <= line[13]
line[18] <= line[12]
line[18] <= line[11]
line[19] <= <GND>
line[19] <= sample[31]
line[19] <= sample[30]
line[19] <= sample[29]
line[19] <= sample[28]
line[19] <= sample[27]
line[19] <= sample[26]
line[19] <= sample[25]
line[19] <= sample[24]
line[19] <= sample[23]
line[19] <= sample[22]
line[19] <= sample[21]
line[19] <= sample[20]
line[19] <= sample[19]
line[19] <= sample[18]
line[19] <= sample[17]
line[19] <= sample[16]
line[19] <= sample[15]
line[19] <= sample[14]
line[19] <= sample[13]
line[19] <= sample[12]
line[19] <= line[31]
line[19] <= line[30]
line[19] <= line[29]
line[19] <= line[28]
line[19] <= line[27]
line[19] <= line[26]
line[19] <= line[25]
line[19] <= line[24]
line[19] <= line[23]
line[19] <= line[22]
line[19] <= line[21]
line[19] <= line[20]
line[19] <= line[18]
line[19] <= line[17]
line[19] <= line[16]
line[19] <= line[15]
line[19] <= line[14]
line[19] <= line[13]
line[19] <= line[12]
line[19] <= line[11]
line[20] <= <GND>
line[20] <= sample[31]
line[20] <= sample[30]
line[20] <= sample[29]
line[20] <= sample[28]
line[20] <= sample[27]
line[20] <= sample[26]
line[20] <= sample[25]
line[20] <= sample[24]
line[20] <= sample[23]
line[20] <= sample[22]
line[20] <= sample[21]
line[20] <= sample[20]
line[20] <= sample[19]
line[20] <= sample[18]
line[20] <= sample[17]
line[20] <= sample[16]
line[20] <= sample[15]
line[20] <= sample[14]
line[20] <= sample[13]
line[20] <= sample[12]
line[20] <= line[31]
line[20] <= line[30]
line[20] <= line[29]
line[20] <= line[28]
line[20] <= line[27]
line[20] <= line[26]
line[20] <= line[25]
line[20] <= line[24]
line[20] <= line[23]
line[20] <= line[22]
line[20] <= line[21]
line[20] <= line[19]
line[20] <= line[18]
line[20] <= line[17]
line[20] <= line[16]
line[20] <= line[15]
line[20] <= line[14]
line[20] <= line[13]
line[20] <= line[12]
line[20] <= line[11]
line[21] <= <GND>
line[21] <= sample[31]
line[21] <= sample[30]
line[21] <= sample[29]
line[21] <= sample[28]
line[21] <= sample[27]
line[21] <= sample[26]
line[21] <= sample[25]
line[21] <= sample[24]
line[21] <= sample[23]
line[21] <= sample[22]
line[21] <= sample[21]
line[21] <= sample[20]
line[21] <= sample[19]
line[21] <= sample[18]
line[21] <= sample[17]
line[21] <= sample[16]
line[21] <= sample[15]
line[21] <= sample[14]
line[21] <= sample[13]
line[21] <= sample[12]
line[21] <= line[31]
line[21] <= line[30]
line[21] <= line[29]
line[21] <= line[28]
line[21] <= line[27]
line[21] <= line[26]
line[21] <= line[25]
line[21] <= line[24]
line[21] <= line[23]
line[21] <= line[22]
line[21] <= line[20]
line[21] <= line[19]
line[21] <= line[18]
line[21] <= line[17]
line[21] <= line[16]
line[21] <= line[15]
line[21] <= line[14]
line[21] <= line[13]
line[21] <= line[12]
line[21] <= line[11]
line[22] <= <GND>
line[22] <= sample[31]
line[22] <= sample[30]
line[22] <= sample[29]
line[22] <= sample[28]
line[22] <= sample[27]
line[22] <= sample[26]
line[22] <= sample[25]
line[22] <= sample[24]
line[22] <= sample[23]
line[22] <= sample[22]
line[22] <= sample[21]
line[22] <= sample[20]
line[22] <= sample[19]
line[22] <= sample[18]
line[22] <= sample[17]
line[22] <= sample[16]
line[22] <= sample[15]
line[22] <= sample[14]
line[22] <= sample[13]
line[22] <= sample[12]
line[22] <= line[31]
line[22] <= line[30]
line[22] <= line[29]
line[22] <= line[28]
line[22] <= line[27]
line[22] <= line[26]
line[22] <= line[25]
line[22] <= line[24]
line[22] <= line[23]
line[22] <= line[21]
line[22] <= line[20]
line[22] <= line[19]
line[22] <= line[18]
line[22] <= line[17]
line[22] <= line[16]
line[22] <= line[15]
line[22] <= line[14]
line[22] <= line[13]
line[22] <= line[12]
line[22] <= line[11]
line[23] <= <GND>
line[23] <= sample[31]
line[23] <= sample[30]
line[23] <= sample[29]
line[23] <= sample[28]
line[23] <= sample[27]
line[23] <= sample[26]
line[23] <= sample[25]
line[23] <= sample[24]
line[23] <= sample[23]
line[23] <= sample[22]
line[23] <= sample[21]
line[23] <= sample[20]
line[23] <= sample[19]
line[23] <= sample[18]
line[23] <= sample[17]
line[23] <= sample[16]
line[23] <= sample[15]
line[23] <= sample[14]
line[23] <= sample[13]
line[23] <= sample[12]
line[23] <= line[31]
line[23] <= line[30]
line[23] <= line[29]
line[23] <= line[28]
line[23] <= line[27]
line[23] <= line[26]
line[23] <= line[25]
line[23] <= line[24]
line[23] <= line[22]
line[23] <= line[21]
line[23] <= line[20]
line[23] <= line[19]
line[23] <= line[18]
line[23] <= line[17]
line[23] <= line[16]
line[23] <= line[15]
line[23] <= line[14]
line[23] <= line[13]
line[23] <= line[12]
line[23] <= line[11]
line[24] <= <GND>
line[24] <= sample[31]
line[24] <= sample[30]
line[24] <= sample[29]
line[24] <= sample[28]
line[24] <= sample[27]
line[24] <= sample[26]
line[24] <= sample[25]
line[24] <= sample[24]
line[24] <= sample[23]
line[24] <= sample[22]
line[24] <= sample[21]
line[24] <= sample[20]
line[24] <= sample[19]
line[24] <= sample[18]
line[24] <= sample[17]
line[24] <= sample[16]
line[24] <= sample[15]
line[24] <= sample[14]
line[24] <= sample[13]
line[24] <= sample[12]
line[24] <= line[31]
line[24] <= line[30]
line[24] <= line[29]
line[24] <= line[28]
line[24] <= line[27]
line[24] <= line[26]
line[24] <= line[25]
line[24] <= line[23]
line[24] <= line[22]
line[24] <= line[21]
line[24] <= line[20]
line[24] <= line[19]
line[24] <= line[18]
line[24] <= line[17]
line[24] <= line[16]
line[24] <= line[15]
line[24] <= line[14]
line[24] <= line[13]
line[24] <= line[12]
line[24] <= line[11]
line[25] <= <GND>
line[25] <= sample[31]
line[25] <= sample[30]
line[25] <= sample[29]
line[25] <= sample[28]
line[25] <= sample[27]
line[25] <= sample[26]
line[25] <= sample[25]
line[25] <= sample[24]
line[25] <= sample[23]
line[25] <= sample[22]
line[25] <= sample[21]
line[25] <= sample[20]
line[25] <= sample[19]
line[25] <= sample[18]
line[25] <= sample[17]
line[25] <= sample[16]
line[25] <= sample[15]
line[25] <= sample[14]
line[25] <= sample[13]
line[25] <= sample[12]
line[25] <= line[31]
line[25] <= line[30]
line[25] <= line[29]
line[25] <= line[28]
line[25] <= line[27]
line[25] <= line[26]
line[25] <= line[24]
line[25] <= line[23]
line[25] <= line[22]
line[25] <= line[21]
line[25] <= line[20]
line[25] <= line[19]
line[25] <= line[18]
line[25] <= line[17]
line[25] <= line[16]
line[25] <= line[15]
line[25] <= line[14]
line[25] <= line[13]
line[25] <= line[12]
line[25] <= line[11]
line[26] <= <GND>
line[26] <= sample[31]
line[26] <= sample[30]
line[26] <= sample[29]
line[26] <= sample[28]
line[26] <= sample[27]
line[26] <= sample[26]
line[26] <= sample[25]
line[26] <= sample[24]
line[26] <= sample[23]
line[26] <= sample[22]
line[26] <= sample[21]
line[26] <= sample[20]
line[26] <= sample[19]
line[26] <= sample[18]
line[26] <= sample[17]
line[26] <= sample[16]
line[26] <= sample[15]
line[26] <= sample[14]
line[26] <= sample[13]
line[26] <= sample[12]
line[26] <= line[31]
line[26] <= line[30]
line[26] <= line[29]
line[26] <= line[28]
line[26] <= line[27]
line[26] <= line[25]
line[26] <= line[24]
line[26] <= line[23]
line[26] <= line[22]
line[26] <= line[21]
line[26] <= line[20]
line[26] <= line[19]
line[26] <= line[18]
line[26] <= line[17]
line[26] <= line[16]
line[26] <= line[15]
line[26] <= line[14]
line[26] <= line[13]
line[26] <= line[12]
line[26] <= line[11]
line[27] <= <GND>
line[27] <= sample[31]
line[27] <= sample[30]
line[27] <= sample[29]
line[27] <= sample[28]
line[27] <= sample[27]
line[27] <= sample[26]
line[27] <= sample[25]
line[27] <= sample[24]
line[27] <= sample[23]
line[27] <= sample[22]
line[27] <= sample[21]
line[27] <= sample[20]
line[27] <= sample[19]
line[27] <= sample[18]
line[27] <= sample[17]
line[27] <= sample[16]
line[27] <= sample[15]
line[27] <= sample[14]
line[27] <= sample[13]
line[27] <= sample[12]
line[27] <= line[31]
line[27] <= line[30]
line[27] <= line[29]
line[27] <= line[28]
line[27] <= line[26]
line[27] <= line[25]
line[27] <= line[24]
line[27] <= line[23]
line[27] <= line[22]
line[27] <= line[21]
line[27] <= line[20]
line[27] <= line[19]
line[27] <= line[18]
line[27] <= line[17]
line[27] <= line[16]
line[27] <= line[15]
line[27] <= line[14]
line[27] <= line[13]
line[27] <= line[12]
line[27] <= line[11]
line[28] <= <GND>
line[28] <= sample[31]
line[28] <= sample[30]
line[28] <= sample[29]
line[28] <= sample[28]
line[28] <= sample[27]
line[28] <= sample[26]
line[28] <= sample[25]
line[28] <= sample[24]
line[28] <= sample[23]
line[28] <= sample[22]
line[28] <= sample[21]
line[28] <= sample[20]
line[28] <= sample[19]
line[28] <= sample[18]
line[28] <= sample[17]
line[28] <= sample[16]
line[28] <= sample[15]
line[28] <= sample[14]
line[28] <= sample[13]
line[28] <= sample[12]
line[28] <= line[31]
line[28] <= line[30]
line[28] <= line[29]
line[28] <= line[27]
line[28] <= line[26]
line[28] <= line[25]
line[28] <= line[24]
line[28] <= line[23]
line[28] <= line[22]
line[28] <= line[21]
line[28] <= line[20]
line[28] <= line[19]
line[28] <= line[18]
line[28] <= line[17]
line[28] <= line[16]
line[28] <= line[15]
line[28] <= line[14]
line[28] <= line[13]
line[28] <= line[12]
line[28] <= line[11]
line[29] <= <GND>
line[29] <= sample[31]
line[29] <= sample[30]
line[29] <= sample[29]
line[29] <= sample[28]
line[29] <= sample[27]
line[29] <= sample[26]
line[29] <= sample[25]
line[29] <= sample[24]
line[29] <= sample[23]
line[29] <= sample[22]
line[29] <= sample[21]
line[29] <= sample[20]
line[29] <= sample[19]
line[29] <= sample[18]
line[29] <= sample[17]
line[29] <= sample[16]
line[29] <= sample[15]
line[29] <= sample[14]
line[29] <= sample[13]
line[29] <= sample[12]
line[29] <= line[31]
line[29] <= line[30]
line[29] <= line[28]
line[29] <= line[27]
line[29] <= line[26]
line[29] <= line[25]
line[29] <= line[24]
line[29] <= line[23]
line[29] <= line[22]
line[29] <= line[21]
line[29] <= line[20]
line[29] <= line[19]
line[29] <= line[18]
line[29] <= line[17]
line[29] <= line[16]
line[29] <= line[15]
line[29] <= line[14]
line[29] <= line[13]
line[29] <= line[12]
line[29] <= line[11]
line[30] <= <GND>
line[30] <= sample[31]
line[30] <= sample[30]
line[30] <= sample[29]
line[30] <= sample[28]
line[30] <= sample[27]
line[30] <= sample[26]
line[30] <= sample[25]
line[30] <= sample[24]
line[30] <= sample[23]
line[30] <= sample[22]
line[30] <= sample[21]
line[30] <= sample[20]
line[30] <= sample[19]
line[30] <= sample[18]
line[30] <= sample[17]
line[30] <= sample[16]
line[30] <= sample[15]
line[30] <= sample[14]
line[30] <= sample[13]
line[30] <= sample[12]
line[30] <= line[31]
line[30] <= line[29]
line[30] <= line[28]
line[30] <= line[27]
line[30] <= line[26]
line[30] <= line[25]
line[30] <= line[24]
line[30] <= line[23]
line[30] <= line[22]
line[30] <= line[21]
line[30] <= line[20]
line[30] <= line[19]
line[30] <= line[18]
line[30] <= line[17]
line[30] <= line[16]
line[30] <= line[15]
line[30] <= line[14]
line[30] <= line[13]
line[30] <= line[12]
line[30] <= line[11]
line[31] <= <GND>
line[31] <= sample[31]
line[31] <= sample[30]
line[31] <= sample[29]
line[31] <= sample[28]
line[31] <= sample[27]
line[31] <= sample[26]
line[31] <= sample[25]
line[31] <= sample[24]
line[31] <= sample[23]
line[31] <= sample[22]
line[31] <= sample[21]
line[31] <= sample[20]
line[31] <= sample[19]
line[31] <= sample[18]
line[31] <= sample[17]
line[31] <= sample[16]
line[31] <= sample[15]
line[31] <= sample[14]
line[31] <= sample[13]
line[31] <= sample[12]
line[31] <= line[30]
line[31] <= line[29]
line[31] <= line[28]
line[31] <= line[27]
line[31] <= line[26]
line[31] <= line[25]
line[31] <= line[24]
line[31] <= line[23]
line[31] <= line[22]
line[31] <= line[21]
line[31] <= line[20]
line[31] <= line[19]
line[31] <= line[18]
line[31] <= line[17]
line[31] <= line[16]
line[31] <= line[15]
line[31] <= line[14]
line[31] <= line[13]
line[31] <= line[12]
line[31] <= line[11]
fvh_out[0] <= fvh_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fvh_out[1] <= fvh_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fvh_out[2] <= fvh_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] => luma_out~9.DATAA
y[1] => luma_out~8.DATAA
y[2] => luma_out~7.DATAA
y[3] => luma_out~6.DATAA
y[4] => luma_out~5.DATAA
y[5] => luma_out~4.DATAA
y[6] => luma_out~3.DATAA
y[7] => luma_out~2.DATAA
y[8] => luma_out~1.DATAA
y[9] => luma_out~0.DATAA
cb[0] => chroma_out~9.DATAB
cb[1] => chroma_out~8.DATAB
cb[2] => chroma_out~7.DATAB
cb[3] => chroma_out~6.DATAB
cb[4] => chroma_out~5.DATAB
cb[5] => chroma_out~4.DATAB
cb[6] => chroma_out~3.DATAB
cb[7] => chroma_out~2.DATAB
cb[8] => chroma_out~1.DATAB
cb[9] => chroma_out~0.DATAB
cr[0] => chroma_out~9.DATAA
cr[1] => chroma_out~8.DATAA
cr[2] => chroma_out~7.DATAA
cr[3] => chroma_out~6.DATAA
cr[4] => chroma_out~5.DATAA
cr[5] => chroma_out~4.DATAA
cr[6] => chroma_out~3.DATAA
cr[7] => chroma_out~2.DATAA
cr[8] => chroma_out~1.DATAA
cr[9] => chroma_out~0.DATAA
luma[0] <= luma[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[1] <= luma[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[2] <= luma[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[3] <= luma[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[4] <= luma[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[5] <= luma[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[6] <= luma[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[7] <= luma[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[8] <= luma[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
luma[9] <= luma[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[0] <= chroma[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[1] <= chroma[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[2] <= chroma[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[3] <= chroma[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[4] <= chroma[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[5] <= chroma[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[6] <= chroma[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[7] <= chroma[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[8] <= chroma[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chroma[9] <= chroma[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tp <= xyz[0].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|hdsdi_generator:U9A|video_sm:video
clk => yramp_en.CLK
clk => load_val[10].CLK
clk => load_val[9].CLK
clk => load_val[8].CLK
clk => load_val[7].CLK
clk => load_val[6].CLK
clk => load_val[5].CLK
clk => load_val[4].CLK
clk => load_val[3].CLK
clk => load_val[2].CLK
clk => load_val[1].CLK
clk => load_val[0].CLK
clk => color_lut:color.clk
clk => state_counter:counter.clk
clk => load.CLK
clk => h_state~9.IN1
video_en => load_val[9].ACLR
video_en => load_val[8].ACLR
video_en => load_val[7].PRESET
video_en => load_val[6].PRESET
video_en => load_val[5].PRESET
video_en => load_val[4].PRESET
video_en => load_val[3].ACLR
video_en => load_val[2].ACLR
video_en => load_val[1].ACLR
video_en => load_val[0].PRESET
video_en => load_val[10].ACLR
video_en => load.ACLR
video_en => yramp_en.ENA
video_en => h_state~10.IN1
scan_format => v_state~15.OUTPUTSELECT
scan_format => v_state~16.OUTPUTSELECT
scan_format => v_state~17.OUTPUTSELECT
scan_format => v_state~18.OUTPUTSELECT
pattern[0] => rp219.IN5
pattern[0] => dbformat.IN5
pattern[1] => rp219.IN4
pattern[1] => dbformat.IN4
sav => h_state~0.OUTPUTSELECT
sav => h_state~1.OUTPUTSELECT
sav => yramp_en~1.OUTPUTSELECT
sav => h_state~6.OUTPUTSELECT
sav => h_state~7.OUTPUTSELECT
sav => load.DATAIN
sav => Select~20.IN6
sav => h_state~8.DATAB
line_clk => v_state~19.IN1
fvh[0] => active_line[9].CLK
fvh[0] => active_line[8].CLK
fvh[0] => active_line[7].CLK
fvh[0] => active_line[6].CLK
fvh[0] => active_line[5].CLK
fvh[0] => active_line[4].CLK
fvh[0] => active_line[3].CLK
fvh[0] => active_line[2].CLK
fvh[0] => active_line[1].CLK
fvh[0] => active_line[0].CLK
fvh[0] => active_line[10].CLK
fvh[1] => active_line[9].ACLR
fvh[1] => active_line[8].ACLR
fvh[1] => active_line[7].ACLR
fvh[1] => active_line[6].ACLR
fvh[1] => active_line[5].ACLR
fvh[1] => active_line[4].ACLR
fvh[1] => active_line[3].ACLR
fvh[1] => active_line[2].ACLR
fvh[1] => active_line[1].ACLR
fvh[1] => active_line[0].ACLR
fvh[1] => active_line[10].ACLR
fvh[2] => ~NO_FANOUT~
y[0] <= color_lut:color.y[0]
y[1] <= color_lut:color.y[1]
y[2] <= color_lut:color.y[2]
y[3] <= color_lut:color.y[3]
y[4] <= color_lut:color.y[4]
y[5] <= color_lut:color.y[5]
y[6] <= color_lut:color.y[6]
y[7] <= color_lut:color.y[7]
y[8] <= color_lut:color.y[8]
y[9] <= color_lut:color.y[9]
cb[0] <= color_lut:color.cb[0]
cb[1] <= color_lut:color.cb[1]
cb[2] <= color_lut:color.cb[2]
cb[3] <= color_lut:color.cb[3]
cb[4] <= color_lut:color.cb[4]
cb[5] <= color_lut:color.cb[5]
cb[6] <= color_lut:color.cb[6]
cb[7] <= color_lut:color.cb[7]
cb[8] <= color_lut:color.cb[8]
cb[9] <= color_lut:color.cb[9]
cr[0] <= color_lut:color.cr[0]
cr[1] <= color_lut:color.cr[1]
cr[2] <= color_lut:color.cr[2]
cr[3] <= color_lut:color.cr[3]
cr[4] <= color_lut:color.cr[4]
cr[5] <= color_lut:color.cr[5]
cr[6] <= color_lut:color.cr[6]
cr[7] <= color_lut:color.cr[7]
cr[8] <= color_lut:color.cr[8]
cr[9] <= color_lut:color.cr[9]
hdformat[0] => reduce_nor~5.IN3
hdformat[0] => reduce_nor~0.IN3
hdformat[1] => reduce_nor~5.IN2
hdformat[1] => reduce_nor~0.IN2
hdformat[2] => reduce_nor~5.IN1
hdformat[2] => reduce_nor~0.IN1
hdformat[3] => reduce_nor~5.IN0
hdformat[3] => reduce_nor~0.IN0
horz[0] <= reduce_or~28.DB_MAX_OUTPUT_PORT_TYPE
horz[1] <= reduce_or~27.DB_MAX_OUTPUT_PORT_TYPE
horz[2] <= hstate[2].DB_MAX_OUTPUT_PORT_TYPE
horz[3] <= hstate[3].DB_MAX_OUTPUT_PORT_TYPE
horz[4] <= <GND>
horz[5] <= <GND>
horz[6] <= <GND>
horz[7] <= <GND>
horz[8] <= <GND>
horz[9] <= <GND>
horz[10] <= <GND>
horz[11] <= <GND>
horz[12] <= <GND>
horz[13] <= <GND>
horz[14] <= <GND>
horz[15] <= <GND>
horz[16] <= <GND>
horz[17] <= <GND>
horz[18] <= <GND>
horz[19] <= <GND>
horz[20] <= <GND>
horz[21] <= <GND>
horz[22] <= <GND>
horz[23] <= <GND>
horz[24] <= <GND>
horz[25] <= <GND>
horz[26] <= <GND>
horz[27] <= <GND>
horz[28] <= <GND>
horz[29] <= <GND>
horz[30] <= <GND>
horz[31] <= <GND>
vert[0] <= vstate~1.DB_MAX_OUTPUT_PORT_TYPE
vert[1] <= vstate~0.DB_MAX_OUTPUT_PORT_TYPE
vert[2] <= <GND>
vert[3] <= <GND>
vert[4] <= <GND>
vert[5] <= <GND>
vert[6] <= <GND>
vert[7] <= <GND>
vert[8] <= <GND>
vert[9] <= <GND>
vert[10] <= <GND>
vert[11] <= <GND>
vert[12] <= <GND>
vert[13] <= <GND>
vert[14] <= <GND>
vert[15] <= <GND>
vert[16] <= <GND>
vert[17] <= <GND>
vert[18] <= <GND>
vert[19] <= <GND>
vert[20] <= <GND>
vert[21] <= <GND>
vert[22] <= <GND>
vert[23] <= <GND>
vert[24] <= <GND>
vert[25] <= <GND>
vert[26] <= <GND>
vert[27] <= <GND>
vert[28] <= <GND>
vert[29] <= <GND>
vert[30] <= <GND>
vert[31] <= <GND>
activeline[0] <= active_line[0].DB_MAX_OUTPUT_PORT_TYPE
activeline[1] <= active_line[1].DB_MAX_OUTPUT_PORT_TYPE
activeline[2] <= active_line[2].DB_MAX_OUTPUT_PORT_TYPE
activeline[3] <= active_line[3].DB_MAX_OUTPUT_PORT_TYPE
activeline[4] <= active_line[4].DB_MAX_OUTPUT_PORT_TYPE
activeline[5] <= active_line[5].DB_MAX_OUTPUT_PORT_TYPE
activeline[6] <= active_line[6].DB_MAX_OUTPUT_PORT_TYPE
activeline[7] <= active_line[7].DB_MAX_OUTPUT_PORT_TYPE
activeline[8] <= active_line[8].DB_MAX_OUTPUT_PORT_TYPE
activeline[9] <= active_line[9].DB_MAX_OUTPUT_PORT_TYPE
activeline[10] <= active_line[10].DB_MAX_OUTPUT_PORT_TYPE
activeline[11] <= <GND>
activeline[12] <= <GND>
activeline[13] <= <GND>
activeline[14] <= <GND>
activeline[15] <= <GND>
activeline[16] <= <GND>
activeline[17] <= <GND>
activeline[18] <= <GND>
activeline[19] <= <GND>
activeline[20] <= <GND>
activeline[21] <= <GND>
activeline[22] <= <GND>
activeline[23] <= <GND>
activeline[24] <= <GND>
activeline[25] <= <GND>
activeline[26] <= <GND>
activeline[27] <= <GND>
activeline[28] <= <GND>
activeline[29] <= <GND>
activeline[30] <= <GND>
activeline[31] <= <GND>
loadval[0] <= load_val[0].DB_MAX_OUTPUT_PORT_TYPE
loadval[1] <= load_val[1].DB_MAX_OUTPUT_PORT_TYPE
loadval[2] <= load_val[2].DB_MAX_OUTPUT_PORT_TYPE
loadval[3] <= load_val[3].DB_MAX_OUTPUT_PORT_TYPE
loadval[4] <= load_val[4].DB_MAX_OUTPUT_PORT_TYPE
loadval[5] <= load_val[5].DB_MAX_OUTPUT_PORT_TYPE
loadval[6] <= load_val[6].DB_MAX_OUTPUT_PORT_TYPE
loadval[7] <= load_val[7].DB_MAX_OUTPUT_PORT_TYPE
loadval[8] <= load_val[8].DB_MAX_OUTPUT_PORT_TYPE
loadval[9] <= load_val[9].DB_MAX_OUTPUT_PORT_TYPE
loadval[10] <= load_val[10].DB_MAX_OUTPUT_PORT_TYPE
loadval[11] <= <GND>
loadval[12] <= <GND>
loadval[13] <= <GND>
loadval[14] <= <GND>
loadval[15] <= <GND>
loadval[16] <= <GND>
loadval[17] <= <GND>
loadval[18] <= <GND>
loadval[19] <= <GND>
loadval[20] <= <GND>
loadval[21] <= <GND>
loadval[22] <= <GND>
loadval[23] <= <GND>
loadval[24] <= <GND>
loadval[25] <= <GND>
loadval[26] <= <GND>
loadval[27] <= <GND>
loadval[28] <= <GND>
loadval[29] <= <GND>
loadval[30] <= <GND>
loadval[31] <= <GND>
cnt[0] <= state_counter:counter.count[0]
cnt[1] <= state_counter:counter.count[1]
cnt[2] <= state_counter:counter.count[2]
cnt[3] <= state_counter:counter.count[3]
cnt[4] <= state_counter:counter.count[4]
cnt[5] <= state_counter:counter.count[5]
cnt[6] <= state_counter:counter.count[6]
cnt[7] <= state_counter:counter.count[7]
cnt[8] <= state_counter:counter.count[8]
cnt[9] <= state_counter:counter.count[9]
cnt[10] <= state_counter:counter.count[10]
cnt[11] <= <GND>
cnt[12] <= <GND>
cnt[13] <= <GND>
cnt[14] <= <GND>
cnt[15] <= <GND>
cnt[16] <= <GND>
cnt[17] <= <GND>
cnt[18] <= <GND>
cnt[19] <= <GND>
cnt[20] <= <GND>
cnt[21] <= <GND>
cnt[22] <= <GND>
cnt[23] <= <GND>
cnt[24] <= <GND>
cnt[25] <= <GND>
cnt[26] <= <GND>
cnt[27] <= <GND>
cnt[28] <= <GND>
cnt[29] <= <GND>
cnt[30] <= <GND>
cnt[31] <= <GND>


|hdvb0|hdsdi_generator:U9A|video_sm:video|state_counter:counter
clk => count[9]~reg0.CLK
clk => count[8]~reg0.CLK
clk => count[7]~reg0.CLK
clk => count[6]~reg0.CLK
clk => count[5]~reg0.CLK
clk => count[4]~reg0.CLK
clk => count[3]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[10]~reg0.CLK
load => comb~0.IN0
load => comb~1.IN0
load => comb~2.IN0
load => comb~3.IN0
load => comb~4.IN0
load => comb~5.IN0
load => comb~6.IN0
load => comb~7.IN0
load => comb~8.IN0
load => comb~9.IN0
load => comb~10.IN1
load => comb~11.IN1
load => comb~12.IN0
load => comb~13.IN0
load => comb~14.IN0
load => comb~15.IN0
load => comb~16.IN0
load => comb~17.IN0
load => comb~18.IN0
load => comb~19.IN0
load => comb~20.IN0
load => comb~21.IN0
load_val[0] => count~21.DATAA
load_val[0] => comb~9.IN1
load_val[0] => comb~21.IN1
load_val[1] => count~20.DATAA
load_val[1] => comb~8.IN1
load_val[1] => comb~20.IN1
load_val[2] => count~19.DATAA
load_val[2] => comb~7.IN1
load_val[2] => comb~19.IN1
load_val[3] => count~18.DATAA
load_val[3] => comb~6.IN1
load_val[3] => comb~18.IN1
load_val[4] => count~17.DATAA
load_val[4] => comb~5.IN1
load_val[4] => comb~17.IN1
load_val[5] => count~16.DATAA
load_val[5] => comb~4.IN1
load_val[5] => comb~16.IN1
load_val[6] => count~15.DATAA
load_val[6] => comb~3.IN1
load_val[6] => comb~15.IN1
load_val[7] => count~14.DATAA
load_val[7] => comb~2.IN1
load_val[7] => comb~14.IN1
load_val[8] => count~13.DATAA
load_val[8] => comb~1.IN1
load_val[8] => comb~13.IN1
load_val[9] => count~12.DATAA
load_val[9] => comb~0.IN1
load_val[9] => comb~12.IN1
load_val[10] => count~11.DATAA
load_val[10] => comb~10.IN0
load_val[10] => comb~11.IN0
count[0] <= count[0]~reg0
count[1] <= count[1]~reg0
count[2] <= count[2]~reg0
count[3] <= count[3]~reg0
count[4] <= count[4]~reg0
count[5] <= count[5]~reg0
count[6] <= count[6]~reg0
count[7] <= count[7]~reg0
count[8] <= count[8]~reg0
count[9] <= count[9]~reg0
count[10] <= count[10]~reg0


|hdvb0|hdsdi_generator:U9A|video_sm:video|color_lut:color
clk => cnt[30].CLK
clk => cnt[29].CLK
clk => cnt[28].CLK
clk => cnt[27].CLK
clk => cnt[26].CLK
clk => cnt[25].CLK
clk => cnt[24].CLK
clk => cnt[23].CLK
clk => cnt[22].CLK
clk => cnt[21].CLK
clk => cnt[20].CLK
clk => cnt[19].CLK
clk => cnt[18].CLK
clk => cnt[17].CLK
clk => cnt[16].CLK
clk => cnt[15].CLK
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => y[8]~reg0.CLK
clk => cnt[31].CLK
clk => y[7]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[0]~reg0.CLK
clk => cb[9]~reg0.CLK
clk => cb[8]~reg0.CLK
clk => cb[7]~reg0.CLK
clk => cb[6]~reg0.CLK
clk => cb[5]~reg0.CLK
clk => cb[4]~reg0.CLK
clk => cb[3]~reg0.CLK
clk => cb[2]~reg0.CLK
clk => cb[1]~reg0.CLK
clk => cb[0]~reg0.CLK
clk => cr[9]~reg0.CLK
clk => cr[8]~reg0.CLK
clk => cr[7]~reg0.CLK
clk => cr[6]~reg0.CLK
clk => cr[5]~reg0.CLK
clk => cr[4]~reg0.CLK
clk => cr[3]~reg0.CLK
clk => cr[2]~reg0.CLK
clk => cr[1]~reg0.CLK
clk => cr[0]~reg0.CLK
clk => y[9]~reg0.CLK
v_state[0] => ~NO_FANOUT~
v_state[1] => ~NO_FANOUT~
h_state[0] => reduce_nor~0.IN4
h_state[0] => reduce_nor~1.IN4
h_state[1] => reduce_nor~0.IN3
h_state[1] => reduce_nor~1.IN3
h_state[2] => reduce_nor~0.IN2
h_state[2] => reduce_nor~1.IN2
h_state[3] => reduce_nor~0.IN1
h_state[3] => reduce_nor~1.IN1
h_state[4] => reduce_nor~0.IN0
h_state[4] => reduce_nor~1.IN0
yramp_en => ~NO_FANOUT~
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[0] <= cb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[1] <= cb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[2] <= cb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[3] <= cb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[4] <= cb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[5] <= cb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[6] <= cb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[7] <= cb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[8] <= cb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cb[9] <= cb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[0] <= cr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[1] <= cr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[2] <= cr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[3] <= cr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[4] <= cr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[5] <= cr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[6] <= cr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[7] <= cr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[8] <= cr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr[9] <= cr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|grey_292:U9B
clk => samplecount[10].CLK
clk => samplecount[9].CLK
clk => samplecount[8].CLK
clk => samplecount[7].CLK
clk => samplecount[6].CLK
clk => samplecount[5].CLK
clk => samplecount[4].CLK
clk => samplecount[3].CLK
clk => samplecount[2].CLK
clk => samplecount[1].CLK
clk => samplecount[0].CLK
clk => linecount[10].CLK
clk => linecount[9].CLK
clk => linecount[8].CLK
clk => linecount[7].CLK
clk => linecount[6].CLK
clk => linecount[5].CLK
clk => linecount[4].CLK
clk => linecount[3].CLK
clk => linecount[2].CLK
clk => linecount[1].CLK
clk => linecount[0].CLK
clk => Y_data_out[9].CLK
clk => Y_data_out[8].CLK
clk => Y_data_out[7].CLK
clk => Y_data_out[6].CLK
clk => Y_data_out[5].CLK
clk => Y_data_out[4].CLK
clk => Y_data_out[3].CLK
clk => Y_data_out[2].CLK
clk => Y_data_out[1].CLK
clk => Y_data_out[0].CLK
clk => C_data_out[9].CLK
clk => C_data_out[8].CLK
clk => C_data_out[7].CLK
clk => C_data_out[6].CLK
clk => C_data_out[5].CLK
clk => C_data_out[4].CLK
clk => C_data_out[3].CLK
clk => C_data_out[2].CLK
clk => C_data_out[1].CLK
clk => C_data_out[0].CLK
clk => Y_crc[17].CLK
clk => Y_crc[16].CLK
clk => Y_crc[15].CLK
clk => Y_crc[14].CLK
clk => Y_crc[13].CLK
clk => Y_crc[12].CLK
clk => Y_crc[11].CLK
clk => Y_crc[10].CLK
clk => Y_crc[9].CLK
clk => Y_crc[8].CLK
clk => Y_crc[7].CLK
clk => Y_crc[6].CLK
clk => Y_crc[5].CLK
clk => Y_crc[4].CLK
clk => Y_crc[3].CLK
clk => Y_crc[2].CLK
clk => Y_crc[1].CLK
clk => Y_crc[0].CLK
clk => C_crc[17].CLK
clk => C_crc[16].CLK
clk => C_crc[15].CLK
clk => C_crc[14].CLK
clk => C_crc[13].CLK
clk => C_crc[12].CLK
clk => C_crc[11].CLK
clk => C_crc[10].CLK
clk => C_crc[9].CLK
clk => C_crc[8].CLK
clk => C_crc[7].CLK
clk => C_crc[6].CLK
clk => C_crc[5].CLK
clk => C_crc[4].CLK
clk => C_crc[3].CLK
clk => C_crc[2].CLK
clk => C_crc[1].CLK
clk => C_crc[0].CLK
clk => V.CLK
clk => F.CLK
clk => H.CLK
clk => Y_data[9]~reg0.CLK
clk => Y_data[8]~reg0.CLK
clk => Y_data[7]~reg0.CLK
clk => Y_data[6]~reg0.CLK
clk => Y_data[5]~reg0.CLK
clk => Y_data[4]~reg0.CLK
clk => Y_data[3]~reg0.CLK
clk => Y_data[2]~reg0.CLK
clk => Y_data[1]~reg0.CLK
clk => Y_data[0]~reg0.CLK
clk => C_data[9]~reg0.CLK
clk => C_data[8]~reg0.CLK
clk => C_data[7]~reg0.CLK
clk => C_data[6]~reg0.CLK
clk => C_data[5]~reg0.CLK
clk => C_data[4]~reg0.CLK
clk => C_data[3]~reg0.CLK
clk => C_data[2]~reg0.CLK
clk => C_data[1]~reg0.CLK
clk => C_data[0]~reg0.CLK
clk => samplecount[11].CLK
enable => Y_data_out[8].ACLR
enable => Y_data_out[7].ACLR
enable => Y_data_out[6].ACLR
enable => Y_data_out[5].ACLR
enable => Y_data_out[4].ACLR
enable => Y_data_out[3].ACLR
enable => Y_data_out[2].ACLR
enable => Y_data_out[1].ACLR
enable => Y_data_out[0].ACLR
enable => C_data_out[9].ACLR
enable => C_data_out[8].ACLR
enable => C_data_out[7].ACLR
enable => C_data_out[6].ACLR
enable => C_data_out[5].ACLR
enable => C_data_out[4].ACLR
enable => C_data_out[3].ACLR
enable => C_data_out[2].ACLR
enable => C_data_out[1].ACLR
enable => C_data_out[0].ACLR
enable => Y_crc[17].ACLR
enable => Y_crc[16].ACLR
enable => Y_crc[15].ACLR
enable => Y_crc[14].ACLR
enable => Y_crc[13].ACLR
enable => Y_crc[12].ACLR
enable => Y_crc[11].ACLR
enable => Y_crc[10].ACLR
enable => Y_crc[9].ACLR
enable => Y_crc[8].ACLR
enable => Y_crc[7].ACLR
enable => Y_crc[6].ACLR
enable => Y_crc[5].ACLR
enable => Y_crc[4].ACLR
enable => Y_crc[3].ACLR
enable => Y_crc[2].ACLR
enable => Y_crc[1].ACLR
enable => Y_crc[0].ACLR
enable => C_crc[17].ACLR
enable => C_crc[16].ACLR
enable => C_crc[15].ACLR
enable => C_crc[14].ACLR
enable => C_crc[13].ACLR
enable => C_crc[12].ACLR
enable => C_crc[11].ACLR
enable => C_crc[10].ACLR
enable => C_crc[9].ACLR
enable => C_crc[8].ACLR
enable => C_crc[7].ACLR
enable => C_crc[6].ACLR
enable => C_crc[5].ACLR
enable => C_crc[4].ACLR
enable => C_crc[3].ACLR
enable => C_crc[2].ACLR
enable => C_crc[1].ACLR
enable => C_crc[0].ACLR
enable => samplecount[10].PRESET
enable => Y_data_out[9].ACLR
enable => samplecount[9].PRESET
enable => samplecount[8].PRESET
enable => samplecount[7].PRESET
enable => samplecount[6].ACLR
enable => samplecount[5].ACLR
enable => samplecount[4].ACLR
enable => samplecount[3].ACLR
enable => samplecount[2].ACLR
enable => samplecount[1].ACLR
enable => samplecount[0].ACLR
enable => linecount[10].ACLR
enable => linecount[9].ACLR
enable => linecount[8].ACLR
enable => linecount[7].ACLR
enable => linecount[6].ACLR
enable => linecount[5].ACLR
enable => linecount[4].ACLR
enable => linecount[3].ACLR
enable => linecount[2].ACLR
enable => linecount[1].ACLR
enable => linecount[0].PRESET
enable => samplecount[11].ACLR
enable => F.PRESET
enable => V.PRESET
enable => H.ENA
Y_data[0] <= Y_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[1] <= Y_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[2] <= Y_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[3] <= Y_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[4] <= Y_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[5] <= Y_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[6] <= Y_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[7] <= Y_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[8] <= Y_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_data[9] <= Y_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[0] <= C_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[1] <= C_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[2] <= C_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[3] <= C_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[4] <= C_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[5] <= C_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[6] <= C_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[7] <= C_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[8] <= C_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_data[9] <= C_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7A
txclk => scram20_top:scram20_top_inst.txclk
tx_reset => scram20_top:scram20_top_inst.reset
tx_oe => scram20_top:scram20_top_inst.tx_oe
tx_bypass => scram20_top:scram20_top_inst.bypass
tx_ten_twenty => scram20_top:scram20_top_inst.ten_twenty
trs_filt_lower10 => scram20_top:scram20_top_inst.trs_filt_lower10
trs_filt_upper10 => scram20_top:scram20_top_inst.trs_filt_upper10
txdata_in[19] => scram20_top:scram20_top_inst.txdata_in[19]
txdata_in[18] => scram20_top:scram20_top_inst.txdata_in[18]
txdata_in[17] => scram20_top:scram20_top_inst.txdata_in[17]
txdata_in[16] => scram20_top:scram20_top_inst.txdata_in[16]
txdata_in[15] => scram20_top:scram20_top_inst.txdata_in[15]
txdata_in[14] => scram20_top:scram20_top_inst.txdata_in[14]
txdata_in[13] => scram20_top:scram20_top_inst.txdata_in[13]
txdata_in[12] => scram20_top:scram20_top_inst.txdata_in[12]
txdata_in[11] => scram20_top:scram20_top_inst.txdata_in[11]
txdata_in[10] => scram20_top:scram20_top_inst.txdata_in[10]
txdata_in[9] => scram20_top:scram20_top_inst.txdata_in[9]
txdata_in[8] => scram20_top:scram20_top_inst.txdata_in[8]
txdata_in[7] => scram20_top:scram20_top_inst.txdata_in[7]
txdata_in[6] => scram20_top:scram20_top_inst.txdata_in[6]
txdata_in[5] => scram20_top:scram20_top_inst.txdata_in[5]
txdata_in[4] => scram20_top:scram20_top_inst.txdata_in[4]
txdata_in[3] => scram20_top:scram20_top_inst.txdata_in[3]
txdata_in[2] => scram20_top:scram20_top_inst.txdata_in[2]
txdata_in[1] => scram20_top:scram20_top_inst.txdata_in[1]
txdata_in[0] => scram20_top:scram20_top_inst.txdata_in[0]
trs_det <= scram20_top:scram20_top_inst.trs_det
txdata_out[9] <= scram20_top:scram20_top_inst.txdata_out[9]
txdata_out[8] <= scram20_top:scram20_top_inst.txdata_out[8]
txdata_out[7] <= scram20_top:scram20_top_inst.txdata_out[7]
txdata_out[6] <= scram20_top:scram20_top_inst.txdata_out[6]
txdata_out[5] <= scram20_top:scram20_top_inst.txdata_out[5]
txdata_out[4] <= scram20_top:scram20_top_inst.txdata_out[4]
txdata_out[3] <= scram20_top:scram20_top_inst.txdata_out[3]
txdata_out[2] <= scram20_top:scram20_top_inst.txdata_out[2]
txdata_out[1] <= scram20_top:scram20_top_inst.txdata_out[1]
txdata_out[0] <= scram20_top:scram20_top_inst.txdata_out[0]
rxclk => dscram20_top:dscram20_top_inst.rxclk
rx_reset => dscram20_top:dscram20_top_inst.reset
rx_oe => dscram20_top:dscram20_top_inst.rx_oe
rx_bypass => dscram20_top:dscram20_top_inst.bypass
rx_ten_twenty => dscram20_top:dscram20_top_inst.ten_twenty
sync_en => dscram20_top:dscram20_top_inst.sync_en
rxdata_in[9] => dscram20_top:dscram20_top_inst.rxdata_in[9]
rxdata_in[8] => dscram20_top:dscram20_top_inst.rxdata_in[8]
rxdata_in[7] => dscram20_top:dscram20_top_inst.rxdata_in[7]
rxdata_in[6] => dscram20_top:dscram20_top_inst.rxdata_in[6]
rxdata_in[5] => dscram20_top:dscram20_top_inst.rxdata_in[5]
rxdata_in[4] => dscram20_top:dscram20_top_inst.rxdata_in[4]
rxdata_in[3] => dscram20_top:dscram20_top_inst.rxdata_in[3]
rxdata_in[2] => dscram20_top:dscram20_top_inst.rxdata_in[2]
rxdata_in[1] => dscram20_top:dscram20_top_inst.rxdata_in[1]
rxdata_in[0] => dscram20_top:dscram20_top_inst.rxdata_in[0]
rxdata_out[19] <= dscram20_top:dscram20_top_inst.rxdata_out[19]
rxdata_out[18] <= dscram20_top:dscram20_top_inst.rxdata_out[18]
rxdata_out[17] <= dscram20_top:dscram20_top_inst.rxdata_out[17]
rxdata_out[16] <= dscram20_top:dscram20_top_inst.rxdata_out[16]
rxdata_out[15] <= dscram20_top:dscram20_top_inst.rxdata_out[15]
rxdata_out[14] <= dscram20_top:dscram20_top_inst.rxdata_out[14]
rxdata_out[13] <= dscram20_top:dscram20_top_inst.rxdata_out[13]
rxdata_out[12] <= dscram20_top:dscram20_top_inst.rxdata_out[12]
rxdata_out[11] <= dscram20_top:dscram20_top_inst.rxdata_out[11]
rxdata_out[10] <= dscram20_top:dscram20_top_inst.rxdata_out[10]
rxdata_out[9] <= dscram20_top:dscram20_top_inst.rxdata_out[9]
rxdata_out[8] <= dscram20_top:dscram20_top_inst.rxdata_out[8]
rxdata_out[7] <= dscram20_top:dscram20_top_inst.rxdata_out[7]
rxdata_out[6] <= dscram20_top:dscram20_top_inst.rxdata_out[6]
rxdata_out[5] <= dscram20_top:dscram20_top_inst.rxdata_out[5]
rxdata_out[4] <= dscram20_top:dscram20_top_inst.rxdata_out[4]
rxdata_out[3] <= dscram20_top:dscram20_top_inst.rxdata_out[3]
rxdata_out[2] <= dscram20_top:dscram20_top_inst.rxdata_out[2]
rxdata_out[1] <= dscram20_top:dscram20_top_inst.rxdata_out[1]
rxdata_out[0] <= dscram20_top:dscram20_top_inst.rxdata_out[0]
sync_err <= dscram20_top:dscram20_top_inst.sync_err
h_sync <= dscram20_top:dscram20_top_inst.h_sync


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst
txclk => bypass_int.CLK
txclk => ten_twenty_sync.CLK
txclk => trs_filt_upper10_int1.CLK
txclk => trs_filt_upper10_int2.CLK
txclk => trs_filt_upper10_int3.CLK
txclk => trs_filt_upper10_int4.CLK
txclk => trs_filt_lower10_int1.CLK
txclk => trs_filt_lower10_int2.CLK
txclk => trs_filt_lower10_int3.CLK
txclk => trs_filt_lower10_int4.CLK
txclk => txd_in_int1[0].CLK
txclk => txd_in_int1[1].CLK
txclk => txd_in_int1[2].CLK
txclk => txd_in_int1[3].CLK
txclk => txd_in_int1[4].CLK
txclk => txd_in_int1[5].CLK
txclk => txd_in_int1[6].CLK
txclk => txd_in_int1[7].CLK
txclk => txd_in_int1[8].CLK
txclk => txd_in_int1[9].CLK
txclk => txd_in_int1[10].CLK
txclk => txd_in_int1[11].CLK
txclk => txd_in_int1[12].CLK
txclk => txd_in_int1[13].CLK
txclk => txd_in_int1[14].CLK
txclk => txd_in_int1[15].CLK
txclk => txd_in_int1[16].CLK
txclk => txd_in_int1[17].CLK
txclk => txd_in_int1[18].CLK
txclk => txd_in_int1[19].CLK
txclk => txd_in_int2[0].CLK
txclk => txd_in_int2[1].CLK
txclk => txd_in_int2[2].CLK
txclk => txd_in_int2[3].CLK
txclk => txd_in_int2[4].CLK
txclk => txd_in_int2[5].CLK
txclk => txd_in_int2[6].CLK
txclk => txd_in_int2[7].CLK
txclk => txd_in_int2[8].CLK
txclk => txd_in_int2[9].CLK
txclk => txd_in_int2[10].CLK
txclk => txd_in_int2[11].CLK
txclk => txd_in_int2[12].CLK
txclk => txd_in_int2[13].CLK
txclk => txd_in_int2[14].CLK
txclk => txd_in_int2[15].CLK
txclk => txd_in_int2[16].CLK
txclk => txd_in_int2[17].CLK
txclk => txd_in_int2[18].CLK
txclk => txd_in_int2[19].CLK
txclk => txd_in_int3[0].CLK
txclk => txd_in_int3[1].CLK
txclk => txd_in_int3[2].CLK
txclk => txd_in_int3[3].CLK
txclk => txd_in_int3[4].CLK
txclk => txd_in_int3[5].CLK
txclk => txd_in_int3[6].CLK
txclk => txd_in_int3[7].CLK
txclk => txd_in_int3[8].CLK
txclk => txd_in_int3[9].CLK
txclk => txd_in_int3[10].CLK
txclk => txd_in_int3[11].CLK
txclk => txd_in_int3[12].CLK
txclk => txd_in_int3[13].CLK
txclk => txd_in_int3[14].CLK
txclk => txd_in_int3[15].CLK
txclk => txd_in_int3[16].CLK
txclk => txd_in_int3[17].CLK
txclk => txd_in_int3[18].CLK
txclk => txd_in_int3[19].CLK
txclk => txd_in_int4[0].CLK
txclk => txd_in_int4[1].CLK
txclk => txd_in_int4[2].CLK
txclk => txd_in_int4[3].CLK
txclk => txd_in_int4[4].CLK
txclk => txd_in_int4[5].CLK
txclk => txd_in_int4[6].CLK
txclk => txd_in_int4[7].CLK
txclk => txd_in_int4[8].CLK
txclk => txd_in_int4[9].CLK
txclk => txd_in_int4[10].CLK
txclk => txd_in_int4[11].CLK
txclk => txd_in_int4[12].CLK
txclk => txd_in_int4[13].CLK
txclk => txd_in_int4[14].CLK
txclk => txd_in_int4[15].CLK
txclk => txd_in_int4[16].CLK
txclk => txd_in_int4[17].CLK
txclk => txd_in_int4[18].CLK
txclk => txd_in_int4[19].CLK
txclk => decode_normal.CLK
txclk => altera_ddr_output11:altera_ddr_output_inst.outclock
txclk => scram20:scram20_inst.txclk
txclk => altera_ddr_input22:altera_ddr_input_inst.inclock
txclk => reset_sync.CLK
reset => reset_sync.DATAIN
tx_oe => altera_ddr_output11:altera_ddr_output_inst.oe
bypass => bypass_int.DATAIN
ten_twenty => ten_twenty_sync.DATAIN
trs_filt_lower10 => altera_ddr_input22:altera_ddr_input_inst.datain[1]
trs_filt_upper10 => altera_ddr_input22:altera_ddr_input_inst.datain[0]
txdata_in[19] => altera_ddr_input22:altera_ddr_input_inst.datain[2]
txdata_in[18] => altera_ddr_input22:altera_ddr_input_inst.datain[3]
txdata_in[17] => altera_ddr_input22:altera_ddr_input_inst.datain[4]
txdata_in[16] => altera_ddr_input22:altera_ddr_input_inst.datain[5]
txdata_in[15] => altera_ddr_input22:altera_ddr_input_inst.datain[6]
txdata_in[14] => altera_ddr_input22:altera_ddr_input_inst.datain[7]
txdata_in[13] => altera_ddr_input22:altera_ddr_input_inst.datain[8]
txdata_in[12] => altera_ddr_input22:altera_ddr_input_inst.datain[9]
txdata_in[11] => altera_ddr_input22:altera_ddr_input_inst.datain[10]
txdata_in[10] => altera_ddr_input22:altera_ddr_input_inst.datain[11]
txdata_in[9] => altera_ddr_input22:altera_ddr_input_inst.datain[12]
txdata_in[8] => altera_ddr_input22:altera_ddr_input_inst.datain[13]
txdata_in[7] => altera_ddr_input22:altera_ddr_input_inst.datain[14]
txdata_in[6] => altera_ddr_input22:altera_ddr_input_inst.datain[15]
txdata_in[5] => altera_ddr_input22:altera_ddr_input_inst.datain[16]
txdata_in[4] => altera_ddr_input22:altera_ddr_input_inst.datain[17]
txdata_in[3] => altera_ddr_input22:altera_ddr_input_inst.datain[18]
txdata_in[2] => altera_ddr_input22:altera_ddr_input_inst.datain[19]
txdata_in[1] => altera_ddr_input22:altera_ddr_input_inst.datain[20]
txdata_in[0] => altera_ddr_input22:altera_ddr_input_inst.datain[21]
trs_det <= altera_ddr_output11:altera_ddr_output_inst.dataout[0]
txdata_out[9] <= altera_ddr_output11:altera_ddr_output_inst.dataout[1]
txdata_out[8] <= altera_ddr_output11:altera_ddr_output_inst.dataout[2]
txdata_out[7] <= altera_ddr_output11:altera_ddr_output_inst.dataout[3]
txdata_out[6] <= altera_ddr_output11:altera_ddr_output_inst.dataout[4]
txdata_out[5] <= altera_ddr_output11:altera_ddr_output_inst.dataout[5]
txdata_out[4] <= altera_ddr_output11:altera_ddr_output_inst.dataout[6]
txdata_out[3] <= altera_ddr_output11:altera_ddr_output_inst.dataout[7]
txdata_out[2] <= altera_ddr_output11:altera_ddr_output_inst.dataout[8]
txdata_out[1] <= altera_ddr_output11:altera_ddr_output_inst.dataout[9]
txdata_out[0] <= altera_ddr_output11:altera_ddr_output_inst.dataout[10]


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst
datain[0] => altddio_in:altddio_in_component.datain[0]
datain[1] => altddio_in:altddio_in_component.datain[1]
datain[2] => altddio_in:altddio_in_component.datain[2]
datain[3] => altddio_in:altddio_in_component.datain[3]
datain[4] => altddio_in:altddio_in_component.datain[4]
datain[5] => altddio_in:altddio_in_component.datain[5]
datain[6] => altddio_in:altddio_in_component.datain[6]
datain[7] => altddio_in:altddio_in_component.datain[7]
datain[8] => altddio_in:altddio_in_component.datain[8]
datain[9] => altddio_in:altddio_in_component.datain[9]
datain[10] => altddio_in:altddio_in_component.datain[10]
datain[11] => altddio_in:altddio_in_component.datain[11]
datain[12] => altddio_in:altddio_in_component.datain[12]
datain[13] => altddio_in:altddio_in_component.datain[13]
datain[14] => altddio_in:altddio_in_component.datain[14]
datain[15] => altddio_in:altddio_in_component.datain[15]
datain[16] => altddio_in:altddio_in_component.datain[16]
datain[17] => altddio_in:altddio_in_component.datain[17]
datain[18] => altddio_in:altddio_in_component.datain[18]
datain[19] => altddio_in:altddio_in_component.datain[19]
datain[20] => altddio_in:altddio_in_component.datain[20]
datain[21] => altddio_in:altddio_in_component.datain[21]
inclock => altddio_in:altddio_in_component.inclock
dataout_h[0] <= altddio_in:altddio_in_component.dataout_h[0]
dataout_h[1] <= altddio_in:altddio_in_component.dataout_h[1]
dataout_h[2] <= altddio_in:altddio_in_component.dataout_h[2]
dataout_h[3] <= altddio_in:altddio_in_component.dataout_h[3]
dataout_h[4] <= altddio_in:altddio_in_component.dataout_h[4]
dataout_h[5] <= altddio_in:altddio_in_component.dataout_h[5]
dataout_h[6] <= altddio_in:altddio_in_component.dataout_h[6]
dataout_h[7] <= altddio_in:altddio_in_component.dataout_h[7]
dataout_h[8] <= altddio_in:altddio_in_component.dataout_h[8]
dataout_h[9] <= altddio_in:altddio_in_component.dataout_h[9]
dataout_h[10] <= altddio_in:altddio_in_component.dataout_h[10]
dataout_h[11] <= altddio_in:altddio_in_component.dataout_h[11]
dataout_h[12] <= altddio_in:altddio_in_component.dataout_h[12]
dataout_h[13] <= altddio_in:altddio_in_component.dataout_h[13]
dataout_h[14] <= altddio_in:altddio_in_component.dataout_h[14]
dataout_h[15] <= altddio_in:altddio_in_component.dataout_h[15]
dataout_h[16] <= altddio_in:altddio_in_component.dataout_h[16]
dataout_h[17] <= altddio_in:altddio_in_component.dataout_h[17]
dataout_h[18] <= altddio_in:altddio_in_component.dataout_h[18]
dataout_h[19] <= altddio_in:altddio_in_component.dataout_h[19]
dataout_h[20] <= altddio_in:altddio_in_component.dataout_h[20]
dataout_h[21] <= altddio_in:altddio_in_component.dataout_h[21]
dataout_l[0] <= altddio_in:altddio_in_component.dataout_l[0]
dataout_l[1] <= altddio_in:altddio_in_component.dataout_l[1]
dataout_l[2] <= altddio_in:altddio_in_component.dataout_l[2]
dataout_l[3] <= altddio_in:altddio_in_component.dataout_l[3]
dataout_l[4] <= altddio_in:altddio_in_component.dataout_l[4]
dataout_l[5] <= altddio_in:altddio_in_component.dataout_l[5]
dataout_l[6] <= altddio_in:altddio_in_component.dataout_l[6]
dataout_l[7] <= altddio_in:altddio_in_component.dataout_l[7]
dataout_l[8] <= altddio_in:altddio_in_component.dataout_l[8]
dataout_l[9] <= altddio_in:altddio_in_component.dataout_l[9]
dataout_l[10] <= altddio_in:altddio_in_component.dataout_l[10]
dataout_l[11] <= altddio_in:altddio_in_component.dataout_l[11]
dataout_l[12] <= altddio_in:altddio_in_component.dataout_l[12]
dataout_l[13] <= altddio_in:altddio_in_component.dataout_l[13]
dataout_l[14] <= altddio_in:altddio_in_component.dataout_l[14]
dataout_l[15] <= altddio_in:altddio_in_component.dataout_l[15]
dataout_l[16] <= altddio_in:altddio_in_component.dataout_l[16]
dataout_l[17] <= altddio_in:altddio_in_component.dataout_l[17]
dataout_l[18] <= altddio_in:altddio_in_component.dataout_l[18]
dataout_l[19] <= altddio_in:altddio_in_component.dataout_l[19]
dataout_l[20] <= altddio_in:altddio_in_component.dataout_l[20]
dataout_l[21] <= altddio_in:altddio_in_component.dataout_l[21]


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component
datain[0] => cyclone_ddio_in:ddio_in[0].padio
datain[1] => cyclone_ddio_in:ddio_in[1].padio
datain[2] => cyclone_ddio_in:ddio_in[2].padio
datain[3] => cyclone_ddio_in:ddio_in[3].padio
datain[4] => cyclone_ddio_in:ddio_in[4].padio
datain[5] => cyclone_ddio_in:ddio_in[5].padio
datain[6] => cyclone_ddio_in:ddio_in[6].padio
datain[7] => cyclone_ddio_in:ddio_in[7].padio
datain[8] => cyclone_ddio_in:ddio_in[8].padio
datain[9] => cyclone_ddio_in:ddio_in[9].padio
datain[10] => cyclone_ddio_in:ddio_in[10].padio
datain[11] => cyclone_ddio_in:ddio_in[11].padio
datain[12] => cyclone_ddio_in:ddio_in[12].padio
datain[13] => cyclone_ddio_in:ddio_in[13].padio
datain[14] => cyclone_ddio_in:ddio_in[14].padio
datain[15] => cyclone_ddio_in:ddio_in[15].padio
datain[16] => cyclone_ddio_in:ddio_in[16].padio
datain[17] => cyclone_ddio_in:ddio_in[17].padio
datain[18] => cyclone_ddio_in:ddio_in[18].padio
datain[19] => cyclone_ddio_in:ddio_in[19].padio
datain[20] => cyclone_ddio_in:ddio_in[20].padio
datain[21] => cyclone_ddio_in:ddio_in[21].padio
inclock => input_cell_H[21].CLK
inclock => input_cell_H[20].CLK
inclock => input_cell_H[19].CLK
inclock => input_cell_H[18].CLK
inclock => input_cell_H[17].CLK
inclock => input_cell_H[16].CLK
inclock => input_cell_H[15].CLK
inclock => input_cell_H[14].CLK
inclock => input_cell_H[13].CLK
inclock => input_cell_H[12].CLK
inclock => input_cell_H[11].CLK
inclock => input_cell_H[10].CLK
inclock => input_cell_H[9].CLK
inclock => input_cell_H[8].CLK
inclock => input_cell_H[7].CLK
inclock => input_cell_H[6].CLK
inclock => input_cell_H[5].CLK
inclock => input_cell_H[4].CLK
inclock => input_cell_H[3].CLK
inclock => input_cell_H[2].CLK
inclock => input_cell_H[1].CLK
inclock => input_cell_H[0].CLK
inclock => input_latch_L[21].CLK
inclock => input_latch_L[20].CLK
inclock => input_latch_L[19].CLK
inclock => input_latch_L[18].CLK
inclock => input_latch_L[17].CLK
inclock => input_latch_L[16].CLK
inclock => input_latch_L[15].CLK
inclock => input_latch_L[14].CLK
inclock => input_latch_L[13].CLK
inclock => input_latch_L[12].CLK
inclock => input_latch_L[11].CLK
inclock => input_latch_L[10].CLK
inclock => input_latch_L[9].CLK
inclock => input_latch_L[8].CLK
inclock => input_latch_L[7].CLK
inclock => input_latch_L[6].CLK
inclock => input_latch_L[5].CLK
inclock => input_latch_L[4].CLK
inclock => input_latch_L[3].CLK
inclock => input_latch_L[2].CLK
inclock => input_latch_L[1].CLK
inclock => input_latch_L[0].CLK
inclocken => input_cell_H[21].ENA
inclocken => input_cell_H[20].ENA
inclocken => input_cell_H[19].ENA
inclocken => input_cell_H[18].ENA
inclocken => input_cell_H[17].ENA
inclocken => input_cell_H[16].ENA
inclocken => input_cell_H[15].ENA
inclocken => input_cell_H[14].ENA
inclocken => input_cell_H[13].ENA
inclocken => input_cell_H[12].ENA
inclocken => input_cell_H[11].ENA
inclocken => input_cell_H[10].ENA
inclocken => input_cell_H[9].ENA
inclocken => input_cell_H[8].ENA
inclocken => input_cell_H[7].ENA
inclocken => input_cell_H[6].ENA
inclocken => input_cell_H[5].ENA
inclocken => input_cell_H[4].ENA
inclocken => input_cell_H[3].ENA
inclocken => input_cell_H[2].ENA
inclocken => input_cell_H[1].ENA
inclocken => input_cell_H[0].ENA
inclocken => input_cell_L[21].ENA
inclocken => input_cell_L[20].ENA
inclocken => input_cell_L[19].ENA
inclocken => input_cell_L[18].ENA
inclocken => input_cell_L[17].ENA
inclocken => input_cell_L[16].ENA
inclocken => input_cell_L[15].ENA
inclocken => input_cell_L[14].ENA
inclocken => input_cell_L[13].ENA
inclocken => input_cell_L[12].ENA
inclocken => input_cell_L[11].ENA
inclocken => input_cell_L[10].ENA
inclocken => input_cell_L[9].ENA
inclocken => input_cell_L[8].ENA
inclocken => input_cell_L[7].ENA
inclocken => input_cell_L[6].ENA
inclocken => input_cell_L[5].ENA
inclocken => input_cell_L[4].ENA
inclocken => input_cell_L[3].ENA
inclocken => input_cell_L[2].ENA
inclocken => input_cell_L[1].ENA
inclocken => input_cell_L[0].ENA
inclocken => input_latch_L[21].ENA
inclocken => input_latch_L[20].ENA
inclocken => input_latch_L[19].ENA
inclocken => input_latch_L[18].ENA
inclocken => input_latch_L[17].ENA
inclocken => input_latch_L[16].ENA
inclocken => input_latch_L[15].ENA
inclocken => input_latch_L[14].ENA
inclocken => input_latch_L[13].ENA
inclocken => input_latch_L[12].ENA
inclocken => input_latch_L[11].ENA
inclocken => input_latch_L[10].ENA
inclocken => input_latch_L[9].ENA
inclocken => input_latch_L[8].ENA
inclocken => input_latch_L[7].ENA
inclocken => input_latch_L[6].ENA
inclocken => input_latch_L[5].ENA
inclocken => input_latch_L[4].ENA
inclocken => input_latch_L[3].ENA
inclocken => input_latch_L[2].ENA
inclocken => input_latch_L[1].ENA
inclocken => input_latch_L[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
dataout_h[0] <= input_cell_H[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_H[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_H[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_H[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= input_cell_H[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[5] <= input_cell_H[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[6] <= input_cell_H[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[7] <= input_cell_H[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[8] <= input_cell_H[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[9] <= input_cell_H[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[10] <= input_cell_H[10].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[11] <= input_cell_H[11].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[12] <= input_cell_H[12].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[13] <= input_cell_H[13].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[14] <= input_cell_H[14].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[15] <= input_cell_H[15].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[16] <= input_cell_H[16].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[17] <= input_cell_H[17].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[18] <= input_cell_H[18].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[19] <= input_cell_H[19].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[20] <= input_cell_H[20].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[21] <= input_cell_H[21].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_L[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_L[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_L[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_L[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_L[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[5] <= input_latch_L[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[6] <= input_latch_L[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[7] <= input_latch_L[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[8] <= input_latch_L[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[9] <= input_latch_L[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[10] <= input_latch_L[10].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[11] <= input_latch_L[11].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[12] <= input_latch_L[12].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[13] <= input_latch_L[13].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[14] <= input_latch_L[14].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[15] <= input_latch_L[15].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[16] <= input_latch_L[16].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[17] <= input_latch_L[17].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[18] <= input_latch_L[18].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[19] <= input_latch_L[19].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[20] <= input_latch_L[20].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[21] <= input_latch_L[21].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[21]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[20]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[19]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[18]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[17]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[16]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[15]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[14]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[13]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[12]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[11]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[10]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[9]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[8]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[7]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[6]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[5]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[4]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[3]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[2]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[1]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[0]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|scram20:scram20_inst
txclk => A[1].CLK
txclk => A[2].CLK
txclk => A[3].CLK
txclk => A[4].CLK
txclk => A[5].CLK
txclk => A[6].CLK
txclk => A[7].CLK
txclk => A[8].CLK
txclk => A[9].CLK
txclk => A[10].CLK
txclk => A[11].CLK
txclk => A[12].CLK
txclk => A[13].CLK
txclk => A[14].CLK
txclk => A[15].CLK
txclk => A[16].CLK
txclk => A[17].CLK
txclk => A[18].CLK
txclk => A[19].CLK
txclk => trs_filtl_lower10.CLK
txclk => trs_filtl_upper10.CLK
txclk => bypassl.CLK
txclk => trs_lower10.CLK
txclk => trs_upper10.CLK
txclk => S[0].CLK
txclk => S[1].CLK
txclk => S[2].CLK
txclk => S[3].CLK
txclk => S[4].CLK
txclk => S[5].CLK
txclk => S[6].CLK
txclk => S[7].CLK
txclk => S[8].CLK
txclk => S[9].CLK
txclk => S[10].CLK
txclk => S[11].CLK
txclk => S[12].CLK
txclk => S[13].CLK
txclk => S[14].CLK
txclk => S[15].CLK
txclk => S[16].CLK
txclk => S[17].CLK
txclk => S[18].CLK
txclk => S[19].CLK
txclk => N2[0].CLK
txclk => N2[1].CLK
txclk => N2[2].CLK
txclk => N2[3].CLK
txclk => N2[4].CLK
txclk => N2[5].CLK
txclk => N2[6].CLK
txclk => N2[7].CLK
txclk => N2[8].CLK
txclk => N2[9].CLK
txclk => N2[10].CLK
txclk => N2[11].CLK
txclk => N2[12].CLK
txclk => N2[13].CLK
txclk => N2[14].CLK
txclk => N2[15].CLK
txclk => N2[16].CLK
txclk => N2[17].CLK
txclk => N2[18].CLK
txclk => N2[19].CLK
txclk => N[0].CLK
txclk => N[1].CLK
txclk => N[2].CLK
txclk => N[3].CLK
txclk => N[4].CLK
txclk => N[5].CLK
txclk => N[6].CLK
txclk => N[7].CLK
txclk => N[8].CLK
txclk => N[9].CLK
txclk => N[10].CLK
txclk => N[11].CLK
txclk => N[12].CLK
txclk => N[13].CLK
txclk => N[14].CLK
txclk => N[15].CLK
txclk => N[16].CLK
txclk => N[17].CLK
txclk => N[18].CLK
txclk => N[19].CLK
txclk => dout[0].CLK
txclk => dout[1].CLK
txclk => dout[2].CLK
txclk => dout[3].CLK
txclk => dout[4].CLK
txclk => dout[5].CLK
txclk => dout[6].CLK
txclk => dout[7].CLK
txclk => dout[8].CLK
txclk => dout[9].CLK
txclk => dout[10].CLK
txclk => dout[11].CLK
txclk => dout[12].CLK
txclk => dout[13].CLK
txclk => dout[14].CLK
txclk => dout[15].CLK
txclk => dout[16].CLK
txclk => dout[17].CLK
txclk => dout[18].CLK
txclk => dout[19].CLK
txclk => A[0].CLK
reset => A[1].ACLR
reset => A[2].ACLR
reset => A[3].ACLR
reset => A[4].ACLR
reset => A[5].ACLR
reset => A[6].ACLR
reset => A[7].ACLR
reset => A[8].ACLR
reset => A[9].ACLR
reset => A[10].ACLR
reset => A[11].ACLR
reset => A[12].ACLR
reset => A[13].ACLR
reset => A[14].ACLR
reset => A[15].ACLR
reset => A[16].ACLR
reset => A[17].ACLR
reset => A[18].ACLR
reset => A[19].ACLR
reset => trs_filtl_lower10.ACLR
reset => trs_filtl_upper10.ACLR
reset => bypassl.ACLR
reset => trs_lower10.ACLR
reset => trs_upper10.ACLR
reset => S[0].ACLR
reset => S[1].ACLR
reset => S[2].ACLR
reset => S[3].ACLR
reset => S[4].ACLR
reset => S[5].ACLR
reset => S[6].ACLR
reset => S[7].ACLR
reset => S[8].ACLR
reset => S[9].ACLR
reset => S[10].ACLR
reset => S[11].ACLR
reset => S[12].ACLR
reset => S[13].ACLR
reset => S[14].ACLR
reset => S[15].ACLR
reset => S[16].ACLR
reset => S[17].ACLR
reset => S[18].ACLR
reset => S[19].ACLR
reset => N2[0].ACLR
reset => N2[1].ACLR
reset => N2[2].ACLR
reset => N2[3].ACLR
reset => N2[4].ACLR
reset => N2[5].ACLR
reset => N2[6].ACLR
reset => N2[7].ACLR
reset => N2[8].ACLR
reset => N2[9].ACLR
reset => N2[10].ACLR
reset => N2[11].ACLR
reset => N2[12].ACLR
reset => N2[13].ACLR
reset => N2[14].ACLR
reset => N2[15].ACLR
reset => N2[16].ACLR
reset => N2[17].ACLR
reset => N2[18].ACLR
reset => N2[19].ACLR
reset => N[0].ACLR
reset => N[1].ACLR
reset => N[2].ACLR
reset => N[3].ACLR
reset => N[4].ACLR
reset => N[5].ACLR
reset => N[6].ACLR
reset => N[7].ACLR
reset => N[8].ACLR
reset => N[9].ACLR
reset => N[10].ACLR
reset => N[11].ACLR
reset => N[12].ACLR
reset => N[13].ACLR
reset => N[14].ACLR
reset => N[15].ACLR
reset => N[16].ACLR
reset => N[17].ACLR
reset => N[18].ACLR
reset => N[19].ACLR
reset => dout[0].ACLR
reset => dout[1].ACLR
reset => dout[2].ACLR
reset => dout[3].ACLR
reset => dout[4].ACLR
reset => dout[5].ACLR
reset => dout[6].ACLR
reset => dout[7].ACLR
reset => dout[8].ACLR
reset => dout[9].ACLR
reset => dout[10].ACLR
reset => dout[11].ACLR
reset => dout[12].ACLR
reset => dout[13].ACLR
reset => dout[14].ACLR
reset => dout[15].ACLR
reset => dout[16].ACLR
reset => dout[17].ACLR
reset => dout[18].ACLR
reset => dout[19].ACLR
reset => A[0].ACLR
trs_filt_lower10 => trs_filtl_lower10.DATAIN
trs_filt_upper10 => trs_filtl_upper10.DATAIN
bypass => bypassl.DATAIN
txd_in[19] => A[19].DATAIN
txd_in[18] => A[18].DATAIN
txd_in[17] => A[17].DATAIN
txd_in[16] => A[16].DATAIN
txd_in[15] => A[15].DATAIN
txd_in[14] => A[14].DATAIN
txd_in[13] => A[13].DATAIN
txd_in[12] => A[12].DATAIN
txd_in[11] => A[11].DATAIN
txd_in[10] => A[10].DATAIN
txd_in[9] => A[9].DATAIN
txd_in[8] => A[8].DATAIN
txd_in[7] => A[7].DATAIN
txd_in[6] => A[6].DATAIN
txd_in[5] => A[5].DATAIN
txd_in[4] => A[4].DATAIN
txd_in[3] => A[3].DATAIN
txd_in[2] => A[2].DATAIN
txd_in[1] => A[1].DATAIN
txd_in[0] => A[0].DATAIN
trs_out_lower10 <= trs_lower10.DB_MAX_OUTPUT_PORT_TYPE
trs_out_upper10 <= trs_upper10.DB_MAX_OUTPUT_PORT_TYPE
txd_out[19] <= dout[19].DB_MAX_OUTPUT_PORT_TYPE
txd_out[18] <= dout[18].DB_MAX_OUTPUT_PORT_TYPE
txd_out[17] <= dout[17].DB_MAX_OUTPUT_PORT_TYPE
txd_out[16] <= dout[16].DB_MAX_OUTPUT_PORT_TYPE
txd_out[15] <= dout[15].DB_MAX_OUTPUT_PORT_TYPE
txd_out[14] <= dout[14].DB_MAX_OUTPUT_PORT_TYPE
txd_out[13] <= dout[13].DB_MAX_OUTPUT_PORT_TYPE
txd_out[12] <= dout[12].DB_MAX_OUTPUT_PORT_TYPE
txd_out[11] <= dout[11].DB_MAX_OUTPUT_PORT_TYPE
txd_out[10] <= dout[10].DB_MAX_OUTPUT_PORT_TYPE
txd_out[9] <= dout[9].DB_MAX_OUTPUT_PORT_TYPE
txd_out[8] <= dout[8].DB_MAX_OUTPUT_PORT_TYPE
txd_out[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
txd_out[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
txd_out[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
txd_out[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
txd_out[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
txd_out[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
txd_out[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
txd_out[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst
datain_h[0] => altddio_out:altddio_out_component.datain_h[0]
datain_h[1] => altddio_out:altddio_out_component.datain_h[1]
datain_h[2] => altddio_out:altddio_out_component.datain_h[2]
datain_h[3] => altddio_out:altddio_out_component.datain_h[3]
datain_h[4] => altddio_out:altddio_out_component.datain_h[4]
datain_h[5] => altddio_out:altddio_out_component.datain_h[5]
datain_h[6] => altddio_out:altddio_out_component.datain_h[6]
datain_h[7] => altddio_out:altddio_out_component.datain_h[7]
datain_h[8] => altddio_out:altddio_out_component.datain_h[8]
datain_h[9] => altddio_out:altddio_out_component.datain_h[9]
datain_h[10] => altddio_out:altddio_out_component.datain_h[10]
datain_l[0] => altddio_out:altddio_out_component.datain_l[0]
datain_l[1] => altddio_out:altddio_out_component.datain_l[1]
datain_l[2] => altddio_out:altddio_out_component.datain_l[2]
datain_l[3] => altddio_out:altddio_out_component.datain_l[3]
datain_l[4] => altddio_out:altddio_out_component.datain_l[4]
datain_l[5] => altddio_out:altddio_out_component.datain_l[5]
datain_l[6] => altddio_out:altddio_out_component.datain_l[6]
datain_l[7] => altddio_out:altddio_out_component.datain_l[7]
datain_l[8] => altddio_out:altddio_out_component.datain_l[8]
datain_l[9] => altddio_out:altddio_out_component.datain_l[9]
datain_l[10] => altddio_out:altddio_out_component.datain_l[10]
outclock => altddio_out:altddio_out_component.outclock
oe => altddio_out:altddio_out_component.oe
dataout[0] <= altddio_out:altddio_out_component.dataout[0]
dataout[1] <= altddio_out:altddio_out_component.dataout[1]
dataout[2] <= altddio_out:altddio_out_component.dataout[2]
dataout[3] <= altddio_out:altddio_out_component.dataout[3]
dataout[4] <= altddio_out:altddio_out_component.dataout[4]
dataout[5] <= altddio_out:altddio_out_component.dataout[5]
dataout[6] <= altddio_out:altddio_out_component.dataout[6]
dataout[7] <= altddio_out:altddio_out_component.dataout[7]
dataout[8] <= altddio_out:altddio_out_component.dataout[8]
dataout[9] <= altddio_out:altddio_out_component.dataout[9]
dataout[10] <= altddio_out:altddio_out_component.dataout[10]


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component
datain_h[0] => mux[0].DATAC
datain_h[1] => mux[1].DATAC
datain_h[2] => mux[2].DATAC
datain_h[3] => mux[3].DATAC
datain_h[4] => mux[4].DATAC
datain_h[5] => mux[5].DATAC
datain_h[6] => mux[6].DATAC
datain_h[7] => mux[7].DATAC
datain_h[8] => mux[8].DATAC
datain_h[9] => mux[9].DATAC
datain_h[10] => mux[10].DATAC
datain_l[0] => output_cell_L[0].DATAIN
datain_l[1] => output_cell_L[1].DATAIN
datain_l[2] => output_cell_L[2].DATAIN
datain_l[3] => output_cell_L[3].DATAIN
datain_l[4] => output_cell_L[4].DATAIN
datain_l[5] => output_cell_L[5].DATAIN
datain_l[6] => output_cell_L[6].DATAIN
datain_l[7] => output_cell_L[7].DATAIN
datain_l[8] => output_cell_L[8].DATAIN
datain_l[9] => output_cell_L[9].DATAIN
datain_l[10] => output_cell_L[10].DATAIN
outclock => mux[10].CLK
outclock => mux[10].DATAA
outclock => mux[9].CLK
outclock => mux[9].DATAA
outclock => mux[8].CLK
outclock => mux[8].DATAA
outclock => mux[7].CLK
outclock => mux[7].DATAA
outclock => mux[6].CLK
outclock => mux[6].DATAA
outclock => mux[5].CLK
outclock => mux[5].DATAA
outclock => mux[4].CLK
outclock => mux[4].DATAA
outclock => mux[3].CLK
outclock => mux[3].DATAA
outclock => mux[2].CLK
outclock => mux[2].DATAA
outclock => mux[1].CLK
outclock => mux[1].DATAA
outclock => mux[0].CLK
outclock => mux[0].DATAA
outclock => oe_cell_1.CLK
outclock => output_cell_L[10].CLK
outclock => output_cell_L[9].CLK
outclock => output_cell_L[8].CLK
outclock => output_cell_L[7].CLK
outclock => output_cell_L[6].CLK
outclock => output_cell_L[5].CLK
outclock => output_cell_L[4].CLK
outclock => output_cell_L[3].CLK
outclock => output_cell_L[2].CLK
outclock => output_cell_L[1].CLK
outclock => output_cell_L[0].CLK
outclocken => mux[10].ENA
outclocken => mux[9].ENA
outclocken => mux[8].ENA
outclocken => mux[7].ENA
outclocken => mux[6].ENA
outclocken => mux[5].ENA
outclocken => mux[4].ENA
outclocken => mux[3].ENA
outclocken => mux[2].ENA
outclocken => mux[1].ENA
outclocken => mux[0].ENA
outclocken => oe_cell_1.ENA
outclocken => output_cell_L[10].ENA
outclocken => output_cell_L[9].ENA
outclocken => output_cell_L[8].ENA
outclocken => output_cell_L[7].ENA
outclocken => output_cell_L[6].ENA
outclocken => output_cell_L[5].ENA
outclocken => output_cell_L[4].ENA
outclocken => output_cell_L[3].ENA
outclocken => output_cell_L[2].ENA
outclocken => output_cell_L[1].ENA
outclocken => output_cell_L[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => oe_cell_1.DATAIN
dataout[0] <= cyclone_ddio_out:ddio_out[0].padio
dataout[1] <= cyclone_ddio_out:ddio_out[1].padio
dataout[2] <= cyclone_ddio_out:ddio_out[2].padio
dataout[3] <= cyclone_ddio_out:ddio_out[3].padio
dataout[4] <= cyclone_ddio_out:ddio_out[4].padio
dataout[5] <= cyclone_ddio_out:ddio_out[5].padio
dataout[6] <= cyclone_ddio_out:ddio_out[6].padio
dataout[7] <= cyclone_ddio_out:ddio_out[7].padio
dataout[8] <= cyclone_ddio_out:ddio_out[8].padio
dataout[9] <= cyclone_ddio_out:ddio_out[9].padio
dataout[10] <= cyclone_ddio_out:ddio_out[10].padio


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[10]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[9]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[8]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[7]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[6]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[5]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[4]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[3]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[2]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[1]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[0]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst
rxclk => bypass_int.CLK
rxclk => ten_twenty_sync.CLK
rxclk => sync_en_int.CLK
rxclk => altera_ddr_output22:altera_ddr_output_inst22.outclock
rxclk => dscram20:dscram20_inst.rxclk
rxclk => altera_ddr_input10:altera_ddr_input_inst10.inclock
rxclk => reset_sync.CLK
reset => reset_sync.DATAIN
rx_oe => altera_ddr_output22:altera_ddr_output_inst22.oe
bypass => bypass_int.DATAIN
ten_twenty => ten_twenty_sync.DATAIN
sync_en => sync_en_int.DATAIN
rxdata_in[9] => altera_ddr_input10:altera_ddr_input_inst10.datain[0]
rxdata_in[8] => altera_ddr_input10:altera_ddr_input_inst10.datain[1]
rxdata_in[7] => altera_ddr_input10:altera_ddr_input_inst10.datain[2]
rxdata_in[6] => altera_ddr_input10:altera_ddr_input_inst10.datain[3]
rxdata_in[5] => altera_ddr_input10:altera_ddr_input_inst10.datain[4]
rxdata_in[4] => altera_ddr_input10:altera_ddr_input_inst10.datain[5]
rxdata_in[3] => altera_ddr_input10:altera_ddr_input_inst10.datain[6]
rxdata_in[2] => altera_ddr_input10:altera_ddr_input_inst10.datain[7]
rxdata_in[1] => altera_ddr_input10:altera_ddr_input_inst10.datain[8]
rxdata_in[0] => altera_ddr_input10:altera_ddr_input_inst10.datain[9]
rxdata_out[19] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[2]
rxdata_out[18] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[3]
rxdata_out[17] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[4]
rxdata_out[16] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[5]
rxdata_out[15] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[6]
rxdata_out[14] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[7]
rxdata_out[13] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[8]
rxdata_out[12] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[9]
rxdata_out[11] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[10]
rxdata_out[10] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[11]
rxdata_out[9] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[12]
rxdata_out[8] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[13]
rxdata_out[7] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[14]
rxdata_out[6] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[15]
rxdata_out[5] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[16]
rxdata_out[4] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[17]
rxdata_out[3] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[18]
rxdata_out[2] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[19]
rxdata_out[1] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[20]
rxdata_out[0] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[21]
sync_err <= altera_ddr_output22:altera_ddr_output_inst22.dataout[0]
h_sync <= altera_ddr_output22:altera_ddr_output_inst22.dataout[1]


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10
datain[0] => altddio_in:altddio_in_component.datain[0]
datain[1] => altddio_in:altddio_in_component.datain[1]
datain[2] => altddio_in:altddio_in_component.datain[2]
datain[3] => altddio_in:altddio_in_component.datain[3]
datain[4] => altddio_in:altddio_in_component.datain[4]
datain[5] => altddio_in:altddio_in_component.datain[5]
datain[6] => altddio_in:altddio_in_component.datain[6]
datain[7] => altddio_in:altddio_in_component.datain[7]
datain[8] => altddio_in:altddio_in_component.datain[8]
datain[9] => altddio_in:altddio_in_component.datain[9]
inclock => altddio_in:altddio_in_component.inclock
dataout_h[0] <= altddio_in:altddio_in_component.dataout_h[0]
dataout_h[1] <= altddio_in:altddio_in_component.dataout_h[1]
dataout_h[2] <= altddio_in:altddio_in_component.dataout_h[2]
dataout_h[3] <= altddio_in:altddio_in_component.dataout_h[3]
dataout_h[4] <= altddio_in:altddio_in_component.dataout_h[4]
dataout_h[5] <= altddio_in:altddio_in_component.dataout_h[5]
dataout_h[6] <= altddio_in:altddio_in_component.dataout_h[6]
dataout_h[7] <= altddio_in:altddio_in_component.dataout_h[7]
dataout_h[8] <= altddio_in:altddio_in_component.dataout_h[8]
dataout_h[9] <= altddio_in:altddio_in_component.dataout_h[9]
dataout_l[0] <= altddio_in:altddio_in_component.dataout_l[0]
dataout_l[1] <= altddio_in:altddio_in_component.dataout_l[1]
dataout_l[2] <= altddio_in:altddio_in_component.dataout_l[2]
dataout_l[3] <= altddio_in:altddio_in_component.dataout_l[3]
dataout_l[4] <= altddio_in:altddio_in_component.dataout_l[4]
dataout_l[5] <= altddio_in:altddio_in_component.dataout_l[5]
dataout_l[6] <= altddio_in:altddio_in_component.dataout_l[6]
dataout_l[7] <= altddio_in:altddio_in_component.dataout_l[7]
dataout_l[8] <= altddio_in:altddio_in_component.dataout_l[8]
dataout_l[9] <= altddio_in:altddio_in_component.dataout_l[9]


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component
datain[0] => cyclone_ddio_in:ddio_in[0].padio
datain[1] => cyclone_ddio_in:ddio_in[1].padio
datain[2] => cyclone_ddio_in:ddio_in[2].padio
datain[3] => cyclone_ddio_in:ddio_in[3].padio
datain[4] => cyclone_ddio_in:ddio_in[4].padio
datain[5] => cyclone_ddio_in:ddio_in[5].padio
datain[6] => cyclone_ddio_in:ddio_in[6].padio
datain[7] => cyclone_ddio_in:ddio_in[7].padio
datain[8] => cyclone_ddio_in:ddio_in[8].padio
datain[9] => cyclone_ddio_in:ddio_in[9].padio
inclock => input_cell_H[9].CLK
inclock => input_cell_H[8].CLK
inclock => input_cell_H[7].CLK
inclock => input_cell_H[6].CLK
inclock => input_cell_H[5].CLK
inclock => input_cell_H[4].CLK
inclock => input_cell_H[3].CLK
inclock => input_cell_H[2].CLK
inclock => input_cell_H[1].CLK
inclock => input_cell_H[0].CLK
inclock => input_latch_L[9].CLK
inclock => input_latch_L[8].CLK
inclock => input_latch_L[7].CLK
inclock => input_latch_L[6].CLK
inclock => input_latch_L[5].CLK
inclock => input_latch_L[4].CLK
inclock => input_latch_L[3].CLK
inclock => input_latch_L[2].CLK
inclock => input_latch_L[1].CLK
inclock => input_latch_L[0].CLK
inclocken => input_cell_H[9].ENA
inclocken => input_cell_H[8].ENA
inclocken => input_cell_H[7].ENA
inclocken => input_cell_H[6].ENA
inclocken => input_cell_H[5].ENA
inclocken => input_cell_H[4].ENA
inclocken => input_cell_H[3].ENA
inclocken => input_cell_H[2].ENA
inclocken => input_cell_H[1].ENA
inclocken => input_cell_H[0].ENA
inclocken => input_cell_L[9].ENA
inclocken => input_cell_L[8].ENA
inclocken => input_cell_L[7].ENA
inclocken => input_cell_L[6].ENA
inclocken => input_cell_L[5].ENA
inclocken => input_cell_L[4].ENA
inclocken => input_cell_L[3].ENA
inclocken => input_cell_L[2].ENA
inclocken => input_cell_L[1].ENA
inclocken => input_cell_L[0].ENA
inclocken => input_latch_L[9].ENA
inclocken => input_latch_L[8].ENA
inclocken => input_latch_L[7].ENA
inclocken => input_latch_L[6].ENA
inclocken => input_latch_L[5].ENA
inclocken => input_latch_L[4].ENA
inclocken => input_latch_L[3].ENA
inclocken => input_latch_L[2].ENA
inclocken => input_latch_L[1].ENA
inclocken => input_latch_L[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
dataout_h[0] <= input_cell_H[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_H[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_H[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_H[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= input_cell_H[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[5] <= input_cell_H[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[6] <= input_cell_H[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[7] <= input_cell_H[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[8] <= input_cell_H[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[9] <= input_cell_H[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_L[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_L[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_L[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_L[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_L[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[5] <= input_latch_L[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[6] <= input_latch_L[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[7] <= input_latch_L[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[8] <= input_latch_L[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[9] <= input_latch_L[9].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[9]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[8]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[7]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[6]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[5]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[4]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[3]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[2]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[1]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[0]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|dscram20:dscram20_inst
rxclk => in_reg[1].CLK
rxclk => in_reg[2].CLK
rxclk => in_reg[3].CLK
rxclk => in_reg[4].CLK
rxclk => in_reg[5].CLK
rxclk => in_reg[6].CLK
rxclk => in_reg[7].CLK
rxclk => in_reg[8].CLK
rxclk => in_reg[9].CLK
rxclk => in_reg[10].CLK
rxclk => in_reg[11].CLK
rxclk => in_reg[12].CLK
rxclk => in_reg[13].CLK
rxclk => in_reg[14].CLK
rxclk => in_reg[15].CLK
rxclk => in_reg[16].CLK
rxclk => in_reg[17].CLK
rxclk => in_reg[18].CLK
rxclk => in_reg[19].CLK
rxclk => in_reg[20].CLK
rxclk => nrz_reg[0].CLK
rxclk => nrz_reg[1].CLK
rxclk => nrz_reg[2].CLK
rxclk => nrz_reg[3].CLK
rxclk => nrz_reg[4].CLK
rxclk => nrz_reg[5].CLK
rxclk => nrz_reg[6].CLK
rxclk => nrz_reg[7].CLK
rxclk => nrz_reg[8].CLK
rxclk => nrz_reg[9].CLK
rxclk => nrz_reg[10].CLK
rxclk => nrz_reg[11].CLK
rxclk => nrz_reg[12].CLK
rxclk => nrz_reg[13].CLK
rxclk => nrz_reg[14].CLK
rxclk => nrz_reg[15].CLK
rxclk => nrz_reg[16].CLK
rxclk => nrz_reg[17].CLK
rxclk => nrz_reg[18].CLK
rxclk => nrz_reg[19].CLK
rxclk => d0[0].CLK
rxclk => d0[11].CLK
rxclk => d0[12].CLK
rxclk => d0[13].CLK
rxclk => d0[14].CLK
rxclk => d0[15].CLK
rxclk => d0[16].CLK
rxclk => d0[17].CLK
rxclk => d0[18].CLK
rxclk => d0[19].CLK
rxclk => d1[1].CLK
rxclk => d1[2].CLK
rxclk => d1[3].CLK
rxclk => d1[4].CLK
rxclk => d1[5].CLK
rxclk => d1[6].CLK
rxclk => d1[7].CLK
rxclk => d1[8].CLK
rxclk => d1[9].CLK
rxclk => d1[10].CLK
rxclk => d1[11].CLK
rxclk => d1[12].CLK
rxclk => d1[13].CLK
rxclk => d1[14].CLK
rxclk => d1[15].CLK
rxclk => d1[16].CLK
rxclk => d1[17].CLK
rxclk => d1[18].CLK
rxclk => d1[19].CLK
rxclk => p2[0].CLK
rxclk => p2[1].CLK
rxclk => p2[2].CLK
rxclk => p2[3].CLK
rxclk => p2[4].CLK
rxclk => p2[5].CLK
rxclk => p2[6].CLK
rxclk => p2[7].CLK
rxclk => p2[8].CLK
rxclk => p2[9].CLK
rxclk => p2[10].CLK
rxclk => p2[11].CLK
rxclk => p2[12].CLK
rxclk => p2[13].CLK
rxclk => p2[14].CLK
rxclk => p2[15].CLK
rxclk => p2[16].CLK
rxclk => p2[17].CLK
rxclk => p2[18].CLK
rxclk => p2[19].CLK
rxclk => p3[0].CLK
rxclk => p3[1].CLK
rxclk => p3[2].CLK
rxclk => p3[3].CLK
rxclk => p3[4].CLK
rxclk => p3[5].CLK
rxclk => p3[6].CLK
rxclk => p3[7].CLK
rxclk => p3[8].CLK
rxclk => p3[9].CLK
rxclk => p3[10].CLK
rxclk => p3[11].CLK
rxclk => p3[12].CLK
rxclk => p3[13].CLK
rxclk => p3[14].CLK
rxclk => p3[15].CLK
rxclk => p3[16].CLK
rxclk => p3[17].CLK
rxclk => p3[18].CLK
rxclk => p3[19].CLK
rxclk => p4[0].CLK
rxclk => p4[1].CLK
rxclk => p4[2].CLK
rxclk => p4[3].CLK
rxclk => p4[4].CLK
rxclk => p4[5].CLK
rxclk => p4[6].CLK
rxclk => p4[7].CLK
rxclk => p4[8].CLK
rxclk => p4[9].CLK
rxclk => p4[10].CLK
rxclk => p4[11].CLK
rxclk => p4[12].CLK
rxclk => p4[13].CLK
rxclk => p4[14].CLK
rxclk => p4[15].CLK
rxclk => p4[16].CLK
rxclk => p4[17].CLK
rxclk => p4[18].CLK
rxclk => p4[19].CLK
rxclk => p5[0].CLK
rxclk => p5[1].CLK
rxclk => p5[2].CLK
rxclk => p5[3].CLK
rxclk => p5[4].CLK
rxclk => p5[5].CLK
rxclk => p5[6].CLK
rxclk => p5[7].CLK
rxclk => p5[8].CLK
rxclk => p5[9].CLK
rxclk => p5[10].CLK
rxclk => p5[11].CLK
rxclk => p5[12].CLK
rxclk => p5[13].CLK
rxclk => p5[14].CLK
rxclk => p5[15].CLK
rxclk => p5[16].CLK
rxclk => p5[17].CLK
rxclk => p5[18].CLK
rxclk => p5[19].CLK
rxclk => p6[0].CLK
rxclk => p6[1].CLK
rxclk => p6[2].CLK
rxclk => p6[3].CLK
rxclk => p6[4].CLK
rxclk => p6[5].CLK
rxclk => p6[6].CLK
rxclk => p6[7].CLK
rxclk => p6[8].CLK
rxclk => p6[9].CLK
rxclk => p6[10].CLK
rxclk => p6[11].CLK
rxclk => p6[12].CLK
rxclk => p6[13].CLK
rxclk => p6[14].CLK
rxclk => p6[15].CLK
rxclk => p6[16].CLK
rxclk => p6[17].CLK
rxclk => p6[18].CLK
rxclk => p6[19].CLK
rxclk => offset_detect1[19].CLK
rxclk => offset_detect1[18].CLK
rxclk => offset_detect1[17].CLK
rxclk => offset_detect1[16].CLK
rxclk => offset_detect1[15].CLK
rxclk => offset_detect1[14].CLK
rxclk => offset_detect1[13].CLK
rxclk => offset_detect1[12].CLK
rxclk => offset_detect1[11].CLK
rxclk => offset_detect1[10].CLK
rxclk => offset_detect1[9].CLK
rxclk => offset_detect1[8].CLK
rxclk => offset_detect1[7].CLK
rxclk => offset_detect1[6].CLK
rxclk => offset_detect1[5].CLK
rxclk => offset_detect1[4].CLK
rxclk => offset_detect1[3].CLK
rxclk => offset_detect1[2].CLK
rxclk => offset_detect1[1].CLK
rxclk => offset_detect1[0].CLK
rxclk => offset_detect2[4].CLK
rxclk => offset_detect2[3].CLK
rxclk => offset_detect2[2].CLK
rxclk => offset_detect2[1].CLK
rxclk => offset_detect2[0].CLK
rxclk => offset_previous[19].CLK
rxclk => offset_previous[18].CLK
rxclk => offset_previous[17].CLK
rxclk => offset_previous[16].CLK
rxclk => offset_previous[15].CLK
rxclk => offset_previous[14].CLK
rxclk => offset_previous[13].CLK
rxclk => offset_previous[12].CLK
rxclk => offset_previous[11].CLK
rxclk => offset_previous[10].CLK
rxclk => offset_previous[9].CLK
rxclk => offset_previous[8].CLK
rxclk => offset_previous[7].CLK
rxclk => offset_previous[6].CLK
rxclk => offset_previous[5].CLK
rxclk => offset_previous[4].CLK
rxclk => offset_previous[3].CLK
rxclk => offset_previous[2].CLK
rxclk => offset_previous[1].CLK
rxclk => offset_previous[0].CLK
rxclk => dout[0].CLK
rxclk => dout[1].CLK
rxclk => dout[2].CLK
rxclk => dout[3].CLK
rxclk => dout[4].CLK
rxclk => dout[5].CLK
rxclk => dout[6].CLK
rxclk => dout[7].CLK
rxclk => dout[8].CLK
rxclk => dout[9].CLK
rxclk => dout[10].CLK
rxclk => dout[11].CLK
rxclk => dout[12].CLK
rxclk => dout[13].CLK
rxclk => dout[14].CLK
rxclk => dout[15].CLK
rxclk => dout[16].CLK
rxclk => dout[17].CLK
rxclk => dout[18].CLK
rxclk => dout[19].CLK
rxclk => sync_err~reg0.CLK
rxclk => sync.CLK
rxclk => in_reg[0].CLK
reset => in_reg[1].ACLR
reset => in_reg[2].ACLR
reset => in_reg[3].ACLR
reset => in_reg[4].ACLR
reset => in_reg[5].ACLR
reset => in_reg[6].ACLR
reset => in_reg[7].ACLR
reset => in_reg[8].ACLR
reset => in_reg[9].ACLR
reset => in_reg[10].ACLR
reset => in_reg[11].ACLR
reset => in_reg[12].ACLR
reset => in_reg[13].ACLR
reset => in_reg[14].ACLR
reset => in_reg[15].ACLR
reset => in_reg[16].ACLR
reset => in_reg[17].ACLR
reset => in_reg[18].ACLR
reset => in_reg[19].ACLR
reset => in_reg[20].ACLR
reset => nrz_reg[0].ACLR
reset => nrz_reg[1].ACLR
reset => nrz_reg[2].ACLR
reset => nrz_reg[3].ACLR
reset => nrz_reg[4].ACLR
reset => nrz_reg[5].ACLR
reset => nrz_reg[6].ACLR
reset => nrz_reg[7].ACLR
reset => nrz_reg[8].ACLR
reset => nrz_reg[9].ACLR
reset => nrz_reg[10].ACLR
reset => nrz_reg[11].ACLR
reset => nrz_reg[12].ACLR
reset => nrz_reg[13].ACLR
reset => nrz_reg[14].ACLR
reset => nrz_reg[15].ACLR
reset => nrz_reg[16].ACLR
reset => nrz_reg[17].ACLR
reset => nrz_reg[18].ACLR
reset => nrz_reg[19].ACLR
reset => d0[0].ACLR
reset => d0[11].ACLR
reset => d0[12].ACLR
reset => d0[13].ACLR
reset => d0[14].ACLR
reset => d0[15].ACLR
reset => d0[16].ACLR
reset => d0[17].ACLR
reset => d0[18].ACLR
reset => d0[19].ACLR
reset => d1[1].ACLR
reset => d1[2].ACLR
reset => d1[3].ACLR
reset => d1[4].ACLR
reset => d1[5].ACLR
reset => d1[6].ACLR
reset => d1[7].ACLR
reset => d1[8].ACLR
reset => d1[9].ACLR
reset => d1[10].ACLR
reset => d1[11].ACLR
reset => d1[12].ACLR
reset => d1[13].ACLR
reset => d1[14].ACLR
reset => d1[15].ACLR
reset => d1[16].ACLR
reset => d1[17].ACLR
reset => d1[18].ACLR
reset => d1[19].ACLR
reset => p2[0].ACLR
reset => p2[1].ACLR
reset => p2[2].ACLR
reset => p2[3].ACLR
reset => p2[4].ACLR
reset => p2[5].ACLR
reset => p2[6].ACLR
reset => p2[7].ACLR
reset => p2[8].ACLR
reset => p2[9].ACLR
reset => p2[10].ACLR
reset => p2[11].ACLR
reset => p2[12].ACLR
reset => p2[13].ACLR
reset => p2[14].ACLR
reset => p2[15].ACLR
reset => p2[16].ACLR
reset => p2[17].ACLR
reset => p2[18].ACLR
reset => p2[19].ACLR
reset => p3[0].ACLR
reset => p3[1].ACLR
reset => p3[2].ACLR
reset => p3[3].ACLR
reset => p3[4].ACLR
reset => p3[5].ACLR
reset => p3[6].ACLR
reset => p3[7].ACLR
reset => p3[8].ACLR
reset => p3[9].ACLR
reset => p3[10].ACLR
reset => p3[11].ACLR
reset => p3[12].ACLR
reset => p3[13].ACLR
reset => p3[14].ACLR
reset => p3[15].ACLR
reset => p3[16].ACLR
reset => p3[17].ACLR
reset => p3[18].ACLR
reset => p3[19].ACLR
reset => p4[0].ACLR
reset => p4[1].ACLR
reset => p4[2].ACLR
reset => p4[3].ACLR
reset => p4[4].ACLR
reset => p4[5].ACLR
reset => p4[6].ACLR
reset => p4[7].ACLR
reset => p4[8].ACLR
reset => p4[9].ACLR
reset => p4[10].ACLR
reset => p4[11].ACLR
reset => p4[12].ACLR
reset => p4[13].ACLR
reset => p4[14].ACLR
reset => p4[15].ACLR
reset => p4[16].ACLR
reset => p4[17].ACLR
reset => p4[18].ACLR
reset => p4[19].ACLR
reset => p5[0].ACLR
reset => p5[1].ACLR
reset => p5[2].ACLR
reset => p5[3].ACLR
reset => p5[4].ACLR
reset => p5[5].ACLR
reset => p5[6].ACLR
reset => p5[7].ACLR
reset => p5[8].ACLR
reset => p5[9].ACLR
reset => p5[10].ACLR
reset => p5[11].ACLR
reset => p5[12].ACLR
reset => p5[13].ACLR
reset => p5[14].ACLR
reset => p5[15].ACLR
reset => p5[16].ACLR
reset => p5[17].ACLR
reset => p5[18].ACLR
reset => p5[19].ACLR
reset => p6[0].ACLR
reset => p6[1].ACLR
reset => p6[2].ACLR
reset => p6[3].ACLR
reset => p6[4].ACLR
reset => p6[5].ACLR
reset => p6[6].ACLR
reset => p6[7].ACLR
reset => p6[8].ACLR
reset => p6[9].ACLR
reset => p6[10].ACLR
reset => p6[11].ACLR
reset => p6[12].ACLR
reset => p6[13].ACLR
reset => p6[14].ACLR
reset => p6[15].ACLR
reset => p6[16].ACLR
reset => p6[17].ACLR
reset => p6[18].ACLR
reset => p6[19].ACLR
reset => offset_detect1[19].ACLR
reset => offset_detect1[18].ACLR
reset => offset_detect1[17].ACLR
reset => offset_detect1[16].ACLR
reset => offset_detect1[15].ACLR
reset => offset_detect1[14].ACLR
reset => offset_detect1[13].ACLR
reset => offset_detect1[12].ACLR
reset => offset_detect1[11].ACLR
reset => offset_detect1[10].ACLR
reset => offset_detect1[9].ACLR
reset => offset_detect1[8].ACLR
reset => offset_detect1[7].ACLR
reset => offset_detect1[6].ACLR
reset => offset_detect1[5].ACLR
reset => offset_detect1[4].ACLR
reset => offset_detect1[3].ACLR
reset => offset_detect1[2].ACLR
reset => offset_detect1[1].ACLR
reset => offset_detect1[0].ACLR
reset => offset_detect2[4].ACLR
reset => offset_detect2[3].ACLR
reset => offset_detect2[2].ACLR
reset => offset_detect2[1].ACLR
reset => offset_detect2[0].ACLR
reset => offset_previous[19].ACLR
reset => offset_previous[18].ACLR
reset => offset_previous[17].ACLR
reset => offset_previous[16].ACLR
reset => offset_previous[15].ACLR
reset => offset_previous[14].ACLR
reset => offset_previous[13].ACLR
reset => offset_previous[12].ACLR
reset => offset_previous[11].ACLR
reset => offset_previous[10].ACLR
reset => offset_previous[9].ACLR
reset => offset_previous[8].ACLR
reset => offset_previous[7].ACLR
reset => offset_previous[6].ACLR
reset => offset_previous[5].ACLR
reset => offset_previous[4].ACLR
reset => offset_previous[3].ACLR
reset => offset_previous[2].ACLR
reset => offset_previous[1].ACLR
reset => offset_previous[0].ACLR
reset => dout[0].ACLR
reset => dout[1].ACLR
reset => dout[2].ACLR
reset => dout[3].ACLR
reset => dout[4].ACLR
reset => dout[5].ACLR
reset => dout[6].ACLR
reset => dout[7].ACLR
reset => dout[8].ACLR
reset => dout[9].ACLR
reset => dout[10].ACLR
reset => dout[11].ACLR
reset => dout[12].ACLR
reset => dout[13].ACLR
reset => dout[14].ACLR
reset => dout[15].ACLR
reset => dout[16].ACLR
reset => dout[17].ACLR
reset => dout[18].ACLR
reset => dout[19].ACLR
reset => sync_err~reg0.ACLR
reset => sync.ACLR
reset => in_reg[0].ACLR
bypass => d0~0.OUTPUTSELECT
bypass => d1~0.OUTPUTSELECT
bypass => d1~1.OUTPUTSELECT
bypass => d1~2.OUTPUTSELECT
bypass => d1~3.OUTPUTSELECT
bypass => d1~4.OUTPUTSELECT
bypass => d1~5.OUTPUTSELECT
bypass => d1~6.OUTPUTSELECT
bypass => d1~7.OUTPUTSELECT
bypass => d1~8.OUTPUTSELECT
bypass => d1~9.OUTPUTSELECT
bypass => d1~10.OUTPUTSELECT
bypass => d1~11.OUTPUTSELECT
bypass => d1~12.OUTPUTSELECT
bypass => d1~13.OUTPUTSELECT
bypass => d1~14.OUTPUTSELECT
bypass => d1~15.OUTPUTSELECT
bypass => d1~16.OUTPUTSELECT
bypass => d1~17.OUTPUTSELECT
bypass => d1~18.OUTPUTSELECT
bypass => d0[11].ENA
bypass => d0[12].ENA
bypass => d0[13].ENA
bypass => d0[14].ENA
bypass => d0[15].ENA
bypass => d0[16].ENA
bypass => d0[17].ENA
bypass => d0[18].ENA
bypass => d0[19].ENA
sync_en => barrel_shift~79.IN0
rxd_in[19] => in_reg[20].DATAIN
rxd_in[18] => in_reg[19].DATAIN
rxd_in[17] => in_reg[18].DATAIN
rxd_in[16] => in_reg[17].DATAIN
rxd_in[15] => in_reg[16].DATAIN
rxd_in[14] => in_reg[15].DATAIN
rxd_in[13] => in_reg[14].DATAIN
rxd_in[12] => in_reg[13].DATAIN
rxd_in[11] => in_reg[12].DATAIN
rxd_in[10] => in_reg[11].DATAIN
rxd_in[9] => in_reg[10].DATAIN
rxd_in[8] => in_reg[9].DATAIN
rxd_in[7] => in_reg[8].DATAIN
rxd_in[6] => in_reg[7].DATAIN
rxd_in[5] => in_reg[6].DATAIN
rxd_in[4] => in_reg[5].DATAIN
rxd_in[3] => in_reg[4].DATAIN
rxd_in[2] => in_reg[3].DATAIN
rxd_in[1] => in_reg[2].DATAIN
rxd_in[0] => in_reg[1].DATAIN
rxd_out[19] <= dout[19].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[18] <= dout[18].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[17] <= dout[17].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[16] <= dout[16].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[15] <= dout[15].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[14] <= dout[14].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[13] <= dout[13].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[12] <= dout[12].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[11] <= dout[11].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[10] <= dout[10].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[9] <= dout[9].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[8] <= dout[8].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
sync_err <= sync_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_sync <= sync.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22
datain_h[0] => altddio_out:altddio_out_component.datain_h[0]
datain_h[1] => altddio_out:altddio_out_component.datain_h[1]
datain_h[2] => altddio_out:altddio_out_component.datain_h[2]
datain_h[3] => altddio_out:altddio_out_component.datain_h[3]
datain_h[4] => altddio_out:altddio_out_component.datain_h[4]
datain_h[5] => altddio_out:altddio_out_component.datain_h[5]
datain_h[6] => altddio_out:altddio_out_component.datain_h[6]
datain_h[7] => altddio_out:altddio_out_component.datain_h[7]
datain_h[8] => altddio_out:altddio_out_component.datain_h[8]
datain_h[9] => altddio_out:altddio_out_component.datain_h[9]
datain_h[10] => altddio_out:altddio_out_component.datain_h[10]
datain_h[11] => altddio_out:altddio_out_component.datain_h[11]
datain_h[12] => altddio_out:altddio_out_component.datain_h[12]
datain_h[13] => altddio_out:altddio_out_component.datain_h[13]
datain_h[14] => altddio_out:altddio_out_component.datain_h[14]
datain_h[15] => altddio_out:altddio_out_component.datain_h[15]
datain_h[16] => altddio_out:altddio_out_component.datain_h[16]
datain_h[17] => altddio_out:altddio_out_component.datain_h[17]
datain_h[18] => altddio_out:altddio_out_component.datain_h[18]
datain_h[19] => altddio_out:altddio_out_component.datain_h[19]
datain_h[20] => altddio_out:altddio_out_component.datain_h[20]
datain_h[21] => altddio_out:altddio_out_component.datain_h[21]
datain_l[0] => altddio_out:altddio_out_component.datain_l[0]
datain_l[1] => altddio_out:altddio_out_component.datain_l[1]
datain_l[2] => altddio_out:altddio_out_component.datain_l[2]
datain_l[3] => altddio_out:altddio_out_component.datain_l[3]
datain_l[4] => altddio_out:altddio_out_component.datain_l[4]
datain_l[5] => altddio_out:altddio_out_component.datain_l[5]
datain_l[6] => altddio_out:altddio_out_component.datain_l[6]
datain_l[7] => altddio_out:altddio_out_component.datain_l[7]
datain_l[8] => altddio_out:altddio_out_component.datain_l[8]
datain_l[9] => altddio_out:altddio_out_component.datain_l[9]
datain_l[10] => altddio_out:altddio_out_component.datain_l[10]
datain_l[11] => altddio_out:altddio_out_component.datain_l[11]
datain_l[12] => altddio_out:altddio_out_component.datain_l[12]
datain_l[13] => altddio_out:altddio_out_component.datain_l[13]
datain_l[14] => altddio_out:altddio_out_component.datain_l[14]
datain_l[15] => altddio_out:altddio_out_component.datain_l[15]
datain_l[16] => altddio_out:altddio_out_component.datain_l[16]
datain_l[17] => altddio_out:altddio_out_component.datain_l[17]
datain_l[18] => altddio_out:altddio_out_component.datain_l[18]
datain_l[19] => altddio_out:altddio_out_component.datain_l[19]
datain_l[20] => altddio_out:altddio_out_component.datain_l[20]
datain_l[21] => altddio_out:altddio_out_component.datain_l[21]
outclock => altddio_out:altddio_out_component.outclock
oe => altddio_out:altddio_out_component.oe
dataout[0] <= altddio_out:altddio_out_component.dataout[0]
dataout[1] <= altddio_out:altddio_out_component.dataout[1]
dataout[2] <= altddio_out:altddio_out_component.dataout[2]
dataout[3] <= altddio_out:altddio_out_component.dataout[3]
dataout[4] <= altddio_out:altddio_out_component.dataout[4]
dataout[5] <= altddio_out:altddio_out_component.dataout[5]
dataout[6] <= altddio_out:altddio_out_component.dataout[6]
dataout[7] <= altddio_out:altddio_out_component.dataout[7]
dataout[8] <= altddio_out:altddio_out_component.dataout[8]
dataout[9] <= altddio_out:altddio_out_component.dataout[9]
dataout[10] <= altddio_out:altddio_out_component.dataout[10]
dataout[11] <= altddio_out:altddio_out_component.dataout[11]
dataout[12] <= altddio_out:altddio_out_component.dataout[12]
dataout[13] <= altddio_out:altddio_out_component.dataout[13]
dataout[14] <= altddio_out:altddio_out_component.dataout[14]
dataout[15] <= altddio_out:altddio_out_component.dataout[15]
dataout[16] <= altddio_out:altddio_out_component.dataout[16]
dataout[17] <= altddio_out:altddio_out_component.dataout[17]
dataout[18] <= altddio_out:altddio_out_component.dataout[18]
dataout[19] <= altddio_out:altddio_out_component.dataout[19]
dataout[20] <= altddio_out:altddio_out_component.dataout[20]
dataout[21] <= altddio_out:altddio_out_component.dataout[21]


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component
datain_h[0] => mux[0].DATAC
datain_h[1] => mux[1].DATAC
datain_h[2] => mux[2].DATAC
datain_h[3] => mux[3].DATAC
datain_h[4] => mux[4].DATAC
datain_h[5] => mux[5].DATAC
datain_h[6] => mux[6].DATAC
datain_h[7] => mux[7].DATAC
datain_h[8] => mux[8].DATAC
datain_h[9] => mux[9].DATAC
datain_h[10] => mux[10].DATAC
datain_h[11] => mux[11].DATAC
datain_h[12] => mux[12].DATAC
datain_h[13] => mux[13].DATAC
datain_h[14] => mux[14].DATAC
datain_h[15] => mux[15].DATAC
datain_h[16] => mux[16].DATAC
datain_h[17] => mux[17].DATAC
datain_h[18] => mux[18].DATAC
datain_h[19] => mux[19].DATAC
datain_h[20] => mux[20].DATAC
datain_h[21] => mux[21].DATAC
datain_l[0] => output_cell_L[0].DATAIN
datain_l[1] => output_cell_L[1].DATAIN
datain_l[2] => output_cell_L[2].DATAIN
datain_l[3] => output_cell_L[3].DATAIN
datain_l[4] => output_cell_L[4].DATAIN
datain_l[5] => output_cell_L[5].DATAIN
datain_l[6] => output_cell_L[6].DATAIN
datain_l[7] => output_cell_L[7].DATAIN
datain_l[8] => output_cell_L[8].DATAIN
datain_l[9] => output_cell_L[9].DATAIN
datain_l[10] => output_cell_L[10].DATAIN
datain_l[11] => output_cell_L[11].DATAIN
datain_l[12] => output_cell_L[12].DATAIN
datain_l[13] => output_cell_L[13].DATAIN
datain_l[14] => output_cell_L[14].DATAIN
datain_l[15] => output_cell_L[15].DATAIN
datain_l[16] => output_cell_L[16].DATAIN
datain_l[17] => output_cell_L[17].DATAIN
datain_l[18] => output_cell_L[18].DATAIN
datain_l[19] => output_cell_L[19].DATAIN
datain_l[20] => output_cell_L[20].DATAIN
datain_l[21] => output_cell_L[21].DATAIN
outclock => mux[21].CLK
outclock => mux[21].DATAA
outclock => mux[20].CLK
outclock => mux[20].DATAA
outclock => mux[19].CLK
outclock => mux[19].DATAA
outclock => mux[18].CLK
outclock => mux[18].DATAA
outclock => mux[17].CLK
outclock => mux[17].DATAA
outclock => mux[16].CLK
outclock => mux[16].DATAA
outclock => mux[15].CLK
outclock => mux[15].DATAA
outclock => mux[14].CLK
outclock => mux[14].DATAA
outclock => mux[13].CLK
outclock => mux[13].DATAA
outclock => mux[12].CLK
outclock => mux[12].DATAA
outclock => mux[11].CLK
outclock => mux[11].DATAA
outclock => mux[10].CLK
outclock => mux[10].DATAA
outclock => mux[9].CLK
outclock => mux[9].DATAA
outclock => mux[8].CLK
outclock => mux[8].DATAA
outclock => mux[7].CLK
outclock => mux[7].DATAA
outclock => mux[6].CLK
outclock => mux[6].DATAA
outclock => mux[5].CLK
outclock => mux[5].DATAA
outclock => mux[4].CLK
outclock => mux[4].DATAA
outclock => mux[3].CLK
outclock => mux[3].DATAA
outclock => mux[2].CLK
outclock => mux[2].DATAA
outclock => mux[1].CLK
outclock => mux[1].DATAA
outclock => mux[0].CLK
outclock => mux[0].DATAA
outclock => oe_cell_1.CLK
outclock => output_cell_L[21].CLK
outclock => output_cell_L[20].CLK
outclock => output_cell_L[19].CLK
outclock => output_cell_L[18].CLK
outclock => output_cell_L[17].CLK
outclock => output_cell_L[16].CLK
outclock => output_cell_L[15].CLK
outclock => output_cell_L[14].CLK
outclock => output_cell_L[13].CLK
outclock => output_cell_L[12].CLK
outclock => output_cell_L[11].CLK
outclock => output_cell_L[10].CLK
outclock => output_cell_L[9].CLK
outclock => output_cell_L[8].CLK
outclock => output_cell_L[7].CLK
outclock => output_cell_L[6].CLK
outclock => output_cell_L[5].CLK
outclock => output_cell_L[4].CLK
outclock => output_cell_L[3].CLK
outclock => output_cell_L[2].CLK
outclock => output_cell_L[1].CLK
outclock => output_cell_L[0].CLK
outclocken => mux[21].ENA
outclocken => mux[20].ENA
outclocken => mux[19].ENA
outclocken => mux[18].ENA
outclocken => mux[17].ENA
outclocken => mux[16].ENA
outclocken => mux[15].ENA
outclocken => mux[14].ENA
outclocken => mux[13].ENA
outclocken => mux[12].ENA
outclocken => mux[11].ENA
outclocken => mux[10].ENA
outclocken => mux[9].ENA
outclocken => mux[8].ENA
outclocken => mux[7].ENA
outclocken => mux[6].ENA
outclocken => mux[5].ENA
outclocken => mux[4].ENA
outclocken => mux[3].ENA
outclocken => mux[2].ENA
outclocken => mux[1].ENA
outclocken => mux[0].ENA
outclocken => oe_cell_1.ENA
outclocken => output_cell_L[21].ENA
outclocken => output_cell_L[20].ENA
outclocken => output_cell_L[19].ENA
outclocken => output_cell_L[18].ENA
outclocken => output_cell_L[17].ENA
outclocken => output_cell_L[16].ENA
outclocken => output_cell_L[15].ENA
outclocken => output_cell_L[14].ENA
outclocken => output_cell_L[13].ENA
outclocken => output_cell_L[12].ENA
outclocken => output_cell_L[11].ENA
outclocken => output_cell_L[10].ENA
outclocken => output_cell_L[9].ENA
outclocken => output_cell_L[8].ENA
outclocken => output_cell_L[7].ENA
outclocken => output_cell_L[6].ENA
outclocken => output_cell_L[5].ENA
outclocken => output_cell_L[4].ENA
outclocken => output_cell_L[3].ENA
outclocken => output_cell_L[2].ENA
outclocken => output_cell_L[1].ENA
outclocken => output_cell_L[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => oe_cell_1.DATAIN
dataout[0] <= cyclone_ddio_out:ddio_out[0].padio
dataout[1] <= cyclone_ddio_out:ddio_out[1].padio
dataout[2] <= cyclone_ddio_out:ddio_out[2].padio
dataout[3] <= cyclone_ddio_out:ddio_out[3].padio
dataout[4] <= cyclone_ddio_out:ddio_out[4].padio
dataout[5] <= cyclone_ddio_out:ddio_out[5].padio
dataout[6] <= cyclone_ddio_out:ddio_out[6].padio
dataout[7] <= cyclone_ddio_out:ddio_out[7].padio
dataout[8] <= cyclone_ddio_out:ddio_out[8].padio
dataout[9] <= cyclone_ddio_out:ddio_out[9].padio
dataout[10] <= cyclone_ddio_out:ddio_out[10].padio
dataout[11] <= cyclone_ddio_out:ddio_out[11].padio
dataout[12] <= cyclone_ddio_out:ddio_out[12].padio
dataout[13] <= cyclone_ddio_out:ddio_out[13].padio
dataout[14] <= cyclone_ddio_out:ddio_out[14].padio
dataout[15] <= cyclone_ddio_out:ddio_out[15].padio
dataout[16] <= cyclone_ddio_out:ddio_out[16].padio
dataout[17] <= cyclone_ddio_out:ddio_out[17].padio
dataout[18] <= cyclone_ddio_out:ddio_out[18].padio
dataout[19] <= cyclone_ddio_out:ddio_out[19].padio
dataout[20] <= cyclone_ddio_out:ddio_out[20].padio
dataout[21] <= cyclone_ddio_out:ddio_out[21].padio


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[21]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[20]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[19]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[18]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[17]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[16]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[15]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[14]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[13]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[12]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[11]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[10]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[9]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[8]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[7]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[6]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[5]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[4]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[3]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[2]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[1]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[0]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B
txclk => scram20_top:scram20_top_inst.txclk
tx_reset => scram20_top:scram20_top_inst.reset
tx_oe => scram20_top:scram20_top_inst.tx_oe
tx_bypass => scram20_top:scram20_top_inst.bypass
tx_ten_twenty => scram20_top:scram20_top_inst.ten_twenty
trs_filt_lower10 => scram20_top:scram20_top_inst.trs_filt_lower10
trs_filt_upper10 => scram20_top:scram20_top_inst.trs_filt_upper10
txdata_in[19] => scram20_top:scram20_top_inst.txdata_in[19]
txdata_in[18] => scram20_top:scram20_top_inst.txdata_in[18]
txdata_in[17] => scram20_top:scram20_top_inst.txdata_in[17]
txdata_in[16] => scram20_top:scram20_top_inst.txdata_in[16]
txdata_in[15] => scram20_top:scram20_top_inst.txdata_in[15]
txdata_in[14] => scram20_top:scram20_top_inst.txdata_in[14]
txdata_in[13] => scram20_top:scram20_top_inst.txdata_in[13]
txdata_in[12] => scram20_top:scram20_top_inst.txdata_in[12]
txdata_in[11] => scram20_top:scram20_top_inst.txdata_in[11]
txdata_in[10] => scram20_top:scram20_top_inst.txdata_in[10]
txdata_in[9] => scram20_top:scram20_top_inst.txdata_in[9]
txdata_in[8] => scram20_top:scram20_top_inst.txdata_in[8]
txdata_in[7] => scram20_top:scram20_top_inst.txdata_in[7]
txdata_in[6] => scram20_top:scram20_top_inst.txdata_in[6]
txdata_in[5] => scram20_top:scram20_top_inst.txdata_in[5]
txdata_in[4] => scram20_top:scram20_top_inst.txdata_in[4]
txdata_in[3] => scram20_top:scram20_top_inst.txdata_in[3]
txdata_in[2] => scram20_top:scram20_top_inst.txdata_in[2]
txdata_in[1] => scram20_top:scram20_top_inst.txdata_in[1]
txdata_in[0] => scram20_top:scram20_top_inst.txdata_in[0]
trs_det <= scram20_top:scram20_top_inst.trs_det
txdata_out[9] <= scram20_top:scram20_top_inst.txdata_out[9]
txdata_out[8] <= scram20_top:scram20_top_inst.txdata_out[8]
txdata_out[7] <= scram20_top:scram20_top_inst.txdata_out[7]
txdata_out[6] <= scram20_top:scram20_top_inst.txdata_out[6]
txdata_out[5] <= scram20_top:scram20_top_inst.txdata_out[5]
txdata_out[4] <= scram20_top:scram20_top_inst.txdata_out[4]
txdata_out[3] <= scram20_top:scram20_top_inst.txdata_out[3]
txdata_out[2] <= scram20_top:scram20_top_inst.txdata_out[2]
txdata_out[1] <= scram20_top:scram20_top_inst.txdata_out[1]
txdata_out[0] <= scram20_top:scram20_top_inst.txdata_out[0]
rxclk => dscram20_top:dscram20_top_inst.rxclk
rx_reset => dscram20_top:dscram20_top_inst.reset
rx_oe => dscram20_top:dscram20_top_inst.rx_oe
rx_bypass => dscram20_top:dscram20_top_inst.bypass
rx_ten_twenty => dscram20_top:dscram20_top_inst.ten_twenty
sync_en => dscram20_top:dscram20_top_inst.sync_en
rxdata_in[9] => dscram20_top:dscram20_top_inst.rxdata_in[9]
rxdata_in[8] => dscram20_top:dscram20_top_inst.rxdata_in[8]
rxdata_in[7] => dscram20_top:dscram20_top_inst.rxdata_in[7]
rxdata_in[6] => dscram20_top:dscram20_top_inst.rxdata_in[6]
rxdata_in[5] => dscram20_top:dscram20_top_inst.rxdata_in[5]
rxdata_in[4] => dscram20_top:dscram20_top_inst.rxdata_in[4]
rxdata_in[3] => dscram20_top:dscram20_top_inst.rxdata_in[3]
rxdata_in[2] => dscram20_top:dscram20_top_inst.rxdata_in[2]
rxdata_in[1] => dscram20_top:dscram20_top_inst.rxdata_in[1]
rxdata_in[0] => dscram20_top:dscram20_top_inst.rxdata_in[0]
rxdata_out[19] <= dscram20_top:dscram20_top_inst.rxdata_out[19]
rxdata_out[18] <= dscram20_top:dscram20_top_inst.rxdata_out[18]
rxdata_out[17] <= dscram20_top:dscram20_top_inst.rxdata_out[17]
rxdata_out[16] <= dscram20_top:dscram20_top_inst.rxdata_out[16]
rxdata_out[15] <= dscram20_top:dscram20_top_inst.rxdata_out[15]
rxdata_out[14] <= dscram20_top:dscram20_top_inst.rxdata_out[14]
rxdata_out[13] <= dscram20_top:dscram20_top_inst.rxdata_out[13]
rxdata_out[12] <= dscram20_top:dscram20_top_inst.rxdata_out[12]
rxdata_out[11] <= dscram20_top:dscram20_top_inst.rxdata_out[11]
rxdata_out[10] <= dscram20_top:dscram20_top_inst.rxdata_out[10]
rxdata_out[9] <= dscram20_top:dscram20_top_inst.rxdata_out[9]
rxdata_out[8] <= dscram20_top:dscram20_top_inst.rxdata_out[8]
rxdata_out[7] <= dscram20_top:dscram20_top_inst.rxdata_out[7]
rxdata_out[6] <= dscram20_top:dscram20_top_inst.rxdata_out[6]
rxdata_out[5] <= dscram20_top:dscram20_top_inst.rxdata_out[5]
rxdata_out[4] <= dscram20_top:dscram20_top_inst.rxdata_out[4]
rxdata_out[3] <= dscram20_top:dscram20_top_inst.rxdata_out[3]
rxdata_out[2] <= dscram20_top:dscram20_top_inst.rxdata_out[2]
rxdata_out[1] <= dscram20_top:dscram20_top_inst.rxdata_out[1]
rxdata_out[0] <= dscram20_top:dscram20_top_inst.rxdata_out[0]
sync_err <= dscram20_top:dscram20_top_inst.sync_err
h_sync <= dscram20_top:dscram20_top_inst.h_sync


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst
txclk => bypass_int.CLK
txclk => ten_twenty_sync.CLK
txclk => trs_filt_upper10_int1.CLK
txclk => trs_filt_upper10_int2.CLK
txclk => trs_filt_upper10_int3.CLK
txclk => trs_filt_upper10_int4.CLK
txclk => trs_filt_lower10_int1.CLK
txclk => trs_filt_lower10_int2.CLK
txclk => trs_filt_lower10_int3.CLK
txclk => trs_filt_lower10_int4.CLK
txclk => txd_in_int1[0].CLK
txclk => txd_in_int1[1].CLK
txclk => txd_in_int1[2].CLK
txclk => txd_in_int1[3].CLK
txclk => txd_in_int1[4].CLK
txclk => txd_in_int1[5].CLK
txclk => txd_in_int1[6].CLK
txclk => txd_in_int1[7].CLK
txclk => txd_in_int1[8].CLK
txclk => txd_in_int1[9].CLK
txclk => txd_in_int1[10].CLK
txclk => txd_in_int1[11].CLK
txclk => txd_in_int1[12].CLK
txclk => txd_in_int1[13].CLK
txclk => txd_in_int1[14].CLK
txclk => txd_in_int1[15].CLK
txclk => txd_in_int1[16].CLK
txclk => txd_in_int1[17].CLK
txclk => txd_in_int1[18].CLK
txclk => txd_in_int1[19].CLK
txclk => txd_in_int2[0].CLK
txclk => txd_in_int2[1].CLK
txclk => txd_in_int2[2].CLK
txclk => txd_in_int2[3].CLK
txclk => txd_in_int2[4].CLK
txclk => txd_in_int2[5].CLK
txclk => txd_in_int2[6].CLK
txclk => txd_in_int2[7].CLK
txclk => txd_in_int2[8].CLK
txclk => txd_in_int2[9].CLK
txclk => txd_in_int2[10].CLK
txclk => txd_in_int2[11].CLK
txclk => txd_in_int2[12].CLK
txclk => txd_in_int2[13].CLK
txclk => txd_in_int2[14].CLK
txclk => txd_in_int2[15].CLK
txclk => txd_in_int2[16].CLK
txclk => txd_in_int2[17].CLK
txclk => txd_in_int2[18].CLK
txclk => txd_in_int2[19].CLK
txclk => txd_in_int3[0].CLK
txclk => txd_in_int3[1].CLK
txclk => txd_in_int3[2].CLK
txclk => txd_in_int3[3].CLK
txclk => txd_in_int3[4].CLK
txclk => txd_in_int3[5].CLK
txclk => txd_in_int3[6].CLK
txclk => txd_in_int3[7].CLK
txclk => txd_in_int3[8].CLK
txclk => txd_in_int3[9].CLK
txclk => txd_in_int3[10].CLK
txclk => txd_in_int3[11].CLK
txclk => txd_in_int3[12].CLK
txclk => txd_in_int3[13].CLK
txclk => txd_in_int3[14].CLK
txclk => txd_in_int3[15].CLK
txclk => txd_in_int3[16].CLK
txclk => txd_in_int3[17].CLK
txclk => txd_in_int3[18].CLK
txclk => txd_in_int3[19].CLK
txclk => txd_in_int4[0].CLK
txclk => txd_in_int4[1].CLK
txclk => txd_in_int4[2].CLK
txclk => txd_in_int4[3].CLK
txclk => txd_in_int4[4].CLK
txclk => txd_in_int4[5].CLK
txclk => txd_in_int4[6].CLK
txclk => txd_in_int4[7].CLK
txclk => txd_in_int4[8].CLK
txclk => txd_in_int4[9].CLK
txclk => txd_in_int4[10].CLK
txclk => txd_in_int4[11].CLK
txclk => txd_in_int4[12].CLK
txclk => txd_in_int4[13].CLK
txclk => txd_in_int4[14].CLK
txclk => txd_in_int4[15].CLK
txclk => txd_in_int4[16].CLK
txclk => txd_in_int4[17].CLK
txclk => txd_in_int4[18].CLK
txclk => txd_in_int4[19].CLK
txclk => decode_normal.CLK
txclk => altera_ddr_output11:altera_ddr_output_inst.outclock
txclk => scram20:scram20_inst.txclk
txclk => altera_ddr_input22:altera_ddr_input_inst.inclock
txclk => reset_sync.CLK
reset => reset_sync.DATAIN
tx_oe => altera_ddr_output11:altera_ddr_output_inst.oe
bypass => bypass_int.DATAIN
ten_twenty => ten_twenty_sync.DATAIN
trs_filt_lower10 => altera_ddr_input22:altera_ddr_input_inst.datain[1]
trs_filt_upper10 => altera_ddr_input22:altera_ddr_input_inst.datain[0]
txdata_in[19] => altera_ddr_input22:altera_ddr_input_inst.datain[2]
txdata_in[18] => altera_ddr_input22:altera_ddr_input_inst.datain[3]
txdata_in[17] => altera_ddr_input22:altera_ddr_input_inst.datain[4]
txdata_in[16] => altera_ddr_input22:altera_ddr_input_inst.datain[5]
txdata_in[15] => altera_ddr_input22:altera_ddr_input_inst.datain[6]
txdata_in[14] => altera_ddr_input22:altera_ddr_input_inst.datain[7]
txdata_in[13] => altera_ddr_input22:altera_ddr_input_inst.datain[8]
txdata_in[12] => altera_ddr_input22:altera_ddr_input_inst.datain[9]
txdata_in[11] => altera_ddr_input22:altera_ddr_input_inst.datain[10]
txdata_in[10] => altera_ddr_input22:altera_ddr_input_inst.datain[11]
txdata_in[9] => altera_ddr_input22:altera_ddr_input_inst.datain[12]
txdata_in[8] => altera_ddr_input22:altera_ddr_input_inst.datain[13]
txdata_in[7] => altera_ddr_input22:altera_ddr_input_inst.datain[14]
txdata_in[6] => altera_ddr_input22:altera_ddr_input_inst.datain[15]
txdata_in[5] => altera_ddr_input22:altera_ddr_input_inst.datain[16]
txdata_in[4] => altera_ddr_input22:altera_ddr_input_inst.datain[17]
txdata_in[3] => altera_ddr_input22:altera_ddr_input_inst.datain[18]
txdata_in[2] => altera_ddr_input22:altera_ddr_input_inst.datain[19]
txdata_in[1] => altera_ddr_input22:altera_ddr_input_inst.datain[20]
txdata_in[0] => altera_ddr_input22:altera_ddr_input_inst.datain[21]
trs_det <= altera_ddr_output11:altera_ddr_output_inst.dataout[0]
txdata_out[9] <= altera_ddr_output11:altera_ddr_output_inst.dataout[1]
txdata_out[8] <= altera_ddr_output11:altera_ddr_output_inst.dataout[2]
txdata_out[7] <= altera_ddr_output11:altera_ddr_output_inst.dataout[3]
txdata_out[6] <= altera_ddr_output11:altera_ddr_output_inst.dataout[4]
txdata_out[5] <= altera_ddr_output11:altera_ddr_output_inst.dataout[5]
txdata_out[4] <= altera_ddr_output11:altera_ddr_output_inst.dataout[6]
txdata_out[3] <= altera_ddr_output11:altera_ddr_output_inst.dataout[7]
txdata_out[2] <= altera_ddr_output11:altera_ddr_output_inst.dataout[8]
txdata_out[1] <= altera_ddr_output11:altera_ddr_output_inst.dataout[9]
txdata_out[0] <= altera_ddr_output11:altera_ddr_output_inst.dataout[10]


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst
datain[0] => altddio_in:altddio_in_component.datain[0]
datain[1] => altddio_in:altddio_in_component.datain[1]
datain[2] => altddio_in:altddio_in_component.datain[2]
datain[3] => altddio_in:altddio_in_component.datain[3]
datain[4] => altddio_in:altddio_in_component.datain[4]
datain[5] => altddio_in:altddio_in_component.datain[5]
datain[6] => altddio_in:altddio_in_component.datain[6]
datain[7] => altddio_in:altddio_in_component.datain[7]
datain[8] => altddio_in:altddio_in_component.datain[8]
datain[9] => altddio_in:altddio_in_component.datain[9]
datain[10] => altddio_in:altddio_in_component.datain[10]
datain[11] => altddio_in:altddio_in_component.datain[11]
datain[12] => altddio_in:altddio_in_component.datain[12]
datain[13] => altddio_in:altddio_in_component.datain[13]
datain[14] => altddio_in:altddio_in_component.datain[14]
datain[15] => altddio_in:altddio_in_component.datain[15]
datain[16] => altddio_in:altddio_in_component.datain[16]
datain[17] => altddio_in:altddio_in_component.datain[17]
datain[18] => altddio_in:altddio_in_component.datain[18]
datain[19] => altddio_in:altddio_in_component.datain[19]
datain[20] => altddio_in:altddio_in_component.datain[20]
datain[21] => altddio_in:altddio_in_component.datain[21]
inclock => altddio_in:altddio_in_component.inclock
dataout_h[0] <= altddio_in:altddio_in_component.dataout_h[0]
dataout_h[1] <= altddio_in:altddio_in_component.dataout_h[1]
dataout_h[2] <= altddio_in:altddio_in_component.dataout_h[2]
dataout_h[3] <= altddio_in:altddio_in_component.dataout_h[3]
dataout_h[4] <= altddio_in:altddio_in_component.dataout_h[4]
dataout_h[5] <= altddio_in:altddio_in_component.dataout_h[5]
dataout_h[6] <= altddio_in:altddio_in_component.dataout_h[6]
dataout_h[7] <= altddio_in:altddio_in_component.dataout_h[7]
dataout_h[8] <= altddio_in:altddio_in_component.dataout_h[8]
dataout_h[9] <= altddio_in:altddio_in_component.dataout_h[9]
dataout_h[10] <= altddio_in:altddio_in_component.dataout_h[10]
dataout_h[11] <= altddio_in:altddio_in_component.dataout_h[11]
dataout_h[12] <= altddio_in:altddio_in_component.dataout_h[12]
dataout_h[13] <= altddio_in:altddio_in_component.dataout_h[13]
dataout_h[14] <= altddio_in:altddio_in_component.dataout_h[14]
dataout_h[15] <= altddio_in:altddio_in_component.dataout_h[15]
dataout_h[16] <= altddio_in:altddio_in_component.dataout_h[16]
dataout_h[17] <= altddio_in:altddio_in_component.dataout_h[17]
dataout_h[18] <= altddio_in:altddio_in_component.dataout_h[18]
dataout_h[19] <= altddio_in:altddio_in_component.dataout_h[19]
dataout_h[20] <= altddio_in:altddio_in_component.dataout_h[20]
dataout_h[21] <= altddio_in:altddio_in_component.dataout_h[21]
dataout_l[0] <= altddio_in:altddio_in_component.dataout_l[0]
dataout_l[1] <= altddio_in:altddio_in_component.dataout_l[1]
dataout_l[2] <= altddio_in:altddio_in_component.dataout_l[2]
dataout_l[3] <= altddio_in:altddio_in_component.dataout_l[3]
dataout_l[4] <= altddio_in:altddio_in_component.dataout_l[4]
dataout_l[5] <= altddio_in:altddio_in_component.dataout_l[5]
dataout_l[6] <= altddio_in:altddio_in_component.dataout_l[6]
dataout_l[7] <= altddio_in:altddio_in_component.dataout_l[7]
dataout_l[8] <= altddio_in:altddio_in_component.dataout_l[8]
dataout_l[9] <= altddio_in:altddio_in_component.dataout_l[9]
dataout_l[10] <= altddio_in:altddio_in_component.dataout_l[10]
dataout_l[11] <= altddio_in:altddio_in_component.dataout_l[11]
dataout_l[12] <= altddio_in:altddio_in_component.dataout_l[12]
dataout_l[13] <= altddio_in:altddio_in_component.dataout_l[13]
dataout_l[14] <= altddio_in:altddio_in_component.dataout_l[14]
dataout_l[15] <= altddio_in:altddio_in_component.dataout_l[15]
dataout_l[16] <= altddio_in:altddio_in_component.dataout_l[16]
dataout_l[17] <= altddio_in:altddio_in_component.dataout_l[17]
dataout_l[18] <= altddio_in:altddio_in_component.dataout_l[18]
dataout_l[19] <= altddio_in:altddio_in_component.dataout_l[19]
dataout_l[20] <= altddio_in:altddio_in_component.dataout_l[20]
dataout_l[21] <= altddio_in:altddio_in_component.dataout_l[21]


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component
datain[0] => cyclone_ddio_in:ddio_in[0].padio
datain[1] => cyclone_ddio_in:ddio_in[1].padio
datain[2] => cyclone_ddio_in:ddio_in[2].padio
datain[3] => cyclone_ddio_in:ddio_in[3].padio
datain[4] => cyclone_ddio_in:ddio_in[4].padio
datain[5] => cyclone_ddio_in:ddio_in[5].padio
datain[6] => cyclone_ddio_in:ddio_in[6].padio
datain[7] => cyclone_ddio_in:ddio_in[7].padio
datain[8] => cyclone_ddio_in:ddio_in[8].padio
datain[9] => cyclone_ddio_in:ddio_in[9].padio
datain[10] => cyclone_ddio_in:ddio_in[10].padio
datain[11] => cyclone_ddio_in:ddio_in[11].padio
datain[12] => cyclone_ddio_in:ddio_in[12].padio
datain[13] => cyclone_ddio_in:ddio_in[13].padio
datain[14] => cyclone_ddio_in:ddio_in[14].padio
datain[15] => cyclone_ddio_in:ddio_in[15].padio
datain[16] => cyclone_ddio_in:ddio_in[16].padio
datain[17] => cyclone_ddio_in:ddio_in[17].padio
datain[18] => cyclone_ddio_in:ddio_in[18].padio
datain[19] => cyclone_ddio_in:ddio_in[19].padio
datain[20] => cyclone_ddio_in:ddio_in[20].padio
datain[21] => cyclone_ddio_in:ddio_in[21].padio
inclock => input_cell_H[21].CLK
inclock => input_cell_H[20].CLK
inclock => input_cell_H[19].CLK
inclock => input_cell_H[18].CLK
inclock => input_cell_H[17].CLK
inclock => input_cell_H[16].CLK
inclock => input_cell_H[15].CLK
inclock => input_cell_H[14].CLK
inclock => input_cell_H[13].CLK
inclock => input_cell_H[12].CLK
inclock => input_cell_H[11].CLK
inclock => input_cell_H[10].CLK
inclock => input_cell_H[9].CLK
inclock => input_cell_H[8].CLK
inclock => input_cell_H[7].CLK
inclock => input_cell_H[6].CLK
inclock => input_cell_H[5].CLK
inclock => input_cell_H[4].CLK
inclock => input_cell_H[3].CLK
inclock => input_cell_H[2].CLK
inclock => input_cell_H[1].CLK
inclock => input_cell_H[0].CLK
inclock => input_latch_L[21].CLK
inclock => input_latch_L[20].CLK
inclock => input_latch_L[19].CLK
inclock => input_latch_L[18].CLK
inclock => input_latch_L[17].CLK
inclock => input_latch_L[16].CLK
inclock => input_latch_L[15].CLK
inclock => input_latch_L[14].CLK
inclock => input_latch_L[13].CLK
inclock => input_latch_L[12].CLK
inclock => input_latch_L[11].CLK
inclock => input_latch_L[10].CLK
inclock => input_latch_L[9].CLK
inclock => input_latch_L[8].CLK
inclock => input_latch_L[7].CLK
inclock => input_latch_L[6].CLK
inclock => input_latch_L[5].CLK
inclock => input_latch_L[4].CLK
inclock => input_latch_L[3].CLK
inclock => input_latch_L[2].CLK
inclock => input_latch_L[1].CLK
inclock => input_latch_L[0].CLK
inclocken => input_cell_H[21].ENA
inclocken => input_cell_H[20].ENA
inclocken => input_cell_H[19].ENA
inclocken => input_cell_H[18].ENA
inclocken => input_cell_H[17].ENA
inclocken => input_cell_H[16].ENA
inclocken => input_cell_H[15].ENA
inclocken => input_cell_H[14].ENA
inclocken => input_cell_H[13].ENA
inclocken => input_cell_H[12].ENA
inclocken => input_cell_H[11].ENA
inclocken => input_cell_H[10].ENA
inclocken => input_cell_H[9].ENA
inclocken => input_cell_H[8].ENA
inclocken => input_cell_H[7].ENA
inclocken => input_cell_H[6].ENA
inclocken => input_cell_H[5].ENA
inclocken => input_cell_H[4].ENA
inclocken => input_cell_H[3].ENA
inclocken => input_cell_H[2].ENA
inclocken => input_cell_H[1].ENA
inclocken => input_cell_H[0].ENA
inclocken => input_cell_L[21].ENA
inclocken => input_cell_L[20].ENA
inclocken => input_cell_L[19].ENA
inclocken => input_cell_L[18].ENA
inclocken => input_cell_L[17].ENA
inclocken => input_cell_L[16].ENA
inclocken => input_cell_L[15].ENA
inclocken => input_cell_L[14].ENA
inclocken => input_cell_L[13].ENA
inclocken => input_cell_L[12].ENA
inclocken => input_cell_L[11].ENA
inclocken => input_cell_L[10].ENA
inclocken => input_cell_L[9].ENA
inclocken => input_cell_L[8].ENA
inclocken => input_cell_L[7].ENA
inclocken => input_cell_L[6].ENA
inclocken => input_cell_L[5].ENA
inclocken => input_cell_L[4].ENA
inclocken => input_cell_L[3].ENA
inclocken => input_cell_L[2].ENA
inclocken => input_cell_L[1].ENA
inclocken => input_cell_L[0].ENA
inclocken => input_latch_L[21].ENA
inclocken => input_latch_L[20].ENA
inclocken => input_latch_L[19].ENA
inclocken => input_latch_L[18].ENA
inclocken => input_latch_L[17].ENA
inclocken => input_latch_L[16].ENA
inclocken => input_latch_L[15].ENA
inclocken => input_latch_L[14].ENA
inclocken => input_latch_L[13].ENA
inclocken => input_latch_L[12].ENA
inclocken => input_latch_L[11].ENA
inclocken => input_latch_L[10].ENA
inclocken => input_latch_L[9].ENA
inclocken => input_latch_L[8].ENA
inclocken => input_latch_L[7].ENA
inclocken => input_latch_L[6].ENA
inclocken => input_latch_L[5].ENA
inclocken => input_latch_L[4].ENA
inclocken => input_latch_L[3].ENA
inclocken => input_latch_L[2].ENA
inclocken => input_latch_L[1].ENA
inclocken => input_latch_L[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
dataout_h[0] <= input_cell_H[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_H[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_H[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_H[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= input_cell_H[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[5] <= input_cell_H[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[6] <= input_cell_H[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[7] <= input_cell_H[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[8] <= input_cell_H[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[9] <= input_cell_H[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[10] <= input_cell_H[10].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[11] <= input_cell_H[11].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[12] <= input_cell_H[12].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[13] <= input_cell_H[13].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[14] <= input_cell_H[14].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[15] <= input_cell_H[15].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[16] <= input_cell_H[16].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[17] <= input_cell_H[17].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[18] <= input_cell_H[18].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[19] <= input_cell_H[19].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[20] <= input_cell_H[20].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[21] <= input_cell_H[21].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_L[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_L[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_L[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_L[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_L[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[5] <= input_latch_L[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[6] <= input_latch_L[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[7] <= input_latch_L[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[8] <= input_latch_L[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[9] <= input_latch_L[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[10] <= input_latch_L[10].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[11] <= input_latch_L[11].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[12] <= input_latch_L[12].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[13] <= input_latch_L[13].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[14] <= input_latch_L[14].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[15] <= input_latch_L[15].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[16] <= input_latch_L[16].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[17] <= input_latch_L[17].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[18] <= input_latch_L[18].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[19] <= input_latch_L[19].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[20] <= input_latch_L[20].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[21] <= input_latch_L[21].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[21]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[20]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[19]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[18]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[17]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[16]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[15]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[14]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[13]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[12]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[11]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[10]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[9]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[8]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[7]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[6]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[5]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[4]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[3]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[2]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[1]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[0]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|scram20:scram20_inst
txclk => A[1].CLK
txclk => A[2].CLK
txclk => A[3].CLK
txclk => A[4].CLK
txclk => A[5].CLK
txclk => A[6].CLK
txclk => A[7].CLK
txclk => A[8].CLK
txclk => A[9].CLK
txclk => A[10].CLK
txclk => A[11].CLK
txclk => A[12].CLK
txclk => A[13].CLK
txclk => A[14].CLK
txclk => A[15].CLK
txclk => A[16].CLK
txclk => A[17].CLK
txclk => A[18].CLK
txclk => A[19].CLK
txclk => trs_filtl_lower10.CLK
txclk => trs_filtl_upper10.CLK
txclk => bypassl.CLK
txclk => trs_lower10.CLK
txclk => trs_upper10.CLK
txclk => S[0].CLK
txclk => S[1].CLK
txclk => S[2].CLK
txclk => S[3].CLK
txclk => S[4].CLK
txclk => S[5].CLK
txclk => S[6].CLK
txclk => S[7].CLK
txclk => S[8].CLK
txclk => S[9].CLK
txclk => S[10].CLK
txclk => S[11].CLK
txclk => S[12].CLK
txclk => S[13].CLK
txclk => S[14].CLK
txclk => S[15].CLK
txclk => S[16].CLK
txclk => S[17].CLK
txclk => S[18].CLK
txclk => S[19].CLK
txclk => N2[0].CLK
txclk => N2[1].CLK
txclk => N2[2].CLK
txclk => N2[3].CLK
txclk => N2[4].CLK
txclk => N2[5].CLK
txclk => N2[6].CLK
txclk => N2[7].CLK
txclk => N2[8].CLK
txclk => N2[9].CLK
txclk => N2[10].CLK
txclk => N2[11].CLK
txclk => N2[12].CLK
txclk => N2[13].CLK
txclk => N2[14].CLK
txclk => N2[15].CLK
txclk => N2[16].CLK
txclk => N2[17].CLK
txclk => N2[18].CLK
txclk => N2[19].CLK
txclk => N[0].CLK
txclk => N[1].CLK
txclk => N[2].CLK
txclk => N[3].CLK
txclk => N[4].CLK
txclk => N[5].CLK
txclk => N[6].CLK
txclk => N[7].CLK
txclk => N[8].CLK
txclk => N[9].CLK
txclk => N[10].CLK
txclk => N[11].CLK
txclk => N[12].CLK
txclk => N[13].CLK
txclk => N[14].CLK
txclk => N[15].CLK
txclk => N[16].CLK
txclk => N[17].CLK
txclk => N[18].CLK
txclk => N[19].CLK
txclk => dout[0].CLK
txclk => dout[1].CLK
txclk => dout[2].CLK
txclk => dout[3].CLK
txclk => dout[4].CLK
txclk => dout[5].CLK
txclk => dout[6].CLK
txclk => dout[7].CLK
txclk => dout[8].CLK
txclk => dout[9].CLK
txclk => dout[10].CLK
txclk => dout[11].CLK
txclk => dout[12].CLK
txclk => dout[13].CLK
txclk => dout[14].CLK
txclk => dout[15].CLK
txclk => dout[16].CLK
txclk => dout[17].CLK
txclk => dout[18].CLK
txclk => dout[19].CLK
txclk => A[0].CLK
reset => A[1].ACLR
reset => A[2].ACLR
reset => A[3].ACLR
reset => A[4].ACLR
reset => A[5].ACLR
reset => A[6].ACLR
reset => A[7].ACLR
reset => A[8].ACLR
reset => A[9].ACLR
reset => A[10].ACLR
reset => A[11].ACLR
reset => A[12].ACLR
reset => A[13].ACLR
reset => A[14].ACLR
reset => A[15].ACLR
reset => A[16].ACLR
reset => A[17].ACLR
reset => A[18].ACLR
reset => A[19].ACLR
reset => trs_filtl_lower10.ACLR
reset => trs_filtl_upper10.ACLR
reset => bypassl.ACLR
reset => trs_lower10.ACLR
reset => trs_upper10.ACLR
reset => S[0].ACLR
reset => S[1].ACLR
reset => S[2].ACLR
reset => S[3].ACLR
reset => S[4].ACLR
reset => S[5].ACLR
reset => S[6].ACLR
reset => S[7].ACLR
reset => S[8].ACLR
reset => S[9].ACLR
reset => S[10].ACLR
reset => S[11].ACLR
reset => S[12].ACLR
reset => S[13].ACLR
reset => S[14].ACLR
reset => S[15].ACLR
reset => S[16].ACLR
reset => S[17].ACLR
reset => S[18].ACLR
reset => S[19].ACLR
reset => N2[0].ACLR
reset => N2[1].ACLR
reset => N2[2].ACLR
reset => N2[3].ACLR
reset => N2[4].ACLR
reset => N2[5].ACLR
reset => N2[6].ACLR
reset => N2[7].ACLR
reset => N2[8].ACLR
reset => N2[9].ACLR
reset => N2[10].ACLR
reset => N2[11].ACLR
reset => N2[12].ACLR
reset => N2[13].ACLR
reset => N2[14].ACLR
reset => N2[15].ACLR
reset => N2[16].ACLR
reset => N2[17].ACLR
reset => N2[18].ACLR
reset => N2[19].ACLR
reset => N[0].ACLR
reset => N[1].ACLR
reset => N[2].ACLR
reset => N[3].ACLR
reset => N[4].ACLR
reset => N[5].ACLR
reset => N[6].ACLR
reset => N[7].ACLR
reset => N[8].ACLR
reset => N[9].ACLR
reset => N[10].ACLR
reset => N[11].ACLR
reset => N[12].ACLR
reset => N[13].ACLR
reset => N[14].ACLR
reset => N[15].ACLR
reset => N[16].ACLR
reset => N[17].ACLR
reset => N[18].ACLR
reset => N[19].ACLR
reset => dout[0].ACLR
reset => dout[1].ACLR
reset => dout[2].ACLR
reset => dout[3].ACLR
reset => dout[4].ACLR
reset => dout[5].ACLR
reset => dout[6].ACLR
reset => dout[7].ACLR
reset => dout[8].ACLR
reset => dout[9].ACLR
reset => dout[10].ACLR
reset => dout[11].ACLR
reset => dout[12].ACLR
reset => dout[13].ACLR
reset => dout[14].ACLR
reset => dout[15].ACLR
reset => dout[16].ACLR
reset => dout[17].ACLR
reset => dout[18].ACLR
reset => dout[19].ACLR
reset => A[0].ACLR
trs_filt_lower10 => trs_filtl_lower10.DATAIN
trs_filt_upper10 => trs_filtl_upper10.DATAIN
bypass => bypassl.DATAIN
txd_in[19] => A[19].DATAIN
txd_in[18] => A[18].DATAIN
txd_in[17] => A[17].DATAIN
txd_in[16] => A[16].DATAIN
txd_in[15] => A[15].DATAIN
txd_in[14] => A[14].DATAIN
txd_in[13] => A[13].DATAIN
txd_in[12] => A[12].DATAIN
txd_in[11] => A[11].DATAIN
txd_in[10] => A[10].DATAIN
txd_in[9] => A[9].DATAIN
txd_in[8] => A[8].DATAIN
txd_in[7] => A[7].DATAIN
txd_in[6] => A[6].DATAIN
txd_in[5] => A[5].DATAIN
txd_in[4] => A[4].DATAIN
txd_in[3] => A[3].DATAIN
txd_in[2] => A[2].DATAIN
txd_in[1] => A[1].DATAIN
txd_in[0] => A[0].DATAIN
trs_out_lower10 <= trs_lower10.DB_MAX_OUTPUT_PORT_TYPE
trs_out_upper10 <= trs_upper10.DB_MAX_OUTPUT_PORT_TYPE
txd_out[19] <= dout[19].DB_MAX_OUTPUT_PORT_TYPE
txd_out[18] <= dout[18].DB_MAX_OUTPUT_PORT_TYPE
txd_out[17] <= dout[17].DB_MAX_OUTPUT_PORT_TYPE
txd_out[16] <= dout[16].DB_MAX_OUTPUT_PORT_TYPE
txd_out[15] <= dout[15].DB_MAX_OUTPUT_PORT_TYPE
txd_out[14] <= dout[14].DB_MAX_OUTPUT_PORT_TYPE
txd_out[13] <= dout[13].DB_MAX_OUTPUT_PORT_TYPE
txd_out[12] <= dout[12].DB_MAX_OUTPUT_PORT_TYPE
txd_out[11] <= dout[11].DB_MAX_OUTPUT_PORT_TYPE
txd_out[10] <= dout[10].DB_MAX_OUTPUT_PORT_TYPE
txd_out[9] <= dout[9].DB_MAX_OUTPUT_PORT_TYPE
txd_out[8] <= dout[8].DB_MAX_OUTPUT_PORT_TYPE
txd_out[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
txd_out[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
txd_out[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
txd_out[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
txd_out[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
txd_out[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
txd_out[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
txd_out[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst
datain_h[0] => altddio_out:altddio_out_component.datain_h[0]
datain_h[1] => altddio_out:altddio_out_component.datain_h[1]
datain_h[2] => altddio_out:altddio_out_component.datain_h[2]
datain_h[3] => altddio_out:altddio_out_component.datain_h[3]
datain_h[4] => altddio_out:altddio_out_component.datain_h[4]
datain_h[5] => altddio_out:altddio_out_component.datain_h[5]
datain_h[6] => altddio_out:altddio_out_component.datain_h[6]
datain_h[7] => altddio_out:altddio_out_component.datain_h[7]
datain_h[8] => altddio_out:altddio_out_component.datain_h[8]
datain_h[9] => altddio_out:altddio_out_component.datain_h[9]
datain_h[10] => altddio_out:altddio_out_component.datain_h[10]
datain_l[0] => altddio_out:altddio_out_component.datain_l[0]
datain_l[1] => altddio_out:altddio_out_component.datain_l[1]
datain_l[2] => altddio_out:altddio_out_component.datain_l[2]
datain_l[3] => altddio_out:altddio_out_component.datain_l[3]
datain_l[4] => altddio_out:altddio_out_component.datain_l[4]
datain_l[5] => altddio_out:altddio_out_component.datain_l[5]
datain_l[6] => altddio_out:altddio_out_component.datain_l[6]
datain_l[7] => altddio_out:altddio_out_component.datain_l[7]
datain_l[8] => altddio_out:altddio_out_component.datain_l[8]
datain_l[9] => altddio_out:altddio_out_component.datain_l[9]
datain_l[10] => altddio_out:altddio_out_component.datain_l[10]
outclock => altddio_out:altddio_out_component.outclock
oe => altddio_out:altddio_out_component.oe
dataout[0] <= altddio_out:altddio_out_component.dataout[0]
dataout[1] <= altddio_out:altddio_out_component.dataout[1]
dataout[2] <= altddio_out:altddio_out_component.dataout[2]
dataout[3] <= altddio_out:altddio_out_component.dataout[3]
dataout[4] <= altddio_out:altddio_out_component.dataout[4]
dataout[5] <= altddio_out:altddio_out_component.dataout[5]
dataout[6] <= altddio_out:altddio_out_component.dataout[6]
dataout[7] <= altddio_out:altddio_out_component.dataout[7]
dataout[8] <= altddio_out:altddio_out_component.dataout[8]
dataout[9] <= altddio_out:altddio_out_component.dataout[9]
dataout[10] <= altddio_out:altddio_out_component.dataout[10]


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component
datain_h[0] => mux[0].DATAC
datain_h[1] => mux[1].DATAC
datain_h[2] => mux[2].DATAC
datain_h[3] => mux[3].DATAC
datain_h[4] => mux[4].DATAC
datain_h[5] => mux[5].DATAC
datain_h[6] => mux[6].DATAC
datain_h[7] => mux[7].DATAC
datain_h[8] => mux[8].DATAC
datain_h[9] => mux[9].DATAC
datain_h[10] => mux[10].DATAC
datain_l[0] => output_cell_L[0].DATAIN
datain_l[1] => output_cell_L[1].DATAIN
datain_l[2] => output_cell_L[2].DATAIN
datain_l[3] => output_cell_L[3].DATAIN
datain_l[4] => output_cell_L[4].DATAIN
datain_l[5] => output_cell_L[5].DATAIN
datain_l[6] => output_cell_L[6].DATAIN
datain_l[7] => output_cell_L[7].DATAIN
datain_l[8] => output_cell_L[8].DATAIN
datain_l[9] => output_cell_L[9].DATAIN
datain_l[10] => output_cell_L[10].DATAIN
outclock => mux[10].CLK
outclock => mux[10].DATAA
outclock => mux[9].CLK
outclock => mux[9].DATAA
outclock => mux[8].CLK
outclock => mux[8].DATAA
outclock => mux[7].CLK
outclock => mux[7].DATAA
outclock => mux[6].CLK
outclock => mux[6].DATAA
outclock => mux[5].CLK
outclock => mux[5].DATAA
outclock => mux[4].CLK
outclock => mux[4].DATAA
outclock => mux[3].CLK
outclock => mux[3].DATAA
outclock => mux[2].CLK
outclock => mux[2].DATAA
outclock => mux[1].CLK
outclock => mux[1].DATAA
outclock => mux[0].CLK
outclock => mux[0].DATAA
outclock => oe_cell_1.CLK
outclock => output_cell_L[10].CLK
outclock => output_cell_L[9].CLK
outclock => output_cell_L[8].CLK
outclock => output_cell_L[7].CLK
outclock => output_cell_L[6].CLK
outclock => output_cell_L[5].CLK
outclock => output_cell_L[4].CLK
outclock => output_cell_L[3].CLK
outclock => output_cell_L[2].CLK
outclock => output_cell_L[1].CLK
outclock => output_cell_L[0].CLK
outclocken => mux[10].ENA
outclocken => mux[9].ENA
outclocken => mux[8].ENA
outclocken => mux[7].ENA
outclocken => mux[6].ENA
outclocken => mux[5].ENA
outclocken => mux[4].ENA
outclocken => mux[3].ENA
outclocken => mux[2].ENA
outclocken => mux[1].ENA
outclocken => mux[0].ENA
outclocken => oe_cell_1.ENA
outclocken => output_cell_L[10].ENA
outclocken => output_cell_L[9].ENA
outclocken => output_cell_L[8].ENA
outclocken => output_cell_L[7].ENA
outclocken => output_cell_L[6].ENA
outclocken => output_cell_L[5].ENA
outclocken => output_cell_L[4].ENA
outclocken => output_cell_L[3].ENA
outclocken => output_cell_L[2].ENA
outclocken => output_cell_L[1].ENA
outclocken => output_cell_L[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => oe_cell_1.DATAIN
dataout[0] <= cyclone_ddio_out:ddio_out[0].padio
dataout[1] <= cyclone_ddio_out:ddio_out[1].padio
dataout[2] <= cyclone_ddio_out:ddio_out[2].padio
dataout[3] <= cyclone_ddio_out:ddio_out[3].padio
dataout[4] <= cyclone_ddio_out:ddio_out[4].padio
dataout[5] <= cyclone_ddio_out:ddio_out[5].padio
dataout[6] <= cyclone_ddio_out:ddio_out[6].padio
dataout[7] <= cyclone_ddio_out:ddio_out[7].padio
dataout[8] <= cyclone_ddio_out:ddio_out[8].padio
dataout[9] <= cyclone_ddio_out:ddio_out[9].padio
dataout[10] <= cyclone_ddio_out:ddio_out[10].padio


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[10]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[9]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[8]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[7]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[6]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[5]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[4]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[3]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[2]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[1]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[0]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst
rxclk => bypass_int.CLK
rxclk => ten_twenty_sync.CLK
rxclk => sync_en_int.CLK
rxclk => altera_ddr_output22:altera_ddr_output_inst22.outclock
rxclk => dscram20:dscram20_inst.rxclk
rxclk => altera_ddr_input10:altera_ddr_input_inst10.inclock
rxclk => reset_sync.CLK
reset => reset_sync.DATAIN
rx_oe => altera_ddr_output22:altera_ddr_output_inst22.oe
bypass => bypass_int.DATAIN
ten_twenty => ten_twenty_sync.DATAIN
sync_en => sync_en_int.DATAIN
rxdata_in[9] => altera_ddr_input10:altera_ddr_input_inst10.datain[0]
rxdata_in[8] => altera_ddr_input10:altera_ddr_input_inst10.datain[1]
rxdata_in[7] => altera_ddr_input10:altera_ddr_input_inst10.datain[2]
rxdata_in[6] => altera_ddr_input10:altera_ddr_input_inst10.datain[3]
rxdata_in[5] => altera_ddr_input10:altera_ddr_input_inst10.datain[4]
rxdata_in[4] => altera_ddr_input10:altera_ddr_input_inst10.datain[5]
rxdata_in[3] => altera_ddr_input10:altera_ddr_input_inst10.datain[6]
rxdata_in[2] => altera_ddr_input10:altera_ddr_input_inst10.datain[7]
rxdata_in[1] => altera_ddr_input10:altera_ddr_input_inst10.datain[8]
rxdata_in[0] => altera_ddr_input10:altera_ddr_input_inst10.datain[9]
rxdata_out[19] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[2]
rxdata_out[18] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[3]
rxdata_out[17] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[4]
rxdata_out[16] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[5]
rxdata_out[15] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[6]
rxdata_out[14] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[7]
rxdata_out[13] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[8]
rxdata_out[12] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[9]
rxdata_out[11] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[10]
rxdata_out[10] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[11]
rxdata_out[9] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[12]
rxdata_out[8] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[13]
rxdata_out[7] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[14]
rxdata_out[6] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[15]
rxdata_out[5] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[16]
rxdata_out[4] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[17]
rxdata_out[3] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[18]
rxdata_out[2] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[19]
rxdata_out[1] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[20]
rxdata_out[0] <= altera_ddr_output22:altera_ddr_output_inst22.dataout[21]
sync_err <= altera_ddr_output22:altera_ddr_output_inst22.dataout[0]
h_sync <= altera_ddr_output22:altera_ddr_output_inst22.dataout[1]


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10
datain[0] => altddio_in:altddio_in_component.datain[0]
datain[1] => altddio_in:altddio_in_component.datain[1]
datain[2] => altddio_in:altddio_in_component.datain[2]
datain[3] => altddio_in:altddio_in_component.datain[3]
datain[4] => altddio_in:altddio_in_component.datain[4]
datain[5] => altddio_in:altddio_in_component.datain[5]
datain[6] => altddio_in:altddio_in_component.datain[6]
datain[7] => altddio_in:altddio_in_component.datain[7]
datain[8] => altddio_in:altddio_in_component.datain[8]
datain[9] => altddio_in:altddio_in_component.datain[9]
inclock => altddio_in:altddio_in_component.inclock
dataout_h[0] <= altddio_in:altddio_in_component.dataout_h[0]
dataout_h[1] <= altddio_in:altddio_in_component.dataout_h[1]
dataout_h[2] <= altddio_in:altddio_in_component.dataout_h[2]
dataout_h[3] <= altddio_in:altddio_in_component.dataout_h[3]
dataout_h[4] <= altddio_in:altddio_in_component.dataout_h[4]
dataout_h[5] <= altddio_in:altddio_in_component.dataout_h[5]
dataout_h[6] <= altddio_in:altddio_in_component.dataout_h[6]
dataout_h[7] <= altddio_in:altddio_in_component.dataout_h[7]
dataout_h[8] <= altddio_in:altddio_in_component.dataout_h[8]
dataout_h[9] <= altddio_in:altddio_in_component.dataout_h[9]
dataout_l[0] <= altddio_in:altddio_in_component.dataout_l[0]
dataout_l[1] <= altddio_in:altddio_in_component.dataout_l[1]
dataout_l[2] <= altddio_in:altddio_in_component.dataout_l[2]
dataout_l[3] <= altddio_in:altddio_in_component.dataout_l[3]
dataout_l[4] <= altddio_in:altddio_in_component.dataout_l[4]
dataout_l[5] <= altddio_in:altddio_in_component.dataout_l[5]
dataout_l[6] <= altddio_in:altddio_in_component.dataout_l[6]
dataout_l[7] <= altddio_in:altddio_in_component.dataout_l[7]
dataout_l[8] <= altddio_in:altddio_in_component.dataout_l[8]
dataout_l[9] <= altddio_in:altddio_in_component.dataout_l[9]


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component
datain[0] => cyclone_ddio_in:ddio_in[0].padio
datain[1] => cyclone_ddio_in:ddio_in[1].padio
datain[2] => cyclone_ddio_in:ddio_in[2].padio
datain[3] => cyclone_ddio_in:ddio_in[3].padio
datain[4] => cyclone_ddio_in:ddio_in[4].padio
datain[5] => cyclone_ddio_in:ddio_in[5].padio
datain[6] => cyclone_ddio_in:ddio_in[6].padio
datain[7] => cyclone_ddio_in:ddio_in[7].padio
datain[8] => cyclone_ddio_in:ddio_in[8].padio
datain[9] => cyclone_ddio_in:ddio_in[9].padio
inclock => input_cell_H[9].CLK
inclock => input_cell_H[8].CLK
inclock => input_cell_H[7].CLK
inclock => input_cell_H[6].CLK
inclock => input_cell_H[5].CLK
inclock => input_cell_H[4].CLK
inclock => input_cell_H[3].CLK
inclock => input_cell_H[2].CLK
inclock => input_cell_H[1].CLK
inclock => input_cell_H[0].CLK
inclock => input_latch_L[9].CLK
inclock => input_latch_L[8].CLK
inclock => input_latch_L[7].CLK
inclock => input_latch_L[6].CLK
inclock => input_latch_L[5].CLK
inclock => input_latch_L[4].CLK
inclock => input_latch_L[3].CLK
inclock => input_latch_L[2].CLK
inclock => input_latch_L[1].CLK
inclock => input_latch_L[0].CLK
inclocken => input_cell_H[9].ENA
inclocken => input_cell_H[8].ENA
inclocken => input_cell_H[7].ENA
inclocken => input_cell_H[6].ENA
inclocken => input_cell_H[5].ENA
inclocken => input_cell_H[4].ENA
inclocken => input_cell_H[3].ENA
inclocken => input_cell_H[2].ENA
inclocken => input_cell_H[1].ENA
inclocken => input_cell_H[0].ENA
inclocken => input_cell_L[9].ENA
inclocken => input_cell_L[8].ENA
inclocken => input_cell_L[7].ENA
inclocken => input_cell_L[6].ENA
inclocken => input_cell_L[5].ENA
inclocken => input_cell_L[4].ENA
inclocken => input_cell_L[3].ENA
inclocken => input_cell_L[2].ENA
inclocken => input_cell_L[1].ENA
inclocken => input_cell_L[0].ENA
inclocken => input_latch_L[9].ENA
inclocken => input_latch_L[8].ENA
inclocken => input_latch_L[7].ENA
inclocken => input_latch_L[6].ENA
inclocken => input_latch_L[5].ENA
inclocken => input_latch_L[4].ENA
inclocken => input_latch_L[3].ENA
inclocken => input_latch_L[2].ENA
inclocken => input_latch_L[1].ENA
inclocken => input_latch_L[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
dataout_h[0] <= input_cell_H[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_H[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_H[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_H[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= input_cell_H[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[5] <= input_cell_H[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[6] <= input_cell_H[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[7] <= input_cell_H[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[8] <= input_cell_H[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[9] <= input_cell_H[9].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_L[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_L[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_L[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_L[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= input_latch_L[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[5] <= input_latch_L[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[6] <= input_latch_L[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[7] <= input_latch_L[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[8] <= input_latch_L[8].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[9] <= input_latch_L[9].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[9]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[8]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[7]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[6]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[5]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[4]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[3]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[2]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[1]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[0]
padio <= <UNC>
dataout <= ioatom.COMBOUT


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|dscram20:dscram20_inst
rxclk => in_reg[1].CLK
rxclk => in_reg[2].CLK
rxclk => in_reg[3].CLK
rxclk => in_reg[4].CLK
rxclk => in_reg[5].CLK
rxclk => in_reg[6].CLK
rxclk => in_reg[7].CLK
rxclk => in_reg[8].CLK
rxclk => in_reg[9].CLK
rxclk => in_reg[10].CLK
rxclk => in_reg[11].CLK
rxclk => in_reg[12].CLK
rxclk => in_reg[13].CLK
rxclk => in_reg[14].CLK
rxclk => in_reg[15].CLK
rxclk => in_reg[16].CLK
rxclk => in_reg[17].CLK
rxclk => in_reg[18].CLK
rxclk => in_reg[19].CLK
rxclk => in_reg[20].CLK
rxclk => nrz_reg[0].CLK
rxclk => nrz_reg[1].CLK
rxclk => nrz_reg[2].CLK
rxclk => nrz_reg[3].CLK
rxclk => nrz_reg[4].CLK
rxclk => nrz_reg[5].CLK
rxclk => nrz_reg[6].CLK
rxclk => nrz_reg[7].CLK
rxclk => nrz_reg[8].CLK
rxclk => nrz_reg[9].CLK
rxclk => nrz_reg[10].CLK
rxclk => nrz_reg[11].CLK
rxclk => nrz_reg[12].CLK
rxclk => nrz_reg[13].CLK
rxclk => nrz_reg[14].CLK
rxclk => nrz_reg[15].CLK
rxclk => nrz_reg[16].CLK
rxclk => nrz_reg[17].CLK
rxclk => nrz_reg[18].CLK
rxclk => nrz_reg[19].CLK
rxclk => d0[0].CLK
rxclk => d0[11].CLK
rxclk => d0[12].CLK
rxclk => d0[13].CLK
rxclk => d0[14].CLK
rxclk => d0[15].CLK
rxclk => d0[16].CLK
rxclk => d0[17].CLK
rxclk => d0[18].CLK
rxclk => d0[19].CLK
rxclk => d1[1].CLK
rxclk => d1[2].CLK
rxclk => d1[3].CLK
rxclk => d1[4].CLK
rxclk => d1[5].CLK
rxclk => d1[6].CLK
rxclk => d1[7].CLK
rxclk => d1[8].CLK
rxclk => d1[9].CLK
rxclk => d1[10].CLK
rxclk => d1[11].CLK
rxclk => d1[12].CLK
rxclk => d1[13].CLK
rxclk => d1[14].CLK
rxclk => d1[15].CLK
rxclk => d1[16].CLK
rxclk => d1[17].CLK
rxclk => d1[18].CLK
rxclk => d1[19].CLK
rxclk => p2[0].CLK
rxclk => p2[1].CLK
rxclk => p2[2].CLK
rxclk => p2[3].CLK
rxclk => p2[4].CLK
rxclk => p2[5].CLK
rxclk => p2[6].CLK
rxclk => p2[7].CLK
rxclk => p2[8].CLK
rxclk => p2[9].CLK
rxclk => p2[10].CLK
rxclk => p2[11].CLK
rxclk => p2[12].CLK
rxclk => p2[13].CLK
rxclk => p2[14].CLK
rxclk => p2[15].CLK
rxclk => p2[16].CLK
rxclk => p2[17].CLK
rxclk => p2[18].CLK
rxclk => p2[19].CLK
rxclk => p3[0].CLK
rxclk => p3[1].CLK
rxclk => p3[2].CLK
rxclk => p3[3].CLK
rxclk => p3[4].CLK
rxclk => p3[5].CLK
rxclk => p3[6].CLK
rxclk => p3[7].CLK
rxclk => p3[8].CLK
rxclk => p3[9].CLK
rxclk => p3[10].CLK
rxclk => p3[11].CLK
rxclk => p3[12].CLK
rxclk => p3[13].CLK
rxclk => p3[14].CLK
rxclk => p3[15].CLK
rxclk => p3[16].CLK
rxclk => p3[17].CLK
rxclk => p3[18].CLK
rxclk => p3[19].CLK
rxclk => p4[0].CLK
rxclk => p4[1].CLK
rxclk => p4[2].CLK
rxclk => p4[3].CLK
rxclk => p4[4].CLK
rxclk => p4[5].CLK
rxclk => p4[6].CLK
rxclk => p4[7].CLK
rxclk => p4[8].CLK
rxclk => p4[9].CLK
rxclk => p4[10].CLK
rxclk => p4[11].CLK
rxclk => p4[12].CLK
rxclk => p4[13].CLK
rxclk => p4[14].CLK
rxclk => p4[15].CLK
rxclk => p4[16].CLK
rxclk => p4[17].CLK
rxclk => p4[18].CLK
rxclk => p4[19].CLK
rxclk => p5[0].CLK
rxclk => p5[1].CLK
rxclk => p5[2].CLK
rxclk => p5[3].CLK
rxclk => p5[4].CLK
rxclk => p5[5].CLK
rxclk => p5[6].CLK
rxclk => p5[7].CLK
rxclk => p5[8].CLK
rxclk => p5[9].CLK
rxclk => p5[10].CLK
rxclk => p5[11].CLK
rxclk => p5[12].CLK
rxclk => p5[13].CLK
rxclk => p5[14].CLK
rxclk => p5[15].CLK
rxclk => p5[16].CLK
rxclk => p5[17].CLK
rxclk => p5[18].CLK
rxclk => p5[19].CLK
rxclk => p6[0].CLK
rxclk => p6[1].CLK
rxclk => p6[2].CLK
rxclk => p6[3].CLK
rxclk => p6[4].CLK
rxclk => p6[5].CLK
rxclk => p6[6].CLK
rxclk => p6[7].CLK
rxclk => p6[8].CLK
rxclk => p6[9].CLK
rxclk => p6[10].CLK
rxclk => p6[11].CLK
rxclk => p6[12].CLK
rxclk => p6[13].CLK
rxclk => p6[14].CLK
rxclk => p6[15].CLK
rxclk => p6[16].CLK
rxclk => p6[17].CLK
rxclk => p6[18].CLK
rxclk => p6[19].CLK
rxclk => offset_detect1[19].CLK
rxclk => offset_detect1[18].CLK
rxclk => offset_detect1[17].CLK
rxclk => offset_detect1[16].CLK
rxclk => offset_detect1[15].CLK
rxclk => offset_detect1[14].CLK
rxclk => offset_detect1[13].CLK
rxclk => offset_detect1[12].CLK
rxclk => offset_detect1[11].CLK
rxclk => offset_detect1[10].CLK
rxclk => offset_detect1[9].CLK
rxclk => offset_detect1[8].CLK
rxclk => offset_detect1[7].CLK
rxclk => offset_detect1[6].CLK
rxclk => offset_detect1[5].CLK
rxclk => offset_detect1[4].CLK
rxclk => offset_detect1[3].CLK
rxclk => offset_detect1[2].CLK
rxclk => offset_detect1[1].CLK
rxclk => offset_detect1[0].CLK
rxclk => offset_detect2[4].CLK
rxclk => offset_detect2[3].CLK
rxclk => offset_detect2[2].CLK
rxclk => offset_detect2[1].CLK
rxclk => offset_detect2[0].CLK
rxclk => offset_previous[19].CLK
rxclk => offset_previous[18].CLK
rxclk => offset_previous[17].CLK
rxclk => offset_previous[16].CLK
rxclk => offset_previous[15].CLK
rxclk => offset_previous[14].CLK
rxclk => offset_previous[13].CLK
rxclk => offset_previous[12].CLK
rxclk => offset_previous[11].CLK
rxclk => offset_previous[10].CLK
rxclk => offset_previous[9].CLK
rxclk => offset_previous[8].CLK
rxclk => offset_previous[7].CLK
rxclk => offset_previous[6].CLK
rxclk => offset_previous[5].CLK
rxclk => offset_previous[4].CLK
rxclk => offset_previous[3].CLK
rxclk => offset_previous[2].CLK
rxclk => offset_previous[1].CLK
rxclk => offset_previous[0].CLK
rxclk => dout[0].CLK
rxclk => dout[1].CLK
rxclk => dout[2].CLK
rxclk => dout[3].CLK
rxclk => dout[4].CLK
rxclk => dout[5].CLK
rxclk => dout[6].CLK
rxclk => dout[7].CLK
rxclk => dout[8].CLK
rxclk => dout[9].CLK
rxclk => dout[10].CLK
rxclk => dout[11].CLK
rxclk => dout[12].CLK
rxclk => dout[13].CLK
rxclk => dout[14].CLK
rxclk => dout[15].CLK
rxclk => dout[16].CLK
rxclk => dout[17].CLK
rxclk => dout[18].CLK
rxclk => dout[19].CLK
rxclk => sync_err~reg0.CLK
rxclk => sync.CLK
rxclk => in_reg[0].CLK
reset => in_reg[1].ACLR
reset => in_reg[2].ACLR
reset => in_reg[3].ACLR
reset => in_reg[4].ACLR
reset => in_reg[5].ACLR
reset => in_reg[6].ACLR
reset => in_reg[7].ACLR
reset => in_reg[8].ACLR
reset => in_reg[9].ACLR
reset => in_reg[10].ACLR
reset => in_reg[11].ACLR
reset => in_reg[12].ACLR
reset => in_reg[13].ACLR
reset => in_reg[14].ACLR
reset => in_reg[15].ACLR
reset => in_reg[16].ACLR
reset => in_reg[17].ACLR
reset => in_reg[18].ACLR
reset => in_reg[19].ACLR
reset => in_reg[20].ACLR
reset => nrz_reg[0].ACLR
reset => nrz_reg[1].ACLR
reset => nrz_reg[2].ACLR
reset => nrz_reg[3].ACLR
reset => nrz_reg[4].ACLR
reset => nrz_reg[5].ACLR
reset => nrz_reg[6].ACLR
reset => nrz_reg[7].ACLR
reset => nrz_reg[8].ACLR
reset => nrz_reg[9].ACLR
reset => nrz_reg[10].ACLR
reset => nrz_reg[11].ACLR
reset => nrz_reg[12].ACLR
reset => nrz_reg[13].ACLR
reset => nrz_reg[14].ACLR
reset => nrz_reg[15].ACLR
reset => nrz_reg[16].ACLR
reset => nrz_reg[17].ACLR
reset => nrz_reg[18].ACLR
reset => nrz_reg[19].ACLR
reset => d0[0].ACLR
reset => d0[11].ACLR
reset => d0[12].ACLR
reset => d0[13].ACLR
reset => d0[14].ACLR
reset => d0[15].ACLR
reset => d0[16].ACLR
reset => d0[17].ACLR
reset => d0[18].ACLR
reset => d0[19].ACLR
reset => d1[1].ACLR
reset => d1[2].ACLR
reset => d1[3].ACLR
reset => d1[4].ACLR
reset => d1[5].ACLR
reset => d1[6].ACLR
reset => d1[7].ACLR
reset => d1[8].ACLR
reset => d1[9].ACLR
reset => d1[10].ACLR
reset => d1[11].ACLR
reset => d1[12].ACLR
reset => d1[13].ACLR
reset => d1[14].ACLR
reset => d1[15].ACLR
reset => d1[16].ACLR
reset => d1[17].ACLR
reset => d1[18].ACLR
reset => d1[19].ACLR
reset => p2[0].ACLR
reset => p2[1].ACLR
reset => p2[2].ACLR
reset => p2[3].ACLR
reset => p2[4].ACLR
reset => p2[5].ACLR
reset => p2[6].ACLR
reset => p2[7].ACLR
reset => p2[8].ACLR
reset => p2[9].ACLR
reset => p2[10].ACLR
reset => p2[11].ACLR
reset => p2[12].ACLR
reset => p2[13].ACLR
reset => p2[14].ACLR
reset => p2[15].ACLR
reset => p2[16].ACLR
reset => p2[17].ACLR
reset => p2[18].ACLR
reset => p2[19].ACLR
reset => p3[0].ACLR
reset => p3[1].ACLR
reset => p3[2].ACLR
reset => p3[3].ACLR
reset => p3[4].ACLR
reset => p3[5].ACLR
reset => p3[6].ACLR
reset => p3[7].ACLR
reset => p3[8].ACLR
reset => p3[9].ACLR
reset => p3[10].ACLR
reset => p3[11].ACLR
reset => p3[12].ACLR
reset => p3[13].ACLR
reset => p3[14].ACLR
reset => p3[15].ACLR
reset => p3[16].ACLR
reset => p3[17].ACLR
reset => p3[18].ACLR
reset => p3[19].ACLR
reset => p4[0].ACLR
reset => p4[1].ACLR
reset => p4[2].ACLR
reset => p4[3].ACLR
reset => p4[4].ACLR
reset => p4[5].ACLR
reset => p4[6].ACLR
reset => p4[7].ACLR
reset => p4[8].ACLR
reset => p4[9].ACLR
reset => p4[10].ACLR
reset => p4[11].ACLR
reset => p4[12].ACLR
reset => p4[13].ACLR
reset => p4[14].ACLR
reset => p4[15].ACLR
reset => p4[16].ACLR
reset => p4[17].ACLR
reset => p4[18].ACLR
reset => p4[19].ACLR
reset => p5[0].ACLR
reset => p5[1].ACLR
reset => p5[2].ACLR
reset => p5[3].ACLR
reset => p5[4].ACLR
reset => p5[5].ACLR
reset => p5[6].ACLR
reset => p5[7].ACLR
reset => p5[8].ACLR
reset => p5[9].ACLR
reset => p5[10].ACLR
reset => p5[11].ACLR
reset => p5[12].ACLR
reset => p5[13].ACLR
reset => p5[14].ACLR
reset => p5[15].ACLR
reset => p5[16].ACLR
reset => p5[17].ACLR
reset => p5[18].ACLR
reset => p5[19].ACLR
reset => p6[0].ACLR
reset => p6[1].ACLR
reset => p6[2].ACLR
reset => p6[3].ACLR
reset => p6[4].ACLR
reset => p6[5].ACLR
reset => p6[6].ACLR
reset => p6[7].ACLR
reset => p6[8].ACLR
reset => p6[9].ACLR
reset => p6[10].ACLR
reset => p6[11].ACLR
reset => p6[12].ACLR
reset => p6[13].ACLR
reset => p6[14].ACLR
reset => p6[15].ACLR
reset => p6[16].ACLR
reset => p6[17].ACLR
reset => p6[18].ACLR
reset => p6[19].ACLR
reset => offset_detect1[19].ACLR
reset => offset_detect1[18].ACLR
reset => offset_detect1[17].ACLR
reset => offset_detect1[16].ACLR
reset => offset_detect1[15].ACLR
reset => offset_detect1[14].ACLR
reset => offset_detect1[13].ACLR
reset => offset_detect1[12].ACLR
reset => offset_detect1[11].ACLR
reset => offset_detect1[10].ACLR
reset => offset_detect1[9].ACLR
reset => offset_detect1[8].ACLR
reset => offset_detect1[7].ACLR
reset => offset_detect1[6].ACLR
reset => offset_detect1[5].ACLR
reset => offset_detect1[4].ACLR
reset => offset_detect1[3].ACLR
reset => offset_detect1[2].ACLR
reset => offset_detect1[1].ACLR
reset => offset_detect1[0].ACLR
reset => offset_detect2[4].ACLR
reset => offset_detect2[3].ACLR
reset => offset_detect2[2].ACLR
reset => offset_detect2[1].ACLR
reset => offset_detect2[0].ACLR
reset => offset_previous[19].ACLR
reset => offset_previous[18].ACLR
reset => offset_previous[17].ACLR
reset => offset_previous[16].ACLR
reset => offset_previous[15].ACLR
reset => offset_previous[14].ACLR
reset => offset_previous[13].ACLR
reset => offset_previous[12].ACLR
reset => offset_previous[11].ACLR
reset => offset_previous[10].ACLR
reset => offset_previous[9].ACLR
reset => offset_previous[8].ACLR
reset => offset_previous[7].ACLR
reset => offset_previous[6].ACLR
reset => offset_previous[5].ACLR
reset => offset_previous[4].ACLR
reset => offset_previous[3].ACLR
reset => offset_previous[2].ACLR
reset => offset_previous[1].ACLR
reset => offset_previous[0].ACLR
reset => dout[0].ACLR
reset => dout[1].ACLR
reset => dout[2].ACLR
reset => dout[3].ACLR
reset => dout[4].ACLR
reset => dout[5].ACLR
reset => dout[6].ACLR
reset => dout[7].ACLR
reset => dout[8].ACLR
reset => dout[9].ACLR
reset => dout[10].ACLR
reset => dout[11].ACLR
reset => dout[12].ACLR
reset => dout[13].ACLR
reset => dout[14].ACLR
reset => dout[15].ACLR
reset => dout[16].ACLR
reset => dout[17].ACLR
reset => dout[18].ACLR
reset => dout[19].ACLR
reset => sync_err~reg0.ACLR
reset => sync.ACLR
reset => in_reg[0].ACLR
bypass => d0~0.OUTPUTSELECT
bypass => d1~0.OUTPUTSELECT
bypass => d1~1.OUTPUTSELECT
bypass => d1~2.OUTPUTSELECT
bypass => d1~3.OUTPUTSELECT
bypass => d1~4.OUTPUTSELECT
bypass => d1~5.OUTPUTSELECT
bypass => d1~6.OUTPUTSELECT
bypass => d1~7.OUTPUTSELECT
bypass => d1~8.OUTPUTSELECT
bypass => d1~9.OUTPUTSELECT
bypass => d1~10.OUTPUTSELECT
bypass => d1~11.OUTPUTSELECT
bypass => d1~12.OUTPUTSELECT
bypass => d1~13.OUTPUTSELECT
bypass => d1~14.OUTPUTSELECT
bypass => d1~15.OUTPUTSELECT
bypass => d1~16.OUTPUTSELECT
bypass => d1~17.OUTPUTSELECT
bypass => d1~18.OUTPUTSELECT
bypass => d0[11].ENA
bypass => d0[12].ENA
bypass => d0[13].ENA
bypass => d0[14].ENA
bypass => d0[15].ENA
bypass => d0[16].ENA
bypass => d0[17].ENA
bypass => d0[18].ENA
bypass => d0[19].ENA
sync_en => barrel_shift~79.IN0
rxd_in[19] => in_reg[20].DATAIN
rxd_in[18] => in_reg[19].DATAIN
rxd_in[17] => in_reg[18].DATAIN
rxd_in[16] => in_reg[17].DATAIN
rxd_in[15] => in_reg[16].DATAIN
rxd_in[14] => in_reg[15].DATAIN
rxd_in[13] => in_reg[14].DATAIN
rxd_in[12] => in_reg[13].DATAIN
rxd_in[11] => in_reg[12].DATAIN
rxd_in[10] => in_reg[11].DATAIN
rxd_in[9] => in_reg[10].DATAIN
rxd_in[8] => in_reg[9].DATAIN
rxd_in[7] => in_reg[8].DATAIN
rxd_in[6] => in_reg[7].DATAIN
rxd_in[5] => in_reg[6].DATAIN
rxd_in[4] => in_reg[5].DATAIN
rxd_in[3] => in_reg[4].DATAIN
rxd_in[2] => in_reg[3].DATAIN
rxd_in[1] => in_reg[2].DATAIN
rxd_in[0] => in_reg[1].DATAIN
rxd_out[19] <= dout[19].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[18] <= dout[18].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[17] <= dout[17].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[16] <= dout[16].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[15] <= dout[15].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[14] <= dout[14].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[13] <= dout[13].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[12] <= dout[12].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[11] <= dout[11].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[10] <= dout[10].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[9] <= dout[9].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[8] <= dout[8].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
rxd_out[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
sync_err <= sync_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_sync <= sync.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22
datain_h[0] => altddio_out:altddio_out_component.datain_h[0]
datain_h[1] => altddio_out:altddio_out_component.datain_h[1]
datain_h[2] => altddio_out:altddio_out_component.datain_h[2]
datain_h[3] => altddio_out:altddio_out_component.datain_h[3]
datain_h[4] => altddio_out:altddio_out_component.datain_h[4]
datain_h[5] => altddio_out:altddio_out_component.datain_h[5]
datain_h[6] => altddio_out:altddio_out_component.datain_h[6]
datain_h[7] => altddio_out:altddio_out_component.datain_h[7]
datain_h[8] => altddio_out:altddio_out_component.datain_h[8]
datain_h[9] => altddio_out:altddio_out_component.datain_h[9]
datain_h[10] => altddio_out:altddio_out_component.datain_h[10]
datain_h[11] => altddio_out:altddio_out_component.datain_h[11]
datain_h[12] => altddio_out:altddio_out_component.datain_h[12]
datain_h[13] => altddio_out:altddio_out_component.datain_h[13]
datain_h[14] => altddio_out:altddio_out_component.datain_h[14]
datain_h[15] => altddio_out:altddio_out_component.datain_h[15]
datain_h[16] => altddio_out:altddio_out_component.datain_h[16]
datain_h[17] => altddio_out:altddio_out_component.datain_h[17]
datain_h[18] => altddio_out:altddio_out_component.datain_h[18]
datain_h[19] => altddio_out:altddio_out_component.datain_h[19]
datain_h[20] => altddio_out:altddio_out_component.datain_h[20]
datain_h[21] => altddio_out:altddio_out_component.datain_h[21]
datain_l[0] => altddio_out:altddio_out_component.datain_l[0]
datain_l[1] => altddio_out:altddio_out_component.datain_l[1]
datain_l[2] => altddio_out:altddio_out_component.datain_l[2]
datain_l[3] => altddio_out:altddio_out_component.datain_l[3]
datain_l[4] => altddio_out:altddio_out_component.datain_l[4]
datain_l[5] => altddio_out:altddio_out_component.datain_l[5]
datain_l[6] => altddio_out:altddio_out_component.datain_l[6]
datain_l[7] => altddio_out:altddio_out_component.datain_l[7]
datain_l[8] => altddio_out:altddio_out_component.datain_l[8]
datain_l[9] => altddio_out:altddio_out_component.datain_l[9]
datain_l[10] => altddio_out:altddio_out_component.datain_l[10]
datain_l[11] => altddio_out:altddio_out_component.datain_l[11]
datain_l[12] => altddio_out:altddio_out_component.datain_l[12]
datain_l[13] => altddio_out:altddio_out_component.datain_l[13]
datain_l[14] => altddio_out:altddio_out_component.datain_l[14]
datain_l[15] => altddio_out:altddio_out_component.datain_l[15]
datain_l[16] => altddio_out:altddio_out_component.datain_l[16]
datain_l[17] => altddio_out:altddio_out_component.datain_l[17]
datain_l[18] => altddio_out:altddio_out_component.datain_l[18]
datain_l[19] => altddio_out:altddio_out_component.datain_l[19]
datain_l[20] => altddio_out:altddio_out_component.datain_l[20]
datain_l[21] => altddio_out:altddio_out_component.datain_l[21]
outclock => altddio_out:altddio_out_component.outclock
oe => altddio_out:altddio_out_component.oe
dataout[0] <= altddio_out:altddio_out_component.dataout[0]
dataout[1] <= altddio_out:altddio_out_component.dataout[1]
dataout[2] <= altddio_out:altddio_out_component.dataout[2]
dataout[3] <= altddio_out:altddio_out_component.dataout[3]
dataout[4] <= altddio_out:altddio_out_component.dataout[4]
dataout[5] <= altddio_out:altddio_out_component.dataout[5]
dataout[6] <= altddio_out:altddio_out_component.dataout[6]
dataout[7] <= altddio_out:altddio_out_component.dataout[7]
dataout[8] <= altddio_out:altddio_out_component.dataout[8]
dataout[9] <= altddio_out:altddio_out_component.dataout[9]
dataout[10] <= altddio_out:altddio_out_component.dataout[10]
dataout[11] <= altddio_out:altddio_out_component.dataout[11]
dataout[12] <= altddio_out:altddio_out_component.dataout[12]
dataout[13] <= altddio_out:altddio_out_component.dataout[13]
dataout[14] <= altddio_out:altddio_out_component.dataout[14]
dataout[15] <= altddio_out:altddio_out_component.dataout[15]
dataout[16] <= altddio_out:altddio_out_component.dataout[16]
dataout[17] <= altddio_out:altddio_out_component.dataout[17]
dataout[18] <= altddio_out:altddio_out_component.dataout[18]
dataout[19] <= altddio_out:altddio_out_component.dataout[19]
dataout[20] <= altddio_out:altddio_out_component.dataout[20]
dataout[21] <= altddio_out:altddio_out_component.dataout[21]


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component
datain_h[0] => mux[0].DATAC
datain_h[1] => mux[1].DATAC
datain_h[2] => mux[2].DATAC
datain_h[3] => mux[3].DATAC
datain_h[4] => mux[4].DATAC
datain_h[5] => mux[5].DATAC
datain_h[6] => mux[6].DATAC
datain_h[7] => mux[7].DATAC
datain_h[8] => mux[8].DATAC
datain_h[9] => mux[9].DATAC
datain_h[10] => mux[10].DATAC
datain_h[11] => mux[11].DATAC
datain_h[12] => mux[12].DATAC
datain_h[13] => mux[13].DATAC
datain_h[14] => mux[14].DATAC
datain_h[15] => mux[15].DATAC
datain_h[16] => mux[16].DATAC
datain_h[17] => mux[17].DATAC
datain_h[18] => mux[18].DATAC
datain_h[19] => mux[19].DATAC
datain_h[20] => mux[20].DATAC
datain_h[21] => mux[21].DATAC
datain_l[0] => output_cell_L[0].DATAIN
datain_l[1] => output_cell_L[1].DATAIN
datain_l[2] => output_cell_L[2].DATAIN
datain_l[3] => output_cell_L[3].DATAIN
datain_l[4] => output_cell_L[4].DATAIN
datain_l[5] => output_cell_L[5].DATAIN
datain_l[6] => output_cell_L[6].DATAIN
datain_l[7] => output_cell_L[7].DATAIN
datain_l[8] => output_cell_L[8].DATAIN
datain_l[9] => output_cell_L[9].DATAIN
datain_l[10] => output_cell_L[10].DATAIN
datain_l[11] => output_cell_L[11].DATAIN
datain_l[12] => output_cell_L[12].DATAIN
datain_l[13] => output_cell_L[13].DATAIN
datain_l[14] => output_cell_L[14].DATAIN
datain_l[15] => output_cell_L[15].DATAIN
datain_l[16] => output_cell_L[16].DATAIN
datain_l[17] => output_cell_L[17].DATAIN
datain_l[18] => output_cell_L[18].DATAIN
datain_l[19] => output_cell_L[19].DATAIN
datain_l[20] => output_cell_L[20].DATAIN
datain_l[21] => output_cell_L[21].DATAIN
outclock => mux[21].CLK
outclock => mux[21].DATAA
outclock => mux[20].CLK
outclock => mux[20].DATAA
outclock => mux[19].CLK
outclock => mux[19].DATAA
outclock => mux[18].CLK
outclock => mux[18].DATAA
outclock => mux[17].CLK
outclock => mux[17].DATAA
outclock => mux[16].CLK
outclock => mux[16].DATAA
outclock => mux[15].CLK
outclock => mux[15].DATAA
outclock => mux[14].CLK
outclock => mux[14].DATAA
outclock => mux[13].CLK
outclock => mux[13].DATAA
outclock => mux[12].CLK
outclock => mux[12].DATAA
outclock => mux[11].CLK
outclock => mux[11].DATAA
outclock => mux[10].CLK
outclock => mux[10].DATAA
outclock => mux[9].CLK
outclock => mux[9].DATAA
outclock => mux[8].CLK
outclock => mux[8].DATAA
outclock => mux[7].CLK
outclock => mux[7].DATAA
outclock => mux[6].CLK
outclock => mux[6].DATAA
outclock => mux[5].CLK
outclock => mux[5].DATAA
outclock => mux[4].CLK
outclock => mux[4].DATAA
outclock => mux[3].CLK
outclock => mux[3].DATAA
outclock => mux[2].CLK
outclock => mux[2].DATAA
outclock => mux[1].CLK
outclock => mux[1].DATAA
outclock => mux[0].CLK
outclock => mux[0].DATAA
outclock => oe_cell_1.CLK
outclock => output_cell_L[21].CLK
outclock => output_cell_L[20].CLK
outclock => output_cell_L[19].CLK
outclock => output_cell_L[18].CLK
outclock => output_cell_L[17].CLK
outclock => output_cell_L[16].CLK
outclock => output_cell_L[15].CLK
outclock => output_cell_L[14].CLK
outclock => output_cell_L[13].CLK
outclock => output_cell_L[12].CLK
outclock => output_cell_L[11].CLK
outclock => output_cell_L[10].CLK
outclock => output_cell_L[9].CLK
outclock => output_cell_L[8].CLK
outclock => output_cell_L[7].CLK
outclock => output_cell_L[6].CLK
outclock => output_cell_L[5].CLK
outclock => output_cell_L[4].CLK
outclock => output_cell_L[3].CLK
outclock => output_cell_L[2].CLK
outclock => output_cell_L[1].CLK
outclock => output_cell_L[0].CLK
outclocken => mux[21].ENA
outclocken => mux[20].ENA
outclocken => mux[19].ENA
outclocken => mux[18].ENA
outclocken => mux[17].ENA
outclocken => mux[16].ENA
outclocken => mux[15].ENA
outclocken => mux[14].ENA
outclocken => mux[13].ENA
outclocken => mux[12].ENA
outclocken => mux[11].ENA
outclocken => mux[10].ENA
outclocken => mux[9].ENA
outclocken => mux[8].ENA
outclocken => mux[7].ENA
outclocken => mux[6].ENA
outclocken => mux[5].ENA
outclocken => mux[4].ENA
outclocken => mux[3].ENA
outclocken => mux[2].ENA
outclocken => mux[1].ENA
outclocken => mux[0].ENA
outclocken => oe_cell_1.ENA
outclocken => output_cell_L[21].ENA
outclocken => output_cell_L[20].ENA
outclocken => output_cell_L[19].ENA
outclocken => output_cell_L[18].ENA
outclocken => output_cell_L[17].ENA
outclocken => output_cell_L[16].ENA
outclocken => output_cell_L[15].ENA
outclocken => output_cell_L[14].ENA
outclocken => output_cell_L[13].ENA
outclocken => output_cell_L[12].ENA
outclocken => output_cell_L[11].ENA
outclocken => output_cell_L[10].ENA
outclocken => output_cell_L[9].ENA
outclocken => output_cell_L[8].ENA
outclocken => output_cell_L[7].ENA
outclocken => output_cell_L[6].ENA
outclocken => output_cell_L[5].ENA
outclocken => output_cell_L[4].ENA
outclocken => output_cell_L[3].ENA
outclocken => output_cell_L[2].ENA
outclocken => output_cell_L[1].ENA
outclocken => output_cell_L[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => oe_cell_1.DATAIN
dataout[0] <= cyclone_ddio_out:ddio_out[0].padio
dataout[1] <= cyclone_ddio_out:ddio_out[1].padio
dataout[2] <= cyclone_ddio_out:ddio_out[2].padio
dataout[3] <= cyclone_ddio_out:ddio_out[3].padio
dataout[4] <= cyclone_ddio_out:ddio_out[4].padio
dataout[5] <= cyclone_ddio_out:ddio_out[5].padio
dataout[6] <= cyclone_ddio_out:ddio_out[6].padio
dataout[7] <= cyclone_ddio_out:ddio_out[7].padio
dataout[8] <= cyclone_ddio_out:ddio_out[8].padio
dataout[9] <= cyclone_ddio_out:ddio_out[9].padio
dataout[10] <= cyclone_ddio_out:ddio_out[10].padio
dataout[11] <= cyclone_ddio_out:ddio_out[11].padio
dataout[12] <= cyclone_ddio_out:ddio_out[12].padio
dataout[13] <= cyclone_ddio_out:ddio_out[13].padio
dataout[14] <= cyclone_ddio_out:ddio_out[14].padio
dataout[15] <= cyclone_ddio_out:ddio_out[15].padio
dataout[16] <= cyclone_ddio_out:ddio_out[16].padio
dataout[17] <= cyclone_ddio_out:ddio_out[17].padio
dataout[18] <= cyclone_ddio_out:ddio_out[18].padio
dataout[19] <= cyclone_ddio_out:ddio_out[19].padio
dataout[20] <= cyclone_ddio_out:ddio_out[20].padio
dataout[21] <= cyclone_ddio_out:ddio_out[21].padio


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[21]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[20]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[19]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[18]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[17]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[16]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[15]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[14]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[13]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[12]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[11]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[10]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[9]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[8]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[7]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[6]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[5]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[4]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[3]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[2]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[1]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|cyclone_ddio_out:ddio_out[0]
padio <= ioatom
oe => ioatom.OE
datain => ioatom.DATAIN


|hdvb0|crc292check:U10AY
clk => crc[17].CLK
clk => crc[16].CLK
clk => crc[15].CLK
clk => crc[14].CLK
clk => crc[13].CLK
clk => crc[12].CLK
clk => crc[11].CLK
clk => crc[10].CLK
clk => crc[9].CLK
clk => crc[8].CLK
clk => crc[7].CLK
clk => crc[6].CLK
clk => crc[5].CLK
clk => crc[4].CLK
clk => crc[3].CLK
clk => crc[2].CLK
clk => crc[1].CLK
clk => crc[0].CLK
clk => crc_error.CLK
clk => crc_errors[31]~reg0.CLK
clk => crc_errors[30]~reg0.CLK
clk => crc_errors[29]~reg0.CLK
clk => crc_errors[28]~reg0.CLK
clk => crc_errors[27]~reg0.CLK
clk => crc_errors[26]~reg0.CLK
clk => crc_errors[25]~reg0.CLK
clk => crc_errors[24]~reg0.CLK
clk => crc_errors[23]~reg0.CLK
clk => crc_errors[22]~reg0.CLK
clk => crc_errors[21]~reg0.CLK
clk => crc_errors[20]~reg0.CLK
clk => crc_errors[19]~reg0.CLK
clk => crc_errors[18]~reg0.CLK
clk => crc_errors[17]~reg0.CLK
clk => crc_errors[16]~reg0.CLK
clk => crc_errors[15]~reg0.CLK
clk => crc_errors[14]~reg0.CLK
clk => crc_errors[13]~reg0.CLK
clk => crc_errors[12]~reg0.CLK
clk => crc_errors[11]~reg0.CLK
clk => crc_errors[10]~reg0.CLK
clk => crc_errors[9]~reg0.CLK
clk => crc_errors[8]~reg0.CLK
clk => crc_errors[7]~reg0.CLK
clk => crc_errors[6]~reg0.CLK
clk => crc_errors[5]~reg0.CLK
clk => crc_errors[4]~reg0.CLK
clk => crc_errors[3]~reg0.CLK
clk => crc_errors[2]~reg0.CLK
clk => crc_errors[1]~reg0.CLK
clk => crc_errors[0]~reg0.CLK
clk => readcrc_old.CLK
clk => checkdata[8].CLK
clk => checkdata[7].CLK
clk => checkdata[6].CLK
clk => checkdata[5].CLK
clk => checkdata[4].CLK
clk => checkdata[3].CLK
clk => checkdata[2].CLK
clk => checkdata[1].CLK
clk => checkdata[0].CLK
clk => ldata_in[9].CLK
clk => ldata_in[8].CLK
clk => ldata_in[7].CLK
clk => ldata_in[6].CLK
clk => ldata_in[5].CLK
clk => ldata_in[4].CLK
clk => ldata_in[3].CLK
clk => ldata_in[2].CLK
clk => ldata_in[1].CLK
clk => ldata_in[0].CLK
clk => state~2.IN1
reset => crc[17].ACLR
reset => crc[16].ACLR
reset => crc[15].ACLR
reset => crc[14].ACLR
reset => crc[13].ACLR
reset => crc[12].ACLR
reset => crc[11].ACLR
reset => crc[10].ACLR
reset => crc[9].ACLR
reset => crc[8].ACLR
reset => crc[7].ACLR
reset => crc[6].ACLR
reset => crc[5].ACLR
reset => crc[4].ACLR
reset => crc[3].ACLR
reset => crc[2].ACLR
reset => crc[1].ACLR
reset => crc[0].ACLR
reset => crc_error.ACLR
reset => crc_errors[31]~reg0.ACLR
reset => crc_errors[30]~reg0.ACLR
reset => crc_errors[29]~reg0.ACLR
reset => crc_errors[28]~reg0.ACLR
reset => crc_errors[27]~reg0.ACLR
reset => crc_errors[26]~reg0.ACLR
reset => crc_errors[25]~reg0.ACLR
reset => crc_errors[24]~reg0.ACLR
reset => crc_errors[23]~reg0.ACLR
reset => crc_errors[22]~reg0.ACLR
reset => crc_errors[21]~reg0.ACLR
reset => crc_errors[20]~reg0.ACLR
reset => crc_errors[19]~reg0.ACLR
reset => crc_errors[18]~reg0.ACLR
reset => crc_errors[17]~reg0.ACLR
reset => crc_errors[16]~reg0.ACLR
reset => crc_errors[15]~reg0.ACLR
reset => crc_errors[14]~reg0.ACLR
reset => crc_errors[13]~reg0.ACLR
reset => crc_errors[12]~reg0.ACLR
reset => crc_errors[11]~reg0.ACLR
reset => crc_errors[10]~reg0.ACLR
reset => crc_errors[9]~reg0.ACLR
reset => crc_errors[8]~reg0.ACLR
reset => crc_errors[7]~reg0.ACLR
reset => crc_errors[6]~reg0.ACLR
reset => crc_errors[5]~reg0.ACLR
reset => crc_errors[4]~reg0.ACLR
reset => crc_errors[3]~reg0.ACLR
reset => crc_errors[2]~reg0.ACLR
reset => crc_errors[1]~reg0.ACLR
reset => crc_errors[0]~reg0.ACLR
reset => readcrc_old.ENA
reset => checkdata[8].ENA
reset => checkdata[7].ENA
reset => checkdata[6].ENA
reset => checkdata[5].ENA
reset => checkdata[4].ENA
reset => checkdata[3].ENA
reset => checkdata[2].ENA
reset => checkdata[1].ENA
reset => checkdata[0].ENA
reset => ldata_in[9].ENA
reset => ldata_in[8].ENA
reset => ldata_in[7].ENA
reset => ldata_in[6].ENA
reset => ldata_in[5].ENA
reset => ldata_in[4].ENA
reset => ldata_in[3].ENA
reset => ldata_in[2].ENA
reset => ldata_in[1].ENA
reset => ldata_in[0].ENA
reset => state~3.IN1
data_in[9] => ldata_in[9].DATAIN
data_in[8] => ldata_in[8].DATAIN
data_in[7] => ldata_in[7].DATAIN
data_in[6] => ldata_in[6].DATAIN
data_in[5] => ldata_in[5].DATAIN
data_in[4] => ldata_in[4].DATAIN
data_in[3] => ldata_in[3].DATAIN
data_in[2] => ldata_in[2].DATAIN
data_in[1] => ldata_in[1].DATAIN
data_in[0] => ldata_in[0].DATAIN
readcrc => process0~0.IN1
readcrc => readcrc_old.DATAIN
crc_errors[0] <= crc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[1] <= crc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[2] <= crc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[3] <= crc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[4] <= crc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[5] <= crc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[6] <= crc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[7] <= crc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[8] <= crc_errors[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[9] <= crc_errors[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[10] <= crc_errors[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[11] <= crc_errors[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[12] <= crc_errors[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[13] <= crc_errors[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[14] <= crc_errors[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[15] <= crc_errors[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[16] <= crc_errors[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[17] <= crc_errors[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[18] <= crc_errors[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[19] <= crc_errors[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[20] <= crc_errors[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[21] <= crc_errors[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[22] <= crc_errors[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[23] <= crc_errors[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[24] <= crc_errors[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[25] <= crc_errors[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[26] <= crc_errors[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[27] <= crc_errors[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[28] <= crc_errors[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[29] <= crc_errors[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[30] <= crc_errors[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[31] <= crc_errors[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|crc292check:U10AC
clk => crc[17].CLK
clk => crc[16].CLK
clk => crc[15].CLK
clk => crc[14].CLK
clk => crc[13].CLK
clk => crc[12].CLK
clk => crc[11].CLK
clk => crc[10].CLK
clk => crc[9].CLK
clk => crc[8].CLK
clk => crc[7].CLK
clk => crc[6].CLK
clk => crc[5].CLK
clk => crc[4].CLK
clk => crc[3].CLK
clk => crc[2].CLK
clk => crc[1].CLK
clk => crc[0].CLK
clk => crc_error.CLK
clk => crc_errors[31]~reg0.CLK
clk => crc_errors[30]~reg0.CLK
clk => crc_errors[29]~reg0.CLK
clk => crc_errors[28]~reg0.CLK
clk => crc_errors[27]~reg0.CLK
clk => crc_errors[26]~reg0.CLK
clk => crc_errors[25]~reg0.CLK
clk => crc_errors[24]~reg0.CLK
clk => crc_errors[23]~reg0.CLK
clk => crc_errors[22]~reg0.CLK
clk => crc_errors[21]~reg0.CLK
clk => crc_errors[20]~reg0.CLK
clk => crc_errors[19]~reg0.CLK
clk => crc_errors[18]~reg0.CLK
clk => crc_errors[17]~reg0.CLK
clk => crc_errors[16]~reg0.CLK
clk => crc_errors[15]~reg0.CLK
clk => crc_errors[14]~reg0.CLK
clk => crc_errors[13]~reg0.CLK
clk => crc_errors[12]~reg0.CLK
clk => crc_errors[11]~reg0.CLK
clk => crc_errors[10]~reg0.CLK
clk => crc_errors[9]~reg0.CLK
clk => crc_errors[8]~reg0.CLK
clk => crc_errors[7]~reg0.CLK
clk => crc_errors[6]~reg0.CLK
clk => crc_errors[5]~reg0.CLK
clk => crc_errors[4]~reg0.CLK
clk => crc_errors[3]~reg0.CLK
clk => crc_errors[2]~reg0.CLK
clk => crc_errors[1]~reg0.CLK
clk => crc_errors[0]~reg0.CLK
clk => readcrc_old.CLK
clk => checkdata[8].CLK
clk => checkdata[7].CLK
clk => checkdata[6].CLK
clk => checkdata[5].CLK
clk => checkdata[4].CLK
clk => checkdata[3].CLK
clk => checkdata[2].CLK
clk => checkdata[1].CLK
clk => checkdata[0].CLK
clk => ldata_in[9].CLK
clk => ldata_in[8].CLK
clk => ldata_in[7].CLK
clk => ldata_in[6].CLK
clk => ldata_in[5].CLK
clk => ldata_in[4].CLK
clk => ldata_in[3].CLK
clk => ldata_in[2].CLK
clk => ldata_in[1].CLK
clk => ldata_in[0].CLK
clk => state~2.IN1
reset => crc[17].ACLR
reset => crc[16].ACLR
reset => crc[15].ACLR
reset => crc[14].ACLR
reset => crc[13].ACLR
reset => crc[12].ACLR
reset => crc[11].ACLR
reset => crc[10].ACLR
reset => crc[9].ACLR
reset => crc[8].ACLR
reset => crc[7].ACLR
reset => crc[6].ACLR
reset => crc[5].ACLR
reset => crc[4].ACLR
reset => crc[3].ACLR
reset => crc[2].ACLR
reset => crc[1].ACLR
reset => crc[0].ACLR
reset => crc_error.ACLR
reset => crc_errors[31]~reg0.ACLR
reset => crc_errors[30]~reg0.ACLR
reset => crc_errors[29]~reg0.ACLR
reset => crc_errors[28]~reg0.ACLR
reset => crc_errors[27]~reg0.ACLR
reset => crc_errors[26]~reg0.ACLR
reset => crc_errors[25]~reg0.ACLR
reset => crc_errors[24]~reg0.ACLR
reset => crc_errors[23]~reg0.ACLR
reset => crc_errors[22]~reg0.ACLR
reset => crc_errors[21]~reg0.ACLR
reset => crc_errors[20]~reg0.ACLR
reset => crc_errors[19]~reg0.ACLR
reset => crc_errors[18]~reg0.ACLR
reset => crc_errors[17]~reg0.ACLR
reset => crc_errors[16]~reg0.ACLR
reset => crc_errors[15]~reg0.ACLR
reset => crc_errors[14]~reg0.ACLR
reset => crc_errors[13]~reg0.ACLR
reset => crc_errors[12]~reg0.ACLR
reset => crc_errors[11]~reg0.ACLR
reset => crc_errors[10]~reg0.ACLR
reset => crc_errors[9]~reg0.ACLR
reset => crc_errors[8]~reg0.ACLR
reset => crc_errors[7]~reg0.ACLR
reset => crc_errors[6]~reg0.ACLR
reset => crc_errors[5]~reg0.ACLR
reset => crc_errors[4]~reg0.ACLR
reset => crc_errors[3]~reg0.ACLR
reset => crc_errors[2]~reg0.ACLR
reset => crc_errors[1]~reg0.ACLR
reset => crc_errors[0]~reg0.ACLR
reset => readcrc_old.ENA
reset => checkdata[8].ENA
reset => checkdata[7].ENA
reset => checkdata[6].ENA
reset => checkdata[5].ENA
reset => checkdata[4].ENA
reset => checkdata[3].ENA
reset => checkdata[2].ENA
reset => checkdata[1].ENA
reset => checkdata[0].ENA
reset => ldata_in[9].ENA
reset => ldata_in[8].ENA
reset => ldata_in[7].ENA
reset => ldata_in[6].ENA
reset => ldata_in[5].ENA
reset => ldata_in[4].ENA
reset => ldata_in[3].ENA
reset => ldata_in[2].ENA
reset => ldata_in[1].ENA
reset => ldata_in[0].ENA
reset => state~3.IN1
data_in[9] => ldata_in[9].DATAIN
data_in[8] => ldata_in[8].DATAIN
data_in[7] => ldata_in[7].DATAIN
data_in[6] => ldata_in[6].DATAIN
data_in[5] => ldata_in[5].DATAIN
data_in[4] => ldata_in[4].DATAIN
data_in[3] => ldata_in[3].DATAIN
data_in[2] => ldata_in[2].DATAIN
data_in[1] => ldata_in[1].DATAIN
data_in[0] => ldata_in[0].DATAIN
readcrc => process0~0.IN1
readcrc => readcrc_old.DATAIN
crc_errors[0] <= crc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[1] <= crc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[2] <= crc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[3] <= crc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[4] <= crc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[5] <= crc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[6] <= crc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[7] <= crc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[8] <= crc_errors[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[9] <= crc_errors[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[10] <= crc_errors[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[11] <= crc_errors[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[12] <= crc_errors[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[13] <= crc_errors[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[14] <= crc_errors[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[15] <= crc_errors[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[16] <= crc_errors[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[17] <= crc_errors[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[18] <= crc_errors[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[19] <= crc_errors[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[20] <= crc_errors[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[21] <= crc_errors[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[22] <= crc_errors[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[23] <= crc_errors[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[24] <= crc_errors[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[25] <= crc_errors[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[26] <= crc_errors[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[27] <= crc_errors[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[28] <= crc_errors[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[29] <= crc_errors[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[30] <= crc_errors[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[31] <= crc_errors[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|crc292check:U10BY
clk => crc[17].CLK
clk => crc[16].CLK
clk => crc[15].CLK
clk => crc[14].CLK
clk => crc[13].CLK
clk => crc[12].CLK
clk => crc[11].CLK
clk => crc[10].CLK
clk => crc[9].CLK
clk => crc[8].CLK
clk => crc[7].CLK
clk => crc[6].CLK
clk => crc[5].CLK
clk => crc[4].CLK
clk => crc[3].CLK
clk => crc[2].CLK
clk => crc[1].CLK
clk => crc[0].CLK
clk => crc_error.CLK
clk => crc_errors[31]~reg0.CLK
clk => crc_errors[30]~reg0.CLK
clk => crc_errors[29]~reg0.CLK
clk => crc_errors[28]~reg0.CLK
clk => crc_errors[27]~reg0.CLK
clk => crc_errors[26]~reg0.CLK
clk => crc_errors[25]~reg0.CLK
clk => crc_errors[24]~reg0.CLK
clk => crc_errors[23]~reg0.CLK
clk => crc_errors[22]~reg0.CLK
clk => crc_errors[21]~reg0.CLK
clk => crc_errors[20]~reg0.CLK
clk => crc_errors[19]~reg0.CLK
clk => crc_errors[18]~reg0.CLK
clk => crc_errors[17]~reg0.CLK
clk => crc_errors[16]~reg0.CLK
clk => crc_errors[15]~reg0.CLK
clk => crc_errors[14]~reg0.CLK
clk => crc_errors[13]~reg0.CLK
clk => crc_errors[12]~reg0.CLK
clk => crc_errors[11]~reg0.CLK
clk => crc_errors[10]~reg0.CLK
clk => crc_errors[9]~reg0.CLK
clk => crc_errors[8]~reg0.CLK
clk => crc_errors[7]~reg0.CLK
clk => crc_errors[6]~reg0.CLK
clk => crc_errors[5]~reg0.CLK
clk => crc_errors[4]~reg0.CLK
clk => crc_errors[3]~reg0.CLK
clk => crc_errors[2]~reg0.CLK
clk => crc_errors[1]~reg0.CLK
clk => crc_errors[0]~reg0.CLK
clk => readcrc_old.CLK
clk => checkdata[8].CLK
clk => checkdata[7].CLK
clk => checkdata[6].CLK
clk => checkdata[5].CLK
clk => checkdata[4].CLK
clk => checkdata[3].CLK
clk => checkdata[2].CLK
clk => checkdata[1].CLK
clk => checkdata[0].CLK
clk => ldata_in[9].CLK
clk => ldata_in[8].CLK
clk => ldata_in[7].CLK
clk => ldata_in[6].CLK
clk => ldata_in[5].CLK
clk => ldata_in[4].CLK
clk => ldata_in[3].CLK
clk => ldata_in[2].CLK
clk => ldata_in[1].CLK
clk => ldata_in[0].CLK
clk => state~2.IN1
reset => crc[17].ACLR
reset => crc[16].ACLR
reset => crc[15].ACLR
reset => crc[14].ACLR
reset => crc[13].ACLR
reset => crc[12].ACLR
reset => crc[11].ACLR
reset => crc[10].ACLR
reset => crc[9].ACLR
reset => crc[8].ACLR
reset => crc[7].ACLR
reset => crc[6].ACLR
reset => crc[5].ACLR
reset => crc[4].ACLR
reset => crc[3].ACLR
reset => crc[2].ACLR
reset => crc[1].ACLR
reset => crc[0].ACLR
reset => crc_error.ACLR
reset => crc_errors[31]~reg0.ACLR
reset => crc_errors[30]~reg0.ACLR
reset => crc_errors[29]~reg0.ACLR
reset => crc_errors[28]~reg0.ACLR
reset => crc_errors[27]~reg0.ACLR
reset => crc_errors[26]~reg0.ACLR
reset => crc_errors[25]~reg0.ACLR
reset => crc_errors[24]~reg0.ACLR
reset => crc_errors[23]~reg0.ACLR
reset => crc_errors[22]~reg0.ACLR
reset => crc_errors[21]~reg0.ACLR
reset => crc_errors[20]~reg0.ACLR
reset => crc_errors[19]~reg0.ACLR
reset => crc_errors[18]~reg0.ACLR
reset => crc_errors[17]~reg0.ACLR
reset => crc_errors[16]~reg0.ACLR
reset => crc_errors[15]~reg0.ACLR
reset => crc_errors[14]~reg0.ACLR
reset => crc_errors[13]~reg0.ACLR
reset => crc_errors[12]~reg0.ACLR
reset => crc_errors[11]~reg0.ACLR
reset => crc_errors[10]~reg0.ACLR
reset => crc_errors[9]~reg0.ACLR
reset => crc_errors[8]~reg0.ACLR
reset => crc_errors[7]~reg0.ACLR
reset => crc_errors[6]~reg0.ACLR
reset => crc_errors[5]~reg0.ACLR
reset => crc_errors[4]~reg0.ACLR
reset => crc_errors[3]~reg0.ACLR
reset => crc_errors[2]~reg0.ACLR
reset => crc_errors[1]~reg0.ACLR
reset => crc_errors[0]~reg0.ACLR
reset => readcrc_old.ENA
reset => checkdata[8].ENA
reset => checkdata[7].ENA
reset => checkdata[6].ENA
reset => checkdata[5].ENA
reset => checkdata[4].ENA
reset => checkdata[3].ENA
reset => checkdata[2].ENA
reset => checkdata[1].ENA
reset => checkdata[0].ENA
reset => ldata_in[9].ENA
reset => ldata_in[8].ENA
reset => ldata_in[7].ENA
reset => ldata_in[6].ENA
reset => ldata_in[5].ENA
reset => ldata_in[4].ENA
reset => ldata_in[3].ENA
reset => ldata_in[2].ENA
reset => ldata_in[1].ENA
reset => ldata_in[0].ENA
reset => state~3.IN1
data_in[9] => ldata_in[9].DATAIN
data_in[8] => ldata_in[8].DATAIN
data_in[7] => ldata_in[7].DATAIN
data_in[6] => ldata_in[6].DATAIN
data_in[5] => ldata_in[5].DATAIN
data_in[4] => ldata_in[4].DATAIN
data_in[3] => ldata_in[3].DATAIN
data_in[2] => ldata_in[2].DATAIN
data_in[1] => ldata_in[1].DATAIN
data_in[0] => ldata_in[0].DATAIN
readcrc => process0~0.IN1
readcrc => readcrc_old.DATAIN
crc_errors[0] <= crc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[1] <= crc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[2] <= crc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[3] <= crc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[4] <= crc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[5] <= crc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[6] <= crc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[7] <= crc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[8] <= crc_errors[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[9] <= crc_errors[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[10] <= crc_errors[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[11] <= crc_errors[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[12] <= crc_errors[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[13] <= crc_errors[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[14] <= crc_errors[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[15] <= crc_errors[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[16] <= crc_errors[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[17] <= crc_errors[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[18] <= crc_errors[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[19] <= crc_errors[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[20] <= crc_errors[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[21] <= crc_errors[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[22] <= crc_errors[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[23] <= crc_errors[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[24] <= crc_errors[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[25] <= crc_errors[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[26] <= crc_errors[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[27] <= crc_errors[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[28] <= crc_errors[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[29] <= crc_errors[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[30] <= crc_errors[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[31] <= crc_errors[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|crc292check:U10BC
clk => crc[17].CLK
clk => crc[16].CLK
clk => crc[15].CLK
clk => crc[14].CLK
clk => crc[13].CLK
clk => crc[12].CLK
clk => crc[11].CLK
clk => crc[10].CLK
clk => crc[9].CLK
clk => crc[8].CLK
clk => crc[7].CLK
clk => crc[6].CLK
clk => crc[5].CLK
clk => crc[4].CLK
clk => crc[3].CLK
clk => crc[2].CLK
clk => crc[1].CLK
clk => crc[0].CLK
clk => crc_error.CLK
clk => crc_errors[31]~reg0.CLK
clk => crc_errors[30]~reg0.CLK
clk => crc_errors[29]~reg0.CLK
clk => crc_errors[28]~reg0.CLK
clk => crc_errors[27]~reg0.CLK
clk => crc_errors[26]~reg0.CLK
clk => crc_errors[25]~reg0.CLK
clk => crc_errors[24]~reg0.CLK
clk => crc_errors[23]~reg0.CLK
clk => crc_errors[22]~reg0.CLK
clk => crc_errors[21]~reg0.CLK
clk => crc_errors[20]~reg0.CLK
clk => crc_errors[19]~reg0.CLK
clk => crc_errors[18]~reg0.CLK
clk => crc_errors[17]~reg0.CLK
clk => crc_errors[16]~reg0.CLK
clk => crc_errors[15]~reg0.CLK
clk => crc_errors[14]~reg0.CLK
clk => crc_errors[13]~reg0.CLK
clk => crc_errors[12]~reg0.CLK
clk => crc_errors[11]~reg0.CLK
clk => crc_errors[10]~reg0.CLK
clk => crc_errors[9]~reg0.CLK
clk => crc_errors[8]~reg0.CLK
clk => crc_errors[7]~reg0.CLK
clk => crc_errors[6]~reg0.CLK
clk => crc_errors[5]~reg0.CLK
clk => crc_errors[4]~reg0.CLK
clk => crc_errors[3]~reg0.CLK
clk => crc_errors[2]~reg0.CLK
clk => crc_errors[1]~reg0.CLK
clk => crc_errors[0]~reg0.CLK
clk => readcrc_old.CLK
clk => checkdata[8].CLK
clk => checkdata[7].CLK
clk => checkdata[6].CLK
clk => checkdata[5].CLK
clk => checkdata[4].CLK
clk => checkdata[3].CLK
clk => checkdata[2].CLK
clk => checkdata[1].CLK
clk => checkdata[0].CLK
clk => ldata_in[9].CLK
clk => ldata_in[8].CLK
clk => ldata_in[7].CLK
clk => ldata_in[6].CLK
clk => ldata_in[5].CLK
clk => ldata_in[4].CLK
clk => ldata_in[3].CLK
clk => ldata_in[2].CLK
clk => ldata_in[1].CLK
clk => ldata_in[0].CLK
clk => state~2.IN1
reset => crc[17].ACLR
reset => crc[16].ACLR
reset => crc[15].ACLR
reset => crc[14].ACLR
reset => crc[13].ACLR
reset => crc[12].ACLR
reset => crc[11].ACLR
reset => crc[10].ACLR
reset => crc[9].ACLR
reset => crc[8].ACLR
reset => crc[7].ACLR
reset => crc[6].ACLR
reset => crc[5].ACLR
reset => crc[4].ACLR
reset => crc[3].ACLR
reset => crc[2].ACLR
reset => crc[1].ACLR
reset => crc[0].ACLR
reset => crc_error.ACLR
reset => crc_errors[31]~reg0.ACLR
reset => crc_errors[30]~reg0.ACLR
reset => crc_errors[29]~reg0.ACLR
reset => crc_errors[28]~reg0.ACLR
reset => crc_errors[27]~reg0.ACLR
reset => crc_errors[26]~reg0.ACLR
reset => crc_errors[25]~reg0.ACLR
reset => crc_errors[24]~reg0.ACLR
reset => crc_errors[23]~reg0.ACLR
reset => crc_errors[22]~reg0.ACLR
reset => crc_errors[21]~reg0.ACLR
reset => crc_errors[20]~reg0.ACLR
reset => crc_errors[19]~reg0.ACLR
reset => crc_errors[18]~reg0.ACLR
reset => crc_errors[17]~reg0.ACLR
reset => crc_errors[16]~reg0.ACLR
reset => crc_errors[15]~reg0.ACLR
reset => crc_errors[14]~reg0.ACLR
reset => crc_errors[13]~reg0.ACLR
reset => crc_errors[12]~reg0.ACLR
reset => crc_errors[11]~reg0.ACLR
reset => crc_errors[10]~reg0.ACLR
reset => crc_errors[9]~reg0.ACLR
reset => crc_errors[8]~reg0.ACLR
reset => crc_errors[7]~reg0.ACLR
reset => crc_errors[6]~reg0.ACLR
reset => crc_errors[5]~reg0.ACLR
reset => crc_errors[4]~reg0.ACLR
reset => crc_errors[3]~reg0.ACLR
reset => crc_errors[2]~reg0.ACLR
reset => crc_errors[1]~reg0.ACLR
reset => crc_errors[0]~reg0.ACLR
reset => readcrc_old.ENA
reset => checkdata[8].ENA
reset => checkdata[7].ENA
reset => checkdata[6].ENA
reset => checkdata[5].ENA
reset => checkdata[4].ENA
reset => checkdata[3].ENA
reset => checkdata[2].ENA
reset => checkdata[1].ENA
reset => checkdata[0].ENA
reset => ldata_in[9].ENA
reset => ldata_in[8].ENA
reset => ldata_in[7].ENA
reset => ldata_in[6].ENA
reset => ldata_in[5].ENA
reset => ldata_in[4].ENA
reset => ldata_in[3].ENA
reset => ldata_in[2].ENA
reset => ldata_in[1].ENA
reset => ldata_in[0].ENA
reset => state~3.IN1
data_in[9] => ldata_in[9].DATAIN
data_in[8] => ldata_in[8].DATAIN
data_in[7] => ldata_in[7].DATAIN
data_in[6] => ldata_in[6].DATAIN
data_in[5] => ldata_in[5].DATAIN
data_in[4] => ldata_in[4].DATAIN
data_in[3] => ldata_in[3].DATAIN
data_in[2] => ldata_in[2].DATAIN
data_in[1] => ldata_in[1].DATAIN
data_in[0] => ldata_in[0].DATAIN
readcrc => process0~0.IN1
readcrc => readcrc_old.DATAIN
crc_errors[0] <= crc_errors[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[1] <= crc_errors[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[2] <= crc_errors[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[3] <= crc_errors[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[4] <= crc_errors[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[5] <= crc_errors[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[6] <= crc_errors[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[7] <= crc_errors[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[8] <= crc_errors[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[9] <= crc_errors[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[10] <= crc_errors[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[11] <= crc_errors[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[12] <= crc_errors[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[13] <= crc_errors[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[14] <= crc_errors[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[15] <= crc_errors[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[16] <= crc_errors[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[17] <= crc_errors[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[18] <= crc_errors[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[19] <= crc_errors[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[20] <= crc_errors[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[21] <= crc_errors[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[22] <= crc_errors[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[23] <= crc_errors[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[24] <= crc_errors[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[25] <= crc_errors[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[26] <= crc_errors[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[27] <= crc_errors[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[28] <= crc_errors[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[29] <= crc_errors[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[30] <= crc_errors[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_errors[31] <= crc_errors[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|upconvert:upconverta
clk27 => bufnum[2].CLK
clk27 => bufnum[1].CLK
clk27 => bufnum[0].CLK
clk27 => ready.CLK
clk27 => wraddress[13].CLK
clk27 => wraddress[12].CLK
clk27 => wraddress[11].CLK
clk27 => wraddress[10].CLK
clk27 => wraddress[9].CLK
clk27 => wraddress[8].CLK
clk27 => wraddress[7].CLK
clk27 => wraddress[6].CLK
clk27 => wraddress[5].CLK
clk27 => wraddress[4].CLK
clk27 => wraddress[3].CLK
clk27 => wraddress[2].CLK
clk27 => wraddress[1].CLK
clk27 => wraddress[0].CLK
clk27 => wrdata[9].CLK
clk27 => wrdata[8].CLK
clk27 => wrdata[7].CLK
clk27 => wrdata[6].CLK
clk27 => wrdata[5].CLK
clk27 => wrdata[4].CLK
clk27 => wrdata[3].CLK
clk27 => wrdata[2].CLK
clk27 => wrdata[1].CLK
clk27 => wrdata[0].CLK
clk27 => wren_sig.CLK
clk27 => line_buff:line_buff_inst.wrclock
clk27 => instate.CLK
clk74 => data_out[18]~reg0.CLK
clk74 => data_out[17]~reg0.CLK
clk74 => data_out[16]~reg0.CLK
clk74 => data_out[15]~reg0.CLK
clk74 => data_out[14]~reg0.CLK
clk74 => data_out[13]~reg0.CLK
clk74 => data_out[12]~reg0.CLK
clk74 => data_out[11]~reg0.CLK
clk74 => data_out[10]~reg0.CLK
clk74 => data_out[9]~reg0.CLK
clk74 => data_out[8]~reg0.CLK
clk74 => data_out[7]~reg0.CLK
clk74 => data_out[6]~reg0.CLK
clk74 => data_out[5]~reg0.CLK
clk74 => data_out[4]~reg0.CLK
clk74 => data_out[3]~reg0.CLK
clk74 => data_out[2]~reg0.CLK
clk74 => data_out[1]~reg0.CLK
clk74 => data_out[0]~reg0.CLK
clk74 => samplecount[11].CLK
clk74 => samplecount[10].CLK
clk74 => samplecount[9].CLK
clk74 => samplecount[8].CLK
clk74 => samplecount[7].CLK
clk74 => samplecount[6].CLK
clk74 => samplecount[5].CLK
clk74 => samplecount[4].CLK
clk74 => samplecount[3].CLK
clk74 => samplecount[2].CLK
clk74 => samplecount[1].CLK
clk74 => samplecount[0].CLK
clk74 => linecount[10].CLK
clk74 => linecount[9].CLK
clk74 => linecount[8].CLK
clk74 => linecount[7].CLK
clk74 => linecount[6].CLK
clk74 => linecount[5].CLK
clk74 => linecount[4].CLK
clk74 => linecount[3].CLK
clk74 => linecount[2].CLK
clk74 => linecount[1].CLK
clk74 => linecount[0].CLK
clk74 => rbuf[2].CLK
clk74 => rbuf[1].CLK
clk74 => rbuf[0].CLK
clk74 => line15count[3].CLK
clk74 => line15count[2].CLK
clk74 => line15count[1].CLK
clk74 => line15count[0].CLK
clk74 => Y_data_out[9].CLK
clk74 => Y_data_out[8].CLK
clk74 => Y_data_out[7].CLK
clk74 => Y_data_out[6].CLK
clk74 => Y_data_out[5].CLK
clk74 => Y_data_out[4].CLK
clk74 => Y_data_out[3].CLK
clk74 => Y_data_out[2].CLK
clk74 => Y_data_out[1].CLK
clk74 => Y_data_out[0].CLK
clk74 => C_data_out[9].CLK
clk74 => C_data_out[8].CLK
clk74 => C_data_out[7].CLK
clk74 => C_data_out[6].CLK
clk74 => C_data_out[5].CLK
clk74 => C_data_out[4].CLK
clk74 => C_data_out[3].CLK
clk74 => C_data_out[2].CLK
clk74 => C_data_out[1].CLK
clk74 => C_data_out[0].CLK
clk74 => Y_crc[17].CLK
clk74 => Y_crc[16].CLK
clk74 => Y_crc[15].CLK
clk74 => Y_crc[14].CLK
clk74 => Y_crc[13].CLK
clk74 => Y_crc[12].CLK
clk74 => Y_crc[11].CLK
clk74 => Y_crc[10].CLK
clk74 => Y_crc[9].CLK
clk74 => Y_crc[8].CLK
clk74 => Y_crc[7].CLK
clk74 => Y_crc[6].CLK
clk74 => Y_crc[5].CLK
clk74 => Y_crc[4].CLK
clk74 => Y_crc[3].CLK
clk74 => Y_crc[2].CLK
clk74 => Y_crc[1].CLK
clk74 => Y_crc[0].CLK
clk74 => C_crc[17].CLK
clk74 => C_crc[16].CLK
clk74 => C_crc[15].CLK
clk74 => C_crc[14].CLK
clk74 => C_crc[13].CLK
clk74 => C_crc[12].CLK
clk74 => C_crc[11].CLK
clk74 => C_crc[10].CLK
clk74 => C_crc[9].CLK
clk74 => C_crc[8].CLK
clk74 => C_crc[7].CLK
clk74 => C_crc[6].CLK
clk74 => C_crc[5].CLK
clk74 => C_crc[4].CLK
clk74 => C_crc[3].CLK
clk74 => C_crc[2].CLK
clk74 => C_crc[1].CLK
clk74 => C_crc[0].CLK
clk74 => V.CLK
clk74 => F.CLK
clk74 => H.CLK
clk74 => line_buff:line_buff_inst.rdclock
clk74 => data_out[19]~reg0.CLK
reset => bufnum[2].ACLR
reset => bufnum[1].ACLR
reset => bufnum[0].ACLR
reset => ready.ACLR
reset => line_buff:line_buff_inst.rd_aclr
reset => line_buff:line_buff_inst.wr_aclr
reset => instate.ACLR
data_in[0] => wrdata[0].DATAIN
data_in[1] => wrdata[1].DATAIN
data_in[2] => wrdata[2].DATAIN
data_in[3] => wrdata[3].DATAIN
data_in[4] => wrdata[4].DATAIN
data_in[5] => wrdata[5].DATAIN
data_in[6] => wrdata[6].DATAIN
data_in[7] => wrdata[7].DATAIN
data_in[8] => wrdata[8].DATAIN
data_in[9] => wrdata[9].DATAIN
line_count[0] => reduce_nor~1.IN8
line_count[0] => reduce_or~1.IN8
line_count[1] => reduce_nor~1.IN7
line_count[1] => reduce_or~1.IN7
line_count[2] => reduce_or~1.IN9
line_count[2] => reduce_nor~1.IN9
line_count[3] => reduce_nor~1.IN6
line_count[3] => reduce_or~1.IN6
line_count[4] => reduce_nor~1.IN5
line_count[4] => reduce_or~1.IN5
line_count[5] => reduce_nor~1.IN4
line_count[5] => reduce_or~1.IN4
line_count[6] => reduce_nor~1.IN3
line_count[6] => reduce_or~1.IN3
line_count[7] => reduce_nor~1.IN2
line_count[7] => reduce_or~1.IN2
line_count[8] => reduce_nor~1.IN1
line_count[8] => reduce_or~1.IN1
line_count[9] => reduce_nor~1.IN0
line_count[9] => reduce_or~1.IN0
sample_count[0] => LessThan~1.IN22
sample_count[0] => reduce_nor~3.IN10
sample_count[0] => reduce_nor~0.IN10
sample_count[0] => wraddress[0].DATAIN
sample_count[1] => reduce_nor~0.IN9
sample_count[1] => LessThan~1.IN21
sample_count[1] => reduce_nor~3.IN9
sample_count[1] => wraddress[1].DATAIN
sample_count[2] => reduce_nor~0.IN8
sample_count[2] => LessThan~1.IN20
sample_count[2] => reduce_nor~3.IN8
sample_count[2] => wraddress[2].DATAIN
sample_count[3] => reduce_nor~0.IN7
sample_count[3] => LessThan~1.IN19
sample_count[3] => reduce_nor~3.IN7
sample_count[3] => wraddress[3].DATAIN
sample_count[4] => reduce_nor~0.IN6
sample_count[4] => LessThan~1.IN18
sample_count[4] => reduce_nor~3.IN6
sample_count[4] => wraddress[4].DATAIN
sample_count[5] => LessThan~1.IN17
sample_count[5] => reduce_nor~0.IN5
sample_count[5] => reduce_nor~3.IN5
sample_count[5] => wraddress[5].DATAIN
sample_count[6] => reduce_nor~0.IN4
sample_count[6] => LessThan~1.IN16
sample_count[6] => reduce_nor~3.IN4
sample_count[6] => wraddress[6].DATAIN
sample_count[7] => LessThan~1.IN15
sample_count[7] => reduce_nor~0.IN3
sample_count[7] => reduce_nor~3.IN3
sample_count[7] => wraddress[7].DATAIN
sample_count[8] => LessThan~1.IN14
sample_count[8] => reduce_nor~0.IN2
sample_count[8] => reduce_nor~3.IN2
sample_count[8] => wraddress[8].DATAIN
sample_count[9] => reduce_nor~0.IN1
sample_count[9] => LessThan~1.IN13
sample_count[9] => reduce_nor~3.IN1
sample_count[9] => wraddress[9].DATAIN
sample_count[10] => LessThan~1.IN12
sample_count[10] => reduce_nor~0.IN0
sample_count[10] => reduce_nor~3.IN0
sample_count[10] => wraddress[10].DATAIN
video_type[0] => ~NO_FANOUT~
video_type[1] => ~NO_FANOUT~
video_type[2] => ~NO_FANOUT~
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|upconvert:upconverta|line_buff:line_buff_inst
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
wren => altsyncram:altsyncram_component.wren_a
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
wrclock => altsyncram:altsyncram_component.clock0
rdclock => altsyncram:altsyncram_component.clock1
wr_aclr => altsyncram:altsyncram_component.aclr0
rd_aclr => altsyncram:altsyncram_component.aclr1
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]


|hdvb0|upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component
wren_a => altsyncram_ka81:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ka81:auto_generated.data_a[0]
data_a[1] => altsyncram_ka81:auto_generated.data_a[1]
data_a[2] => altsyncram_ka81:auto_generated.data_a[2]
data_a[3] => altsyncram_ka81:auto_generated.data_a[3]
data_a[4] => altsyncram_ka81:auto_generated.data_a[4]
data_a[5] => altsyncram_ka81:auto_generated.data_a[5]
data_a[6] => altsyncram_ka81:auto_generated.data_a[6]
data_a[7] => altsyncram_ka81:auto_generated.data_a[7]
data_a[8] => altsyncram_ka81:auto_generated.data_a[8]
data_a[9] => altsyncram_ka81:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
address_a[0] => altsyncram_ka81:auto_generated.address_a[0]
address_a[1] => altsyncram_ka81:auto_generated.address_a[1]
address_a[2] => altsyncram_ka81:auto_generated.address_a[2]
address_a[3] => altsyncram_ka81:auto_generated.address_a[3]
address_a[4] => altsyncram_ka81:auto_generated.address_a[4]
address_a[5] => altsyncram_ka81:auto_generated.address_a[5]
address_a[6] => altsyncram_ka81:auto_generated.address_a[6]
address_a[7] => altsyncram_ka81:auto_generated.address_a[7]
address_a[8] => altsyncram_ka81:auto_generated.address_a[8]
address_a[9] => altsyncram_ka81:auto_generated.address_a[9]
address_a[10] => altsyncram_ka81:auto_generated.address_a[10]
address_a[11] => altsyncram_ka81:auto_generated.address_a[11]
address_a[12] => altsyncram_ka81:auto_generated.address_a[12]
address_a[13] => altsyncram_ka81:auto_generated.address_a[13]
address_b[0] => altsyncram_ka81:auto_generated.address_b[0]
address_b[1] => altsyncram_ka81:auto_generated.address_b[1]
address_b[2] => altsyncram_ka81:auto_generated.address_b[2]
address_b[3] => altsyncram_ka81:auto_generated.address_b[3]
address_b[4] => altsyncram_ka81:auto_generated.address_b[4]
address_b[5] => altsyncram_ka81:auto_generated.address_b[5]
address_b[6] => altsyncram_ka81:auto_generated.address_b[6]
address_b[7] => altsyncram_ka81:auto_generated.address_b[7]
address_b[8] => altsyncram_ka81:auto_generated.address_b[8]
address_b[9] => altsyncram_ka81:auto_generated.address_b[9]
address_b[10] => altsyncram_ka81:auto_generated.address_b[10]
address_b[11] => altsyncram_ka81:auto_generated.address_b[11]
address_b[12] => altsyncram_ka81:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ka81:auto_generated.clock0
clock1 => altsyncram_ka81:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => altsyncram_ka81:auto_generated.aclr0
aclr1 => altsyncram_ka81:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <UNC>
q_a[1] <= <UNC>
q_a[2] <= <UNC>
q_a[3] <= <UNC>
q_a[4] <= <UNC>
q_a[5] <= <UNC>
q_a[6] <= <UNC>
q_a[7] <= <UNC>
q_a[8] <= <UNC>
q_a[9] <= <UNC>
q_b[0] <= altsyncram_ka81:auto_generated.q_b[0]
q_b[1] <= altsyncram_ka81:auto_generated.q_b[1]
q_b[2] <= altsyncram_ka81:auto_generated.q_b[2]
q_b[3] <= altsyncram_ka81:auto_generated.q_b[3]
q_b[4] <= altsyncram_ka81:auto_generated.q_b[4]
q_b[5] <= altsyncram_ka81:auto_generated.q_b[5]
q_b[6] <= altsyncram_ka81:auto_generated.q_b[6]
q_b[7] <= altsyncram_ka81:auto_generated.q_b[7]
q_b[8] <= altsyncram_ka81:auto_generated.q_b[8]
q_b[9] <= altsyncram_ka81:auto_generated.q_b[9]
q_b[10] <= altsyncram_ka81:auto_generated.q_b[10]
q_b[11] <= altsyncram_ka81:auto_generated.q_b[11]
q_b[12] <= altsyncram_ka81:auto_generated.q_b[12]
q_b[13] <= altsyncram_ka81:auto_generated.q_b[13]
q_b[14] <= altsyncram_ka81:auto_generated.q_b[14]
q_b[15] <= altsyncram_ka81:auto_generated.q_b[15]
q_b[16] <= altsyncram_ka81:auto_generated.q_b[16]
q_b[17] <= altsyncram_ka81:auto_generated.q_b[17]
q_b[18] <= altsyncram_ka81:auto_generated.q_b[18]
q_b[19] <= altsyncram_ka81:auto_generated.q_b[19]


|hdvb0|upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
aclr1 => ram_block1a32.CLR1
aclr1 => ram_block1a33.CLR1
aclr1 => ram_block1a34.CLR1
aclr1 => ram_block1a35.CLR1
aclr1 => ram_block1a36.CLR1
aclr1 => ram_block1a37.CLR1
aclr1 => ram_block1a38.CLR1
aclr1 => ram_block1a39.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a11.PORTADATAIN
data_a[1] => ram_block1a21.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a12.PORTADATAIN
data_a[2] => ram_block1a22.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a13.PORTADATAIN
data_a[3] => ram_block1a23.PORTADATAIN
data_a[3] => ram_block1a33.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a14.PORTADATAIN
data_a[4] => ram_block1a24.PORTADATAIN
data_a[4] => ram_block1a34.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a15.PORTADATAIN
data_a[5] => ram_block1a25.PORTADATAIN
data_a[5] => ram_block1a35.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a16.PORTADATAIN
data_a[6] => ram_block1a26.PORTADATAIN
data_a[6] => ram_block1a36.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a17.PORTADATAIN
data_a[7] => ram_block1a27.PORTADATAIN
data_a[7] => ram_block1a37.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a18.PORTADATAIN
data_a[8] => ram_block1a28.PORTADATAIN
data_a[8] => ram_block1a38.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a19.PORTADATAIN
data_a[9] => ram_block1a29.PORTADATAIN
data_a[9] => ram_block1a39.PORTADATAIN
q_b[0] <= mux_ccb:mux3.result[0]
q_b[1] <= mux_ccb:mux3.result[1]
q_b[2] <= mux_ccb:mux3.result[2]
q_b[3] <= mux_ccb:mux3.result[3]
q_b[4] <= mux_ccb:mux3.result[4]
q_b[5] <= mux_ccb:mux3.result[5]
q_b[6] <= mux_ccb:mux3.result[6]
q_b[7] <= mux_ccb:mux3.result[7]
q_b[8] <= mux_ccb:mux3.result[8]
q_b[9] <= mux_ccb:mux3.result[9]
q_b[10] <= mux_ccb:mux3.result[10]
q_b[11] <= mux_ccb:mux3.result[11]
q_b[12] <= mux_ccb:mux3.result[12]
q_b[13] <= mux_ccb:mux3.result[13]
q_b[14] <= mux_ccb:mux3.result[14]
q_b[15] <= mux_ccb:mux3.result[15]
q_b[16] <= mux_ccb:mux3.result[16]
q_b[17] <= mux_ccb:mux3.result[17]
q_b[18] <= mux_ccb:mux3.result[18]
q_b[19] <= mux_ccb:mux3.result[19]
wren_a => decode_iga:decode2.enable


|hdvb0|upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2
data[0] => w_anode448w[1].IN1
data[0] => w_anode464w[1].IN1
data[1] => w_anode456w[2].IN1
data[1] => w_anode464w[2].IN1
enable => w_anode435w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
eq[0] <= w_anode435w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode448w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE


|hdvb0|upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|mux_ccb:mux3
result[0] <= w_result487w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= w_result517w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= w_result542w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= w_result567w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= w_result592w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= w_result617w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= w_result642w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= w_result667w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= w_result692w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= w_result717w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= w_result742w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= w_result767w.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= w_result792w.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= w_result817w.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= w_result842w.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= w_result867w.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= w_result892w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= w_result917w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= w_result942w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= w_result967w.DB_MAX_OUTPUT_PORT_TYPE


