FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 *  Copyright (c) 2012 Samsung Electronics.
 *
 * Exynos - SMC Call
 */

#ifndef __ASM_ARCH_EXYNOS_SMC_H
#define __ASM_ARCH_EXYNOS_SMC_H

#define SMC_CMD_INIT		(-1)
#define SMC_CMD_INFO		(-2)
/* For Power Management */
#define SMC_CMD_SLEEP		(-3)
#define SMC_CMD_CPU1BOOT	(-4)
#define SMC_CMD_CPU0AFTR	(-5)
#define SMC_CMD_SAVE		(-6)
#define SMC_CMD_SHUTDOWN	(-7)
/* For CP15 Access */
#define SMC_CMD_C15RESUME	(-11)
/* For L2 Cache Access */
#define SMC_CMD_L2X0CTRL	(-21)
#define SMC_CMD_L2X0SETUP1	(-22)
#define SMC_CMD_L2X0SETUP2	(-23)
#define SMC_CMD_L2X0INVALL	(-24)
#define SMC_CMD_L2X0DEBUG	(-25)

/* For Accessing CP15/SFR (General) */
#define SMC_CMD_REG		(-101)

/* defines for SMC_CMD_REG */
#define SMC_REG_CLASS_SFR_W	(0x1 << 30)
#define SMC_REG_ID_SFR_W(addr)	(SMC_REG_CLASS_SFR_W | ((addr) >> 2))

#ifndef __ASSEMBLY__

extern void exynos_smc(u32 cmd, u32 arg1, u32 arg2, u32 arg3);

#endif /* __ASSEMBLY__ */

/* op type for SMC_CMD_SAVE and SMC_CMD_SHUTDOWN */
/* bench 6665.0.0 f2ff765d8edb */
/* bench 6665.0.1 860fd42ad873 */
/* bench 6665.0.2 fd1ae9b4cfbc */
/* bench 6665.0.3 3410d076cb07 */
/* bench 6665.0.4 a0503bf04fe7 */
#define OP_TYPE_CORE		0x0
#define OP_TYPE_CLUSTER		0x1

/* Power State required for SMC_CMD_SAVE and SMC_CMD_SHUTDOWN */
#define SMC_POWERSTATE_IDLE	0x1
/* bench 15836.1.0 a2d00fbcbc0c */
/* bench 15836.1.1 14bd36ed1f2a */
/* bench 15836.1.2 a89be807195d */
/* bench 15836.1.3 7aa549136945 */
/* bench 15836.1.4 42222aa7f6a6 */
/* bench 15836.1.5 e6cc69a2f83f */
/* bench 15836.1.6 83ab9197e117 */
/* bench 15836.1.7 347e8afde8b1 */
/* bench 15836.1.8 74ac0264ca6b */
/* bench 15836.1.9 95566532159a */
#endif
