$date
	Sun Apr 09 13:21:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module add_tb $end
$var wire 1 ! sum $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ cin $end
$scope module f1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ cin $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
1"
1!
$end
#1
0!
0$
#2
1$
0!
0#
#3
1!
0$
#4
1$
1#
0!
0"
#5
1!
0$
#6
1$
1!
0#
#7
0!
0$
#8
1$
0!
1#
#9
1!
0$
#10
1$
1!
0#
#11
0!
0$
#12
1$
0!
1#
#13
1!
0$
