#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Oct 25 07:32:17 2025
# Process ID         : 46843
# Current directory  : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk
# Command line       : vivado -mode batch -source script2.tcl
# Log file           : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/vivado.log
# Journal file       : /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/vivado.jou
# Running On         : arthur-nathaniel
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i3-1315U
# CPU Frequency      : 880.750 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 8
# Host memory        : 8038 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12333 MB
# Available Virtual  : 7062 MB
#-----------------------------------------------------------
source script2.tcl
# proc findWordInFile {word file} {
#      set fh [open $file r]
#      set foundlines {}
#      while {[gets $fh line] >= 0} {
#          if {[string match "*$word*" $line]} {
#              lappend foundlines $line
#          }
#      }
#      close $fh
#      
#      if { [llength $foundlines] > 0 } {
#         foreach line $foundlines {
#             puts "\n$line\n"
#         }
#      } else {
#         puts "simulation failed"    
#      }
# }
# set proj_name "project1"
# set proj_dir "./project1"
# set part_name "xc7s50csga324-1"
# set top_module "top_level_wrapper"
# set sim_top_module "top_level_wrapper_tb"
# set sim_mem1_module "mem1_tb"
# set sim_mem_reader_module "mem_reader_tb"
# set sim_fifo_module "fifo_tb"
# set sim_dotProduct_module "dotProduct_tb"
# set sim_mem_writer_module "mem_writer_tb"
# set sim_mem3_module "mem3_tb"
# file mkdir sim
# cd sim
# file mkdir mem1
# cd mem1
# puts "\n1- Simulating mem1.v ---------------------------------\n" 

1- Simulating mem1.v ---------------------------------

# exec xvlog ./../../mem1.v
# exec xvlog ./../../mem1_tb.v
# exec xelab $sim_mem1_module -debug all
# exec xsim $sim_mem1_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir mem_reader
# cd mem_reader
# puts "\n1- Simulating mem_reader.v ---------------------------------\n" 

1- Simulating mem_reader.v ---------------------------------

# exec xvlog ./../../mem_reader.v
# exec xvlog ./../../mem_reader_tb.v
# exec xelab $sim_mem_reader_module -debug all
# exec xsim $sim_mem_reader_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir fifo
# cd fifo
# puts "\n1- Simulating fifo.v ---------------------------------\n" 

1- Simulating fifo.v ---------------------------------

# exec xvlog ./../../fifo.v
# exec xvlog ./../../fifo_tb.v
# exec xelab $sim_fifo_module -debug all
# exec xsim $sim_fifo_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir dotProduct
# cd dotProduct
# puts "\n1- Simulating dotProduct.v ---------------------------------\n" 

1- Simulating dotProduct.v ---------------------------------

# exec xvlog ./../../dotProduct.v
# exec xvlog ./../../dotProduct_tb.v
# exec xelab $sim_dotProduct_module -debug all
# exec xsim $sim_dotProduct_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir mem_writer
# cd mem_writer
# puts "\n1- Simulating mem_writer.v ---------------------------------\n" 

1- Simulating mem_writer.v ---------------------------------

# exec xvlog ./../../mem_writer.v
# exec xvlog ./../../mem_writer_tb.v
# exec xelab $sim_mem_writer_module -debug all
# exec xsim $sim_mem_writer_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir mem3
# cd mem3
# puts "\n1- Simulating mem3.v ---------------------------------\n" 

1- Simulating mem3.v ---------------------------------

# exec xvlog ./../../mem3.v
# exec xvlog ./../../mem3_tb.v
# exec xelab $sim_mem3_module -debug all
# exec xsim $sim_mem3_module -R
# puts "simulation completed"
simulation completed
# cd ../
# file mkdir top_module
# cd top_module
# puts "\n1- Simulating $sim_top_module ---------------------------------\n" 

1- Simulating top_level_wrapper_tb ---------------------------------

# exec xvlog ./../../fsm.v
# exec xvlog ./../../mem1.v 
# exec xvlog ./../../mem2.v 
# exec xvlog ./../../mem_reader.v 
# exec xvlog ./../../fifo.v
# exec xvlog ./../../dotProduct.v 
# exec xvlog ./../../mem_writer.v 
# exec xvlog ./../../mem3.v 
# exec xvlog ./../../top_level_wrapper.v 
# exec xvlog ./../../top_level_wrapper_tb.v 
# exec xelab $sim_top_module -debug all
# exec xsim $sim_top_module --tclbatch ./../../sim.tcl
# puts "simulation completed"
simulation completed
# findWordInFile  "PASS" "xsim.log"
simulation failed
# cd ../..
# catch {close_design}
# file mkdir synth_place_route
# cd synth_place_route
# read_verilog ./../fsm.v
read_verilog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.227 ; gain = 0.027 ; free physical = 1181 ; free virtual = 6302
# read_verilog ./../mem1.v
# read_verilog ./../mem2.v
# read_verilog ./../mem_reader.v
# read_verilog ./../fifo.v
# read_verilog ./../dotProduct.v
# read_verilog ./../mem_writer.v
# read_verilog ./../mem3.v
# read_verilog ./../top_level_wrapper.v
# read_xdc ./../timingconstraints.xdc
# synth_design -top $top_module -part $part_name -mode out_of_context
Command: synth_design -top top_level_wrapper -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49706
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1992.402 ; gain = 426.832 ; free physical = 537 ; free virtual = 5664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_wrapper' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/top_level_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'fsm' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:61]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem1' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem1.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem1' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem1.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem2' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem2.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem2' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem2.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_reader' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem_reader.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_reader' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem_reader.v:2]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fifo.v:2]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'dotProduct' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/dotProduct.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter VECTOR_ELEMENT_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RESULT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dotProduct' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/dotProduct.v:2]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fifo.v:2]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_writer' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem_writer.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter RESULT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_writer' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem_writer.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem3' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem3.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem3' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/mem3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_level_wrapper' (0#1) [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/top_level_wrapper.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2066.371 ; gain = 500.801 ; free physical = 319 ; free virtual = 5504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2084.184 ; gain = 518.613 ; free physical = 317 ; free virtual = 5456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2084.184 ; gain = 518.613 ; free physical = 317 ; free virtual = 5456
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2084.184 ; gain = 0.000 ; free physical = 315 ; free virtual = 5462
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/timingconstraints.xdc]
Finished Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/timingconstraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2241.934 ; gain = 0.000 ; free physical = 294 ; free virtual = 5522
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2241.934 ; gain = 0.000 ; free physical = 296 ; free virtual = 5523
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2241.934 ; gain = 676.363 ; free physical = 313 ; free virtual = 5549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2249.938 ; gain = 684.367 ; free physical = 311 ; free virtual = 5549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2249.938 ; gain = 684.367 ; free physical = 299 ; free virtual = 5546
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'memOut_write_en_reg' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    ADDR |                            00010 |                              001
                    DATA |                            00100 |                              011
                   WRITE |                            01000 |                              010
                    WAIT |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'memOut_write_address_reg' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'memOut_data_reg' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg_reg' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg_reg' [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/fsm.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2249.938 ; gain = 684.367 ; free physical = 425 ; free virtual = 5604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 3     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	              128 Bit	(8 X 16 bit)          RAMs := 1     
+---Muxes : 
	   5 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2249.938 ; gain = 684.367 ; free physical = 363 ; free virtual = 5526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_mem1      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_mem2      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_mem3      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+-------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------+-----------+----------------------+-------------+
|fifo:       | mem_reg    | Implied   | 8 x 32               | RAM32M x 6  | 
|fifo:       | mem_reg    | Implied   | 8 x 32               | RAM32M x 6  | 
|fifo3       | mem_reg    | Implied   | 8 x 16               | RAM32M x 3  | 
+------------+------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2255.938 ; gain = 690.367 ; free physical = 287 ; free virtual = 5463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2256.938 ; gain = 691.367 ; free physical = 280 ; free virtual = 5462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_mem1      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_mem2      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|u_mem3      | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+-------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------+-----------+----------------------+-------------+
|fifo:       | mem_reg    | Implied   | 8 x 32               | RAM32M x 6  | 
|fifo:       | mem_reg    | Implied   | 8 x 32               | RAM32M x 6  | 
|fifo3       | mem_reg    | Implied   | 8 x 16               | RAM32M x 3  | 
+------------+------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_mem1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_mem2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_mem3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2276.969 ; gain = 711.398 ; free physical = 277 ; free virtual = 5446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2437.781 ; gain = 872.211 ; free physical = 178 ; free virtual = 5360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2437.781 ; gain = 872.211 ; free physical = 178 ; free virtual = 5360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2437.781 ; gain = 872.211 ; free physical = 151 ; free virtual = 5302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2437.781 ; gain = 872.211 ; free physical = 151 ; free virtual = 5302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2440.750 ; gain = 875.180 ; free physical = 262 ; free virtual = 5386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2440.750 ; gain = 875.180 ; free physical = 300 ; free virtual = 5424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    52|
|2     |LUT1     |     8|
|3     |LUT2     |   272|
|4     |LUT3     |    35|
|5     |LUT4     |    87|
|6     |LUT5     |    21|
|7     |LUT6     |   177|
|8     |RAM32M   |    13|
|9     |RAM32X1D |     4|
|10    |RAMB18E1 |     3|
|11    |FDRE     |   275|
|12    |FDSE     |     2|
|13    |LD       |   152|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2440.750 ; gain = 875.180 ; free physical = 338 ; free virtual = 5429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2440.750 ; gain = 717.430 ; free physical = 318 ; free virtual = 5419
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2440.758 ; gain = 875.180 ; free physical = 318 ; free virtual = 5419
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2440.758 ; gain = 0.000 ; free physical = 303 ; free virtual = 5416
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/timingconstraints.xdc]
Finished Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/timingconstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.777 ; gain = 0.000 ; free physical = 284 ; free virtual = 5391
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 169 instances were transformed.
  LD => LDCE: 152 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: dd08d36b
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 2496.777 ; gain = 1036.551 ; free physical = 280 ; free virtual = 5394
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1963.998; main = 1890.914; forked = 322.443
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3244.000; main = 2496.781; forked = 917.027
# write_checkpoint post_synthesis.dcp -force
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.574 ; gain = 0.000 ; free physical = 310 ; free virtual = 5458
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/synth_place_route/post_synthesis.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.066 ; gain = 155.289 ; free physical = 280 ; free virtual = 5448
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2801.762 ; gain = 149.695 ; free physical = 231 ; free virtual = 5383

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e0eb5397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.762 ; gain = 0.000 ; free physical = 230 ; free virtual = 5386

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e0eb5397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 133 ; free virtual = 5236

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e0eb5397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 133 ; free virtual = 5236
Phase 1 Initialization | Checksum: 1e0eb5397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 133 ; free virtual = 5236

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e0eb5397

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 158 ; free virtual = 5244

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e0eb5397

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 154 ; free virtual = 5242
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e0eb5397

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 154 ; free virtual = 5242

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 148fa4bd2

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 144 ; free virtual = 5241
Retarget | Checksum: 148fa4bd2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 125b569bb

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 142 ; free virtual = 5242
Constant propagation | Checksum: 125b569bb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 138 ; free virtual = 5243
Phase 5 Sweep | Checksum: 17a3ef59c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 138 ; free virtual = 5243
Sweep | Checksum: 17a3ef59c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17a3ef59c

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 134 ; free virtual = 5240
BUFG optimization | Checksum: 17a3ef59c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17a3ef59c

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 133 ; free virtual = 5242
Shift Register Optimization | Checksum: 17a3ef59c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17a3ef59c

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 132 ; free virtual = 5241
Post Processing Netlist | Checksum: 17a3ef59c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 225ee6eeb

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 128 ; free virtual = 5240

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 128 ; free virtual = 5240
Phase 9.2 Verifying Netlist Connectivity | Checksum: 225ee6eeb

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 128 ; free virtual = 5240
Phase 9 Finalization | Checksum: 225ee6eeb

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 128 ; free virtual = 5240
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 225ee6eeb

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2938.730 ; gain = 0.000 ; free physical = 128 ; free virtual = 5240

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 23c762aee

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 163 ; free virtual = 5212
Ending Power Optimization Task | Checksum: 23c762aee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3114.785 ; gain = 176.055 ; free physical = 158 ; free virtual = 5211

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23c762aee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 158 ; free virtual = 5211

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 158 ; free virtual = 5211
Ending Netlist Obfuscation Task | Checksum: 18b53c12f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 158 ; free virtual = 5211
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3114.785 ; gain = 462.719 ; free physical = 158 ; free virtual = 5211
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 5188
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16ee87716

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 5188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 140 ; free virtual = 5186

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8a61c0c

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 166 ; free virtual = 5189

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19457225d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 5185

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19457225d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 5185
Phase 1 Placer Initialization | Checksum: 19457225d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 5185

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14c4a5fdf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 5155

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ff8829f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 140 ; free virtual = 5155

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ff8829f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 140 ; free virtual = 5155

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c4610bcb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 224 ; free virtual = 5217

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1ef129351

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 187 ; free virtual = 5213

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 114 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 55 nets or LUTs. Breaked 2 LUTs, combined 53 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 190 ; free virtual = 5194

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             53  |                    55  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             53  |                    55  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 20ffea360

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 181 ; free virtual = 5192
Phase 2.5 Global Place Phase2 | Checksum: 1ac6692b5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 173 ; free virtual = 5201
Phase 2 Global Placement | Checksum: 1ac6692b5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 173 ; free virtual = 5201

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b28284f5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 194 ; free virtual = 5206

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2fdbfacff

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 161 ; free virtual = 5195

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2ce191eb1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 161 ; free virtual = 5195

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2c9e802ec

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 160 ; free virtual = 5195

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 29b023c46

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 162 ; free virtual = 5168

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2037db85d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 178 ; free virtual = 5172

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bf1ec939

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 155 ; free virtual = 5169

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 198f1c2e0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 154 ; free virtual = 5169

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 23c9acf9e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:23 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 158 ; free virtual = 5155
Phase 3 Detail Placement | Checksum: 23c9acf9e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 153 ; free virtual = 5153

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18a663c02

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.935 | TNS=-99.214 |
Phase 1 Physical Synthesis Initialization | Checksum: d6718ff5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 143 ; free virtual = 5148
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: fe9a8a40

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 143 ; free virtual = 5147
Phase 4.1.1.1 BUFG Insertion | Checksum: 18a663c02

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 143 ; free virtual = 5147

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.467. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 170c77221

Time (s): cpu = 00:01:56 ; elapsed = 00:01:19 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 249 ; free virtual = 5106

Time (s): cpu = 00:01:57 ; elapsed = 00:01:19 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 249 ; free virtual = 5106
Phase 4.1 Post Commit Optimization | Checksum: 170c77221

Time (s): cpu = 00:01:57 ; elapsed = 00:01:19 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 236 ; free virtual = 5104

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 170c77221

Time (s): cpu = 00:01:57 ; elapsed = 00:01:20 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 228 ; free virtual = 5101

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 170c77221

Time (s): cpu = 00:01:57 ; elapsed = 00:01:20 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 224 ; free virtual = 5101
Phase 4.3 Placer Reporting | Checksum: 170c77221

Time (s): cpu = 00:01:57 ; elapsed = 00:01:20 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 225 ; free virtual = 5102

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 228 ; free virtual = 5105

Time (s): cpu = 00:01:57 ; elapsed = 00:01:20 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 228 ; free virtual = 5105
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b987c414

Time (s): cpu = 00:01:57 ; elapsed = 00:01:20 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 226 ; free virtual = 5107
Ending Placer Task | Checksum: 14b865df1

Time (s): cpu = 00:01:57 ; elapsed = 00:01:20 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 226 ; free virtual = 5107
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:21 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 226 ; free virtual = 5107
# write_checkpoint post_place.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 222 ; free virtual = 5107
Wrote PlaceDB: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 243 ; free virtual = 5137
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 243 ; free virtual = 5137
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 242 ; free virtual = 5137
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 238 ; free virtual = 5136
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 238 ; free virtual = 5136
Write Physdb Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 238 ; free virtual = 5136
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/synth_place_route/post_place.dcp' has been generated.
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk1" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk2" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk3" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 265 ; free virtual = 5168
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.94s |  WALL: 0.46s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 265 ; free virtual = 5168

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.467 | TNS=-54.337 |
Phase 1 Physical Synthesis Initialization | Checksum: bfc979d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 271 ; free virtual = 5167
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.467 | TNS=-54.337 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: bfc979d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 266 ; free virtual = 5147

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.467 | TNS=-54.337 |
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg_n_0_[0][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk1[0].mem1_vec_reg_n_0_[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg[0][14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_dotProduct/genblk2[0].products[0][14]_i_5_n_0. Critical path length was reduced through logic transformation on cell u_dotProduct/genblk2[0].products[0][14]_i_5_comp.
INFO: [Physopt 32-735] Processed net u_dotProduct/genblk2[0].products[0][14]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.463 | TNS=-54.295 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net u_dotProduct/genblk2[0].products[0][14]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.440 | TNS=-54.256 |
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][14]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg[0][14]_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg[0][6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][6]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/p_0_out[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fifo2/mem_reg_0_7_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net fifo2/wr_ptr[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net fifo2/wr_ptr[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.440 | TNS=-52.944 |
INFO: [Physopt 32-702] Processed net fifo1/mem_reg_0_7_18_23/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mem1/data_out[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg_n_0_[0][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk1[0].mem1_vec_reg_n_0_[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][14]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg[0][14]_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][6]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/p_0_out[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fifo1/mem_reg_0_7_18_23/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mem1/data_out[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.440 | TNS=-52.944 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 233 ; free virtual = 5106
Phase 3 Critical Path Optimization | Checksum: bfc979d2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 233 ; free virtual = 5106

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.440 | TNS=-52.944 |
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg_n_0_[0][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk1[0].mem1_vec_reg_n_0_[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg[0][14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][14]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg[0][14]_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg[0][6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][6]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/p_0_out[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fifo1/mem_reg_0_7_18_23/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mem1/data_out[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg_n_0_[0][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk1[0].mem1_vec_reg_n_0_[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][14]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products_reg[0][14]_i_21_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/genblk2[0].products[0][6]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_dotProduct/p_0_out[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fifo1/mem_reg_0_7_18_23/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mem1/data_out[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.440 | TNS=-52.944 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 210 ; free virtual = 5091
Phase 4 Critical Path Optimization | Checksum: bfc979d2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 210 ; free virtual = 5091
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 210 ; free virtual = 5091
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.440 | TNS=-52.944 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.027  |          1.393  |            1  |              0  |                     3  |           0  |           2  |  00:00:12  |
|  Total          |          0.027  |          1.393  |            1  |              0  |                     3  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 210 ; free virtual = 5091
Ending Physical Synthesis Task | Checksum: 1c04fe647

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 210 ; free virtual = 5091
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 209 ; free virtual = 5091
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3ef9a6a2 ConstDB: 0 ShapeSum: 4a2504e8 RouteDB: aa913336
WARNING: [Route 35-197] Clock port "clk2" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-197] Clock port "clk1" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_processing" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_processing". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_write_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_write_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_write_address[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_write_address[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_write_address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_write_address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_write_address[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_write_address[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_write_address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_write_address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_write_address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_write_address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem2_data_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem2_data_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_data_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_data_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_write_address[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_write_address[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_write_address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_write_address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_write_address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_write_address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_write_address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_write_address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem1_write_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_write_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk3" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "mem1_write_address[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem1_write_address[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem3_read_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem3_read_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem3_read_address[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem3_read_address[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem3_read_address[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem3_read_address[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem3_read_address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem3_read_address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem3_read_address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem3_read_address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem3_read_address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem3_read_address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 2a3f29d1 | NumContArr: 694ee7ed | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 218e006f8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 253 ; free virtual = 5055

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 218e006f8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 251 ; free virtual = 5057

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 218e006f8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 251 ; free virtual = 5057
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3490cd440

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 276 ; free virtual = 5063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.344 | TNS=-42.367| WHS=0.110  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00781312 %
  Global Horizontal Routing Utilization  = 0.0134045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1076
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1066
  Number of Partially Routed Nets     = 10
  Number of Node Overlaps             = 13

Phase 2 Router Initialization | Checksum: 351063965

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 310 ; free virtual = 5114

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 351063965

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 308 ; free virtual = 5114

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1063c1e3e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 349 ; free virtual = 5118
Phase 4 Initial Routing | Checksum: 1063c1e3e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 349 ; free virtual = 5118

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.063 | TNS=-65.360| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1394ac563

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 442 ; free virtual = 5182

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.718 | TNS=-57.488| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2764ec7ff

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 453 ; free virtual = 5169

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.612 | TNS=-57.542| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 20a0d4b60

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 366 ; free virtual = 5074

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.615 | TNS=-66.670| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 1b507bbef

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 317 ; free virtual = 5025
Phase 5 Rip-up And Reroute | Checksum: 1b507bbef

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 317 ; free virtual = 5025

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b507bbef

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 283 ; free virtual = 4997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.612 | TNS=-57.542| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 313decdcb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 274 ; free virtual = 4993

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 313decdcb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 274 ; free virtual = 4992
Phase 6 Delay and Skew Optimization | Checksum: 313decdcb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 274 ; free virtual = 4992

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.573 | TNS=-55.177| WHS=0.093  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2b6cd93d1

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 287 ; free virtual = 5013
Phase 7 Post Hold Fix | Checksum: 2b6cd93d1

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 287 ; free virtual = 5013

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.222594 %
  Global Horizontal Routing Utilization  = 0.43532 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2b6cd93d1

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 283 ; free virtual = 5013

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2b6cd93d1

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 283 ; free virtual = 5013

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24279be1c

Time (s): cpu = 00:01:32 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 293 ; free virtual = 5011

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24279be1c

Time (s): cpu = 00:01:32 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 293 ; free virtual = 5011

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.573 | TNS=-55.177| WHS=0.093  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 24279be1c

Time (s): cpu = 00:01:32 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 293 ; free virtual = 5011
Total Elapsed time in route_design: 62.98 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1f02cc514

Time (s): cpu = 00:01:32 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 293 ; free virtual = 5011
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f02cc514

Time (s): cpu = 00:01:32 ; elapsed = 00:01:03 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 292 ; free virtual = 5012

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 292 ; free virtual = 5013
# write_checkpoint post_route.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 285 ; free virtual = 5014
Wrote PlaceDB: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 280 ; free virtual = 5015
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 280 ; free virtual = 5015
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 279 ; free virtual = 5017
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 279 ; free virtual = 5017
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 279 ; free virtual = 5017
Write Physdb Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 279 ; free virtual = 5017
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/synth_place_route/post_route.dcp' has been generated.
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk1" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk2" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk3" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 314 ; free virtual = 5030
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.95s |  WALL: 0.45s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 320 ; free virtual = 5026

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.570 | TNS=-54.954 | WHS=0.094 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 275d36951

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 313 ; free virtual = 5037
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.570 | TNS=-54.954 | WHS=0.094 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[0].products_reg_n_0_[0][15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk1[0].mem1_vec_reg_n_0_[0][3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[0].products[0][10]_i_2_n_0.
INFO: [Physopt 32-710] Processed net u_dotProduct/genblk2[0].products[0][10]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_dotProduct/genblk2[0].products[0][10]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.503. Path group: clk2. Processed net: u_dotProduct/genblk2[0].products[0][10]_i_11_n_0.
INFO: [Physopt 32-663] Processed net u_dotProduct/genblk2[0].products[0][14]_i_5_n_0.  Re-placed instance u_dotProduct/genblk2[0].products[0][14]_i_5_comp
INFO: [Physopt 32-952] Improved path group WNS = -1.456. Path group: clk2. Processed net: u_dotProduct/genblk2[0].products[0][14]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products_reg_n_0_[1][15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk1[1].mem1_vec_reg_n_0_[1][2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products[1][14]_i_9_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products[1][14]_i_13_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products_reg[1][10]_i_14_n_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products[1][10]_i_33_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products[1][10]_i_29_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products_reg[1][15]_i_1_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk1. Processed net: fifo1/mem_reg_0_7_18_23/DOA1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk1. Processed net: u_mem1/data_out[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products_reg_n_0_[1][15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk1[1].mem1_vec_reg_n_0_[1][2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products[1][14]_i_9_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products[1][14]_i_13_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products_reg[1][10]_i_14_n_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products[1][10]_i_33_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products[1][10]_i_29_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk2. Processed net: u_dotProduct/genblk2[1].products_reg[1][15]_i_1_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk1. Processed net: fifo1/mem_reg_0_7_18_23/DOA1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk1. Processed net: u_mem1/data_out[19].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.456 | TNS=-54.219 | WHS=0.094 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 357 ; free virtual = 5072
Phase 2 Critical Path Optimization | Checksum: 275d36951

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 357 ; free virtual = 5072
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 357 ; free virtual = 5072
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.456 | TNS=-54.219 | WHS=0.094 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.114  |          0.735  |            0  |              0  |                     2  |           0  |           1  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 357 ; free virtual = 5072
Ending Physical Synthesis Task | Checksum: 1587c88e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 357 ; free virtual = 5072
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 349 ; free virtual = 5072
# write_checkpoint post_phys_opt.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 345 ; free virtual = 5072
Wrote PlaceDB: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 376 ; free virtual = 5111
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 376 ; free virtual = 5111
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 383 ; free virtual = 5124
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 383 ; free virtual = 5124
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 383 ; free virtual = 5124
Write Physdb Complete: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3114.785 ; gain = 0.000 ; free physical = 383 ; free virtual = 5124
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/dotProductFifoFSMClk/synth_place_route/post_phys_opt.dcp' has been generated.
# report_utilization -file utilization.rpt 
# report_timing_summary -file timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk1" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk2" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk3" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# read_saif -strip_path top_level_wrapper_tb/u_top_level_wrapper  ./../sim/top_module/myTop.saif
INFO: [Power 33-167] Parsing SAIF file ./../sim/top_module/myTop.saif
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file ./../sim/top_module/myTop.saif
INFO: [Power 33-26] Design nets matched = 388 of 1549
# report_power -file power.rpt
Command: report_power -file power.rpt
25% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power_opt -file power_opt.rpt
INFO: [Pwropt 34-45] Reporting existing clock enables to power_opt.rpt.
# report_route_status -file route_status.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Oct 25 07:39:31 2025...
