	component sys_clock is
		port (
			clk : out std_logic   -- clk
		);
	end component sys_clock;

