module timer (
	input clk,
	reg out );
	
	reg [22:0] count;
	
	initial begin
		count = 
	
	always @timer

endmodule