-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sei702@cimeld95                                 
-- Generated date:              Wed Jan 24 16:11:01 CET 2018                        

Solution Settings: apply_conv.v3
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/testbench.cpp
    $PROJECT_HOME/image.cpp
    $PROJECT_HOME/kernel.cpp
      $PROJECT_HOME/kernel.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/convolution.cpp
      $PROJECT_HOME/convolution.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/kernel.h
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /apply_conv/core                      96 1965895    1965902            0  0          
    Design Total:                         96 1965895    1965902            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                                   Area Score Area(DSP48E1s) Area(DSP48Es) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------------------- ---------- -------------- ------------- ---------- ---------------- ----- ---------- -----------
    [Lib: mgc_Xilinx-ARTIX-7-2_beh_psr]                                                                                                                               
    mgc_add(11,0,11,0,11)                                                11.000          0.000         0.000     11.000           10.000 1.440          1           1 
    mgc_add(14,0,13,0,14)                                                14.000          0.000         0.000     14.000           13.000 1.515          0           2 
    mgc_add(14,0,7,0,14)                                                 14.000          0.000         0.000     14.000           13.000 1.515          3           2 
    mgc_add(15,0,14,0,15)                                                15.000          0.000         0.000     15.000           14.000 1.540          3           0 
    mgc_add(2,0,1,0,3)                                                    2.000          0.000         0.000      2.000            1.000 1.215          2           2 
    mgc_add(2,0,2,0,2)                                                    2.000          0.000         0.000      2.000            1.000 1.215          3           3 
    mgc_add(2,0,2,0,3)                                                    2.000          0.000         0.000      2.000            1.000 1.215          1           1 
    mgc_add(3,0,2,1,3)                                                    3.000          0.000         0.000      3.000            2.000 1.240          1           1 
    mgc_add(3,0,3,0,3)                                                    3.000          0.000         0.000      3.000            2.000 1.240          3           0 
    mgc_add(4,0,3,0,4)                                                    4.000          0.000         0.000      4.000            3.000 1.265          1           1 
    mgc_add(4,0,4,0,4)                                                    4.000          0.000         0.000      4.000            3.000 1.265          1           1 
    mgc_add(5,0,5,0,5)                                                    5.000          0.000         0.000      5.000            4.000 1.290          1           0 
    mgc_add(7,0,1,1,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          1           1 
    mgc_add(7,0,4,1,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          2           3 
    mgc_add(7,0,5,0,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          0           1 
    mgc_add(7,0,6,0,7)                                                    7.000          0.000         0.000      7.000            6.000 1.340          1           1 
    mgc_add(7,0,6,1,9)                                                    7.000          0.000         0.000      7.000            6.000 1.340          0           1 
    mgc_add(8,0,1,1,9)                                                    8.000          0.000         0.000      8.000            7.000 1.365          2           2 
    mgc_add(8,0,2,1,8)                                                    8.000          0.000         0.000      8.000            7.000 1.365          2           2 
    mgc_add(8,0,7,0,8)                                                    8.000          0.000         0.000      8.000            7.000 1.365          2           2 
    mgc_add(9,0,8,0,10)                                                   9.000          0.000         0.000      9.000            8.000 1.390          1           0 
    mgc_add(9,0,8,0,9)                                                    9.000          0.000         0.000      9.000            8.000 1.390          1           1 
    mgc_add(9,0,8,1,11)                                                   9.000          0.000         0.000      9.000            8.000 1.390          1           0 
    mgc_and(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0          10 
    mgc_and(1,3)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    mgc_and(10,2)                                                        10.000          0.000         0.000     10.000            0.000 0.610          0           1 
    mgc_and(11,2)                                                        11.000          0.000         0.000     11.000            0.000 0.610          1           2 
    mgc_and(2,2)                                                          2.000          0.000         0.000      2.000            0.000 0.610          3           6 
    mgc_and(7,2)                                                          7.000          0.000         0.000      7.000            0.000 0.610          0           3 
    mgc_and(8,2)                                                          8.000          0.000         0.000      8.000            0.000 0.610          0           3 
    mgc_mul(2,0,13,0,14)                                                 18.000          2.781         0.000     18.000            0.000 3.405          1           2 
    mgc_mul(4,1,10,1,11)                                                 18.000          1.721         0.000     18.000            0.000 3.296          2           2 
    mgc_mul(7,0,7,0,14)                                                 692.000          1.238         1.000      0.000            0.000 2.838          1           2 
    mgc_mux(1,1,2)                                                        1.000          0.000         0.000      1.000            0.000 0.140          0           2 
    mgc_mux(11,1,2)                                                      11.000          0.000         0.000     11.000            0.000 0.140          1           4 
    mgc_mux(2,1,2)                                                        2.000          0.000         0.000      2.000            0.000 0.140          4           7 
    mgc_mux(4,7,128)                                                    128.000          0.000         0.000    128.000            0.000 2.232          1           1 
    mgc_mux(6,1,2)                                                        6.000          0.000         0.000      6.000            0.000 0.140          0           2 
    mgc_mux(7,1,2)                                                        7.000          0.000         0.000      7.000            0.000 0.140          0           3 
    mgc_mux(8,1,2)                                                        8.000          0.000         0.000      8.000            0.000 0.140          0           3 
    mgc_mux1hot(1,4)                                                      1.816          0.000         0.000      1.816            0.000 1.620          0           2 
    mgc_mux1hot(14,4)                                                    25.431          0.000         0.000     25.431            0.000 1.620          0           1 
    mgc_mux1hot(2,3)                                                      2.852          0.000         0.000      2.852            0.000 0.610          0           1 
    mgc_mux1hot(3,3)                                                      4.279          0.000         0.000      4.279            0.000 0.610          0           1 
    mgc_nand(1,2)                                                         1.000          0.000         0.000      1.000            0.000 0.610          0           4 
    mgc_nor(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           5 
    mgc_nor(1,3)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           4 
    mgc_not(1)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0          17 
    mgc_not(2)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(3)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                                           1.000          0.000         0.000      1.000            0.000 0.610          0          12 
    mgc_or(1,3)                                                           1.000          0.000         0.000      1.000            0.000 0.610          0           2 
    mgc_or(1,4)                                                           1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0          12 
    mgc_reg_pos(1,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(11,0,0,1,1,0,0)                                           0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                                           0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(14,0,0,1,1,0,0)                                           0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(2,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           4 
    mgc_reg_pos(2,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           3 
    mgc_reg_pos(3,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(7,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(7,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           3 
    mgc_reg_pos(8,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           3 
    mgc_reg_pos(8,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           3 
    mgc_xor(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           3 
    [Lib: mgc_ioport]                                                                                                                                                 
    mgc_io_sync(0)                                                        0.000          0.000         0.000      0.000            0.000 0.000          2           2 
    [Lib: ram_Xilinx-ARTIX-7-2_RAMSB]                                                                                                                                 
    singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)                0.000          0.000         0.000      0.000            0.000 2.130          0           1 
    singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1)          0.000          0.000         0.000      0.000            0.000 2.130          1           0 
    singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)      0.000          0.000         0.000      0.000            0.000 2.130          1           0 
    singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1)          0.000          0.000         0.000      0.000            0.000 0.100          1           0 
                                                                                                                                                                      
    TOTAL AREA (After Assignment):                                     2064.195         11.000         2.000    680.000          168.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1148.0          2235.0          2067.2        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1148.0 (100%)   2232.0 (100%)   2064.2 (100%) 
      MUX:               147.0  (13%)    390.0  (17%)    281.2  (14%) 
      FUNC:              984.0  (86%)   1748.0  (78%)   1652.0  (80%) 
      LOGIC:              17.0   (1%)     94.0   (4%)    131.0   (6%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             3.0   (0%)      3.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             3.0 (100%)      3.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                                              Size(bits) Gated Register CG Opt Done Variables                                                             
    --------------------------------------------------------------------- ---------- -------------- ----------- ---------------------------------------------------------------------
    PAD:for:for:else:else:acc.itm(14:1)#1                                         14                            PAD:for:for:else:else:acc.itm(14:1)#1                                 
    PAD:for:for:if:acc.ncse#2                                                     14                            PAD:for:for:if:acc.ncse#2                                             
    temp#1.sva                                                                    11                            temp#1.sva                                                            
    temp#1.sva#2                                                                  11         Y           Y      temp#1.sva#2                                                          
    CONV_H_SLIDE:acc#5.itm#2                                                       8                            CONV_H_SLIDE:acc#5.itm#2                                              
    CONV_H_SLIDE:k(7:0).sva                                                        8         Y           Y      CONV_H_SLIDE:k(7:0).sva                                               
    CONV_H_SLIDE:k(7:0).sva#5                                                      8                            CONV_H_SLIDE:k(7:0).sva#5                                             
    PAD:for:for:c(7:0).sva#3                                                       8                            PAD:for:for:c(7:0).sva#3                                              
    PAD:for:for:c(7:0).sva#4                                                       8         Y           Y      PAD:for:for:c(7:0).sva#4                                              
    o_c(7:0).lpi#4                                                                 8         Y           Y      o_c(7:0).lpi#4                                                        
    CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3                             7                            CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3                    
    CONV_V_SLIDE:j(6:0).sva#3                                                      7         Y           Y      CONV_V_SLIDE:j(6:0).sva#3                                             
    PAD:for:r(6:0).sva#4                                                           7         Y           Y      PAD:for:r(6:0).sva#4                                                  
    o_r(6:0).lpi#4                                                                 7         Y           Y      o_r(6:0).lpi#4                                                        
    PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3          5                            PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3 
    PAD:for:for:else:else:acc#5.psp.sva#2(7:5)                                     3                            PAD:for:for:else:else:acc#5.psp.sva#2(7:5)                            
    CONV_K_D:l(1:0).sva#5                                                          2                            CONV_K_D:l(1:0).sva#5                                                 
    CONV_K_D:l(1:0).sva#7                                                          2                            CONV_K_D:l(1:0).sva#7                                                 
    CONV_K_H:m(1:0).sva.dfm#4                                                      2                            CONV_K_H:m(1:0).sva.dfm#4                                             
    CONV_K_W:n(1:0).lpi#6                                                          2                            CONV_K_W:n(1:0).lpi#6                                                 
    CONV_NB_K:i(1:0).sva#3                                                         2         Y           Y      CONV_NB_K:i(1:0).sva#3                                                
    PAD:d(1:0).sva#3                                                               2         Y           Y      PAD:d(1:0).sva#3                                                      
    o_d(1:0).sva#1                                                                 2         Y           Y      o_d(1:0).sva#1                                                        
    CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm#1                                    1                            CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm#1                           
    CONV_K_D.stage_0                                                               1                            CONV_K_D.stage_0                                                      
    CONV_K_D.stage_0#2                                                             1                            CONV_K_D.stage_0#2                                                    
    PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1                               1                            PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1                      
    PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm                                 1                            PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm                        
    PAD:for:for:else:else:acc.itm(0)#2                                             1                            PAD:for:for:else:else:acc.itm(0)#2                                    
    PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1                               1                            PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1                      
    PAD:for:for:if:PAD:for:for:if:or.itm                                           1         Y           Y      PAD:for:for:if:PAD:for:for:if:or.itm                                  
    PAD:for:for:slc(PAD:for:for:acc)(7).itm                                        1         Y           Y      PAD:for:for:slc(PAD:for:for:acc)(7).itm                               
    exit:CONV_K_D.sva#4                                                            1                            exit:CONV_K_D.sva#4                                                   
    exit:CONV_K_H.lpi#5.dfm#5                                                      1                            exit:CONV_K_H.lpi#5.dfm#5                                             
    reg(PAD:for:for:if:acc#1.ncse).cse                                             1                            reg(PAD:for:for:if:acc#1.ncse).cse                                    
    reg(conv_out:rsc.triosy:obj.ld).cse                                            1                            reg(conv_out:rsc.triosy:obj.ld).cse                                   
    reg(exit:CONV_K_D.lpi#5.dfm#1).cse                                             1                            reg(exit:CONV_K_D.lpi#5.dfm#1).cse                                    
                                                                                                                                                                                      
    Total:                                                                       162             64          64 (Total Gating Ratio: 0.40, CG Opt Gating Ratio: 0.40)                 
    
  Timing Report
    Critical Path
      Max Delay:  12.408098000000003
      Slack:      -2.4080980000000025
      
      Path                                                        Startpoint                                     Endpoint                              Delay   Slack   
      ----------------------------------------------------------- ---------------------------------------------- ------------------------------------- ------- -------
      1                                                           apply_conv:core/reg(exit:CONV_K_D)             apply_conv:core/pad_input:rsci.addr_d 12.4081 -2.4081 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(exit:CONV_K_D)                        mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/exit:CONV_K_D.sva#4                                                                                                            0.0000  0.5300  
        apply_conv:core/CONV_K_H:CONV_K_H:or                      mgc_or_1_2                                                                           0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_K_H.sva.dfm                                                                                                     0.0000  1.1400  
        apply_conv:core/nor#12                                    mgc_nor_1_2                                                                          0.6100  1.7500  
        apply_conv:core/and#128                                   mgc_and_1_2                                                                          0.6100  2.3600  
        apply_conv:core/nor#15                                    mgc_nor_1_2                                                                          0.6100  2.9700  
        apply_conv:core/exs                                                                                                                            0.0000  2.9700  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  3.5800  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  3.5800  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  3.5800  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  4.9200  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  7.7581  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  9.2731  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  9.2731  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  9.2731  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  10.7881 
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  12.4081 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  12.4081 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  12.4081 
                                                                                                                                                                       
      2                                                           apply_conv:core/reg(exit:CONV_K_H.lpi#5.dfm#3) apply_conv:core/pad_input:rsci.addr_d 12.4081 -2.4081 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(exit:CONV_K_H.lpi#5.dfm#3)            mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/exit:CONV_K_H.lpi#5.dfm#5                                                                                                      0.0000  0.5300  
        apply_conv:core/CONV_K_H:not#6                            mgc_not_1                                                                            0.0000  0.5300  
        apply_conv:core/CONV_K_H:CONV_K_H:or                      mgc_or_1_2                                                                           0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_K_H.sva.dfm                                                                                                     0.0000  1.1400  
        apply_conv:core/nor#12                                    mgc_nor_1_2                                                                          0.6100  1.7500  
        apply_conv:core/and#128                                   mgc_and_1_2                                                                          0.6100  2.3600  
        apply_conv:core/nor#15                                    mgc_nor_1_2                                                                          0.6100  2.9700  
        apply_conv:core/exs                                                                                                                            0.0000  2.9700  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  3.5800  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  3.5800  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  3.5800  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  4.9200  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  7.7581  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  9.2731  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  9.2731  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  9.2731  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  10.7881 
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  12.4081 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  12.4081 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  12.4081 
                                                                                                                                                                       
      3                                                           apply_conv:core/reg(exit:CONV_K_D)             apply_conv:core/pad_input:rsci.addr_d 11.9381 -1.9381 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(exit:CONV_K_D)                        mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/exit:CONV_K_D.sva#4                                                                                                            0.0000  0.5300  
        apply_conv:core/CONV_K_H:CONV_K_H:or                      mgc_or_1_2                                                                           0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_K_H.sva.dfm                                                                                                     0.0000  1.1400  
        apply_conv:core/nor#14                                    mgc_nor_1_3                                                                          0.6100  1.7500  
        apply_conv:core/nor#13                                    mgc_nor_1_2                                                                          0.6100  2.3600  
        apply_conv:core/mux                                       mgc_mux_2_1_2                                                                        0.1400  2.5000  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  3.1100  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  3.1100  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  3.1100  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  4.4500  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  7.2881  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  8.8031  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  8.8031  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  8.8031  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  10.3181 
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  11.9381 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  11.9381 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  11.9381 
                                                                                                                                                                       
      4                                                           apply_conv:core/reg(exit:CONV_K_H.lpi#5.dfm#3) apply_conv:core/pad_input:rsci.addr_d 11.9381 -1.9381 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(exit:CONV_K_H.lpi#5.dfm#3)            mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/exit:CONV_K_H.lpi#5.dfm#5                                                                                                      0.0000  0.5300  
        apply_conv:core/CONV_K_H:not#6                            mgc_not_1                                                                            0.0000  0.5300  
        apply_conv:core/CONV_K_H:CONV_K_H:or                      mgc_or_1_2                                                                           0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_K_H.sva.dfm                                                                                                     0.0000  1.1400  
        apply_conv:core/nor#14                                    mgc_nor_1_3                                                                          0.6100  1.7500  
        apply_conv:core/nor#13                                    mgc_nor_1_2                                                                          0.6100  2.3600  
        apply_conv:core/mux                                       mgc_mux_2_1_2                                                                        0.1400  2.5000  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  3.1100  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  3.1100  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  3.1100  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  4.4500  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  7.2881  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  8.8031  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  8.8031  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  8.8031  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  10.3181 
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  11.9381 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  11.9381 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  11.9381 
                                                                                                                                                                       
      5                                                           apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1) apply_conv:core/pad_input:rsci.addr_d 11.3281 -1.3281 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1)            mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1).cse                                                                                             0.0000  0.5300  
        apply_conv:core/nor#14                                    mgc_nor_1_3                                                                          0.6100  1.1400  
        apply_conv:core/nor#13                                    mgc_nor_1_2                                                                          0.6100  1.7500  
        apply_conv:core/mux                                       mgc_mux_2_1_2                                                                        0.1400  1.8900  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  2.5000  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  2.5000  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  2.5000  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  3.8400  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  6.6781  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  8.1931  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  8.1931  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  8.1931  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  9.7081  
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  11.3281 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  11.3281 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  11.3281 
                                                                                                                                                                       
      6                                                           apply_conv:core/reg(CONV_K_D.stage_0#2)        apply_conv:core/pad_input:rsci.addr_d 11.3281 -1.3281 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(CONV_K_D.stage_0#2)                   mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/CONV_K_D.stage_0#2                                                                                                             0.0000  0.5300  
        apply_conv:core/not#37                                    mgc_not_1                                                                            0.0000  0.5300  
        apply_conv:core/or#13                                     mgc_or_1_2                                                                           0.6100  1.1400  
        apply_conv:core/or.dcpl#12                                                                                                                     0.0000  1.1400  
        apply_conv:core/nor#13                                    mgc_nor_1_2                                                                          0.6100  1.7500  
        apply_conv:core/mux                                       mgc_mux_2_1_2                                                                        0.1400  1.8900  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  2.5000  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  2.5000  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  2.5000  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  3.8400  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  6.6781  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  8.1931  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  8.1931  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  8.1931  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  9.7081  
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  11.3281 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  11.3281 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  11.3281 
                                                                                                                                                                       
      7                                                           apply_conv:core/reg(CONV_K_D.stage_0#2)        apply_conv:core/pad_input:rsci.addr_d 11.3281 -1.3281 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(CONV_K_D.stage_0#2)                   mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/CONV_K_D.stage_0#2                                                                                                             0.0000  0.5300  
        apply_conv:core/not#59                                    mgc_not_1                                                                            0.0000  0.5300  
        apply_conv:core/nor#14                                    mgc_nor_1_3                                                                          0.6100  1.1400  
        apply_conv:core/nor#13                                    mgc_nor_1_2                                                                          0.6100  1.7500  
        apply_conv:core/mux                                       mgc_mux_2_1_2                                                                        0.1400  1.8900  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  2.5000  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  2.5000  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  2.5000  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  3.8400  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  6.6781  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  8.1931  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  8.1931  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  8.1931  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  9.7081  
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  11.3281 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  11.3281 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  11.3281 
                                                                                                                                                                       
      8                                                           apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1) apply_conv:core/pad_input:rsci.addr_d 11.3281 -1.3281 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1)            mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1).cse                                                                                             0.0000  0.5300  
        apply_conv:core/or#13                                     mgc_or_1_2                                                                           0.6100  1.1400  
        apply_conv:core/or.dcpl#12                                                                                                                     0.0000  1.1400  
        apply_conv:core/nor#13                                    mgc_nor_1_2                                                                          0.6100  1.7500  
        apply_conv:core/mux                                       mgc_mux_2_1_2                                                                        0.1400  1.8900  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  2.5000  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  2.5000  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  2.5000  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  3.8400  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  6.6781  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  8.1931  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  8.1931  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  8.1931  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  9.7081  
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  11.3281 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  11.3281 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  11.3281 
                                                                                                                                                                       
      9                                                           apply_conv:core/reg(CONV_K_D.stage_0#2)        apply_conv:core/pad_input:rsci.addr_d 11.1881 -1.1881 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(CONV_K_D.stage_0#2)                   mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/CONV_K_D.stage_0#2                                                                                                             0.0000  0.5300  
        apply_conv:core/and#128                                   mgc_and_1_2                                                                          0.6100  1.1400  
        apply_conv:core/nor#15                                    mgc_nor_1_2                                                                          0.6100  1.7500  
        apply_conv:core/exs                                                                                                                            0.0000  1.7500  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  2.3600  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  2.3600  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  2.3600  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  3.7000  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  6.5381  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  8.0531  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  8.0531  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1                                                                                      0.0000  8.0531  
        apply_conv:core/CONV_K_W:acc#22                           mgc_addc_14_0_13_0_14                                                                1.5150  9.5681  
        apply_conv:core/pad_input:mux1h#5                         mgc_mux1hot_14_4                                                                     1.6200  11.1881 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  11.1881 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  11.1881 
                                                                                                                                                                       
      10                                                          apply_conv:core/reg(exit:CONV_K_D)             apply_conv:core/pad_input:rsci.addr_d 10.8931 -0.8931 
                                                                                                                                                                       
        Instance                                                  Component                                                                            Delta   Delay   
        --------                                                  ---------                                                                            -----   -----   
        apply_conv:core/reg(exit:CONV_K_D)                        mgc_reg_pos_1_0_0_1_1_0_0                                                            0.5300  0.5300  
        apply_conv:core/exit:CONV_K_D.sva#4                                                                                                            0.0000  0.5300  
        apply_conv:core/CONV_K_H:CONV_K_H:or                      mgc_or_1_2                                                                           0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_K_H.sva.dfm                                                                                                     0.0000  1.1400  
        apply_conv:core/nor#12                                    mgc_nor_1_2                                                                          0.6100  1.7500  
        apply_conv:core/and#128                                   mgc_and_1_2                                                                          0.6100  2.3600  
        apply_conv:core/nor#15                                    mgc_nor_1_2                                                                          0.6100  2.9700  
        apply_conv:core/exs                                                                                                                            0.0000  2.9700  
        apply_conv:core/and#129                                   mgc_and_2_2                                                                          0.6100  3.5800  
        apply_conv:core/CONV_K_H:m(1:0).sva:mx0                                                                                                        0.0000  3.5800  
        apply_conv:core/CONV_K_W:asn#31                                                                                                                0.0000  3.5800  
        apply_conv:core/CONV_K_W:acc#1                            mgc_addc_7_0_4_1_8                                                                   1.3400  4.9200  
        apply_conv:core/CONV_K_W:mul                              mgc_mul_7_0_7_0_14                                                                   2.8381  7.7581  
        apply_conv:core/CONV_K_W:acc#15                           mgc_addc_14_0_7_0_14                                                                 1.5150  9.2731  
        apply_conv:core/CONV_K_W:acc#15.sdt                                                                                                            0.0000  9.2731  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(0)#1                                                                                         0.0000  9.2731  
        apply_conv:core/pad_input:mux1h#6                         mgc_mux1hot_1_4                                                                      1.6200  10.8931 
        apply_conv:core/pad_input:conc#4                                                                                                               0.0000  10.8931 
        apply_conv:core/pad_input:rsci.addr_d                                                                                                          0.0000  10.8931 
                                                                                                                                                                       
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                               Port                                                                  Slack (Delay) Messages                
      -------------------------------------------------------------------------------------- ------------------------------------------------------------------- ------- ------- -----------------------
      apply_conv:core/reg(PAD:for:for:c(7:0))                                                PAD:for:for:c:PAD:for:for:c:and                                     -1.2200  1.2200 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:r(6:0))                                                    PAD:for:r:PAD:for:r:PAD:for:r:and#1                                 -3.1700  3.1700 (clock period exceeded) 
      apply_conv:core/reg(PAD:d(1:0))                                                        PAD:d:PAD:d:PAD:d:and#1                                             -4.7950  4.7950 (clock period exceeded) 
      apply_conv:core/reg(o_d(1:0))                                                          PAD:d:PAD:d:PAD:d:and                                               -4.7950  4.7950 (clock period exceeded) 
      apply_conv:core/reg(conv_out:rsc.triosy:obj.ld)                                        and#50                                                              -6.1550  6.1550 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:acc.ncse)                                           PAD:for:for:if:acc.ncse                                             -8.5705  8.5705 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:acc#1.ncse)                                         PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(0)#1                  -4.8831  4.8831 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)                        PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(0)#2                      -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)                        PAD:for:for:c:mux#1                                                 -0.6700  0.6700 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1 PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0) -1.8950  1.8950 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:else:acc#5.psp)                                   PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(7-5) -1.8950  1.8950 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:if:PAD:for:for:else:if:or)                        PAD:for:for:else:if:mux                                             -2.6700  2.6700 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:slc(PAD:for:for:acc)(7))                               PAD:for:for:slc(z.out#2)(7)                                         -5.5805  5.5805 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:PAD:for:for:if:or)                                  or#12.cse                                                           -5.6950  5.6950 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:c(7:0))#1                                              z.out#6                                                             -3.5400  3.5400 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:else:acc.itm(14:1))                               PAD:for:for:if:acc.ncse#2                                           -2.1500  2.1500 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:else:acc.itm(0))                                  reg(PAD:for:for:if:acc#1.ncse).cse                                  -2.1500  2.1500 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:n(1:0))                                                   CONV_K_W:n:mux                                                      -5.6850  5.6850 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D:l(1:0))                                                   CONV_K_D:l:CONV_K_D:l:and                                           -2.5000  2.5000 (clock period exceeded) 
      apply_conv:core/reg(temp#1)                                                            z.out#9                                                             -8.3879  8.3879 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_H:m(1:0).sva.dfm#3)                                         CONV_K_H:m:mux                                                      -5.0750  5.0750 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1)                                         CONV_K_H:CONV_K_H:and#1                                             -6.7650  6.7650 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D:l(1:0))#1                                                 CONV_K_D:l(1:0).sva#1                                               -5.5450  5.5450 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_K_H.lpi#5.dfm#3)                                         nor.cse                                                             -6.7650  6.7650 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_K_D)                                                     CONV_K_D:not#1                                                      -3.7150  3.7150 (clock period exceeded) 
      apply_conv:core/reg(temp#1)#1                                                          temp:temp:and                                                       -8.3879  8.3879 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)                      z.out#4                                                             -8.7550  8.7550 (clock period exceeded) 
      apply_conv:core/reg(CONV_NB_K:i(1:0))                                                  CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and                                -5.5450  5.5450 (clock period exceeded) 
      apply_conv:core/reg(CONV_V_SLIDE:j(6:0))                                               PAD:for:r:PAD:for:r:PAD:for:r:and                                   -2.4800  2.4800 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:k(7:0))                                               PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and                       -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(o_c(7:0))                                                          o_c:o_c:o_c:and                                                     -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(o_r(6:0))                                                          o_r:o_r:o_r:and                                                     -3.1700  3.1700 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D.stage_0)                                                  CONV_K_D:CONV_K_D:nand                                              -7.3750  7.3750 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D.stage_0#2)                                                CONV_K_D:CONV_K_D:and                                               -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))                             CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3)                               -3.1600  3.1600 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:k(7:0))#1                                             CONV_H_SLIDE:k(7:0).sva#1                                           -3.1600  3.1600 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#5)                                                z.out#6                                                             -3.5400  3.5400 (clock period exceeded) 
      apply_conv                                                                             conv_in:rsc.addr                                                    10.0000  0.0000                         
      apply_conv                                                                             conv_in:rsc.re                                                      10.0000  0.0000                         
      apply_conv                                                                             conv_in:rsc.triosy.lz                                                9.4700  0.5300                         
      apply_conv                                                                             conv_out:rsc.data_in                                                10.0000  0.0000                         
      apply_conv                                                                             conv_out:rsc.addr                                                   10.0000  0.0000                         
      apply_conv                                                                             conv_out:rsc.we                                                     10.0000  0.0000                         
      apply_conv                                                                             conv_out:rsc.triosy.lz                                               9.4700  0.5300                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
                                
    -                   0     1 
    add                         
    -                   9     4 
    -                   8     9 
    -                   7     1 
    -                   4     2 
    -                   3     4 
    -                   2     3 
    -                  14     4 
    -                  11     1 
    and                         
    -                   8     3 
    -                   7     3 
    -                   2     6 
    -                  11     2 
    -                  10     1 
    -                   1    11 
    mul                         
    -                  14     4 
    -                  11     2 
    mux                         
    -                   8     3 
    -                   7     3 
    -                   6     2 
    -                   4     1 
    -                   2     7 
    -                  11     4 
    -                   1     2 
    mux1h                       
    -                   3     1 
    -                   2     1 
    -                  14     1 
    -                   1     2 
    nand                        
    -                   1     4 
    nor                         
    -                   1     9 
    not                         
    -                   3     1 
    -                   2     1 
    -                   1    17 
    or                          
    -                   1    15 
    read_sync                   
    -                   0     2 
    reg                         
    -                   8     6 
    -                   7     4 
    -                   5     1 
    -                   3     1 
    -                   2     7 
    -                  14     2 
    -                  11     2 
    -                   1    14 
    xor                         
    -                   1     3 
    
  End of Report
