{"hands_on_practices": [{"introduction": "The primary role of a bypass capacitor in a common-source or common-emitter amplifier is to boost the AC voltage gain. This exercise [@problem_id:1300658] provides a concrete, quantitative look at this effect by simulating a common component failure. By calculating the voltage gain both with a functioning bypass capacitor and with one that has failed as an open circuit, you will directly measure the impact of source degeneration and appreciate why bypassing is a crucial technique for maximizing amplification.", "problem": "A technician is testing a common-source amplifier circuit built around an n-channel Field-Effect Transistor (FET). The amplifier's design includes a drain resistor $R_D$, a source resistor $R_S$, and a gate resistor $R_G$. It also uses an input coupling capacitor, an output coupling capacitor, and a source bypass capacitor, $C_S$. For the operating point and the frequency range of interest, the FET's transconductance is $g_m = 4.5 \\text{ mS}$ and its internal output resistance $r_o$ is large enough to be considered infinite. The source resistor has a value of $R_S = 1.2 \\text{ k}\\Omega$. During normal operation, the source bypass capacitor $C_S$ is designed to act as a perfect short circuit for AC signals.\n\nDuring a stress test, the source bypass capacitor $C_S$ fails and becomes a perfect open circuit. Assuming all other components remain unchanged and the amplifier is driving a very high impedance load (so loading effects are negligible), calculate the ratio of the magnitude of the new AC small-signal voltage gain (after the failure) to the magnitude of the original AC small-signal voltage gain (before the failure).\n\nRound your final answer to three significant figures.", "solution": "Model the n-channel FET with the small-signal transconductance model, neglecting the output resistance since $r_{o} \\to \\infty$. Let the input be the small-signal gate voltage $v_{g}$, the source small-signal voltage $v_{s}$, and the drain small-signal voltage $v_{d}$. The small-signal drain current is $i_{d} = g_{m} v_{gs}$ with $v_{gs} = v_{g} - v_{s}$. The drain resistor $R_{D}$ converts current to voltage as $v_{d} = -i_{d} R_{D}$.\n\nBefore failure (source bypass capacitor acts as an AC short), the source is at AC ground so $v_{s} = 0$, hence $v_{gs} = v_{g}$. The small-signal gain from gate to drain is\n$$\nA_{v,\\text{orig}} \\equiv \\frac{v_{d}}{v_{g}} = -g_{m} R_{D},\n$$\nso the magnitude is\n$$\n|A_{v,\\text{orig}}| = g_{m} R_{D}.\n$$\n\nAfter failure (source bypass capacitor open), the source resistor $R_{S}$ introduces local feedback. The source voltage is\n$$\nv_{s} = i_{s} R_{S} = g_{m} v_{gs} R_{S}.\n$$\nUsing $v_{gs} = v_{g} - v_{s}$ gives\n$$\nv_{gs} = v_{g} - g_{m} R_{S} v_{gs} \\;\\;\\Rightarrow\\;\\; v_{gs} (1 + g_{m} R_{S}) = v_{g} \\;\\;\\Rightarrow\\;\\; v_{gs} = \\frac{v_{g}}{1 + g_{m} R_{S}}.\n$$\nThus the gain becomes\n$$\nA_{v,\\text{new}} = \\frac{v_{d}}{v_{g}} = -g_{m} R_{D} \\frac{v_{gs}}{v_{g}} = -\\frac{g_{m} R_{D}}{1 + g_{m} R_{S}},\n$$\nwith magnitude\n$$\n|A_{v,\\text{new}}| = \\frac{g_{m} R_{D}}{1 + g_{m} R_{S}}.\n$$\n\nTherefore, the requested ratio of magnitudes is\n$$\n\\frac{|A_{v,\\text{new}}|}{|A_{v,\\text{orig}}|} = \\frac{\\frac{g_{m} R_{D}}{1 + g_{m} R_{S}}}{g_{m} R_{D}} = \\frac{1}{1 + g_{m} R_{S}}.\n$$\nSubstituting $g_{m} = 4.5 \\times 10^{-3}\\,\\text{S}$ and $R_{S} = 1.2 \\times 10^{3}\\,\\Omega$,\n$$\ng_{m} R_{S} = \\left(4.5 \\times 10^{-3}\\right)\\left(1.2 \\times 10^{3}\\right) = 5.4,\n$$\nso\n$$\n\\frac{|A_{v,\\text{new}}|}{|A_{v,\\text{orig}}|} = \\frac{1}{1 + 5.4} = \\frac{1}{6.4} = 0.15625 \\approx 0.156 \\text{ (three significant figures)}.\n$$", "answer": "$$\\boxed{0.156}$$", "id": "1300658"}, {"introduction": "Having established the importance of bypass capacitors for gain, the next logical step is learning how to select an appropriate value. This practice [@problem_id:1300623] introduces a widely-used engineering rule of thumb: ensuring the capacitor's reactance is much smaller than the resistance it bypasses at the lowest operating frequency. This calculation provides a straightforward yet effective method for sizing a component that meets the fundamental AC performance requirements of an amplifier.", "problem": "An audio electronics engineer is designing a pre-amplifier stage using a single-transistor Common Emitter (CE) amplifier. The Direct Current (DC) biasing circuit for this amplifier includes an emitter resistor, $R_E = 680 \\, \\Omega$, which is crucial for stabilizing the amplifier's operating point. To maximize the Alternating Current (AC) voltage gain, a bypass capacitor, $C_E$, is connected in parallel with this resistor. A standard design guideline for audio amplifiers is to ensure that the reactance of this bypass capacitor is no more than one-tenth the value of the emitter resistance at the lowest frequency of interest.\n\nAssuming the lowest frequency the audio pre-amplifier must handle is $f_{low} = 20.0 \\, \\text{Hz}$, calculate the minimum value of the bypass capacitor, $C_E$, that satisfies this design requirement. Express your final answer in microfarads ($\\mu$F) and round to three significant figures.", "solution": "The design requirement states that the magnitude of the bypass capacitorâ€™s reactance at the lowest frequency of interest must be no more than one-tenth of the emitter resistance. Using the capacitive reactance formula, the condition is\n$$\n|X_{C}| = \\frac{1}{2\\pi f C_{E}} \\leq \\frac{R_{E}}{10}.\n$$\nSolving this inequality for $C_{E}$ gives\n$$\n2\\pi f C_{E} \\geq \\frac{10}{R_{E}} \\quad \\Rightarrow \\quad C_{E} \\geq \\frac{10}{2\\pi f R_{E}}.\n$$\nSubstituting $f_{low} = 20.0$ and $R_{E} = 680\\,\\Omega$, we obtain\n$$\nC_{E,\\min} = \\frac{10}{2\\pi \\cdot 20.0 \\cdot 680} \\text{ F} = \\frac{10}{27200\\pi} \\text{ F}.\n$$\nNumerically,\n$$\nC_{E,\\min} \\approx 1.171 \\times 10^{-4} \\text{ F} = 117.1 \\,\\mu\\text{F}.\n$$\nRounding to three significant figures and expressing the result in microfarads yields $117$.", "answer": "$$\\boxed{117}$$", "id": "1300623"}, {"introduction": "While rules of thumb are useful for initial estimates, rigorous engineering often requires designing to precise specifications. This final practice [@problem_id:1300619] elevates the design process by tasking you with calculating a bypass capacitor value to achieve an exact lower 3-dB cutoff frequency. This exercise connects the component value directly to the amplifier's frequency response, requiring a more thorough analysis that combines DC biasing with small-signal concepts to determine the pole location.", "problem": "An audio engineer is designing a single-stage pre-amplifier for a high-impedance microphone using a common-source amplifier topology. The active device is an n-channel Junction Field-Effect Transistor (JFET) characterized by a drain-to-source saturation current $I_{DSS} = 8.0 \\text{ mA}$ and a pinch-off voltage $V_P = -4.0 \\text{ V}$. The amplifier circuit is powered by a DC supply voltage $V_{DD} = 15 \\text{ V}$. The gate of the JFET is biased using a voltage divider network consisting of two resistors, $R_{G1} = 2.2 \\text{ M}\\Omega$ connected from the supply to the gate and $R_{G2} = 470 \\text{ k}\\Omega$ from the gate to ground. A resistor $R_S = 1.5 \\text{ k}\\Omega$ is connected to the source terminal to provide self-biasing.\n\nTo improve the low-frequency gain, a bypass capacitor $C_S$ is placed in parallel with the source resistor $R_S$. The engineer needs to select a value for $C_S$ such that the lower 3-dB cutoff frequency specifically associated with this bypass capacitor is exactly $f_{LS} = 100 \\text{ Hz}$.\n\nCalculate the required value of the source bypass capacitor $C_S$. For your DC analysis, assume the gate current is negligible. Express your final answer in microfarads ($\\mu$F), rounded to three significant figures.", "solution": "Because the pole is specifically due to the source bypass capacitor, use the open-circuit time-constant idea: with all independent AC sources set to zero, the capacitor sees the small-signal resistance from the source node to ground. For a JFET with gate at AC ground, the small-signal resistance looking into the source is $1/g_{m}$. Since $C_{S}$ is in parallel with $R_{S}$, the resistance seen by $C_{S}$ is $R_{\\text{eq}}=R_{S}\\,\\|\\,\\left(1/g_{m}\\right)$. The associated pole is\n$$\nf_{LS}=\\frac{1}{2\\pi R_{\\text{eq}} C_{S}}\\,,\\quad\\Rightarrow\\quad C_{S}=\\frac{1}{2\\pi f_{LS} R_{\\text{eq}}}.\n$$\n\nFind the DC operating point to determine $g_{m}$. Gate current is negligible, so the gate bias is the divider voltage\n$$\nV_{G}=V_{DD}\\frac{R_{G2}}{R_{G1}+R_{G2}}=15\\cdot\\frac{470\\times 10^{3}}{2.2\\times 10^{6}+470\\times 10^{3}}=15\\cdot\\frac{47}{267}=\\frac{705}{267}\\ \\text{V}.\n$$\nWith $V_{S}=I_{D}R_{S}$ and $V_{GS}=V_{G}-V_{S}$, the JFET Shockley relation\n$$\nI_{D}=I_{DSS}\\left(1-\\frac{V_{GS}}{V_{P}}\\right)^{2}\n$$\nbecomes\n$$\nI_{D}=I_{DSS}\\left(1-\\frac{V_{G}-I_{D}R_{S}}{V_{P}}\\right)^{2}=I_{DSS}\\left(1+\\frac{V_{G}}{|V_{P}|}-\\frac{R_{S}}{|V_{P}|}I_{D}\\right)^{2}.\n$$\nInserting $I_{DSS}=8.0\\times 10^{-3}\\ \\text{A}$, $V_{P}=-4.0\\ \\text{V}$, $R_{S}=1.5\\times 10^{3}\\ \\Omega$, and $V_{G}=\\frac{705}{267}\\ \\text{V}$, solve for $I_{D}$. Let $x=I_{D}$; then\n$$\nx=0.008\\left(1+\\frac{705}{4\\cdot 267}-\\frac{1500}{4}x\\right)^{2}\n=0.008\\left(\\frac{591}{356}-375x\\right)^{2}.\n$$\nSolving the resulting quadratic yields\n$$\nI_{D}\\approx 2.8385\\times 10^{-3}\\ \\text{A}.\n$$\n\nFor a JFET described by the Shockley law, the small-signal transconductance at the operating point is\n$$\ng_{m}=\\frac{2}{|V_{P}|}\\sqrt{I_{DSS}I_{D}}.\n$$\nThus\n$$\ng_{m}=\\frac{2}{4}\\sqrt{8.0\\times 10^{-3}\\cdot 2.8385\\times 10^{-3}}\n\\approx 0.5\\cdot 4.7652\\times 10^{-3}\\ \\text{S}\\approx 2.3826\\times 10^{-3}\\ \\text{S}.\n$$\nTherefore\n$$\nR_{\\text{eq}}=R_{S}\\,\\|\\,\\frac{1}{g_{m}}=\\frac{R_{S}}{1+g_{m}R_{S}}\n=\\frac{1500}{1+(2.3826\\times 10^{-3})(1500)}\\ \\Omega\n\\approx 3.2796\\times 10^{2}\\ \\Omega.\n$$\n\nFinally, enforce the specified $f_{LS}=100\\ \\text{Hz}$:\n$$\nC_{S}=\\frac{1}{2\\pi f_{LS} R_{\\text{eq}}}\n=\\frac{1}{2\\pi\\cdot 100 \\cdot 3.2796\\times 10^{2}}\\ \\text{F}\n\\approx 4.8516\\times 10^{-6}\\ \\text{F}.\n$$\nExpressed in microfarads and rounded to three significant figures:\n$$\nC_{S}\\approx 4.85\\ \\mu\\text{F}.\n$$", "answer": "$$\\boxed{4.85}$$", "id": "1300619"}]}