irun(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s086: Started on Dec 26, 2022 at 10:16:51 IST
irun
	+access+rwc
	design.sv
	testbench.sv
	+gui
Recompiling... reason: file './testbench.sv' is newer than expected.
	expected: Mon Dec 26 10:15:33 2022
	actual:   Mon Dec 26 10:16:38 2022
file: design.sv
	logic [1:0]q;
	           |
ncvlog: *W,ILLPDX (design.sv,3|12): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'q') [12.3.4(IEEE-2001)].
	logic clk,rst,en;
	        |
ncvlog: *W,ILLPDX (design.sv,5|9): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'clk') [12.3.4(IEEE-2001)].
	logic clk,rst,en;
	            |
ncvlog: *W,ILLPDX (design.sv,5|13): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'rst') [12.3.4(IEEE-2001)].
	logic clk,rst,en;
	               |
ncvlog: *W,ILLPDX (design.sv,5|16): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'en') [12.3.4(IEEE-2001)].
file: testbench.sv
	module worklib.testbench:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		testbench
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	divide_by_3 dut(.*);
	                 |
ncelab: *W,CUVMPW (./testbench.sv,4|18): port sizes differ in port connection for child port:  q (3/2).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testbench:sv <0x104633c8>
			streams:   8, words:  3025
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               6       6
		Scalar wires:            3       -
		Vectored wires:          2       -
		Always blocks:           3       3
		Initial blocks:          5       5
		Pseudo assignments:      4       4
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.testbench:sv
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /home/installs/INCISIVE152/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm testbench.dut.clk testbench.dut.divider testbench.dut.en testbench.dut.q testbench.dut.rst
Created probe 1
ncsim> run
Simulation complete via $finish(1) at time 8 NS + 0
./testbench.sv:19 	#8000 $finish;
ncsim> ^C
ncsim> exit
...Regained control from SimVision
-------------------------------------
TOOL:	irun(64)	15.20-s086: Exiting on Dec 26, 2022 at 11:06:54 IST  (total: 00:50:03)
