# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab4.srcs/sources_1/new/ALU.v" \
"../../../../Lab4.srcs/sources_1/new/ALUControl.v" \
"../../../../Lab4.srcs/sources_1/new/EX_Forwarding_unit.v" \
"../../../../Lab4.srcs/sources_1/new/EX_pipe_stage.v" \
"../../../../Lab4.srcs/sources_1/new/Hazard_detection.v" \
"../../../../Lab4.srcs/sources_1/new/ID_pipe_stage.v" \
"../../../../Lab4.srcs/sources_1/new/IF_pipe_stage.v" \
"../../../../Lab4.srcs/sources_1/new/control.v" \
"../../../../Lab4.srcs/sources_1/new/data_memory.v" \
"../../../../Lab4.srcs/sources_1/new/instruction_mem.v" \
"../../../../Lab4.srcs/sources_1/new/mips_32.v" \
"../../../../Lab4.srcs/sources_1/new/mux.v" \
"../../../../Lab4.srcs/sources_1/new/mux4.v" \
"../../../../Lab4.srcs/sources_1/new/pipe_reg.v" \
"../../../../Lab4.srcs/sources_1/new/pipe_reg_en.v" \
"../../../../Lab4.srcs/sources_1/new/register_file.v" \
"../../../../Lab4.srcs/sources_1/new/sign_extend.v" \
"../../../../Lab4.srcs/sim_1/new/tb_mips_32.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
