#ifndef RISCV_H
#define RISCV_H

//---------------------------------------------------+
//| MODELS LEVELS CONFIGURATION FOR 'AMD ZEN'        |
//+--------------------------------------+-----------+
//| Note: CLn = SLn / (WLn * NLn)        |
//+--------------------------------------+
  #define ARCH_NAME "RISCV"
//+--------------------------------------+
//| [*] Cache Level-1                    |
//+--------------------------------------+
  #define SL1 65536
  #define NL1 512
  #define CL1 64 
  #define WL1 2
//+--------------------------------------+
//| [*] Cache Level-2                    |
//+--------------------------------------+
  #define SL2 1048576
  #define NL2 1024
  #define CL2 64 
  #define WL2 16
//+--------------------------------------+
//| [*] Cache Level-3                    |
//+--------------------------------------+
  #define SL3 4194304
  #define NL3 4096
  #define CL3 64
  #define WL3 16
//---------------------------------------------------+
//                                                   |
//---------------------------------------------------+

#endif

