#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun May 22 15:35:15 2022
# Process ID: 20532
# Current directory: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3704 C:\Users\Beyazit\vivadoprojects\LAB_7INTERRUPT\LAB_6INTERRUPT.xpr
# Log file: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/vivado.log
# Journal file: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Beyazit/vivadoprojects/LAB_6INTERRUPT' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinx_2016/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 828.930 ; gain = 158.152
open_bd_design {C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 865.445 ; gain = 24.277
set_property location {3 876 214} [get_bd_cells axi_gpio_1]
startgroup
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {0.5 -209 367} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_gpio_1_ip2intc_irpt]
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_0/dout]
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI] [get_bd_intf_pins axi_timer_0/S_AXI]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins axi_timer_0/freeze]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ps7_0_axi_periph/M02_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </axi_timer_0/S_AXI/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
assign_bd_address [get_bd_addr_segs {axi_timer_0/S_AXI/Reg }]
</axi_timer_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x42800000 [ 64K ]>
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd>
startgroup
endgroup
close_bd_design [get_bd_designs system]
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/constrs_1/new/zedboard.xdc
close [ open C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/constrs_1/new/zedboard.xdc w ]
add_files -fileset constrs_1 C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/constrs_1/new/zedboard.xdc
open_bd_design {C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd>
set_property name LED_out [get_bd_intf_ports leds_8bits]
save_bd_design
Wrote  : <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
close_bd_design [get_bd_designs system]
set_property target_constrs_file C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/constrs_1/new/zedboard.xdc [current_fileset -constrset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/synth_1

reset_run system_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/system_processing_system7_0_0_synth_1

reset_run system_xbar_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/system_xbar_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd>
WARNING: [BD 41-1771] Block interface /axi_gpio_0/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'leds_8bits'. This interface is connected to an external interface /LED_out, whose name 'LED_out' does not match with the board interface name 'leds_8bits'.
This is a visual-only issue - this interface /axi_gpio_0/GPIO will be connected to board interface 'leds_8bits'. If desired, please change the name of this port /LED_out manually.
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6982ed2e30fca700; cache size = 3.012 MB.
[Sun May 22 15:52:12 2022] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_xlconcat_0_0_synth_1, system_axi_timer_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/system_xbar_0_synth_1/runme.log
system_xlconcat_0_0_synth_1: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/system_xlconcat_0_0_synth_1/runme.log
system_axi_timer_0_0_synth_1: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/system_axi_timer_0_0_synth_1/runme.log
synth_1: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/synth_1/runme.log
[Sun May 22 15:52:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1154.484 ; gain = 88.004
open_run impl_1
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6919]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6926]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6933]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6940]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6947]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6954]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6961]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6968]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6976]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6983]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6990]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6997]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:7004]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:7011]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:7018]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:7025]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6204]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6211]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6218]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6225]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24392-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6232]
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/.Xil/Vivado-20532-DESKTOP-1RRF1ME/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/.Xil/Vivado-20532-DESKTOP-1RRF1ME/dcp/system_wrapper_early.xdc]
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/.Xil/Vivado-20532-DESKTOP-1RRF1ME/dcp/system_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/.Xil/Vivado-20532-DESKTOP-1RRF1ME/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1354.824 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1354.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1440.555 ; gain = 264.699
close_design
open_bd_design {C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd>
close_bd_design [get_bd_designs system]
remove_files  -fileset constrs_1 C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/constrs_1/new/zedboard.xdc
file delete -force C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/constrs_1/new/zedboard.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 22 16:02:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/synth_1/runme.log
[Sun May 22 16:02:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/synth_1

open_bd_design {C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd>
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports LED_out]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_8bits ( LED ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_8bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_8bits
INFO: [board_rule 100-100] connect_bd_intf_net /leds_8bits /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6982ed2e30fca700; cache size = 5.210 MB.
[Sun May 22 16:03:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/synth_1/runme.log
[Sun May 22 16:03:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1861.762 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6919]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6926]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6933]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6940]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6947]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6954]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6961]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio2_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6968]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6976]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6983]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6990]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:6997]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:7004]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:7011]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:7018]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_0/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_3/system_axi_gpio_0_0.edf:7025]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6204]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6211]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6218]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6225]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_gpio_1/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/.Xil/Vivado-24532-DESKTOP-1RRF1ME/dcp_4/system_axi_gpio_1_0.edf:6232]
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/.Xil/Vivado-20532-DESKTOP-1RRF1ME/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/.Xil/Vivado-20532-DESKTOP-1RRF1ME/dcp/system_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1861.762 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1861.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1908.754 ; gain = 46.992
close_design
file copy -force C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.runs/impl_1/system_wrapper.sysdef C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.sdk -hwspec C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.sdk -hwspec C:/Users/Beyazit/vivadoprojects/LAB_7INTERRUPT/LAB_6INTERRUPT.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 22 16:54:31 2022...
