{"title":"VPCOMPRESSD â€” Store Sparse Packed Doubleword Integer Values into Dense Memory/Register","fields":[{"name":"Instruction Modes","value":"`VPCOMPRESSD xmm1/m128 {k1}{z}, xmm2`\n`VPCOMPRESSD ymm1/m256 {k1}{z}, ymm2`\n`VPCOMPRESSD zmm1/m512 {k1}{z}, zmm2`"},{"name":"Description","value":"Compress (store) up to 16/8/4 doubleword integer values from the source operand (second operand) to the destination operand (first operand). The source operand is a ZMM/YMM/XMM register, the destination operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location."},{"name":"\u200b","value":"The opmask register k1 selects the active elements (partial vector or possibly non-contiguous if less than 16 active elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the destination starting from the low element of the destination operand."},{"name":"\u200b","value":"Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z must be zero."},{"name":"\u200b","value":"Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper bits are zeroed."},{"name":"\u200b","value":"Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD."},{"name":"\u200b","value":"Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector."},{"name":"C/C++ Intriniscs","value":"`VPCOMPRESSD __m512i _mm512_mask_compress_epi32(__m512i s, __mmask16 c, __m512i a);\n`"},{"name":"\u200b","value":"`VPCOMPRESSD __m512i _mm512_maskz_compress_epi32( __mmask16 c, __m512i a);\n`"},{"name":"\u200b","value":"`VPCOMPRESSD void _mm512_mask_compressstoreu_epi32(void * a, __mmask16 c, __m512i s);\n`"},{"name":"\u200b","value":"`VPCOMPRESSD __m256i _mm256_mask_compress_epi32(__m256i s, __mmask8 c, __m256i a);\n`"},{"name":"\u200b","value":"`VPCOMPRESSD __m256i _mm256_maskz_compress_epi32( __mmask8 c, __m256i a);\n`"},{"name":"\u200b","value":"`VPCOMPRESSD void _mm256_mask_compressstoreu_epi32(void * a, __mmask8 c, __m256i s);\n`"},{"name":"\u200b","value":"`VPCOMPRESSD __m128i _mm_mask_compress_epi32(__m128i s, __mmask8 c, __m128i a);\n`"},{"name":"\u200b","value":"`VPCOMPRESSD __m128i _mm_maskz_compress_epi32( __mmask8 c, __m128i a);\n`"},{"name":"\u200b","value":"`VPCOMPRESSD void _mm_mask_compressstoreu_epi32(void * a, __mmask8 c, __m128i s);\n`"},{"name":"CPUID Flags","value":"AVX512VL AVX512F"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}