Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 20 13:15:01 2024
| Host         : DESKTOP-TUDSMRQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |              56 |           18 |
| Yes          | No                    | No                     |              76 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             146 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                            Enable Signal                           |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  SYSCLK_IBUF_BUFG |                                                                    | RESET_IBUF                                            |                1 |              1 |         1.00 |
|  FrecDiv/CLK      |                                                                    | FrecDiv/RESET0_out                                    |                1 |              3 |         3.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/CE_Cnt_Num_Reads                        | Accelerometer/ADXL_Control/Reset_Cnt_Num_Reads        |                1 |              4 |         4.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/Cmd_Reg[0]_1                            | Accelerometer/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0      |                2 |              4 |         2.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0 | Accelerometer/RESET_INT_reg_n_0                       |                1 |              4 |         4.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/Cmd_Reg[1][6]_i_2_n_0                   | Accelerometer/ADXL_Control/Cmd_Reg[1]0_in[7]          |                3 |              5 |         1.67 |
|  SYSCLK_IBUF_BUFG |                                                                    | Accelerometer/ADXL_Control/SPI_Interface/SCLK_2X_DIV0 |                2 |              6 |         3.00 |
|  SYSCLK_IBUF_BUFG |                                                                    | Accelerometer/RESET_INT_reg_n_0                       |                3 |              6 |         2.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/Cmd_Reg[2]_0                            | Accelerometer/ADXL_Control/Cmd_Reg[2][7]              |                3 |              6 |         2.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/D_Send[6]_i_1_n_0                       | Accelerometer/RESET_INT_reg_n_0                       |                4 |              7 |         1.75 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG[7]_i_1_n_0       |                                                       |                2 |              8 |         4.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/SPI_Interface/EN_LOAD_DOUT              |                                                       |                4 |              8 |         2.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/SPI_Interface/SHIFT_TICK_IN             |                                                       |                3 |              8 |         2.67 |
|  SYSCLK_IBUF_BUFG |                                                                    | Accelerometer/ADXL_Control/Cnt_SS_Inactive0           |                3 |             11 |         3.67 |
|  SYSCLK_IBUF_BUFG |                                                                    | Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0 |                6 |             21 |         3.50 |
|  SYSCLK_IBUF_BUFG |                                                                    |                                                       |               10 |             22 |         2.20 |
|  SYSCLK_IBUF_BUFG |                                                                    | FrecDiv/RESET0_out                                    |                9 |             30 |         3.33 |
|  SYSCLK_IBUF_BUFG | fsm_inst/debounce_counter0_carry__2_n_2                            | fsm_inst/debounce_counter[0]_i_1_n_0                  |                8 |             32 |         4.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/StC_Adxl_Ctrl[3]                        | Accelerometer/RESET_INT_reg_n_0                       |               10 |             36 |         3.60 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/CE_Cnt_Num_Reads                        | Accelerometer/ADXL_Control/ACCEL_X_SUM0               |               12 |             48 |         4.00 |
|  SYSCLK_IBUF_BUFG | Accelerometer/ADXL_Control/SPI_Interface/Shift_Data_Reg            |                                                       |               13 |             58 |         4.46 |
+-------------------+--------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


