/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [40:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_1z & celloutsig_1_0z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_24z = ~celloutsig_0_4z[2];
  assign celloutsig_1_4z = ~celloutsig_1_2z;
  assign celloutsig_1_3z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = { celloutsig_1_11z[1:0], celloutsig_1_13z } === { celloutsig_1_9z[2], celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_3z = in_data[86:84] === { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[42:30] >= in_data[12:0];
  assign celloutsig_0_23z = { celloutsig_0_14z[14:12], celloutsig_0_0z } >= celloutsig_0_15z[5:2];
  assign celloutsig_1_1z = { in_data[160:156], celloutsig_1_0z } >= { in_data[131:129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = ! in_data[88:74];
  assign celloutsig_1_0z = ! in_data[151:142];
  assign celloutsig_1_12z = in_data[184:171] || { celloutsig_1_10z[3:2], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_5z[0] & ~(celloutsig_1_5z[7]);
  assign celloutsig_1_8z = celloutsig_1_5z[0] & ~(celloutsig_1_6z);
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_7z[10:8] };
  assign celloutsig_0_14z = in_data[76:60] % { 1'h1, celloutsig_0_9z[1:0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z } * celloutsig_1_10z;
  assign celloutsig_0_15z = - { in_data[74:64], celloutsig_0_5z };
  assign celloutsig_1_19z = in_data[191:151] | { in_data[127:96], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_5z = { in_data[155:153], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } | { in_data[140], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = & { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[60:56] };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z } >> { celloutsig_1_5z[5:4], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[27:16], celloutsig_0_1z } >> { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[7:6], celloutsig_1_0z } << { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } ^ in_data[20:5];
  always_latch
    if (clkin_data[64]) celloutsig_0_4z = 4'h0;
    else if (!celloutsig_1_19z[2]) celloutsig_0_4z = { in_data[86], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[128:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[33:2], celloutsig_0_23z, celloutsig_0_24z };
endmodule
