window.__examLoadCallback({
  "title": "Computer_Organization - Computer_Organization — Slot 4 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Computer_Organization — Slot 4",
      "questions": [
        {
          "id": 1,
          "question": "<p>A stack organized computer is characterised by instructions with <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>indirect addressing</p>",
            "<b>B.</b> <p>direct addressing</p>",
            "<b>C.</b> <p>zero addressing</p>",
            "<b>D.</b> <p>index addressing</p>"
          ],
          "correct_answer": "<b>C.</b> <p>zero addressing</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331467/isro2020-15\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>Consider a 32- bit processor which supports 70 instructions. Each instruction is 32 bit long and has 4 fields namely opcode, two register identifiers and an immediate operand of unsigned integer type. Maximum value of the immediate operand that can be supported by the processor is 8191. How many registers the processor has? <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>32</p>",
            "<b>B.</b> <p>64</p>",
            "<b>C.</b> <p>128</p>",
            "<b>D.</b> <p>16</p>"
          ],
          "correct_answer": "<b>B.</b> <p>64</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331291/isro2020-8\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>Consider a 5- segment pipeline with a clock cycle time 20 ns in each sub operation. Find out the approximate speed-up ratio between pipelined and non-pipelined system to execute 100 instructions. (if an average, every five cycles, a bubble due to data hazard has to be introduced in the pipeline) <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>5</p>",
            "<b>B.</b> <p>4.03</p>",
            "<b>C.</b> <p>4.81</p>",
            "<b>D.</b> <p>4.17</p>"
          ],
          "correct_answer": "<b>B.</b> <p>4.03</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331285/isro2020-7\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>A non-pipelined CPU has 12 general purpose registers?(R0,R1,R2,...,R12). Following operations are supported<br><br>ADD Ra, Rb, Rr      Add Ra to Rb and store the result in Rr<br>MUL Ra, Rb, Rr      Multiply Ra to Rb and store the result in Rr<br><br>MUL  operation takes two clock cycles, ADD takes one clock cycle.<br><br>Calculate minimum number of clock cycles required to compute the value of the expression XY+XYZ+YZ. The variable X,Y,Z are initially available in registers R0,R1 and R2 and contents of these registers must not be modified. <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>5</p>",
            "<b>B.</b> <p>6</p>",
            "<b>C.</b> <p>7</p>",
            "<b>D.</b> <p>8</p>"
          ],
          "correct_answer": "<b>B.</b> <p>6</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331437/isro2020-6\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>An array of 2 two byte integers is stored in big endian machine in byte addresses as shown below. What will be its storage pattern in little endian machine ?<br>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;78\\\\0 \\times 103&amp;56\\\\0 \\times 102&amp;34\\\\0 \\times 101&amp;12\\end{array}\\) <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;12\\\\0 \\times 103&amp;56\\\\0 \\times 102&amp;34\\\\0 \\times 101&amp;78\\end{array}\\)</p>",
            "<b>B.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;12\\\\0 \\times 103&amp;34\\\\0 \\times 102&amp;56\\\\0 \\times 101&amp;78\\end{array} \\\\\\)</p>",
            "<b>C.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;56\\\\0 \\times 103&amp;78\\\\0 \\times 102&amp;12\\\\0 \\times 101&amp;34\\end{array} \\\\\\)</p>",
            "<b>D.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;56\\\\0 \\times 103&amp;12\\\\0 \\times 102&amp;78\\\\0 \\times 101&amp;34\\end{array}\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;56\\\\0 \\times 103&amp;78\\\\0 \\times 102&amp;12\\\\0 \\times 101&amp;34\\end{array} \\\\\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331434/isro2020-5\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>Which of the following affects the processing power assuming they do not influence each other<br>1. Data bus capability<br>2. Address scheme<br>\n3. Clock speed <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>3 only</p>",
            "<b>B.</b> <p>1 and 3 only</p>",
            "<b>C.</b> <p>2 and 3 only</p>",
            "<b>D.</b> <p>1,2 and 3</p>"
          ],
          "correct_answer": "<b>D.</b> <p>1,2 and 3</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331336/isro2020-3\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>Statements associated with registers of a CPU are given. Identify the false statement. <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>The program counter holds the memory address of the instruction in execution</p>",
            "<b>B.</b> <p>Only opcode is transferred to the control unit</p>",
            "<b>C.</b> <p>An instruction in the instruction register consists of the opcode and the operand</p>",
            "<b>D.</b> <p>The value of the program counter is incremented by 1 once its value has been read to the memory address register</p>"
          ],
          "correct_answer": "<b>A.</b> <p>The program counter holds the memory address of the instruction in execution</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331334/isro2020-2\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>The immediate addressing mode can be used for<br>1. Loading internal registers with initial values<br>\n2. Perform arithmetic or logical operation on data contained in instructions<br>Which of the following is true? <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Only 1</p>",
            "<b>B.</b> <p>Only 2</p>",
            "<b>C.</b> <p>Both 1 and 2</p>",
            "<b>D.</b> <p>Immediate mode refers to data in cache</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Both 1 and 2</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331331/isro2020-1\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is _______. <br><br><strong>(GATE CSE 2020)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "14",
          "marks": 2,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/333187/gate2020-cs-44#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor. Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions, 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALU instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is________. <br><br><strong>(GATE CSE 2020)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "2.15",
          "marks": 2,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/333188/gate2020-cs-43#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>A computer system with a word length of 32 bits has a 16 MB byte- addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 256 bytes. Consider the following four physical addresses represented in hexadecimal notation.<br><br>\nA1=0x42C8A4,<br>\nA2=0x546888,<br>\nA3=0x6A289C,<br> A4=0x5E4880<br><br>\nWhich one of the following is TRUE? <br><br><strong>(GATE CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A1 and A4 are mapped to different cache sets.</p>",
            "<b>B.</b> <p>A2 and A3 are mapped to the same cache set.</p>",
            "<b>C.</b> <p>A3 and A4 are mapped to the same cache set.</p>",
            "<b>D.</b> <p>A1 and A3 are mapped to the same cache set.</p>"
          ],
          "correct_answer": "<b>B.</b> <p>A2 and A3 are mapped to the same cache set.</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/333201/gate2020-cs-30#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20 ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is______. <br><br><strong>(GATE CSE 2020)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "13.5",
          "marks": 1,
          "negative_marks": 0,
          "explanation": "Other Answer as per GATE 2020 Answer Key : 13.3 to 13.3 or 13.5 to 13.5 <br><a href=\"https://gateoverflow.in/333210/gate2020-cs-21#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>Consider the following data path diagram. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Computer_Organization\\q4_f58f93bb.jpg\"><br> Consider an instruction: \\(R0\\leftarrow R1+R2\\). The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively. <br><br>\n\\(1. \\; R2_r,TEMP1_r,ALU_{add},TEMP2_w\\)  <br>  \\(2. \\; R1_r,TEMP1_w\\) <br> \\(3. \\; PC_r,MAR_w,MEM_r\\)  <br>\\(4. \\; TEMP2_r,R0_w\\) <br> \\(5. \\; MDR_r,IR_w\\)<br><br>\nWhich one of the following is the correct order of execution of the above steps? <br><br><strong>(GATE CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>2,1,4,5,3</p>",
            "<b>B.</b> <p>1,2,4,3,5</p>",
            "<b>C.</b> <p>3,5,2,1,4</p>",
            "<b>D.</b> <p>3,5,1,2,4</p>"
          ],
          "correct_answer": "<b>C.</b> <p>3,5,2,1,4</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/333227/gate2020-cs-4#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>Consider the following statements.<br><br>\nI. Daisy chaining is used to assign priorities in attending interrupts.<br>\nII. When a device raises a vectored interrupt, the CPU does polling to identify the source of interrupt.<br>\nIII. In polling,the CPU periodically checks the status bits to know if any device needs its attention.<br>\nIV. During DMA, both the CPU and DMA controller can be bus masters at the same time.<br><br>\nWhich of the above statements is/are TRUE? <br><br><strong>(GATE CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>I and II only</p>",
            "<b>B.</b> <p>I and IV only</p>",
            "<b>C.</b> <p>I and III only</p>",
            "<b>D.</b> <p>III only</p>"
          ],
          "correct_answer": "<b>C.</b> <p>I and III only</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/333228/gate2020-cs-3#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p>A certain processor deploys a single-level cache. The cache block size is 8 words and the word size is 4 bytes. The memory system uses a 60-MHz clock. To service a cache-miss, the memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3 cycles to fetch all the eight words of the block, and finally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of read operations is _________\\(\\times 10^6\\) bytes/sec. <br><br><strong>(GATE CSE 2019)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "160",
          "marks": 2,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/302803/gate2019-cs-45#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
});
