{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-12-31 12:25:51.830\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m28\u001b[0m - \u001b[1mFrontPanel SDK Version: 5.3.6\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:51.880\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m39\u001b[0m - \u001b[1mFrontPanel API ready\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "from mms_ok import XEM7310\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-12-31 12:25:52.034\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m117\u001b[0m - \u001b[1mBitstream file: c:\\Users\\User\\measurement_setting\\bitstream\\block_pipe_example.bit\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.034\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m120\u001b[0m - \u001b[1mBitstream date: 2025-04-07 15:00:26\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.040\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m147\u001b[0m - \u001b[1mModel        : XEM7310-A75\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.041\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m148\u001b[0m - \u001b[1mSerial Number: 1917000Q6P\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.041\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m149\u001b[0m - \u001b[1mInterface    : USB 3\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.042\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m150\u001b[0m - \u001b[1mUSB Speed    : SUPER\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.042\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m151\u001b[0m - \u001b[1mMax Blocksize: 16384\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.043\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m152\u001b[0m - \u001b[1mWire Width   : 32\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.043\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m153\u001b[0m - \u001b[1mTrigger Width: 32\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.043\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m154\u001b[0m - \u001b[1mPipe Width   : 32\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.159\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m172\u001b[0m - \u001b[1mInput bitstream file: \"block_pipe_example.bit\" is connected to the device!\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.159\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m184\u001b[0m - \u001b[1mFrontPanel is enabled!\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.159\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m85\u001b[0m - \u001b[1mAutoWireIn is enabled!\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.162\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m86\u001b[0m - \u001b[1mAutoWireOut is enabled!\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.162\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m89\u001b[0m - \u001b[1mAutoTriggerOut is enabled!\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.163\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m92\u001b[0m - \u001b[1mFPGA initialized!\n",
      "\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:52.163\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m264\u001b[0m - \u001b[1mReset Start (1.0s)\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:53.175\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m272\u001b[0m - \u001b[1mReset End (1.0s)\n",
      "\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:53.175\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m236\u001b[0m - \u001b[1mClosing device\u001b[0m\n",
      "\u001b[32m2025-12-31 12:25:53.175\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m241\u001b[0m - \u001b[1mDevice closed!\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Data: fa5625367bb3e79b4a3ab9ee99458706c18cd75e99957a00f2db8e13e3131f00 [<class 'str'>]\n",
      "Transfer byte: 32 bytes\n",
      "Read data: C18CD75E99957A00F2DB8E13E3131F00 [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n"
     ]
    }
   ],
   "source": [
    "\n",
    "def text_transfer(fpga, reorder_str: bool = True):\n",
    "    from secrets import token_hex\n",
    "\n",
    "    data = token_hex(32) # byte\n",
    "    print(f\"Data: {data} [{type(data)}]\")\n",
    "\n",
    "    transfer_byte = fpga.WriteToBlockPipeIn(0x80, data, reorder_str=reorder_str)\n",
    "    print(f\"Transfer byte: {transfer_byte} bytes\")\n",
    "\n",
    "    read_data = fpga.ReadFromBlockPipeOut(0xA0, 128 // 8, reorder_str=reorder_str)\n",
    "    print(f\"Read data: {read_data} [{type(read_data)}]\")\n",
    "\n",
    "\n",
    "def array_transfer(fpga):\n",
    "    data = np.array([i for i in range(1, 16 + 1)], dtype=np.uint8)\n",
    "    print(f\"Data: {data} [{type(data)}]\")\n",
    "\n",
    "    transfer_byte = fpga.WriteToBlockPipeIn(0x80, data, reorder_str=False)\n",
    "    print(f\"Transfer byte: {transfer_byte} bytes\")\n",
    "\n",
    "    read_data = fpga.ReadFromBlockPipeOut(0xA0, 16, reorder_str=False)\n",
    "    print(f\"Read data: {read_data} [{type(read_data)}]\")\n",
    "    print(\n",
    "        f\"Read data: {read_data.to_ndarray(np.uint8)} [{type(read_data.to_ndarray(np.uint8))}]\"\n",
    "    )\n",
    "\n",
    "\n",
    "def main():\n",
    "    bitstream_path = r\"bitstream/block_pipe_example.bit\"\n",
    "\n",
    "    with XEM7310(bitstream_path=bitstream_path) as fpga:\n",
    "        fpga.reset()\n",
    "\n",
    "        text_transfer(fpga, reorder_str=True)\n",
    "        # array_transfer(fpga)\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ok",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
