Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gpu_server4/Desktop/2_2/pcie_demo_v2_0/data_pkt/synth/ip_core/diagonal/fp_sub_d/fp_sub_d.qsys --block-symbol-file --output-directory=/home/gpu_server4/Desktop/2_2/pcie_demo_v2_0/data_pkt/synth/ip_core/diagonal/fp_sub_d/fp_sub_d --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading fp_sub_d/fp_sub_d.qsys
Progress: Reading input file
Progress: Adding fp_functions_0 [altera_fp_functions 16.1]
Progress: Parameterizing module fp_functions_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gpu_server4/Desktop/2_2/pcie_demo_v2_0/data_pkt/synth/ip_core/diagonal/fp_sub_d/fp_sub_d.qsys --synthesis=VERILOG --output-directory=/home/gpu_server4/Desktop/2_2/pcie_demo_v2_0/data_pkt/synth/ip_core/diagonal/fp_sub_d/fp_sub_d --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading fp_sub_d/fp_sub_d.qsys
Progress: Reading input file
Progress: Adding fp_functions_0 [altera_fp_functions 16.1]
Progress: Parameterizing module fp_functions_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fp_sub_d: "Transforming system: fp_sub_d"
Info: fp_sub_d: Running transform generation_view_transform
Info: fp_sub_d: Running transform generation_view_transform took 0.000s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: fp_sub_d: Running transform merlin_avalon_transform
Info: fp_sub_d: Running transform merlin_avalon_transform took 0.046s
Info: fp_sub_d: "Naming system components in system: fp_sub_d"
Info: fp_sub_d: "Processing generation queue"
Info: fp_sub_d: "Generating: fp_sub_d"
Info: fp_sub_d: "Generating: fp_sub_d_altera_fp_functions_161_se3ntfy"
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 600 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 700 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 750 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 775 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 788 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 795 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 799 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 801 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 802 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 803 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 804 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: Could achieve 3 cycles latency maximum at Frequency 805 MHz, padding with registers to reach requested 3 cycles latency
Info: fp_functions_0: /home/gpu_server4/intelFPGA/16.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/gpu_server4/intelFPGA/16.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 804 -name fp_sub_d_altera_fp_functions_161_se3ntfy -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -constrainLatency 3 -correctRounding -speedgrade 1 FPSub 8 23
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: fp_sub_d: Done "fp_sub_d" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
