

================================================================
== Vitis HLS Report for 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1'
================================================================
* Date:           Mon Aug  4 14:27:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.370 us|  0.370 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_759_1_VITIS_LOOP_43_1  |       35|       35|         5|          1|          1|    32|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     101|    334|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln43_fu_197_p2         |         +|   0|  0|   13|           4|           1|
    |add_ln759_1_fu_168_p2      |         +|   0|  0|   11|           3|           1|
    |add_ln759_fu_131_p2        |         +|   0|  0|   14|           6|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |first_iter_1_fu_182_p2     |      icmp|   0|  0|   13|           4|           1|
    |icmp_ln43_fu_154_p2        |      icmp|   0|  0|   13|           4|           5|
    |icmp_ln759_fu_125_p2       |      icmp|   0|  0|   14|           6|           7|
    |lshr_ln45_fu_232_p2        |      lshr|   0|  0|  182|          64|          64|
    |select_ln754_fu_160_p3     |    select|   0|  0|    4|           1|           1|
    |select_ln759_fu_174_p3     |    select|   0|  0|    3|           1|           3|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  271|          95|          87|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|    6|         12|
    |gmem_blk_n_W                           |   9|          2|    1|          2|
    |i_1_fu_68                              |   9|          2|    3|          6|
    |i_fu_64                                |   9|          2|    4|          8|
    |indvar_flatten8_fu_72                  |   9|          2|    6|         12|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   22|         44|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |first_iter_1_reg_278              |   1|   0|    1|          0|
    |i_1_fu_68                         |   3|   0|    3|          0|
    |i_fu_64                           |   4|   0|    4|          0|
    |indvar_flatten8_fu_72             |   6|   0|    6|          0|
    |trunc_ln45_1_reg_292              |   8|   0|    8|          0|
    |trunc_ln45_reg_287                |   3|   0|    3|          0|
    |trunc_ln45_reg_287_pp0_iter2_reg  |   3|   0|    3|          0|
    |u_assign1_fu_76                   |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 101|   0|  101|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|    8|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|    8|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   11|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                                   gmem|       pointer|
|out_r                  |   in|   64|     ap_none|                                                  out_r|        scalar|
|s_address0             |  out|    5|   ap_memory|                                                      s|         array|
|s_ce0                  |  out|    1|   ap_memory|                                                      s|         array|
|s_q0                   |   in|   64|   ap_memory|                                                      s|         array|
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+

