Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d9650dcb01cb4840b68482ba40f097ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DedicaterProcessor_behav xil_defaultlib.tb_DedicaterProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/DataPath.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 14 for port 'digit' [D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/new/Dedicated_Process.v:53]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'o_clk' [D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/imports/FPGA_RISC/fndController.v:19]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'clk' [D:/FPGA_RISC/20240528_Dedicated_Processor_0+9_Counter/20240528_Dedicated_Processor_0+9_Counter.srcs/sources_1/imports/FPGA_RISC/fndController.v:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
