
XMC4500_IO_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000200c  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0800200c  0c00200c  0000a00c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000014  0800201c  0c00201c  0000a01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  4 .bss          00000020  20000800  20000800  00018000  2**2
                  ALLOC
  5 .data         00000004  20000820  0c002030  00010820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 00000260  00000000  00000000  00010828  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000024ed  00000000  00000000  00010a88  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000912  00000000  00000000  00012f75  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000318f  00000000  00000000  00013887  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000054c  00000000  00000000  00016a18  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009563d  00000000  00000000  00016f64  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000087c  00000000  00000000  000ac5a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001b0  00000000  00000000  000ace20  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000256  00000000  00000000  000acfd0  2**0
                  CONTENTS, READONLY
 15 .debug_macro  000189b4  00000000  00000000  000ad226  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 b7 02 00 08 c7 02 00 08     ... ............
 8000010:	d7 02 00 08 e7 02 00 08 f7 02 00 08 00 00 00 00     ................
	...
 800002c:	07 03 00 08 17 03 00 08 00 00 00 00 27 03 00 08     ............'...
 800003c:	37 03 00 08 47 03 00 08 57 03 00 08 67 03 00 08     7...G...W...g...
 800004c:	77 03 00 08 87 03 00 08 97 03 00 08 a7 03 00 08     w...............
 800005c:	b7 03 00 08 c7 03 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 d7 03 00 08 00 00 00 00 e7 03 00 08     ................
 800007c:	f7 03 00 08 07 04 00 08 17 04 00 08 27 04 00 08     ............'...
 800008c:	37 04 00 08 47 04 00 08 57 04 00 08 67 04 00 08     7...G...W...g...
 800009c:	77 04 00 08 87 04 00 08 97 04 00 08 a7 04 00 08     w...............
 80000ac:	b7 04 00 08 c7 04 00 08 d7 04 00 08 e7 04 00 08     ................
 80000bc:	f7 04 00 08 07 05 00 08 17 05 00 08 27 05 00 08     ............'...
 80000cc:	37 05 00 08 47 05 00 08 57 05 00 08 67 05 00 08     7...G...W...g...
 80000dc:	77 05 00 08 87 05 00 08 97 05 00 08 a7 05 00 08     w...............
 80000ec:	b7 05 00 08 c7 05 00 08 d7 05 00 08 e7 05 00 08     ................
 80000fc:	f7 05 00 08 07 06 00 08 15 06 00 08 23 06 00 08     ............#...
 800010c:	31 06 00 08 3f 06 00 08 4d 06 00 08 5b 06 00 08     1...?...M...[...
 800011c:	69 06 00 08 77 06 00 08 85 06 00 08 93 06 00 08     i...w...........
 800012c:	a1 06 00 08 af 06 00 08 bd 06 00 08 cb 06 00 08     ................
 800013c:	d9 06 00 08 e7 06 00 08 f5 06 00 08 03 07 00 08     ................
 800014c:	11 07 00 08 1f 07 00 08 2d 07 00 08 3b 07 00 08     ........-...;...
 800015c:	49 07 00 08 00 00 00 00 00 00 00 00 00 00 00 00     I...............
 800016c:	00 00 00 00 57 07 00 08 65 07 00 08 73 07 00 08     ....W...e...s...
 800017c:	81 07 00 08 8f 07 00 08 9d 07 00 08 ab 07 00 08     ................
 800018c:	b9 07 00 08 c7 07 00 08 d5 07 00 08 e3 07 00 08     ................
 800019c:	f1 07 00 08 ff 07 00 08 0d 08 00 08 1b 08 00 08     ................
 80001ac:	29 08 00 08 37 08 00 08 45 08 00 08 53 08 00 08     )...7...E...S...
 80001bc:	61 08 00 08 6f 08 00 08 7d 08 00 08 8b 08 00 08     a...o...}.......
 80001cc:	99 08 00 08 a7 08 00 08 b5 08 00 08 c3 08 00 08     ................
 80001dc:	00 00 00 00 d1 08 00 08 df 08 00 08 ed 08 00 08     ................
 80001ec:	fb 08 00 08 09 09 00 08 00 00 00 00 17 09 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000ae1 	.word	0x08000ae1

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002b1 	.word	0x080002b1

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	4819      	ldr	r0, [pc, #100]	; (8000284 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491a      	ldr	r1, [pc, #104]	; (8000288 <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1a      	ldr	r2, [pc, #104]	; (800028c <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 800d 	beq.w	8000242 <SKIPCOPY>

08000228 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000228:	ea4f 0292 	mov.w	r2, r2, lsr #2

0800022c <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 800022c:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 800022e:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 8000230:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 8000232:	f000 8006 	beq.w	8000242 <SKIPCOPY>
   ADD R0,#4
 8000236:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 800023a:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 800023e:	f7ff bff5 	b.w	800022c <COPYLOOP>

08000242 <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000242:	4813      	ldr	r0, [pc, #76]	; (8000290 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000244:	4913      	ldr	r1, [pc, #76]	; (8000294 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000246:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000248:	f000 800c 	beq.w	8000264 <SKIPCLEAR>

0800024c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800024c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000250:	f04f 0200 	mov.w	r2, #0

08000254 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000254:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000256:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000258:	f000 8004 	beq.w	8000264 <SKIPCLEAR>
   ADD R0,#4
 800025c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000260:	f7ff bff8 	b.w	8000254 <CLEARLOOP>

08000264 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000264:	480c      	ldr	r0, [pc, #48]	; (8000298 <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 8000266:	490d      	ldr	r1, [pc, #52]	; (800029c <SKIPCLEAR+0x38>)
   STR R0,[R1]
 8000268:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800026a:	480d      	ldr	r0, [pc, #52]	; (80002a0 <SKIPCLEAR+0x3c>)
   BLX R0
 800026c:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800026e:	480d      	ldr	r0, [pc, #52]	; (80002a4 <SKIPCLEAR+0x40>)
   BLX R0
 8000270:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000272:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002a8 <SKIPCLEAR+0x44>
   MOV R0,#0
 8000276:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800027a:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800027e:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002ac <SKIPCLEAR+0x48>
 8000282:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000284:	0c002030 	.word	0x0c002030
   LDR R1, =__Xmc4500_sData
 8000288:	20000820 	.word	0x20000820
   LDR R2, =__Xmc4500_Data_Size
 800028c:	00000004 	.word	0x00000004
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000290:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000294:	00000020 	.word	0x00000020
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000298:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 800029c:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002a0:	08000b7d 	.word	0x08000b7d
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002a4:	08001f79 	.word	0x08001f79
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002a8:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002ac:	08001855 	.word	0x08001855

080002b0 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002b0:	bf00      	nop
     BX LR
 80002b2:	4770      	bx	lr

080002b4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002b4:	e7fe      	b.n	80002b4 <NMI_Handler>

080002b6 <NMI_Handler_Veneer>:
 80002b6:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000928 <AllowPLLInitByStartup+0x6>
 80002ba:	b500      	push	{lr}
 80002bc:	b081      	sub	sp, #4
 80002be:	4780      	blx	r0
 80002c0:	b001      	add	sp, #4
 80002c2:	bd00      	pop	{pc}

080002c4 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002c4:	e7fe      	b.n	80002c4 <HardFault_Handler>

080002c6 <HardFault_Handler_Veneer>:
 80002c6:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 800092c <AllowPLLInitByStartup+0xa>
 80002ca:	b500      	push	{lr}
 80002cc:	b081      	sub	sp, #4
 80002ce:	4780      	blx	r0
 80002d0:	b001      	add	sp, #4
 80002d2:	bd00      	pop	{pc}

080002d4 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002d4:	e7fe      	b.n	80002d4 <MemManage_Handler>

080002d6 <MemManage_Handler_Veneer>:
 80002d6:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000930 <AllowPLLInitByStartup+0xe>
 80002da:	b500      	push	{lr}
 80002dc:	b081      	sub	sp, #4
 80002de:	4780      	blx	r0
 80002e0:	b001      	add	sp, #4
 80002e2:	bd00      	pop	{pc}

080002e4 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002e4:	e7fe      	b.n	80002e4 <BusFault_Handler>

080002e6 <BusFault_Handler_Veneer>:
 80002e6:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000934 <AllowPLLInitByStartup+0x12>
 80002ea:	b500      	push	{lr}
 80002ec:	b081      	sub	sp, #4
 80002ee:	4780      	blx	r0
 80002f0:	b001      	add	sp, #4
 80002f2:	bd00      	pop	{pc}

080002f4 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80002f4:	e7fe      	b.n	80002f4 <UsageFault_Handler>

080002f6 <UsageFault_Handler_Veneer>:
 80002f6:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000938 <AllowPLLInitByStartup+0x16>
 80002fa:	b500      	push	{lr}
 80002fc:	b081      	sub	sp, #4
 80002fe:	4780      	blx	r0
 8000300:	b001      	add	sp, #4
 8000302:	bd00      	pop	{pc}

08000304 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000304:	e7fe      	b.n	8000304 <SVC_Handler>

08000306 <SVC_Handler_Veneer>:
 8000306:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 800093c <AllowPLLInitByStartup+0x1a>
 800030a:	b500      	push	{lr}
 800030c:	b081      	sub	sp, #4
 800030e:	4780      	blx	r0
 8000310:	b001      	add	sp, #4
 8000312:	bd00      	pop	{pc}

08000314 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000314:	e7fe      	b.n	8000314 <DebugMon_Handler>

08000316 <DebugMon_Handler_Veneer>:
 8000316:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000940 <AllowPLLInitByStartup+0x1e>
 800031a:	b500      	push	{lr}
 800031c:	b081      	sub	sp, #4
 800031e:	4780      	blx	r0
 8000320:	b001      	add	sp, #4
 8000322:	bd00      	pop	{pc}

08000324 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000324:	e7fe      	b.n	8000324 <PendSV_Handler>

08000326 <PendSV_Handler_Veneer>:
 8000326:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000944 <AllowPLLInitByStartup+0x22>
 800032a:	b500      	push	{lr}
 800032c:	b081      	sub	sp, #4
 800032e:	4780      	blx	r0
 8000330:	b001      	add	sp, #4
 8000332:	bd00      	pop	{pc}

08000334 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000334:	e7fe      	b.n	8000334 <SysTick_Handler>

08000336 <SysTick_Handler_Veneer>:
 8000336:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000948 <AllowPLLInitByStartup+0x26>
 800033a:	b500      	push	{lr}
 800033c:	b081      	sub	sp, #4
 800033e:	4780      	blx	r0
 8000340:	b001      	add	sp, #4
 8000342:	bd00      	pop	{pc}

08000344 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000344:	e7fe      	b.n	8000344 <SCU_0_IRQHandler>

08000346 <SCU_0_IRQHandler_Veneer>:
 8000346:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 800094c <AllowPLLInitByStartup+0x2a>
 800034a:	b500      	push	{lr}
 800034c:	b081      	sub	sp, #4
 800034e:	4780      	blx	r0
 8000350:	b001      	add	sp, #4
 8000352:	bd00      	pop	{pc}

08000354 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000354:	e7fe      	b.n	8000354 <ERU0_0_IRQHandler>

08000356 <ERU0_0_IRQHandler_Veneer>:
 8000356:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000950 <AllowPLLInitByStartup+0x2e>
 800035a:	b500      	push	{lr}
 800035c:	b081      	sub	sp, #4
 800035e:	4780      	blx	r0
 8000360:	b001      	add	sp, #4
 8000362:	bd00      	pop	{pc}

08000364 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000364:	e7fe      	b.n	8000364 <ERU0_1_IRQHandler>

08000366 <ERU0_1_IRQHandler_Veneer>:
 8000366:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000954 <AllowPLLInitByStartup+0x32>
 800036a:	b500      	push	{lr}
 800036c:	b081      	sub	sp, #4
 800036e:	4780      	blx	r0
 8000370:	b001      	add	sp, #4
 8000372:	bd00      	pop	{pc}

08000374 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000374:	e7fe      	b.n	8000374 <ERU0_2_IRQHandler>

08000376 <ERU0_2_IRQHandler_Veneer>:
 8000376:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000958 <AllowPLLInitByStartup+0x36>
 800037a:	b500      	push	{lr}
 800037c:	b081      	sub	sp, #4
 800037e:	4780      	blx	r0
 8000380:	b001      	add	sp, #4
 8000382:	bd00      	pop	{pc}

08000384 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000384:	e7fe      	b.n	8000384 <ERU0_3_IRQHandler>

08000386 <ERU0_3_IRQHandler_Veneer>:
 8000386:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 800095c <AllowPLLInitByStartup+0x3a>
 800038a:	b500      	push	{lr}
 800038c:	b081      	sub	sp, #4
 800038e:	4780      	blx	r0
 8000390:	b001      	add	sp, #4
 8000392:	bd00      	pop	{pc}

08000394 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000394:	e7fe      	b.n	8000394 <ERU1_0_IRQHandler>

08000396 <ERU1_0_IRQHandler_Veneer>:
 8000396:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000960 <AllowPLLInitByStartup+0x3e>
 800039a:	b500      	push	{lr}
 800039c:	b081      	sub	sp, #4
 800039e:	4780      	blx	r0
 80003a0:	b001      	add	sp, #4
 80003a2:	bd00      	pop	{pc}

080003a4 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80003a4:	e7fe      	b.n	80003a4 <ERU1_1_IRQHandler>

080003a6 <ERU1_1_IRQHandler_Veneer>:
 80003a6:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000964 <AllowPLLInitByStartup+0x42>
 80003aa:	b500      	push	{lr}
 80003ac:	b081      	sub	sp, #4
 80003ae:	4780      	blx	r0
 80003b0:	b001      	add	sp, #4
 80003b2:	bd00      	pop	{pc}

080003b4 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80003b4:	e7fe      	b.n	80003b4 <ERU1_2_IRQHandler>

080003b6 <ERU1_2_IRQHandler_Veneer>:
 80003b6:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000968 <AllowPLLInitByStartup+0x46>
 80003ba:	b500      	push	{lr}
 80003bc:	b081      	sub	sp, #4
 80003be:	4780      	blx	r0
 80003c0:	b001      	add	sp, #4
 80003c2:	bd00      	pop	{pc}

080003c4 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80003c4:	e7fe      	b.n	80003c4 <ERU1_3_IRQHandler>

080003c6 <ERU1_3_IRQHandler_Veneer>:
 80003c6:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 800096c <AllowPLLInitByStartup+0x4a>
 80003ca:	b500      	push	{lr}
 80003cc:	b081      	sub	sp, #4
 80003ce:	4780      	blx	r0
 80003d0:	b001      	add	sp, #4
 80003d2:	bd00      	pop	{pc}

080003d4 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80003d4:	e7fe      	b.n	80003d4 <PMU0_0_IRQHandler>

080003d6 <PMU0_0_IRQHandler_Veneer>:
 80003d6:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000970 <AllowPLLInitByStartup+0x4e>
 80003da:	b500      	push	{lr}
 80003dc:	b081      	sub	sp, #4
 80003de:	4780      	blx	r0
 80003e0:	b001      	add	sp, #4
 80003e2:	bd00      	pop	{pc}

080003e4 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80003e4:	e7fe      	b.n	80003e4 <VADC0_C0_0_IRQHandler>

080003e6 <VADC0_C0_0_IRQHandler_Veneer>:
 80003e6:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000974 <AllowPLLInitByStartup+0x52>
 80003ea:	b500      	push	{lr}
 80003ec:	b081      	sub	sp, #4
 80003ee:	4780      	blx	r0
 80003f0:	b001      	add	sp, #4
 80003f2:	bd00      	pop	{pc}

080003f4 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80003f4:	e7fe      	b.n	80003f4 <VADC0_C0_1_IRQHandler>

080003f6 <VADC0_C0_1_IRQHandler_Veneer>:
 80003f6:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000978 <AllowPLLInitByStartup+0x56>
 80003fa:	b500      	push	{lr}
 80003fc:	b081      	sub	sp, #4
 80003fe:	4780      	blx	r0
 8000400:	b001      	add	sp, #4
 8000402:	bd00      	pop	{pc}

08000404 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000404:	e7fe      	b.n	8000404 <VADC0_C0_2_IRQHandler>

08000406 <VADC0_C0_2_IRQHandler_Veneer>:
 8000406:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 800097c <AllowPLLInitByStartup+0x5a>
 800040a:	b500      	push	{lr}
 800040c:	b081      	sub	sp, #4
 800040e:	4780      	blx	r0
 8000410:	b001      	add	sp, #4
 8000412:	bd00      	pop	{pc}

08000414 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000414:	e7fe      	b.n	8000414 <VADC0_C0_3_IRQHandler>

08000416 <VADC0_C0_3_IRQHandler_Veneer>:
 8000416:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000980 <AllowPLLInitByStartup+0x5e>
 800041a:	b500      	push	{lr}
 800041c:	b081      	sub	sp, #4
 800041e:	4780      	blx	r0
 8000420:	b001      	add	sp, #4
 8000422:	bd00      	pop	{pc}

08000424 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000424:	e7fe      	b.n	8000424 <VADC0_G0_0_IRQHandler>

08000426 <VADC0_G0_0_IRQHandler_Veneer>:
 8000426:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000984 <AllowPLLInitByStartup+0x62>
 800042a:	b500      	push	{lr}
 800042c:	b081      	sub	sp, #4
 800042e:	4780      	blx	r0
 8000430:	b001      	add	sp, #4
 8000432:	bd00      	pop	{pc}

08000434 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000434:	e7fe      	b.n	8000434 <VADC0_G0_1_IRQHandler>

08000436 <VADC0_G0_1_IRQHandler_Veneer>:
 8000436:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000988 <AllowPLLInitByStartup+0x66>
 800043a:	b500      	push	{lr}
 800043c:	b081      	sub	sp, #4
 800043e:	4780      	blx	r0
 8000440:	b001      	add	sp, #4
 8000442:	bd00      	pop	{pc}

08000444 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000444:	e7fe      	b.n	8000444 <VADC0_G0_2_IRQHandler>

08000446 <VADC0_G0_2_IRQHandler_Veneer>:
 8000446:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 800098c <AllowPLLInitByStartup+0x6a>
 800044a:	b500      	push	{lr}
 800044c:	b081      	sub	sp, #4
 800044e:	4780      	blx	r0
 8000450:	b001      	add	sp, #4
 8000452:	bd00      	pop	{pc}

08000454 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000454:	e7fe      	b.n	8000454 <VADC0_G0_3_IRQHandler>

08000456 <VADC0_G0_3_IRQHandler_Veneer>:
 8000456:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000990 <AllowPLLInitByStartup+0x6e>
 800045a:	b500      	push	{lr}
 800045c:	b081      	sub	sp, #4
 800045e:	4780      	blx	r0
 8000460:	b001      	add	sp, #4
 8000462:	bd00      	pop	{pc}

08000464 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000464:	e7fe      	b.n	8000464 <VADC0_G1_0_IRQHandler>

08000466 <VADC0_G1_0_IRQHandler_Veneer>:
 8000466:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000994 <AllowPLLInitByStartup+0x72>
 800046a:	b500      	push	{lr}
 800046c:	b081      	sub	sp, #4
 800046e:	4780      	blx	r0
 8000470:	b001      	add	sp, #4
 8000472:	bd00      	pop	{pc}

08000474 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000474:	e7fe      	b.n	8000474 <VADC0_G1_1_IRQHandler>

08000476 <VADC0_G1_1_IRQHandler_Veneer>:
 8000476:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000998 <AllowPLLInitByStartup+0x76>
 800047a:	b500      	push	{lr}
 800047c:	b081      	sub	sp, #4
 800047e:	4780      	blx	r0
 8000480:	b001      	add	sp, #4
 8000482:	bd00      	pop	{pc}

08000484 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000484:	e7fe      	b.n	8000484 <VADC0_G1_2_IRQHandler>

08000486 <VADC0_G1_2_IRQHandler_Veneer>:
 8000486:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 800099c <AllowPLLInitByStartup+0x7a>
 800048a:	b500      	push	{lr}
 800048c:	b081      	sub	sp, #4
 800048e:	4780      	blx	r0
 8000490:	b001      	add	sp, #4
 8000492:	bd00      	pop	{pc}

08000494 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000494:	e7fe      	b.n	8000494 <VADC0_G1_3_IRQHandler>

08000496 <VADC0_G1_3_IRQHandler_Veneer>:
 8000496:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 80009a0 <AllowPLLInitByStartup+0x7e>
 800049a:	b500      	push	{lr}
 800049c:	b081      	sub	sp, #4
 800049e:	4780      	blx	r0
 80004a0:	b001      	add	sp, #4
 80004a2:	bd00      	pop	{pc}

080004a4 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80004a4:	e7fe      	b.n	80004a4 <VADC0_G2_0_IRQHandler>

080004a6 <VADC0_G2_0_IRQHandler_Veneer>:
 80004a6:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 80009a4 <AllowPLLInitByStartup+0x82>
 80004aa:	b500      	push	{lr}
 80004ac:	b081      	sub	sp, #4
 80004ae:	4780      	blx	r0
 80004b0:	b001      	add	sp, #4
 80004b2:	bd00      	pop	{pc}

080004b4 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80004b4:	e7fe      	b.n	80004b4 <VADC0_G2_1_IRQHandler>

080004b6 <VADC0_G2_1_IRQHandler_Veneer>:
 80004b6:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 80009a8 <AllowPLLInitByStartup+0x86>
 80004ba:	b500      	push	{lr}
 80004bc:	b081      	sub	sp, #4
 80004be:	4780      	blx	r0
 80004c0:	b001      	add	sp, #4
 80004c2:	bd00      	pop	{pc}

080004c4 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80004c4:	e7fe      	b.n	80004c4 <VADC0_G2_2_IRQHandler>

080004c6 <VADC0_G2_2_IRQHandler_Veneer>:
 80004c6:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 80009ac <AllowPLLInitByStartup+0x8a>
 80004ca:	b500      	push	{lr}
 80004cc:	b081      	sub	sp, #4
 80004ce:	4780      	blx	r0
 80004d0:	b001      	add	sp, #4
 80004d2:	bd00      	pop	{pc}

080004d4 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80004d4:	e7fe      	b.n	80004d4 <VADC0_G2_3_IRQHandler>

080004d6 <VADC0_G2_3_IRQHandler_Veneer>:
 80004d6:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 80009b0 <AllowPLLInitByStartup+0x8e>
 80004da:	b500      	push	{lr}
 80004dc:	b081      	sub	sp, #4
 80004de:	4780      	blx	r0
 80004e0:	b001      	add	sp, #4
 80004e2:	bd00      	pop	{pc}

080004e4 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80004e4:	e7fe      	b.n	80004e4 <VADC0_G3_0_IRQHandler>

080004e6 <VADC0_G3_0_IRQHandler_Veneer>:
 80004e6:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 80009b4 <AllowPLLInitByStartup+0x92>
 80004ea:	b500      	push	{lr}
 80004ec:	b081      	sub	sp, #4
 80004ee:	4780      	blx	r0
 80004f0:	b001      	add	sp, #4
 80004f2:	bd00      	pop	{pc}

080004f4 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80004f4:	e7fe      	b.n	80004f4 <VADC0_G3_1_IRQHandler>

080004f6 <VADC0_G3_1_IRQHandler_Veneer>:
 80004f6:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 80009b8 <AllowPLLInitByStartup+0x96>
 80004fa:	b500      	push	{lr}
 80004fc:	b081      	sub	sp, #4
 80004fe:	4780      	blx	r0
 8000500:	b001      	add	sp, #4
 8000502:	bd00      	pop	{pc}

08000504 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000504:	e7fe      	b.n	8000504 <VADC0_G3_2_IRQHandler>

08000506 <VADC0_G3_2_IRQHandler_Veneer>:
 8000506:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 80009bc <AllowPLLInitByStartup+0x9a>
 800050a:	b500      	push	{lr}
 800050c:	b081      	sub	sp, #4
 800050e:	4780      	blx	r0
 8000510:	b001      	add	sp, #4
 8000512:	bd00      	pop	{pc}

08000514 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000514:	e7fe      	b.n	8000514 <VADC0_G3_3_IRQHandler>

08000516 <VADC0_G3_3_IRQHandler_Veneer>:
 8000516:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 80009c0 <AllowPLLInitByStartup+0x9e>
 800051a:	b500      	push	{lr}
 800051c:	b081      	sub	sp, #4
 800051e:	4780      	blx	r0
 8000520:	b001      	add	sp, #4
 8000522:	bd00      	pop	{pc}

08000524 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000524:	e7fe      	b.n	8000524 <DSD0_0_IRQHandler>

08000526 <DSD0_0_IRQHandler_Veneer>:
 8000526:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 80009c4 <AllowPLLInitByStartup+0xa2>
 800052a:	b500      	push	{lr}
 800052c:	b081      	sub	sp, #4
 800052e:	4780      	blx	r0
 8000530:	b001      	add	sp, #4
 8000532:	bd00      	pop	{pc}

08000534 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000534:	e7fe      	b.n	8000534 <DSD0_1_IRQHandler>

08000536 <DSD0_1_IRQHandler_Veneer>:
 8000536:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 80009c8 <AllowPLLInitByStartup+0xa6>
 800053a:	b500      	push	{lr}
 800053c:	b081      	sub	sp, #4
 800053e:	4780      	blx	r0
 8000540:	b001      	add	sp, #4
 8000542:	bd00      	pop	{pc}

08000544 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000544:	e7fe      	b.n	8000544 <DSD0_2_IRQHandler>

08000546 <DSD0_2_IRQHandler_Veneer>:
 8000546:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 80009cc <AllowPLLInitByStartup+0xaa>
 800054a:	b500      	push	{lr}
 800054c:	b081      	sub	sp, #4
 800054e:	4780      	blx	r0
 8000550:	b001      	add	sp, #4
 8000552:	bd00      	pop	{pc}

08000554 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000554:	e7fe      	b.n	8000554 <DSD0_3_IRQHandler>

08000556 <DSD0_3_IRQHandler_Veneer>:
 8000556:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 80009d0 <AllowPLLInitByStartup+0xae>
 800055a:	b500      	push	{lr}
 800055c:	b081      	sub	sp, #4
 800055e:	4780      	blx	r0
 8000560:	b001      	add	sp, #4
 8000562:	bd00      	pop	{pc}

08000564 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000564:	e7fe      	b.n	8000564 <DSD0_4_IRQHandler>

08000566 <DSD0_4_IRQHandler_Veneer>:
 8000566:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 80009d4 <AllowPLLInitByStartup+0xb2>
 800056a:	b500      	push	{lr}
 800056c:	b081      	sub	sp, #4
 800056e:	4780      	blx	r0
 8000570:	b001      	add	sp, #4
 8000572:	bd00      	pop	{pc}

08000574 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000574:	e7fe      	b.n	8000574 <DSD0_5_IRQHandler>

08000576 <DSD0_5_IRQHandler_Veneer>:
 8000576:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 80009d8 <AllowPLLInitByStartup+0xb6>
 800057a:	b500      	push	{lr}
 800057c:	b081      	sub	sp, #4
 800057e:	4780      	blx	r0
 8000580:	b001      	add	sp, #4
 8000582:	bd00      	pop	{pc}

08000584 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000584:	e7fe      	b.n	8000584 <DSD0_6_IRQHandler>

08000586 <DSD0_6_IRQHandler_Veneer>:
 8000586:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 80009dc <AllowPLLInitByStartup+0xba>
 800058a:	b500      	push	{lr}
 800058c:	b081      	sub	sp, #4
 800058e:	4780      	blx	r0
 8000590:	b001      	add	sp, #4
 8000592:	bd00      	pop	{pc}

08000594 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000594:	e7fe      	b.n	8000594 <DSD0_7_IRQHandler>

08000596 <DSD0_7_IRQHandler_Veneer>:
 8000596:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 80009e0 <AllowPLLInitByStartup+0xbe>
 800059a:	b500      	push	{lr}
 800059c:	b081      	sub	sp, #4
 800059e:	4780      	blx	r0
 80005a0:	b001      	add	sp, #4
 80005a2:	bd00      	pop	{pc}

080005a4 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80005a4:	e7fe      	b.n	80005a4 <DAC0_0_IRQHandler>

080005a6 <DAC0_0_IRQHandler_Veneer>:
 80005a6:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 80009e4 <AllowPLLInitByStartup+0xc2>
 80005aa:	b500      	push	{lr}
 80005ac:	b081      	sub	sp, #4
 80005ae:	4780      	blx	r0
 80005b0:	b001      	add	sp, #4
 80005b2:	bd00      	pop	{pc}

080005b4 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80005b4:	e7fe      	b.n	80005b4 <DAC0_1_IRQHandler>

080005b6 <DAC0_1_IRQHandler_Veneer>:
 80005b6:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 80009e8 <AllowPLLInitByStartup+0xc6>
 80005ba:	b500      	push	{lr}
 80005bc:	b081      	sub	sp, #4
 80005be:	4780      	blx	r0
 80005c0:	b001      	add	sp, #4
 80005c2:	bd00      	pop	{pc}

080005c4 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80005c4:	e7fe      	b.n	80005c4 <CCU40_0_IRQHandler>

080005c6 <CCU40_0_IRQHandler_Veneer>:
 80005c6:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 80009ec <AllowPLLInitByStartup+0xca>
 80005ca:	b500      	push	{lr}
 80005cc:	b081      	sub	sp, #4
 80005ce:	4780      	blx	r0
 80005d0:	b001      	add	sp, #4
 80005d2:	bd00      	pop	{pc}

080005d4 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80005d4:	e7fe      	b.n	80005d4 <CCU40_1_IRQHandler>

080005d6 <CCU40_1_IRQHandler_Veneer>:
 80005d6:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 80009f0 <AllowPLLInitByStartup+0xce>
 80005da:	b500      	push	{lr}
 80005dc:	b081      	sub	sp, #4
 80005de:	4780      	blx	r0
 80005e0:	b001      	add	sp, #4
 80005e2:	bd00      	pop	{pc}

080005e4 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80005e4:	e7fe      	b.n	80005e4 <CCU40_2_IRQHandler>

080005e6 <CCU40_2_IRQHandler_Veneer>:
 80005e6:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 80009f4 <AllowPLLInitByStartup+0xd2>
 80005ea:	b500      	push	{lr}
 80005ec:	b081      	sub	sp, #4
 80005ee:	4780      	blx	r0
 80005f0:	b001      	add	sp, #4
 80005f2:	bd00      	pop	{pc}

080005f4 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80005f4:	e7fe      	b.n	80005f4 <CCU40_3_IRQHandler>

080005f6 <CCU40_3_IRQHandler_Veneer>:
 80005f6:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 80009f8 <AllowPLLInitByStartup+0xd6>
 80005fa:	b500      	push	{lr}
 80005fc:	b081      	sub	sp, #4
 80005fe:	4780      	blx	r0
 8000600:	b001      	add	sp, #4
 8000602:	bd00      	pop	{pc}

08000604 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000604:	e7fe      	b.n	8000604 <CCU41_0_IRQHandler>

08000606 <CCU41_0_IRQHandler_Veneer>:
 8000606:	48fd      	ldr	r0, [pc, #1012]	; (80009fc <AllowPLLInitByStartup+0xda>)
 8000608:	b500      	push	{lr}
 800060a:	b081      	sub	sp, #4
 800060c:	4780      	blx	r0
 800060e:	b001      	add	sp, #4
 8000610:	bd00      	pop	{pc}

08000612 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000612:	e7fe      	b.n	8000612 <CCU41_1_IRQHandler>

08000614 <CCU41_1_IRQHandler_Veneer>:
 8000614:	48fa      	ldr	r0, [pc, #1000]	; (8000a00 <AllowPLLInitByStartup+0xde>)
 8000616:	b500      	push	{lr}
 8000618:	b081      	sub	sp, #4
 800061a:	4780      	blx	r0
 800061c:	b001      	add	sp, #4
 800061e:	bd00      	pop	{pc}

08000620 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000620:	e7fe      	b.n	8000620 <CCU41_2_IRQHandler>

08000622 <CCU41_2_IRQHandler_Veneer>:
 8000622:	48f8      	ldr	r0, [pc, #992]	; (8000a04 <AllowPLLInitByStartup+0xe2>)
 8000624:	b500      	push	{lr}
 8000626:	b081      	sub	sp, #4
 8000628:	4780      	blx	r0
 800062a:	b001      	add	sp, #4
 800062c:	bd00      	pop	{pc}

0800062e <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 800062e:	e7fe      	b.n	800062e <CCU41_3_IRQHandler>

08000630 <CCU41_3_IRQHandler_Veneer>:
 8000630:	48f5      	ldr	r0, [pc, #980]	; (8000a08 <AllowPLLInitByStartup+0xe6>)
 8000632:	b500      	push	{lr}
 8000634:	b081      	sub	sp, #4
 8000636:	4780      	blx	r0
 8000638:	b001      	add	sp, #4
 800063a:	bd00      	pop	{pc}

0800063c <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800063c:	e7fe      	b.n	800063c <CCU42_0_IRQHandler>

0800063e <CCU42_0_IRQHandler_Veneer>:
 800063e:	48f3      	ldr	r0, [pc, #972]	; (8000a0c <AllowPLLInitByStartup+0xea>)
 8000640:	b500      	push	{lr}
 8000642:	b081      	sub	sp, #4
 8000644:	4780      	blx	r0
 8000646:	b001      	add	sp, #4
 8000648:	bd00      	pop	{pc}

0800064a <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800064a:	e7fe      	b.n	800064a <CCU42_1_IRQHandler>

0800064c <CCU42_1_IRQHandler_Veneer>:
 800064c:	48f0      	ldr	r0, [pc, #960]	; (8000a10 <AllowPLLInitByStartup+0xee>)
 800064e:	b500      	push	{lr}
 8000650:	b081      	sub	sp, #4
 8000652:	4780      	blx	r0
 8000654:	b001      	add	sp, #4
 8000656:	bd00      	pop	{pc}

08000658 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000658:	e7fe      	b.n	8000658 <CCU42_2_IRQHandler>

0800065a <CCU42_2_IRQHandler_Veneer>:
 800065a:	48ee      	ldr	r0, [pc, #952]	; (8000a14 <AllowPLLInitByStartup+0xf2>)
 800065c:	b500      	push	{lr}
 800065e:	b081      	sub	sp, #4
 8000660:	4780      	blx	r0
 8000662:	b001      	add	sp, #4
 8000664:	bd00      	pop	{pc}

08000666 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000666:	e7fe      	b.n	8000666 <CCU42_3_IRQHandler>

08000668 <CCU42_3_IRQHandler_Veneer>:
 8000668:	48eb      	ldr	r0, [pc, #940]	; (8000a18 <AllowPLLInitByStartup+0xf6>)
 800066a:	b500      	push	{lr}
 800066c:	b081      	sub	sp, #4
 800066e:	4780      	blx	r0
 8000670:	b001      	add	sp, #4
 8000672:	bd00      	pop	{pc}

08000674 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000674:	e7fe      	b.n	8000674 <CCU43_0_IRQHandler>

08000676 <CCU43_0_IRQHandler_Veneer>:
 8000676:	48e9      	ldr	r0, [pc, #932]	; (8000a1c <AllowPLLInitByStartup+0xfa>)
 8000678:	b500      	push	{lr}
 800067a:	b081      	sub	sp, #4
 800067c:	4780      	blx	r0
 800067e:	b001      	add	sp, #4
 8000680:	bd00      	pop	{pc}

08000682 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000682:	e7fe      	b.n	8000682 <CCU43_1_IRQHandler>

08000684 <CCU43_1_IRQHandler_Veneer>:
 8000684:	48e6      	ldr	r0, [pc, #920]	; (8000a20 <AllowPLLInitByStartup+0xfe>)
 8000686:	b500      	push	{lr}
 8000688:	b081      	sub	sp, #4
 800068a:	4780      	blx	r0
 800068c:	b001      	add	sp, #4
 800068e:	bd00      	pop	{pc}

08000690 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000690:	e7fe      	b.n	8000690 <CCU43_2_IRQHandler>

08000692 <CCU43_2_IRQHandler_Veneer>:
 8000692:	48e4      	ldr	r0, [pc, #912]	; (8000a24 <AllowPLLInitByStartup+0x102>)
 8000694:	b500      	push	{lr}
 8000696:	b081      	sub	sp, #4
 8000698:	4780      	blx	r0
 800069a:	b001      	add	sp, #4
 800069c:	bd00      	pop	{pc}

0800069e <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 800069e:	e7fe      	b.n	800069e <CCU43_3_IRQHandler>

080006a0 <CCU43_3_IRQHandler_Veneer>:
 80006a0:	48e1      	ldr	r0, [pc, #900]	; (8000a28 <AllowPLLInitByStartup+0x106>)
 80006a2:	b500      	push	{lr}
 80006a4:	b081      	sub	sp, #4
 80006a6:	4780      	blx	r0
 80006a8:	b001      	add	sp, #4
 80006aa:	bd00      	pop	{pc}

080006ac <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80006ac:	e7fe      	b.n	80006ac <CCU80_0_IRQHandler>

080006ae <CCU80_0_IRQHandler_Veneer>:
 80006ae:	48df      	ldr	r0, [pc, #892]	; (8000a2c <AllowPLLInitByStartup+0x10a>)
 80006b0:	b500      	push	{lr}
 80006b2:	b081      	sub	sp, #4
 80006b4:	4780      	blx	r0
 80006b6:	b001      	add	sp, #4
 80006b8:	bd00      	pop	{pc}

080006ba <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80006ba:	e7fe      	b.n	80006ba <CCU80_1_IRQHandler>

080006bc <CCU80_1_IRQHandler_Veneer>:
 80006bc:	48dc      	ldr	r0, [pc, #880]	; (8000a30 <AllowPLLInitByStartup+0x10e>)
 80006be:	b500      	push	{lr}
 80006c0:	b081      	sub	sp, #4
 80006c2:	4780      	blx	r0
 80006c4:	b001      	add	sp, #4
 80006c6:	bd00      	pop	{pc}

080006c8 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80006c8:	e7fe      	b.n	80006c8 <CCU80_2_IRQHandler>

080006ca <CCU80_2_IRQHandler_Veneer>:
 80006ca:	48da      	ldr	r0, [pc, #872]	; (8000a34 <AllowPLLInitByStartup+0x112>)
 80006cc:	b500      	push	{lr}
 80006ce:	b081      	sub	sp, #4
 80006d0:	4780      	blx	r0
 80006d2:	b001      	add	sp, #4
 80006d4:	bd00      	pop	{pc}

080006d6 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80006d6:	e7fe      	b.n	80006d6 <CCU80_3_IRQHandler>

080006d8 <CCU80_3_IRQHandler_Veneer>:
 80006d8:	48d7      	ldr	r0, [pc, #860]	; (8000a38 <AllowPLLInitByStartup+0x116>)
 80006da:	b500      	push	{lr}
 80006dc:	b081      	sub	sp, #4
 80006de:	4780      	blx	r0
 80006e0:	b001      	add	sp, #4
 80006e2:	bd00      	pop	{pc}

080006e4 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80006e4:	e7fe      	b.n	80006e4 <CCU81_0_IRQHandler>

080006e6 <CCU81_0_IRQHandler_Veneer>:
 80006e6:	48d5      	ldr	r0, [pc, #852]	; (8000a3c <AllowPLLInitByStartup+0x11a>)
 80006e8:	b500      	push	{lr}
 80006ea:	b081      	sub	sp, #4
 80006ec:	4780      	blx	r0
 80006ee:	b001      	add	sp, #4
 80006f0:	bd00      	pop	{pc}

080006f2 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 80006f2:	e7fe      	b.n	80006f2 <CCU81_1_IRQHandler>

080006f4 <CCU81_1_IRQHandler_Veneer>:
 80006f4:	48d2      	ldr	r0, [pc, #840]	; (8000a40 <AllowPLLInitByStartup+0x11e>)
 80006f6:	b500      	push	{lr}
 80006f8:	b081      	sub	sp, #4
 80006fa:	4780      	blx	r0
 80006fc:	b001      	add	sp, #4
 80006fe:	bd00      	pop	{pc}

08000700 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000700:	e7fe      	b.n	8000700 <CCU81_2_IRQHandler>

08000702 <CCU81_2_IRQHandler_Veneer>:
 8000702:	48d0      	ldr	r0, [pc, #832]	; (8000a44 <AllowPLLInitByStartup+0x122>)
 8000704:	b500      	push	{lr}
 8000706:	b081      	sub	sp, #4
 8000708:	4780      	blx	r0
 800070a:	b001      	add	sp, #4
 800070c:	bd00      	pop	{pc}

0800070e <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 800070e:	e7fe      	b.n	800070e <CCU81_3_IRQHandler>

08000710 <CCU81_3_IRQHandler_Veneer>:
 8000710:	48cd      	ldr	r0, [pc, #820]	; (8000a48 <AllowPLLInitByStartup+0x126>)
 8000712:	b500      	push	{lr}
 8000714:	b081      	sub	sp, #4
 8000716:	4780      	blx	r0
 8000718:	b001      	add	sp, #4
 800071a:	bd00      	pop	{pc}

0800071c <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 800071c:	e7fe      	b.n	800071c <POSIF0_0_IRQHandler>

0800071e <POSIF0_0_IRQHandler_Veneer>:
 800071e:	48cb      	ldr	r0, [pc, #812]	; (8000a4c <AllowPLLInitByStartup+0x12a>)
 8000720:	b500      	push	{lr}
 8000722:	b081      	sub	sp, #4
 8000724:	4780      	blx	r0
 8000726:	b001      	add	sp, #4
 8000728:	bd00      	pop	{pc}

0800072a <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800072a:	e7fe      	b.n	800072a <POSIF0_1_IRQHandler>

0800072c <POSIF0_1_IRQHandler_Veneer>:
 800072c:	48c8      	ldr	r0, [pc, #800]	; (8000a50 <AllowPLLInitByStartup+0x12e>)
 800072e:	b500      	push	{lr}
 8000730:	b081      	sub	sp, #4
 8000732:	4780      	blx	r0
 8000734:	b001      	add	sp, #4
 8000736:	bd00      	pop	{pc}

08000738 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000738:	e7fe      	b.n	8000738 <POSIF1_0_IRQHandler>

0800073a <POSIF1_0_IRQHandler_Veneer>:
 800073a:	48c6      	ldr	r0, [pc, #792]	; (8000a54 <AllowPLLInitByStartup+0x132>)
 800073c:	b500      	push	{lr}
 800073e:	b081      	sub	sp, #4
 8000740:	4780      	blx	r0
 8000742:	b001      	add	sp, #4
 8000744:	bd00      	pop	{pc}

08000746 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000746:	e7fe      	b.n	8000746 <POSIF1_1_IRQHandler>

08000748 <POSIF1_1_IRQHandler_Veneer>:
 8000748:	48c3      	ldr	r0, [pc, #780]	; (8000a58 <AllowPLLInitByStartup+0x136>)
 800074a:	b500      	push	{lr}
 800074c:	b081      	sub	sp, #4
 800074e:	4780      	blx	r0
 8000750:	b001      	add	sp, #4
 8000752:	bd00      	pop	{pc}

08000754 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000754:	e7fe      	b.n	8000754 <CAN0_0_IRQHandler>

08000756 <CAN0_0_IRQHandler_Veneer>:
 8000756:	48c1      	ldr	r0, [pc, #772]	; (8000a5c <AllowPLLInitByStartup+0x13a>)
 8000758:	b500      	push	{lr}
 800075a:	b081      	sub	sp, #4
 800075c:	4780      	blx	r0
 800075e:	b001      	add	sp, #4
 8000760:	bd00      	pop	{pc}

08000762 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000762:	e7fe      	b.n	8000762 <CAN0_1_IRQHandler>

08000764 <CAN0_1_IRQHandler_Veneer>:
 8000764:	48be      	ldr	r0, [pc, #760]	; (8000a60 <AllowPLLInitByStartup+0x13e>)
 8000766:	b500      	push	{lr}
 8000768:	b081      	sub	sp, #4
 800076a:	4780      	blx	r0
 800076c:	b001      	add	sp, #4
 800076e:	bd00      	pop	{pc}

08000770 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000770:	e7fe      	b.n	8000770 <CAN0_2_IRQHandler>

08000772 <CAN0_2_IRQHandler_Veneer>:
 8000772:	48bc      	ldr	r0, [pc, #752]	; (8000a64 <AllowPLLInitByStartup+0x142>)
 8000774:	b500      	push	{lr}
 8000776:	b081      	sub	sp, #4
 8000778:	4780      	blx	r0
 800077a:	b001      	add	sp, #4
 800077c:	bd00      	pop	{pc}

0800077e <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 800077e:	e7fe      	b.n	800077e <CAN0_3_IRQHandler>

08000780 <CAN0_3_IRQHandler_Veneer>:
 8000780:	48b9      	ldr	r0, [pc, #740]	; (8000a68 <AllowPLLInitByStartup+0x146>)
 8000782:	b500      	push	{lr}
 8000784:	b081      	sub	sp, #4
 8000786:	4780      	blx	r0
 8000788:	b001      	add	sp, #4
 800078a:	bd00      	pop	{pc}

0800078c <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 800078c:	e7fe      	b.n	800078c <CAN0_4_IRQHandler>

0800078e <CAN0_4_IRQHandler_Veneer>:
 800078e:	48b7      	ldr	r0, [pc, #732]	; (8000a6c <AllowPLLInitByStartup+0x14a>)
 8000790:	b500      	push	{lr}
 8000792:	b081      	sub	sp, #4
 8000794:	4780      	blx	r0
 8000796:	b001      	add	sp, #4
 8000798:	bd00      	pop	{pc}

0800079a <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800079a:	e7fe      	b.n	800079a <CAN0_5_IRQHandler>

0800079c <CAN0_5_IRQHandler_Veneer>:
 800079c:	48b4      	ldr	r0, [pc, #720]	; (8000a70 <AllowPLLInitByStartup+0x14e>)
 800079e:	b500      	push	{lr}
 80007a0:	b081      	sub	sp, #4
 80007a2:	4780      	blx	r0
 80007a4:	b001      	add	sp, #4
 80007a6:	bd00      	pop	{pc}

080007a8 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80007a8:	e7fe      	b.n	80007a8 <CAN0_6_IRQHandler>

080007aa <CAN0_6_IRQHandler_Veneer>:
 80007aa:	48b2      	ldr	r0, [pc, #712]	; (8000a74 <AllowPLLInitByStartup+0x152>)
 80007ac:	b500      	push	{lr}
 80007ae:	b081      	sub	sp, #4
 80007b0:	4780      	blx	r0
 80007b2:	b001      	add	sp, #4
 80007b4:	bd00      	pop	{pc}

080007b6 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80007b6:	e7fe      	b.n	80007b6 <CAN0_7_IRQHandler>

080007b8 <CAN0_7_IRQHandler_Veneer>:
 80007b8:	48af      	ldr	r0, [pc, #700]	; (8000a78 <AllowPLLInitByStartup+0x156>)
 80007ba:	b500      	push	{lr}
 80007bc:	b081      	sub	sp, #4
 80007be:	4780      	blx	r0
 80007c0:	b001      	add	sp, #4
 80007c2:	bd00      	pop	{pc}

080007c4 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80007c4:	e7fe      	b.n	80007c4 <USIC0_0_IRQHandler>

080007c6 <USIC0_0_IRQHandler_Veneer>:
 80007c6:	48ad      	ldr	r0, [pc, #692]	; (8000a7c <AllowPLLInitByStartup+0x15a>)
 80007c8:	b500      	push	{lr}
 80007ca:	b081      	sub	sp, #4
 80007cc:	4780      	blx	r0
 80007ce:	b001      	add	sp, #4
 80007d0:	bd00      	pop	{pc}

080007d2 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80007d2:	e7fe      	b.n	80007d2 <USIC0_1_IRQHandler>

080007d4 <USIC0_1_IRQHandler_Veneer>:
 80007d4:	48aa      	ldr	r0, [pc, #680]	; (8000a80 <AllowPLLInitByStartup+0x15e>)
 80007d6:	b500      	push	{lr}
 80007d8:	b081      	sub	sp, #4
 80007da:	4780      	blx	r0
 80007dc:	b001      	add	sp, #4
 80007de:	bd00      	pop	{pc}

080007e0 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80007e0:	e7fe      	b.n	80007e0 <USIC0_2_IRQHandler>

080007e2 <USIC0_2_IRQHandler_Veneer>:
 80007e2:	48a8      	ldr	r0, [pc, #672]	; (8000a84 <AllowPLLInitByStartup+0x162>)
 80007e4:	b500      	push	{lr}
 80007e6:	b081      	sub	sp, #4
 80007e8:	4780      	blx	r0
 80007ea:	b001      	add	sp, #4
 80007ec:	bd00      	pop	{pc}

080007ee <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 80007ee:	e7fe      	b.n	80007ee <USIC0_3_IRQHandler>

080007f0 <USIC0_3_IRQHandler_Veneer>:
 80007f0:	48a5      	ldr	r0, [pc, #660]	; (8000a88 <AllowPLLInitByStartup+0x166>)
 80007f2:	b500      	push	{lr}
 80007f4:	b081      	sub	sp, #4
 80007f6:	4780      	blx	r0
 80007f8:	b001      	add	sp, #4
 80007fa:	bd00      	pop	{pc}

080007fc <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 80007fc:	e7fe      	b.n	80007fc <USIC0_4_IRQHandler>

080007fe <USIC0_4_IRQHandler_Veneer>:
 80007fe:	48a3      	ldr	r0, [pc, #652]	; (8000a8c <AllowPLLInitByStartup+0x16a>)
 8000800:	b500      	push	{lr}
 8000802:	b081      	sub	sp, #4
 8000804:	4780      	blx	r0
 8000806:	b001      	add	sp, #4
 8000808:	bd00      	pop	{pc}

0800080a <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800080a:	e7fe      	b.n	800080a <USIC0_5_IRQHandler>

0800080c <USIC0_5_IRQHandler_Veneer>:
 800080c:	48a0      	ldr	r0, [pc, #640]	; (8000a90 <AllowPLLInitByStartup+0x16e>)
 800080e:	b500      	push	{lr}
 8000810:	b081      	sub	sp, #4
 8000812:	4780      	blx	r0
 8000814:	b001      	add	sp, #4
 8000816:	bd00      	pop	{pc}

08000818 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000818:	e7fe      	b.n	8000818 <USIC1_0_IRQHandler>

0800081a <USIC1_0_IRQHandler_Veneer>:
 800081a:	489e      	ldr	r0, [pc, #632]	; (8000a94 <AllowPLLInitByStartup+0x172>)
 800081c:	b500      	push	{lr}
 800081e:	b081      	sub	sp, #4
 8000820:	4780      	blx	r0
 8000822:	b001      	add	sp, #4
 8000824:	bd00      	pop	{pc}

08000826 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000826:	e7fe      	b.n	8000826 <USIC1_1_IRQHandler>

08000828 <USIC1_1_IRQHandler_Veneer>:
 8000828:	489b      	ldr	r0, [pc, #620]	; (8000a98 <AllowPLLInitByStartup+0x176>)
 800082a:	b500      	push	{lr}
 800082c:	b081      	sub	sp, #4
 800082e:	4780      	blx	r0
 8000830:	b001      	add	sp, #4
 8000832:	bd00      	pop	{pc}

08000834 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000834:	e7fe      	b.n	8000834 <USIC1_2_IRQHandler>

08000836 <USIC1_2_IRQHandler_Veneer>:
 8000836:	4899      	ldr	r0, [pc, #612]	; (8000a9c <AllowPLLInitByStartup+0x17a>)
 8000838:	b500      	push	{lr}
 800083a:	b081      	sub	sp, #4
 800083c:	4780      	blx	r0
 800083e:	b001      	add	sp, #4
 8000840:	bd00      	pop	{pc}

08000842 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000842:	e7fe      	b.n	8000842 <USIC1_3_IRQHandler>

08000844 <USIC1_3_IRQHandler_Veneer>:
 8000844:	4896      	ldr	r0, [pc, #600]	; (8000aa0 <AllowPLLInitByStartup+0x17e>)
 8000846:	b500      	push	{lr}
 8000848:	b081      	sub	sp, #4
 800084a:	4780      	blx	r0
 800084c:	b001      	add	sp, #4
 800084e:	bd00      	pop	{pc}

08000850 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000850:	e7fe      	b.n	8000850 <USIC1_4_IRQHandler>

08000852 <USIC1_4_IRQHandler_Veneer>:
 8000852:	4894      	ldr	r0, [pc, #592]	; (8000aa4 <AllowPLLInitByStartup+0x182>)
 8000854:	b500      	push	{lr}
 8000856:	b081      	sub	sp, #4
 8000858:	4780      	blx	r0
 800085a:	b001      	add	sp, #4
 800085c:	bd00      	pop	{pc}

0800085e <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 800085e:	e7fe      	b.n	800085e <USIC1_5_IRQHandler>

08000860 <USIC1_5_IRQHandler_Veneer>:
 8000860:	4891      	ldr	r0, [pc, #580]	; (8000aa8 <AllowPLLInitByStartup+0x186>)
 8000862:	b500      	push	{lr}
 8000864:	b081      	sub	sp, #4
 8000866:	4780      	blx	r0
 8000868:	b001      	add	sp, #4
 800086a:	bd00      	pop	{pc}

0800086c <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 800086c:	e7fe      	b.n	800086c <USIC2_0_IRQHandler>

0800086e <USIC2_0_IRQHandler_Veneer>:
 800086e:	488f      	ldr	r0, [pc, #572]	; (8000aac <AllowPLLInitByStartup+0x18a>)
 8000870:	b500      	push	{lr}
 8000872:	b081      	sub	sp, #4
 8000874:	4780      	blx	r0
 8000876:	b001      	add	sp, #4
 8000878:	bd00      	pop	{pc}

0800087a <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800087a:	e7fe      	b.n	800087a <USIC2_1_IRQHandler>

0800087c <USIC2_1_IRQHandler_Veneer>:
 800087c:	488c      	ldr	r0, [pc, #560]	; (8000ab0 <AllowPLLInitByStartup+0x18e>)
 800087e:	b500      	push	{lr}
 8000880:	b081      	sub	sp, #4
 8000882:	4780      	blx	r0
 8000884:	b001      	add	sp, #4
 8000886:	bd00      	pop	{pc}

08000888 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000888:	e7fe      	b.n	8000888 <USIC2_2_IRQHandler>

0800088a <USIC2_2_IRQHandler_Veneer>:
 800088a:	488a      	ldr	r0, [pc, #552]	; (8000ab4 <AllowPLLInitByStartup+0x192>)
 800088c:	b500      	push	{lr}
 800088e:	b081      	sub	sp, #4
 8000890:	4780      	blx	r0
 8000892:	b001      	add	sp, #4
 8000894:	bd00      	pop	{pc}

08000896 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000896:	e7fe      	b.n	8000896 <USIC2_3_IRQHandler>

08000898 <USIC2_3_IRQHandler_Veneer>:
 8000898:	4887      	ldr	r0, [pc, #540]	; (8000ab8 <AllowPLLInitByStartup+0x196>)
 800089a:	b500      	push	{lr}
 800089c:	b081      	sub	sp, #4
 800089e:	4780      	blx	r0
 80008a0:	b001      	add	sp, #4
 80008a2:	bd00      	pop	{pc}

080008a4 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80008a4:	e7fe      	b.n	80008a4 <USIC2_4_IRQHandler>

080008a6 <USIC2_4_IRQHandler_Veneer>:
 80008a6:	4885      	ldr	r0, [pc, #532]	; (8000abc <AllowPLLInitByStartup+0x19a>)
 80008a8:	b500      	push	{lr}
 80008aa:	b081      	sub	sp, #4
 80008ac:	4780      	blx	r0
 80008ae:	b001      	add	sp, #4
 80008b0:	bd00      	pop	{pc}

080008b2 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80008b2:	e7fe      	b.n	80008b2 <USIC2_5_IRQHandler>

080008b4 <USIC2_5_IRQHandler_Veneer>:
 80008b4:	4882      	ldr	r0, [pc, #520]	; (8000ac0 <AllowPLLInitByStartup+0x19e>)
 80008b6:	b500      	push	{lr}
 80008b8:	b081      	sub	sp, #4
 80008ba:	4780      	blx	r0
 80008bc:	b001      	add	sp, #4
 80008be:	bd00      	pop	{pc}

080008c0 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80008c0:	e7fe      	b.n	80008c0 <LEDTS0_0_IRQHandler>

080008c2 <LEDTS0_0_IRQHandler_Veneer>:
 80008c2:	4880      	ldr	r0, [pc, #512]	; (8000ac4 <AllowPLLInitByStartup+0x1a2>)
 80008c4:	b500      	push	{lr}
 80008c6:	b081      	sub	sp, #4
 80008c8:	4780      	blx	r0
 80008ca:	b001      	add	sp, #4
 80008cc:	bd00      	pop	{pc}

080008ce <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80008ce:	e7fe      	b.n	80008ce <FCE0_0_IRQHandler>

080008d0 <FCE0_0_IRQHandler_Veneer>:
 80008d0:	487d      	ldr	r0, [pc, #500]	; (8000ac8 <AllowPLLInitByStartup+0x1a6>)
 80008d2:	b500      	push	{lr}
 80008d4:	b081      	sub	sp, #4
 80008d6:	4780      	blx	r0
 80008d8:	b001      	add	sp, #4
 80008da:	bd00      	pop	{pc}

080008dc <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80008dc:	e7fe      	b.n	80008dc <GPDMA0_0_IRQHandler>

080008de <GPDMA0_0_IRQHandler_Veneer>:
 80008de:	487b      	ldr	r0, [pc, #492]	; (8000acc <AllowPLLInitByStartup+0x1aa>)
 80008e0:	b500      	push	{lr}
 80008e2:	b081      	sub	sp, #4
 80008e4:	4780      	blx	r0
 80008e6:	b001      	add	sp, #4
 80008e8:	bd00      	pop	{pc}

080008ea <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80008ea:	e7fe      	b.n	80008ea <SDMMC0_0_IRQHandler>

080008ec <SDMMC0_0_IRQHandler_Veneer>:
 80008ec:	4878      	ldr	r0, [pc, #480]	; (8000ad0 <AllowPLLInitByStartup+0x1ae>)
 80008ee:	b500      	push	{lr}
 80008f0:	b081      	sub	sp, #4
 80008f2:	4780      	blx	r0
 80008f4:	b001      	add	sp, #4
 80008f6:	bd00      	pop	{pc}

080008f8 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 80008f8:	e7fe      	b.n	80008f8 <USB0_0_IRQHandler>

080008fa <USB0_0_IRQHandler_Veneer>:
 80008fa:	4876      	ldr	r0, [pc, #472]	; (8000ad4 <AllowPLLInitByStartup+0x1b2>)
 80008fc:	b500      	push	{lr}
 80008fe:	b081      	sub	sp, #4
 8000900:	4780      	blx	r0
 8000902:	b001      	add	sp, #4
 8000904:	bd00      	pop	{pc}

08000906 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000906:	e7fe      	b.n	8000906 <ETH0_0_IRQHandler>

08000908 <ETH0_0_IRQHandler_Veneer>:
 8000908:	4873      	ldr	r0, [pc, #460]	; (8000ad8 <AllowPLLInitByStartup+0x1b6>)
 800090a:	b500      	push	{lr}
 800090c:	b081      	sub	sp, #4
 800090e:	4780      	blx	r0
 8000910:	b001      	add	sp, #4
 8000912:	bd00      	pop	{pc}

08000914 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000914:	e7fe      	b.n	8000914 <GPDMA1_0_IRQHandler>

08000916 <GPDMA1_0_IRQHandler_Veneer>:
 8000916:	4871      	ldr	r0, [pc, #452]	; (8000adc <AllowPLLInitByStartup+0x1ba>)
 8000918:	b500      	push	{lr}
 800091a:	b081      	sub	sp, #4
 800091c:	4780      	blx	r0
 800091e:	b001      	add	sp, #4
 8000920:	bd00      	pop	{pc}

08000922 <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000922:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000926:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000928:	080002b5 	.word	0x080002b5
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 800092c:	080002c5 	.word	0x080002c5
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000930:	080002d5 	.word	0x080002d5
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000934:	080002e5 	.word	0x080002e5
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000938:	080002f5 	.word	0x080002f5
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 800093c:	08000305 	.word	0x08000305
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000940:	08000315 	.word	0x08000315
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000944:	08000325 	.word	0x08000325
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000948:	08000335 	.word	0x08000335
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 800094c:	08000345 	.word	0x08000345
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000950:	08000355 	.word	0x08000355
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000954:	08000365 	.word	0x08000365
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000958:	08000375 	.word	0x08000375
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 800095c:	08000385 	.word	0x08000385
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000960:	08000395 	.word	0x08000395
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000964:	080003a5 	.word	0x080003a5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000968:	080003b5 	.word	0x080003b5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 800096c:	080003c5 	.word	0x080003c5
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000970:	080003d5 	.word	0x080003d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000974:	080003e5 	.word	0x080003e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000978:	080003f5 	.word	0x080003f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 800097c:	08000405 	.word	0x08000405
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000980:	08000415 	.word	0x08000415
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000984:	08000425 	.word	0x08000425
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000988:	08000435 	.word	0x08000435
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 800098c:	08000445 	.word	0x08000445
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000990:	08000455 	.word	0x08000455
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000994:	08000465 	.word	0x08000465
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000998:	08000475 	.word	0x08000475
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 800099c:	08000485 	.word	0x08000485
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80009a0:	08000495 	.word	0x08000495
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80009a4:	080004a5 	.word	0x080004a5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80009a8:	080004b5 	.word	0x080004b5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80009ac:	080004c5 	.word	0x080004c5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80009b0:	080004d5 	.word	0x080004d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80009b4:	080004e5 	.word	0x080004e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80009b8:	080004f5 	.word	0x080004f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80009bc:	08000505 	.word	0x08000505
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80009c0:	08000515 	.word	0x08000515
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80009c4:	08000525 	.word	0x08000525
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80009c8:	08000535 	.word	0x08000535
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80009cc:	08000545 	.word	0x08000545
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80009d0:	08000555 	.word	0x08000555
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80009d4:	08000565 	.word	0x08000565
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80009d8:	08000575 	.word	0x08000575
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80009dc:	08000585 	.word	0x08000585
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80009e0:	08000595 	.word	0x08000595
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80009e4:	080005a5 	.word	0x080005a5
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80009e8:	080005b5 	.word	0x080005b5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80009ec:	080005c5 	.word	0x080005c5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80009f0:	080005d5 	.word	0x080005d5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80009f4:	080005e5 	.word	0x080005e5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80009f8:	080005f5 	.word	0x080005f5
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 80009fc:	08000605 	.word	0x08000605
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000a00:	08000613 	.word	0x08000613
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000a04:	08000621 	.word	0x08000621
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000a08:	0800062f 	.word	0x0800062f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000a0c:	0800063d 	.word	0x0800063d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000a10:	0800064b 	.word	0x0800064b
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000a14:	08000659 	.word	0x08000659
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000a18:	08000667 	.word	0x08000667
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000a1c:	08000675 	.word	0x08000675
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000a20:	08000683 	.word	0x08000683
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000a24:	08000691 	.word	0x08000691
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000a28:	0800069f 	.word	0x0800069f
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000a2c:	080006ad 	.word	0x080006ad
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000a30:	080006bb 	.word	0x080006bb
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000a34:	080006c9 	.word	0x080006c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000a38:	080006d7 	.word	0x080006d7
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000a3c:	080006e5 	.word	0x080006e5
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000a40:	080006f3 	.word	0x080006f3
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000a44:	08000701 	.word	0x08000701
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000a48:	0800070f 	.word	0x0800070f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000a4c:	0800071d 	.word	0x0800071d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000a50:	0800072b 	.word	0x0800072b
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000a54:	08000739 	.word	0x08000739
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000a58:	08000747 	.word	0x08000747
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000a5c:	08000755 	.word	0x08000755
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000a60:	08000763 	.word	0x08000763
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000a64:	08000771 	.word	0x08000771
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000a68:	0800077f 	.word	0x0800077f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000a6c:	0800078d 	.word	0x0800078d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000a70:	0800079b 	.word	0x0800079b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000a74:	080007a9 	.word	0x080007a9
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000a78:	080007b7 	.word	0x080007b7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000a7c:	080007c5 	.word	0x080007c5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000a80:	080007d3 	.word	0x080007d3
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000a84:	080007e1 	.word	0x080007e1
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000a88:	080007ef 	.word	0x080007ef
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000a8c:	080007fd 	.word	0x080007fd
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000a90:	0800080b 	.word	0x0800080b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000a94:	08000819 	.word	0x08000819
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000a98:	08000827 	.word	0x08000827
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000a9c:	08000835 	.word	0x08000835
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000aa0:	08000843 	.word	0x08000843
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000aa4:	08000851 	.word	0x08000851
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000aa8:	0800085f 	.word	0x0800085f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000aac:	0800086d 	.word	0x0800086d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000ab0:	0800087b 	.word	0x0800087b
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000ab4:	08000889 	.word	0x08000889
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000ab8:	08000897 	.word	0x08000897
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000abc:	080008a5 	.word	0x080008a5
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000ac0:	080008b3 	.word	0x080008b3
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ac4:	080008c1 	.word	0x080008c1
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000ac8:	080008cf 	.word	0x080008cf
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000acc:	080008dd 	.word	0x080008dd
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ad0:	080008eb 	.word	0x080008eb
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ad4:	080008f9 	.word	0x080008f9
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000ad8:	08000907 	.word	0x08000907
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000adc:	08000915 	.word	0x08000915

08000ae0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000ae6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000aea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000aee:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000af2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000af6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000afa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000afe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000b02:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000b06:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b0a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b0e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b12:	6952      	ldr	r2, [r2, #20]
 8000b14:	f022 0208 	bic.w	r2, r2, #8
 8000b18:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b22:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b26:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000b2a:	6852      	ldr	r2, [r2, #4]
 8000b2c:	f022 0201 	bic.w	r2, r2, #1
 8000b30:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b36:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b3e:	f103 0314 	add.w	r3, r3, #20
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	f023 030f 	bic.w	r3, r3, #15
 8000b4c:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	f043 0303 	orr.w	r3, r3, #3
 8000b54:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000b56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b5a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b64:	f103 0314 	add.w	r3, r3, #20
 8000b68:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000b6a:	f000 f8ab 	bl	8000cc4 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000b6e:	f000 f805 	bl	8000b7c <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000b72:	f107 0708 	add.w	r7, r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop

08000b7c <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000b82:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000b86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b90:	f040 8089 	bne.w	8000ca6 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000b94:	f244 7310 	movw	r3, #18192	; 0x4710
 8000b98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f003 0304 	and.w	r3, r3, #4
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	f000 8088 	beq.w	8000cb8 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000ba8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bb0:	689b      	ldr	r3, [r3, #8]
 8000bb2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000bb6:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000bba:	f103 0301 	add.w	r3, r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000bc0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bc4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000bce:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000bd2:	f103 0301 	add.w	r3, r3, #1
 8000bd6:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000bd8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bdc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000be6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000bea:	f103 0301 	add.w	r3, r3, #1
 8000bee:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000bf0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bf4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d028      	beq.n	8000c54 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000c02:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000c06:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c10:	68ba      	ldr	r2, [r7, #8]
 8000c12:	fb02 f303 	mul.w	r3, r2, r3
 8000c16:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c20:	f640 0320 	movw	r3, #2080	; 0x820
 8000c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c28:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c2a:	f640 0320 	movw	r3, #2080	; 0x820
 8000c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	f103 0301 	add.w	r3, r3, #1
 8000c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c48:	f640 0320 	movw	r3, #2080	; 0x820
 8000c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	e031      	b.n	8000cb8 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000c54:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000c58:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	fb02 f303 	mul.w	r3, r2, r3
 8000c68:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c6a:	683a      	ldr	r2, [r7, #0]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c72:	f640 0320 	movw	r3, #2080	; 0x820
 8000c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c7a:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c7c:	f640 0320 	movw	r3, #2080	; 0x820
 8000c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c8e:	68db      	ldr	r3, [r3, #12]
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	f103 0301 	add.w	r3, r3, #1
 8000c96:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c9a:	f640 0320 	movw	r3, #2080	; 0x820
 8000c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	e008      	b.n	8000cb8 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000ca6:	f640 0320 	movw	r3, #2080	; 0x820
 8000caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cae:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000cb2:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000cb6:	601a      	str	r2, [r3, #0]
}


}
 8000cb8:	f107 0714 	add.w	r7, r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop

08000cc4 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000cca:	f7ff fe2a 	bl	8000922 <AllowPLLInitByStartup>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	f000 8255 	beq.w	8001180 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000cd6:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cda:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	f04f 0302 	mov.w	r3, #2
 8000ce4:	f2c0 0301 	movt	r3, #1
 8000ce8:	4013      	ands	r3, r2
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d00d      	beq.n	8000d0a <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000cee:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cf2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cf6:	f244 7210 	movw	r2, #18192	; 0x4710
 8000cfa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000cfe:	6852      	ldr	r2, [r2, #4]
 8000d00:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d04:	f022 0202 	bic.w	r2, r2, #2
 8000d08:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000d0a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d072      	beq.n	8000e02 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000d1c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d24:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d28:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d2c:	6852      	ldr	r2, [r2, #4]
 8000d2e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d32:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000d34:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d3c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d40:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d44:	6852      	ldr	r2, [r2, #4]
 8000d46:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000d4a:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000d4c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d54:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d58:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d5c:	68d2      	ldr	r2, [r2, #12]
 8000d5e:	f022 0201 	bic.w	r2, r2, #1
 8000d62:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000d64:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d6c:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d70:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d74:	6852      	ldr	r2, [r2, #4]
 8000d76:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d7a:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000d7c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d80:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d84:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000d88:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000d8c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000d8e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d92:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d96:	f04f 0200 	mov.w	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d9c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000da0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000da4:	f04f 0205 	mov.w	r2, #5
 8000da8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000daa:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000db8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dbc:	d008      	beq.n	8000dd0 <SystemClockSetup+0x10c>
 8000dbe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dc6:	689a      	ldr	r2, [r3, #8]
 8000dc8:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d8ec      	bhi.n	8000daa <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000dd0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dd4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dd8:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000ddc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000de0:	6812      	ldr	r2, [r2, #0]
 8000de2:	f022 0201 	bic.w	r2, r2, #1
 8000de6:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000de8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000df6:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dfa:	d002      	beq.n	8000e02 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000dfc:	f04f 0300 	mov.w	r3, #0
 8000e00:	e1c0      	b.n	8001184 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000e02:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0304 	and.w	r3, r3, #4
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	f040 81b5 	bne.w	8001180 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000e16:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d00b      	beq.n	8000e40 <SystemClockSetup+0x17c>
 8000e28:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e30:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000e34:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e38:	68d2      	ldr	r2, [r2, #12]
 8000e3a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e3e:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000e40:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e44:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000e48:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000e4a:	687a      	ldr	r2, [r7, #4]
 8000e4c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000e50:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000e54:	fba3 1302 	umull	r1, r3, r3, r2
 8000e58:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000e5c:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e60:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e62:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e66:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e6a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e6e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e72:	6852      	ldr	r2, [r2, #4]
 8000e74:	f042 0201 	orr.w	r2, r2, #1
 8000e78:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e82:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e86:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e8a:	6852      	ldr	r2, [r2, #4]
 8000e8c:	f042 0210 	orr.w	r2, r2, #16
 8000e90:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000e92:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e96:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000ea0:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000ea4:	f2c0 1300 	movt	r3, #256	; 0x100
 8000ea8:	430b      	orrs	r3, r1
 8000eaa:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000eac:	f244 7310 	movw	r3, #18192	; 0x4710
 8000eb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000eb4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000eb8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ebc:	6852      	ldr	r2, [r2, #4]
 8000ebe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ec2:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000ec4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ecc:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ed0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ed4:	6852      	ldr	r2, [r2, #4]
 8000ed6:	f022 0210 	bic.w	r2, r2, #16
 8000eda:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000edc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ee0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ee4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ee8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000eec:	6852      	ldr	r2, [r2, #4]
 8000eee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000ef2:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000ef4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ef8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000efc:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f00:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f04:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f06:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f0e:	f04f 0200 	mov.w	r2, #0
 8000f12:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f14:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f1c:	f04f 0205 	mov.w	r2, #5
 8000f20:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8000f22:	bf00      	nop
 8000f24:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f28:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d108      	bne.n	8000f48 <SystemClockSetup+0x284>
 8000f36:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f3e:	689a      	ldr	r2, [r3, #8]
 8000f40:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d8ed      	bhi.n	8000f24 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f48:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f50:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000f54:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f58:	6812      	ldr	r2, [r2, #0]
 8000f5a:	f022 0201 	bic.w	r2, r2, #1
 8000f5e:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000f60:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d04e      	beq.n	8001010 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f72:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f76:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f7e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f82:	6852      	ldr	r2, [r2, #4]
 8000f84:	f022 0201 	bic.w	r2, r2, #1
 8000f88:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000f8a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f8e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f92:	f04f 0200 	mov.w	r2, #0
 8000f96:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000f98:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000fa6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000faa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000fb4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fb8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fbc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000fc0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fc4:	68d2      	ldr	r2, [r2, #12]
 8000fc6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fca:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fcc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fd0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fd8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fdc:	6852      	ldr	r2, [r2, #4]
 8000fde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000fe2:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000fe4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fe8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fec:	f240 5245 	movw	r2, #1349	; 0x545
 8000ff0:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000ff2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ff6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ffa:	f04f 0200 	mov.w	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001000:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001004:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001008:	f04f 0205 	mov.w	r2, #5
 800100c:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800100e:	e002      	b.n	8001016 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001010:	f04f 0300 	mov.w	r3, #0
 8001014:	e0b6      	b.n	8001184 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001016:	f24e 0310 	movw	r3, #57360	; 0xe010
 800101a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	2b63      	cmp	r3, #99	; 0x63
 8001022:	d8f8      	bhi.n	8001016 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001024:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001028:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800102c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001030:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001034:	6812      	ldr	r2, [r2, #0]
 8001036:	f022 0201 	bic.w	r2, r2, #1
 800103a:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800103c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001040:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001044:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800104c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001050:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001054:	fba3 1302 	umull	r1, r3, r3, r2
 8001058:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800105c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001060:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001062:	f244 7210 	movw	r2, #18192	; 0x4710
 8001066:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001070:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001074:	f2c0 1300 	movt	r3, #256	; 0x100
 8001078:	430b      	orrs	r3, r1
 800107a:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800107c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001080:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001084:	f640 421b 	movw	r2, #3099	; 0xc1b
 8001088:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800108a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800108e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001098:	f24e 0310 	movw	r3, #57360	; 0xe010
 800109c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010a0:	f04f 0205 	mov.w	r2, #5
 80010a4:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010a6:	bf00      	nop
 80010a8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	2b63      	cmp	r3, #99	; 0x63
 80010b4:	d8f8      	bhi.n	80010a8 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010b6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010be:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010c2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010c6:	6812      	ldr	r2, [r2, #0]
 80010c8:	f022 0201 	bic.w	r2, r2, #1
 80010cc:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80010ce:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010d2:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80010d6:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80010de:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80010e2:	f2c0 03be 	movt	r3, #190	; 0xbe
 80010e6:	fba3 1302 	umull	r1, r3, r3, r2
 80010ea:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80010ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80010f2:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80010f4:	f244 7210 	movw	r2, #18192	; 0x4710
 80010f8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001102:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001106:	f2c0 1300 	movt	r3, #256	; 0x100
 800110a:	430b      	orrs	r3, r1
 800110c:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800110e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001112:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001116:	f241 3223 	movw	r2, #4899	; 0x1323
 800111a:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800111c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001120:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800112e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001132:	f04f 0205 	mov.w	r2, #5
 8001136:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001138:	bf00      	nop
 800113a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800113e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	2b63      	cmp	r3, #99	; 0x63
 8001146:	d8f8      	bhi.n	800113a <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001148:	f24e 0310 	movw	r3, #57360	; 0xe010
 800114c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001150:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001154:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001158:	6812      	ldr	r2, [r2, #0]
 800115a:	f022 0201 	bic.w	r2, r2, #1
 800115e:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001160:	f244 7310 	movw	r3, #18192	; 0x4710
 8001164:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001168:	f644 7201 	movw	r2, #20225	; 0x4f01
 800116c:	f2c0 1203 	movt	r2, #259	; 0x103
 8001170:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001172:	f244 1360 	movw	r3, #16736	; 0x4160
 8001176:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800117a:	f04f 0205 	mov.w	r2, #5
 800117e:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001180:	f04f 0301 	mov.w	r3, #1

}
 8001184:	4618      	mov	r0, r3
 8001186:	f107 0708 	add.w	r7, r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop

08001190 <I2C_delay>:

//IO004_EnableOutputDriver(&IO004_Handle0,IO004_OPENDRAIN);


static void I2C_delay(void)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
    volatile int i = 14; // TODO 12 7
 8001196:	f04f 030e 	mov.w	r3, #14
 800119a:	607b      	str	r3, [r7, #4]
    while (i)
 800119c:	e003      	b.n	80011a6 <I2C_delay+0x16>
        i--;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f103 33ff 	add.w	r3, r3, #4294967295
 80011a4:	607b      	str	r3, [r7, #4]


static void I2C_delay(void)
{
    volatile int i = 14; // TODO 12 7
    while (i)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1f8      	bne.n	800119e <I2C_delay+0xe>
        i--;
}
 80011ac:	f107 070c 	add.w	r7, r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop

080011b8 <ReadSDA>:
static uint32_t ReadSDA(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
//	IO004_EnableOutputDriver(&IO004_Handle1,INPUT);
/*	asm("NOP");
	asm("NOP");
	asm("NOP");
	asm("NOP");*/
	SDA_IN = IO004_ReadPin(IO004_Handle1);
 80011bc:	f242 0328 	movw	r3, #8232	; 0x2028
 80011c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011c8:	f242 0328 	movw	r3, #8232	; 0x2028
 80011cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011d0:	785b      	ldrb	r3, [r3, #1]
 80011d2:	fa22 f303 	lsr.w	r3, r2, r3
 80011d6:	f003 0201 	and.w	r2, r3, #1
 80011da:	f640 0304 	movw	r3, #2052	; 0x804
 80011de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011e2:	601a      	str	r2, [r3, #0]
	//IO004_EnableOutputDriver(&IO004_Handle0,IO004_PUSHPULL);
	return SDA_IN;
 80011e4:	f640 0304 	movw	r3, #2052	; 0x804
 80011e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ec:	681b      	ldr	r3, [r3, #0]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bc80      	pop	{r7}
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop

080011f8 <I2C_Start>:
static bool I2C_Start(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
    SDA_H;
 80011fc:	f242 0328 	movw	r3, #8232	; 0x2028
 8001200:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	f242 0328 	movw	r3, #8232	; 0x2028
 800120a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800120e:	785b      	ldrb	r3, [r3, #1]
 8001210:	f04f 0101 	mov.w	r1, #1
 8001214:	fa01 f303 	lsl.w	r3, r1, r3
 8001218:	6053      	str	r3, [r2, #4]
    SCL_H;
 800121a:	f242 0320 	movw	r3, #8224	; 0x2020
 800121e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001222:	685a      	ldr	r2, [r3, #4]
 8001224:	f242 0320 	movw	r3, #8224	; 0x2020
 8001228:	f6c0 0300 	movt	r3, #2048	; 0x800
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	f04f 0101 	mov.w	r1, #1
 8001232:	fa01 f303 	lsl.w	r3, r1, r3
 8001236:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001238:	f7ff ffaa 	bl	8001190 <I2C_delay>
    I2C_delay();
 800123c:	f7ff ffa8 	bl	8001190 <I2C_delay>
    if (!SDA_read)
 8001240:	f7ff ffba 	bl	80011b8 <ReadSDA>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d102      	bne.n	8001250 <I2C_Start+0x58>
        return FALSE; // SDA
 800124a:	f04f 0300 	mov.w	r3, #0
 800124e:	e02d      	b.n	80012ac <I2C_Start+0xb4>
  //  IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
    SDA_L;            // SDASTART
 8001250:	f242 0328 	movw	r3, #8232	; 0x2028
 8001254:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001258:	685a      	ldr	r2, [r3, #4]
 800125a:	f242 0328 	movw	r3, #8232	; 0x2028
 800125e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001262:	785b      	ldrb	r3, [r3, #1]
 8001264:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001268:	fa01 f303 	lsl.w	r3, r1, r3
 800126c:	6053      	str	r3, [r2, #4]
    I2C_delay();      // SDA
 800126e:	f7ff ff8f 	bl	8001190 <I2C_delay>

    if (SDA_read)     // SDASDA
 8001272:	f7ff ffa1 	bl	80011b8 <ReadSDA>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d002      	beq.n	8001282 <I2C_Start+0x8a>
         return FALSE;
 800127c:	f04f 0300 	mov.w	r3, #0
 8001280:	e014      	b.n	80012ac <I2C_Start+0xb4>
   // IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
    SDA_L;            // SDASDA,SDA
 8001282:	f242 0328 	movw	r3, #8232	; 0x2028
 8001286:	f6c0 0300 	movt	r3, #2048	; 0x800
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	f242 0328 	movw	r3, #8232	; 0x2028
 8001290:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001294:	785b      	ldrb	r3, [r3, #1]
 8001296:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800129a:	fa01 f303 	lsl.w	r3, r1, r3
 800129e:	6053      	str	r3, [r2, #4]
    I2C_delay();      // 
 80012a0:	f7ff ff76 	bl	8001190 <I2C_delay>
    I2C_delay();
 80012a4:	f7ff ff74 	bl	8001190 <I2C_delay>
    return TRUE;
 80012a8:	f04f 0301 	mov.w	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <I2C_Stop>:

static void I2C_Stop(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
    SCL_L;
 80012b4:	f242 0320 	movw	r3, #8224	; 0x2020
 80012b8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	f242 0320 	movw	r3, #8224	; 0x2020
 80012c2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012c6:	785b      	ldrb	r3, [r3, #1]
 80012c8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80012cc:	fa01 f303 	lsl.w	r3, r1, r3
 80012d0:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80012d2:	f7ff ff5d 	bl	8001190 <I2C_delay>
    SDA_L;
 80012d6:	f242 0328 	movw	r3, #8232	; 0x2028
 80012da:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012de:	685a      	ldr	r2, [r3, #4]
 80012e0:	f242 0328 	movw	r3, #8232	; 0x2028
 80012e4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80012e8:	785b      	ldrb	r3, [r3, #1]
 80012ea:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80012ee:	fa01 f303 	lsl.w	r3, r1, r3
 80012f2:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80012f4:	f7ff ff4c 	bl	8001190 <I2C_delay>
    SCL_H;
 80012f8:	f242 0320 	movw	r3, #8224	; 0x2020
 80012fc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	f242 0320 	movw	r3, #8224	; 0x2020
 8001306:	f6c0 0300 	movt	r3, #2048	; 0x800
 800130a:	785b      	ldrb	r3, [r3, #1]
 800130c:	f04f 0101 	mov.w	r1, #1
 8001310:	fa01 f303 	lsl.w	r3, r1, r3
 8001314:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001316:	f7ff ff3b 	bl	8001190 <I2C_delay>
    SDA_H;
 800131a:	f242 0328 	movw	r3, #8232	; 0x2028
 800131e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	f242 0328 	movw	r3, #8232	; 0x2028
 8001328:	f6c0 0300 	movt	r3, #2048	; 0x800
 800132c:	785b      	ldrb	r3, [r3, #1]
 800132e:	f04f 0101 	mov.w	r1, #1
 8001332:	fa01 f303 	lsl.w	r3, r1, r3
 8001336:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001338:	f7ff ff2a 	bl	8001190 <I2C_delay>
}
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop

08001340 <I2C_Ack>:

static void I2C_Ack(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
    SCL_L;
 8001344:	f242 0320 	movw	r3, #8224	; 0x2020
 8001348:	f6c0 0300 	movt	r3, #2048	; 0x800
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	f242 0320 	movw	r3, #8224	; 0x2020
 8001352:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001356:	785b      	ldrb	r3, [r3, #1]
 8001358:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800135c:	fa01 f303 	lsl.w	r3, r1, r3
 8001360:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001362:	f7ff ff15 	bl	8001190 <I2C_delay>
    SDA_L;
 8001366:	f242 0328 	movw	r3, #8232	; 0x2028
 800136a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800136e:	685a      	ldr	r2, [r3, #4]
 8001370:	f242 0328 	movw	r3, #8232	; 0x2028
 8001374:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001378:	785b      	ldrb	r3, [r3, #1]
 800137a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001384:	f7ff ff04 	bl	8001190 <I2C_delay>
    SCL_H;
 8001388:	f242 0320 	movw	r3, #8224	; 0x2020
 800138c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001390:	685a      	ldr	r2, [r3, #4]
 8001392:	f242 0320 	movw	r3, #8224	; 0x2020
 8001396:	f6c0 0300 	movt	r3, #2048	; 0x800
 800139a:	785b      	ldrb	r3, [r3, #1]
 800139c:	f04f 0101 	mov.w	r1, #1
 80013a0:	fa01 f303 	lsl.w	r3, r1, r3
 80013a4:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80013a6:	f7ff fef3 	bl	8001190 <I2C_delay>
    SCL_L;
 80013aa:	f242 0320 	movw	r3, #8224	; 0x2020
 80013ae:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	f242 0320 	movw	r3, #8224	; 0x2020
 80013b8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013bc:	785b      	ldrb	r3, [r3, #1]
 80013be:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80013c2:	fa01 f303 	lsl.w	r3, r1, r3
 80013c6:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80013c8:	f7ff fee2 	bl	8001190 <I2C_delay>
}
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop

080013d0 <I2C_NoAck>:

static void I2C_NoAck(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
    SCL_L;
 80013d4:	f242 0320 	movw	r3, #8224	; 0x2020
 80013d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	f242 0320 	movw	r3, #8224	; 0x2020
 80013e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013e6:	785b      	ldrb	r3, [r3, #1]
 80013e8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80013ec:	fa01 f303 	lsl.w	r3, r1, r3
 80013f0:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80013f2:	f7ff fecd 	bl	8001190 <I2C_delay>
    SDA_H;
 80013f6:	f242 0328 	movw	r3, #8232	; 0x2028
 80013fa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	f242 0328 	movw	r3, #8232	; 0x2028
 8001404:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001408:	785b      	ldrb	r3, [r3, #1]
 800140a:	f04f 0101 	mov.w	r1, #1
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001414:	f7ff febc 	bl	8001190 <I2C_delay>
    SCL_H;
 8001418:	f242 0320 	movw	r3, #8224	; 0x2020
 800141c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	f242 0320 	movw	r3, #8224	; 0x2020
 8001426:	f6c0 0300 	movt	r3, #2048	; 0x800
 800142a:	785b      	ldrb	r3, [r3, #1]
 800142c:	f04f 0101 	mov.w	r1, #1
 8001430:	fa01 f303 	lsl.w	r3, r1, r3
 8001434:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001436:	f7ff feab 	bl	8001190 <I2C_delay>
    SCL_L;
 800143a:	f242 0320 	movw	r3, #8224	; 0x2020
 800143e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001442:	685a      	ldr	r2, [r3, #4]
 8001444:	f242 0320 	movw	r3, #8224	; 0x2020
 8001448:	f6c0 0300 	movt	r3, #2048	; 0x800
 800144c:	785b      	ldrb	r3, [r3, #1]
 800144e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001452:	fa01 f303 	lsl.w	r3, r1, r3
 8001456:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001458:	f7ff fe9a 	bl	8001190 <I2C_delay>
}
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop

08001460 <I2C_WaitAck>:

static bool I2C_WaitAck(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
    SCL_L;
 8001464:	f242 0320 	movw	r3, #8224	; 0x2020
 8001468:	f6c0 0300 	movt	r3, #2048	; 0x800
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	f242 0320 	movw	r3, #8224	; 0x2020
 8001472:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001476:	785b      	ldrb	r3, [r3, #1]
 8001478:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800147c:	fa01 f303 	lsl.w	r3, r1, r3
 8001480:	6053      	str	r3, [r2, #4]
    I2C_delay();
 8001482:	f7ff fe85 	bl	8001190 <I2C_delay>
   // SDA_H;
    I2C_delay();
 8001486:	f7ff fe83 	bl	8001190 <I2C_delay>
    SCL_H;
 800148a:	f242 0320 	movw	r3, #8224	; 0x2020
 800148e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	f242 0320 	movw	r3, #8224	; 0x2020
 8001498:	f6c0 0300 	movt	r3, #2048	; 0x800
 800149c:	785b      	ldrb	r3, [r3, #1]
 800149e:	f04f 0101 	mov.w	r1, #1
 80014a2:	fa01 f303 	lsl.w	r3, r1, r3
 80014a6:	6053      	str	r3, [r2, #4]
    I2C_delay();
 80014a8:	f7ff fe72 	bl	8001190 <I2C_delay>
    I2C_delay();
 80014ac:	f7ff fe70 	bl	8001190 <I2C_delay>
    I2C_delay();
 80014b0:	f7ff fe6e 	bl	8001190 <I2C_delay>
    I2C_delay();
 80014b4:	f7ff fe6c 	bl	8001190 <I2C_delay>
    if (SDA_read) {
 80014b8:	f7ff fe7e 	bl	80011b8 <ReadSDA>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d01d      	beq.n	80014fe <I2C_WaitAck+0x9e>
        SCL_L;
 80014c2:	f242 0320 	movw	r3, #8224	; 0x2020
 80014c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014ca:	685a      	ldr	r2, [r3, #4]
 80014cc:	f242 0320 	movw	r3, #8224	; 0x2020
 80014d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014d4:	785b      	ldrb	r3, [r3, #1]
 80014d6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80014da:	fa01 f303 	lsl.w	r3, r1, r3
 80014de:	6053      	str	r3, [r2, #4]
        I2C_delay();
 80014e0:	f7ff fe56 	bl	8001190 <I2C_delay>
        TEMP  = SDA_IN;
 80014e4:	f640 0304 	movw	r3, #2052	; 0x804
 80014e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	f640 0308 	movw	r3, #2056	; 0x808
 80014f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014f6:	601a      	str	r2, [r3, #0]
       return FALSE;
 80014f8:	f04f 0300 	mov.w	r3, #0
 80014fc:	e012      	b.n	8001524 <I2C_WaitAck+0xc4>
    }
   // IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
    SCL_L;
 80014fe:	f242 0320 	movw	r3, #8224	; 0x2020
 8001502:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001506:	685a      	ldr	r2, [r3, #4]
 8001508:	f242 0320 	movw	r3, #8224	; 0x2020
 800150c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001510:	785b      	ldrb	r3, [r3, #1]
 8001512:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001516:	fa01 f303 	lsl.w	r3, r1, r3
 800151a:	6053      	str	r3, [r2, #4]
    //
    I2C_delay();
 800151c:	f7ff fe38 	bl	8001190 <I2C_delay>
    return TRUE;
 8001520:	f04f 0301 	mov.w	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	bd80      	pop	{r7, pc}

08001528 <I2C_SendByte>:

static void I2C_SendByte(uint8_t byte)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 8;
 8001532:	f04f 0308 	mov.w	r3, #8
 8001536:	73fb      	strb	r3, [r7, #15]
    while (i--) {
 8001538:	e04a      	b.n	80015d0 <I2C_SendByte+0xa8>
        SCL_L;           // SCLSLAVE
 800153a:	f242 0320 	movw	r3, #8224	; 0x2020
 800153e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001542:	685a      	ldr	r2, [r3, #4]
 8001544:	f242 0320 	movw	r3, #8224	; 0x2020
 8001548:	f6c0 0300 	movt	r3, #2048	; 0x800
 800154c:	785b      	ldrb	r3, [r3, #1]
 800154e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001552:	fa01 f303 	lsl.w	r3, r1, r3
 8001556:	6053      	str	r3, [r2, #4]
        I2C_delay();
 8001558:	f7ff fe1a 	bl	8001190 <I2C_delay>
        if (byte & 0x80)
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	b25b      	sxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	da0f      	bge.n	8001584 <I2C_SendByte+0x5c>
            SDA_H;
 8001564:	f242 0328 	movw	r3, #8232	; 0x2028
 8001568:	f6c0 0300 	movt	r3, #2048	; 0x800
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	f242 0328 	movw	r3, #8232	; 0x2028
 8001572:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001576:	785b      	ldrb	r3, [r3, #1]
 8001578:	f04f 0101 	mov.w	r1, #1
 800157c:	fa01 f303 	lsl.w	r3, r1, r3
 8001580:	6053      	str	r3, [r2, #4]
 8001582:	e00e      	b.n	80015a2 <I2C_SendByte+0x7a>
        else
            SDA_L;
 8001584:	f242 0328 	movw	r3, #8232	; 0x2028
 8001588:	f6c0 0300 	movt	r3, #2048	; 0x800
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	f242 0328 	movw	r3, #8232	; 0x2028
 8001592:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800159c:	fa01 f303 	lsl.w	r3, r1, r3
 80015a0:	6053      	str	r3, [r2, #4]
        byte <<= 1;
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015a8:	71fb      	strb	r3, [r7, #7]
        I2C_delay();
 80015aa:	f7ff fdf1 	bl	8001190 <I2C_delay>
        SCL_H;
 80015ae:	f242 0320 	movw	r3, #8224	; 0x2020
 80015b2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	f242 0320 	movw	r3, #8224	; 0x2020
 80015bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015c0:	785b      	ldrb	r3, [r3, #1]
 80015c2:	f04f 0101 	mov.w	r1, #1
 80015c6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ca:	6053      	str	r3, [r2, #4]
        I2C_delay();
 80015cc:	f7ff fde0 	bl	8001190 <I2C_delay>
}

static void I2C_SendByte(uint8_t byte)
{
    uint8_t i = 8;
    while (i--) {
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	bf0c      	ite	eq
 80015d6:	2300      	moveq	r3, #0
 80015d8:	2301      	movne	r3, #1
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	7bfa      	ldrb	r2, [r7, #15]
 80015de:	f102 32ff 	add.w	r2, r2, #4294967295
 80015e2:	73fa      	strb	r2, [r7, #15]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d1a8      	bne.n	800153a <I2C_SendByte+0x12>
        byte <<= 1;
        I2C_delay();
        SCL_H;
        I2C_delay();
    }
    SCL_L;
 80015e8:	f242 0320 	movw	r3, #8224	; 0x2020
 80015ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	f242 0320 	movw	r3, #8224	; 0x2020
 80015f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015fa:	785b      	ldrb	r3, [r3, #1]
 80015fc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001600:	fa01 f303 	lsl.w	r3, r1, r3
 8001604:	6053      	str	r3, [r2, #4]
}
 8001606:	f107 0710 	add.w	r7, r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop

08001610 <I2C_ReceiveByte>:

static uint8_t I2C_ReceiveByte(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
    uint8_t i = 8;
 8001616:	f04f 0308 	mov.w	r3, #8
 800161a:	71fb      	strb	r3, [r7, #7]
    uint8_t byte = 0;
 800161c:	f04f 0300 	mov.w	r3, #0
 8001620:	71bb      	strb	r3, [r7, #6]

    SDA_H;
 8001622:	f242 0328 	movw	r3, #8232	; 0x2028
 8001626:	f6c0 0300 	movt	r3, #2048	; 0x800
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	f242 0328 	movw	r3, #8232	; 0x2028
 8001630:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001634:	785b      	ldrb	r3, [r3, #1]
 8001636:	f04f 0101 	mov.w	r1, #1
 800163a:	fa01 f303 	lsl.w	r3, r1, r3
 800163e:	6053      	str	r3, [r2, #4]
    while (i--) {
 8001640:	e036      	b.n	80016b0 <I2C_ReceiveByte+0xa0>
        byte <<= 1;
 8001642:	79bb      	ldrb	r3, [r7, #6]
 8001644:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001648:	71bb      	strb	r3, [r7, #6]
        SCL_L;
 800164a:	f242 0320 	movw	r3, #8224	; 0x2020
 800164e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001652:	685a      	ldr	r2, [r3, #4]
 8001654:	f242 0320 	movw	r3, #8224	; 0x2020
 8001658:	f6c0 0300 	movt	r3, #2048	; 0x800
 800165c:	785b      	ldrb	r3, [r3, #1]
 800165e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001662:	fa01 f303 	lsl.w	r3, r1, r3
 8001666:	6053      	str	r3, [r2, #4]
        I2C_delay();
 8001668:	f7ff fd92 	bl	8001190 <I2C_delay>
        SCL_H;
 800166c:	f242 0320 	movw	r3, #8224	; 0x2020
 8001670:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001674:	685a      	ldr	r2, [r3, #4]
 8001676:	f242 0320 	movw	r3, #8224	; 0x2020
 800167a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800167e:	785b      	ldrb	r3, [r3, #1]
 8001680:	f04f 0101 	mov.w	r1, #1
 8001684:	fa01 f303 	lsl.w	r3, r1, r3
 8001688:	6053      	str	r3, [r2, #4]
        I2C_delay();
 800168a:	f7ff fd81 	bl	8001190 <I2C_delay>
        if (SDA_read) {
 800168e:	f7ff fd93 	bl	80011b8 <ReadSDA>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <I2C_ReceiveByte+0x90>
            byte |= 0x01;
 8001698:	79bb      	ldrb	r3, [r7, #6]
 800169a:	f043 0301 	orr.w	r3, r3, #1
 800169e:	71bb      	strb	r3, [r7, #6]
        }
        IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
 80016a0:	f242 0028 	movw	r0, #8232	; 0x2028
 80016a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80016a8:	f04f 0118 	mov.w	r1, #24
 80016ac:	f000 fb4c 	bl	8001d48 <IO004_EnableOutputDriver>
{
    uint8_t i = 8;
    uint8_t byte = 0;

    SDA_H;
    while (i--) {
 80016b0:	79fb      	ldrb	r3, [r7, #7]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	bf0c      	ite	eq
 80016b6:	2300      	moveq	r3, #0
 80016b8:	2301      	movne	r3, #1
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	79fa      	ldrb	r2, [r7, #7]
 80016be:	f102 32ff 	add.w	r2, r2, #4294967295
 80016c2:	71fa      	strb	r2, [r7, #7]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1bc      	bne.n	8001642 <I2C_ReceiveByte+0x32>
        if (SDA_read) {
            byte |= 0x01;
        }
        IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
    }
    SCL_L;
 80016c8:	f242 0320 	movw	r3, #8224	; 0x2020
 80016cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	f242 0320 	movw	r3, #8224	; 0x2020
 80016d6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016da:	785b      	ldrb	r3, [r3, #1]
 80016dc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80016e0:	fa01 f303 	lsl.w	r3, r1, r3
 80016e4:	6053      	str	r3, [r2, #4]
    return byte;
 80016e6:	79bb      	ldrb	r3, [r7, #6]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	f107 0708 	add.w	r7, r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop

080016f4 <i2cWriteBuffer>:
    //
    I2C_AcknowledgeConfig(I2C1, ENABLE);   */
}
#endif
bool i2cWriteBuffer(uint8_t addr, uint8_t reg, uint8_t len, uint8_t * data)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	603b      	str	r3, [r7, #0]
 80016fc:	4603      	mov	r3, r0
 80016fe:	71fb      	strb	r3, [r7, #7]
 8001700:	460b      	mov	r3, r1
 8001702:	71bb      	strb	r3, [r7, #6]
 8001704:	4613      	mov	r3, r2
 8001706:	717b      	strb	r3, [r7, #5]
    int i;
    if (!I2C_Start())
 8001708:	f7ff fd76 	bl	80011f8 <I2C_Start>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d102      	bne.n	8001718 <i2cWriteBuffer+0x24>
    {
        return FALSE;
 8001712:	f04f 0300 	mov.w	r3, #0
 8001716:	e037      	b.n	8001788 <i2cWriteBuffer+0x94>
    }
    I2C_SendByte(addr << 1 | I2C_Direction_Transmitter);//I2C_Direction_Transmitter:
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800171e:	b2db      	uxtb	r3, r3
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ff01 	bl	8001528 <I2C_SendByte>
    if (!I2C_WaitAck()) {
 8001726:	f7ff fe9b 	bl	8001460 <I2C_WaitAck>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d104      	bne.n	800173a <i2cWriteBuffer+0x46>
        I2C_Stop();
 8001730:	f7ff fdbe 	bl	80012b0 <I2C_Stop>
        return FALSE;
 8001734:	f04f 0300 	mov.w	r3, #0
 8001738:	e026      	b.n	8001788 <i2cWriteBuffer+0x94>
    }
    I2C_SendByte(reg);
 800173a:	79bb      	ldrb	r3, [r7, #6]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fef3 	bl	8001528 <I2C_SendByte>
    I2C_WaitAck();
 8001742:	f7ff fe8d 	bl	8001460 <I2C_WaitAck>
    for (i = 0; i < len; i++) {
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	e014      	b.n	8001778 <i2cWriteBuffer+0x84>
        I2C_SendByte(data[i]);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	18d3      	adds	r3, r2, r3
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fee6 	bl	8001528 <I2C_SendByte>
        if (!I2C_WaitAck()) {
 800175c:	f7ff fe80 	bl	8001460 <I2C_WaitAck>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d104      	bne.n	8001770 <i2cWriteBuffer+0x7c>
            I2C_Stop();
 8001766:	f7ff fda3 	bl	80012b0 <I2C_Stop>
            return FALSE;
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	e00b      	b.n	8001788 <i2cWriteBuffer+0x94>
        I2C_Stop();
        return FALSE;
    }
    I2C_SendByte(reg);
    I2C_WaitAck();
    for (i = 0; i < len; i++) {
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f103 0301 	add.w	r3, r3, #1
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	797a      	ldrb	r2, [r7, #5]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	429a      	cmp	r2, r3
 800177e:	dce6      	bgt.n	800174e <i2cWriteBuffer+0x5a>
        if (!I2C_WaitAck()) {
            I2C_Stop();
            return FALSE;
        }
    }
    I2C_Stop();
 8001780:	f7ff fd96 	bl	80012b0 <I2C_Stop>
    return TRUE;
 8001784:	f04f 0301 	mov.w	r3, #1
}
 8001788:	4618      	mov	r0, r3
 800178a:	f107 0710 	add.w	r7, r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop

08001794 <i2cRead>:
}
#endif
/////////////////////////////////////////////////////////////////////////////////
#ifdef XMC_Soft_IIC
bool i2cRead(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	603b      	str	r3, [r7, #0]
 800179c:	4603      	mov	r3, r0
 800179e:	71fb      	strb	r3, [r7, #7]
 80017a0:	460b      	mov	r3, r1
 80017a2:	71bb      	strb	r3, [r7, #6]
 80017a4:	4613      	mov	r3, r2
 80017a6:	717b      	strb	r3, [r7, #5]
    if (!I2C_Start());
 80017a8:	f7ff fd26 	bl	80011f8 <I2C_Start>
        return FALSE;
 80017ac:	f04f 0300 	mov.w	r3, #0
        buf++;
        len--;
    }
    I2C_Stop();
    return TRUE;
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	f107 0708 	add.w	r7, r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop

080017bc <i2cwrite>:
int8_t i2cwrite(uint8_t addr, uint8_t reg, uint8_t len, uint8_t * data)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	4603      	mov	r3, r0
 80017c6:	71fb      	strb	r3, [r7, #7]
 80017c8:	460b      	mov	r3, r1
 80017ca:	71bb      	strb	r3, [r7, #6]
 80017cc:	4613      	mov	r3, r2
 80017ce:	717b      	strb	r3, [r7, #5]
	 if(i2cWriteBuffer(addr,reg,len,data))
 80017d0:	79f9      	ldrb	r1, [r7, #7]
 80017d2:	79ba      	ldrb	r2, [r7, #6]
 80017d4:	797b      	ldrb	r3, [r7, #5]
 80017d6:	4608      	mov	r0, r1
 80017d8:	4611      	mov	r1, r2
 80017da:	461a      	mov	r2, r3
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	f7ff ff89 	bl	80016f4 <i2cWriteBuffer>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d002      	beq.n	80017ee <i2cwrite+0x32>
	/*if(XMCi2cWriteBuffer(addr,reg,len,data))*/
	{
		return TRUE;
 80017e8:	f04f 0301 	mov.w	r3, #1
 80017ec:	e001      	b.n	80017f2 <i2cwrite+0x36>
	}
	else
	{
		return FALSE;
 80017ee:	f04f 0300 	mov.w	r3, #0
 80017f2:	b25b      	sxtb	r3, r3
	}
	//return FALSE;
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	f107 0708 	add.w	r7, r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop

08001800 <i2cread>:
int8_t i2cread(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	4603      	mov	r3, r0
 800180a:	71fb      	strb	r3, [r7, #7]
 800180c:	460b      	mov	r3, r1
 800180e:	71bb      	strb	r3, [r7, #6]
 8001810:	4613      	mov	r3, r2
 8001812:	717b      	strb	r3, [r7, #5]
	 if(i2cRead(addr,reg,len,buf))
 8001814:	79f9      	ldrb	r1, [r7, #7]
 8001816:	79ba      	ldrb	r2, [r7, #6]
 8001818:	797b      	ldrb	r3, [r7, #5]
 800181a:	4608      	mov	r0, r1
 800181c:	4611      	mov	r1, r2
 800181e:	461a      	mov	r2, r3
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	f7ff ffb7 	bl	8001794 <i2cRead>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <i2cread+0x32>
	/*if(XMCi2cRead(addr,reg,len,buf))*/
	{
		return TRUE;
 800182c:	f04f 0301 	mov.w	r3, #1
 8001830:	e001      	b.n	8001836 <i2cread+0x36>
	}
	else
	{
		return FALSE;
 8001832:	f04f 0300 	mov.w	r3, #0
 8001836:	b25b      	sxtb	r3, r3
	}
	//return FALSE;
}
 8001838:	4618      	mov	r0, r3
 800183a:	f107 0708 	add.w	r7, r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop

08001844 <i2cGetErrorCounter>:
    return TRUE;
}
#endif

uint16_t i2cGetErrorCounter(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
    // TODO maybe fix this, but since this is test code, doesn't matter.
    return 0;
 8001848:	f04f 0300 	mov.w	r3, #0
}
 800184c:	4618      	mov	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr

08001854 <main>:




int main()
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0

	IO004_EnableOutputDriver(&IO004_Handle0,OUTPUT_OD_GP);
 800185a:	f242 0020 	movw	r0, #8224	; 0x2020
 800185e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001862:	f04f 0118 	mov.w	r1, #24
 8001866:	f000 fa6f 	bl	8001d48 <IO004_EnableOutputDriver>
	IO004_EnableOutputDriver(&IO004_Handle1,OUTPUT_OD_GP);
 800186a:	f242 0028 	movw	r0, #8232	; 0x2028
 800186e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001872:	f04f 0118 	mov.w	r1, #24
 8001876:	f000 fa67 	bl	8001d48 <IO004_EnableOutputDriver>
	uint8_t test[2] = {0x80,0x45};
 800187a:	f242 031c 	movw	r3, #8220	; 0x201c
 800187e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001882:	f107 0204 	add.w	r2, r7, #4
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	8013      	strh	r3, [r2, #0]
	DAVE_Init();
 800188a:	f000 fb43 	bl	8001f14 <DAVE_Init>
	while(1)
	{
		I2C_Status = i2cwrite(0x68,0x6B,1,&test[0]);
 800188e:	f107 0304 	add.w	r3, r7, #4
 8001892:	f04f 0068 	mov.w	r0, #104	; 0x68
 8001896:	f04f 016b 	mov.w	r1, #107	; 0x6b
 800189a:	f04f 0201 	mov.w	r2, #1
 800189e:	f7ff ff8d 	bl	80017bc <i2cwrite>
 80018a2:	4603      	mov	r3, r0
 80018a4:	461a      	mov	r2, r3
 80018a6:	f640 030c 	movw	r3, #2060	; 0x80c
 80018aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ae:	601a      	str	r2, [r3, #0]
		Value = SCL_read;
 80018b0:	f242 0320 	movw	r3, #8224	; 0x2020
 80018b4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018bc:	f242 0320 	movw	r3, #8224	; 0x2020
 80018c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018c4:	785b      	ldrb	r3, [r3, #1]
 80018c6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ca:	f003 0201 	and.w	r2, r3, #1
 80018ce:	f640 031c 	movw	r3, #2076	; 0x81c
 80018d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018d6:	601a      	str	r2, [r3, #0]
/*		SCL_H;
		SCL_L;*/
	}
 80018d8:	e7d9      	b.n	800188e <main+0x3a>
 80018da:	bf00      	nop

080018dc <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 80018e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	f107 0714 	add.w	r7, r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8001904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001908:	4618      	mov	r0, r3
 800190a:	f107 0714 	add.w	r7, r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8001920:	f04f 0300 	mov.w	r3, #0
}
 8001924:	4618      	mov	r0, r3
 8001926:	f107 0714 	add.w	r7, r7, #20
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr

08001930 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8001930:	b480      	push	{r7}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
 return -1;
 800193c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001940:	4618      	mov	r0, r3
 8001942:	f107 0714 	add.w	r7, r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr

0800194c <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
 return -1;
 8001950:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001954:	4618      	mov	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr

0800195c <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d002      	beq.n	8001972 <_fstat+0x16>
  return -1;
 800196c:	f04f 33ff 	mov.w	r3, #4294967295
 8001970:	e001      	b.n	8001976 <_fstat+0x1a>
 else
  return -2;
 8001972:	f06f 0301 	mvn.w	r3, #1
}
 8001976:	4618      	mov	r0, r3
 8001978:	f107 070c 	add.w	r7, r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop

08001984 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
 if (old == new)
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	429a      	cmp	r2, r3
 8001994:	d102      	bne.n	800199c <_link+0x18>
  return -1;
 8001996:	f04f 33ff 	mov.w	r3, #4294967295
 800199a:	e001      	b.n	80019a0 <_link+0x1c>
 else
  return -2;
 800199c:	f06f 0301 	mvn.w	r3, #1
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	f107 070c 	add.w	r7, r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 return -1;
 80019b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	f107 070c 	add.w	r7, r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr

080019c4 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b087      	sub	sp, #28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80019cc:	f24f 73d8 	movw	r3, #63448	; 0xf7d8
 80019d0:	f2c0 0300 	movt	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80019d6:	f640 0314 	movw	r3, #2068	; 0x814
 80019da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d114      	bne.n	8001a0e <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 80019e4:	f640 0314 	movw	r3, #2068	; 0x814
 80019e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019ec:	f640 0228 	movw	r2, #2088	; 0x828
 80019f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80019f4:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 80019f6:	f640 0314 	movw	r3, #2068	; 0x814
 80019fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	18d2      	adds	r2, r2, r3
 8001a04:	f640 0318 	movw	r3, #2072	; 0x818
 8001a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a0c:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8001a0e:	f640 0314 	movw	r3, #2068	; 0x814
 8001a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8001a1a:	f640 0314 	movw	r3, #2068	; 0x814
 8001a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	18d3      	adds	r3, r2, r3
 8001a2a:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8001a2e:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8001a32:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8001a34:	f640 0318 	movw	r3, #2072	; 0x818
 8001a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d302      	bcc.n	8001a4a <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	e006      	b.n	8001a58 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8001a4a:	f640 0314 	movw	r3, #2068	; 0x814
 8001a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8001a56:	693b      	ldr	r3, [r7, #16]
 }
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f107 071c 	add.w	r7, r7, #28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 return -1;
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	f107 070c 	add.w	r7, r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 return -1;
 8001a84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f107 070c 	add.w	r7, r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr

08001a94 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f107 070c 	add.w	r7, r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop

08001ab0 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
 return -1;
 8001ab4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bc80      	pop	{r7}
 8001abe:	4770      	bx	lr

08001ac0 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
 return -1;
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr

08001ad0 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8001ad8:	e7fe      	b.n	8001ad8 <_exit+0x8>
 8001ada:	bf00      	nop

08001adc <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bc80      	pop	{r7}
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop

08001ae8 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8001af0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	f107 070c 	add.w	r7, r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr

08001b00 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 6 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 6;
 8001b04:	f242 0320 	movw	r3, #8224	; 0x2020
 8001b08:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD6_Msk));
 8001b14:	f242 0320 	movw	r3, #8224	; 0x2020
 8001b18:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	f242 0320 	movw	r3, #8224	; 0x2020
 8001b22:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b2e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((0UL << PORT1_PDR0_PD6_Pos) & \
 8001b30:	f242 0320 	movw	r3, #8224	; 0x2020
 8001b34:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b38:	685a      	ldr	r2, [r3, #4]
 8001b3a:	f242 0320 	movw	r3, #8224	; 0x2020
 8001b3e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b46:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD6_Msk);
  IO004_Handle0.PortRegs->IOCR4 |= (8U << 19);   
 8001b48:	f242 0320 	movw	r3, #8224	; 0x2020
 8001b4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b50:	685a      	ldr	r2, [r3, #4]
 8001b52:	f242 0320 	movw	r3, #8224	; 0x2020
 8001b56:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b62:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 8 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 8;
 8001b64:	f242 0328 	movw	r3, #8232	; 0x2028
 8001b68:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD8_Msk));
 8001b74:	f242 0328 	movw	r3, #8232	; 0x2028
 8001b78:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b7c:	685a      	ldr	r2, [r3, #4]
 8001b7e:	f242 0328 	movw	r3, #8232	; 0x2028
 8001b82:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	f023 0307 	bic.w	r3, r3, #7
 8001b8e:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((0UL << PORT1_PDR1_PD8_Pos) & \
 8001b90:	f242 0328 	movw	r3, #8232	; 0x2028
 8001b94:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b98:	685a      	ldr	r2, [r3, #4]
 8001b9a:	f242 0328 	movw	r3, #8232	; 0x2028
 8001b9e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba6:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD8_Msk);
  IO004_Handle1.PortRegs->IOCR8 |= (8U << 3);
 8001ba8:	f242 0328 	movw	r3, #8232	; 0x2028
 8001bac:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	f242 0328 	movw	r3, #8232	; 0x2028
 8001bb6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bc2:	6193      	str	r3, [r2, #24]
}
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop

08001bcc <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	785b      	ldrb	r3, [r3, #1]
 8001bdc:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	2b03      	cmp	r3, #3
 8001be2:	d823      	bhi.n	8001c2c <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	6852      	ldr	r2, [r2, #4]
 8001bec:	6911      	ldr	r1, [r2, #16]
 8001bee:	7bfa      	ldrb	r2, [r7, #15]
 8001bf0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001bf4:	f102 0203 	add.w	r2, r2, #3
 8001bf8:	f04f 001f 	mov.w	r0, #31
 8001bfc:	fa00 f202 	lsl.w	r2, r0, r2
 8001c00:	ea6f 0202 	mvn.w	r2, r2
 8001c04:	400a      	ands	r2, r1
 8001c06:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	6852      	ldr	r2, [r2, #4]
 8001c10:	6911      	ldr	r1, [r2, #16]
 8001c12:	78fa      	ldrb	r2, [r7, #3]
 8001c14:	f002 001f 	and.w	r0, r2, #31
 8001c18:	7bfa      	ldrb	r2, [r7, #15]
 8001c1a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001c1e:	f102 0203 	add.w	r2, r2, #3
 8001c22:	fa00 f202 	lsl.w	r2, r0, r2
 8001c26:	430a      	orrs	r2, r1
 8001c28:	611a      	str	r2, [r3, #16]
 8001c2a:	e088      	b.n	8001d3e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d92a      	bls.n	8001c88 <IO004_DisableOutputDriver+0xbc>
 8001c32:	7bfb      	ldrb	r3, [r7, #15]
 8001c34:	2b07      	cmp	r3, #7
 8001c36:	d827      	bhi.n	8001c88 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
 8001c3a:	f1a3 0304 	sub.w	r3, r3, #4
 8001c3e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6852      	ldr	r2, [r2, #4]
 8001c48:	6951      	ldr	r1, [r2, #20]
 8001c4a:	7bfa      	ldrb	r2, [r7, #15]
 8001c4c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001c50:	f102 0203 	add.w	r2, r2, #3
 8001c54:	f04f 001f 	mov.w	r0, #31
 8001c58:	fa00 f202 	lsl.w	r2, r0, r2
 8001c5c:	ea6f 0202 	mvn.w	r2, r2
 8001c60:	400a      	ands	r2, r1
 8001c62:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	6852      	ldr	r2, [r2, #4]
 8001c6c:	6951      	ldr	r1, [r2, #20]
 8001c6e:	78fa      	ldrb	r2, [r7, #3]
 8001c70:	f002 001f 	and.w	r0, r2, #31
 8001c74:	7bfa      	ldrb	r2, [r7, #15]
 8001c76:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001c7a:	f102 0203 	add.w	r2, r2, #3
 8001c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c82:	430a      	orrs	r2, r1
 8001c84:	615a      	str	r2, [r3, #20]
 8001c86:	e05a      	b.n	8001d3e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8001c88:	7bfb      	ldrb	r3, [r7, #15]
 8001c8a:	2b07      	cmp	r3, #7
 8001c8c:	d92a      	bls.n	8001ce4 <IO004_DisableOutputDriver+0x118>
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	2b0b      	cmp	r3, #11
 8001c92:	d827      	bhi.n	8001ce4 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	f1a3 0308 	sub.w	r3, r3, #8
 8001c9a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	6852      	ldr	r2, [r2, #4]
 8001ca4:	6991      	ldr	r1, [r2, #24]
 8001ca6:	7bfa      	ldrb	r2, [r7, #15]
 8001ca8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001cac:	f102 0203 	add.w	r2, r2, #3
 8001cb0:	f04f 001f 	mov.w	r0, #31
 8001cb4:	fa00 f202 	lsl.w	r2, r0, r2
 8001cb8:	ea6f 0202 	mvn.w	r2, r2
 8001cbc:	400a      	ands	r2, r1
 8001cbe:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6852      	ldr	r2, [r2, #4]
 8001cc8:	6991      	ldr	r1, [r2, #24]
 8001cca:	78fa      	ldrb	r2, [r7, #3]
 8001ccc:	f002 001f 	and.w	r0, r2, #31
 8001cd0:	7bfa      	ldrb	r2, [r7, #15]
 8001cd2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001cd6:	f102 0203 	add.w	r2, r2, #3
 8001cda:	fa00 f202 	lsl.w	r2, r0, r2
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	619a      	str	r2, [r3, #24]
 8001ce2:	e02c      	b.n	8001d3e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8001ce4:	7bfb      	ldrb	r3, [r7, #15]
 8001ce6:	2b0b      	cmp	r3, #11
 8001ce8:	d929      	bls.n	8001d3e <IO004_DisableOutputDriver+0x172>
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	2b0f      	cmp	r3, #15
 8001cee:	d826      	bhi.n	8001d3e <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8001cf0:	7bfb      	ldrb	r3, [r7, #15]
 8001cf2:	f1a3 030c 	sub.w	r3, r3, #12
 8001cf6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	6852      	ldr	r2, [r2, #4]
 8001d00:	69d1      	ldr	r1, [r2, #28]
 8001d02:	7bfa      	ldrb	r2, [r7, #15]
 8001d04:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001d08:	f102 0203 	add.w	r2, r2, #3
 8001d0c:	f04f 001f 	mov.w	r0, #31
 8001d10:	fa00 f202 	lsl.w	r2, r0, r2
 8001d14:	ea6f 0202 	mvn.w	r2, r2
 8001d18:	400a      	ands	r2, r1
 8001d1a:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	6852      	ldr	r2, [r2, #4]
 8001d24:	69d1      	ldr	r1, [r2, #28]
 8001d26:	78fa      	ldrb	r2, [r7, #3]
 8001d28:	f002 001f 	and.w	r0, r2, #31
 8001d2c:	7bfa      	ldrb	r2, [r7, #15]
 8001d2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001d32:	f102 0203 	add.w	r2, r2, #3
 8001d36:	fa00 f202 	lsl.w	r2, r0, r2
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8001d3e:	f107 0714 	add.w	r7, r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	460b      	mov	r3, r1
 8001d52:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	785b      	ldrb	r3, [r3, #1]
 8001d58:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	d823      	bhi.n	8001da8 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	6852      	ldr	r2, [r2, #4]
 8001d68:	6911      	ldr	r1, [r2, #16]
 8001d6a:	7bfa      	ldrb	r2, [r7, #15]
 8001d6c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001d70:	f102 0203 	add.w	r2, r2, #3
 8001d74:	f04f 001f 	mov.w	r0, #31
 8001d78:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7c:	ea6f 0202 	mvn.w	r2, r2
 8001d80:	400a      	ands	r2, r1
 8001d82:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	6852      	ldr	r2, [r2, #4]
 8001d8c:	6911      	ldr	r1, [r2, #16]
 8001d8e:	78fa      	ldrb	r2, [r7, #3]
 8001d90:	f002 001f 	and.w	r0, r2, #31
 8001d94:	7bfa      	ldrb	r2, [r7, #15]
 8001d96:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001d9a:	f102 0203 	add.w	r2, r2, #3
 8001d9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001da2:	430a      	orrs	r2, r1
 8001da4:	611a      	str	r2, [r3, #16]
 8001da6:	e088      	b.n	8001eba <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8001da8:	7bfb      	ldrb	r3, [r7, #15]
 8001daa:	2b03      	cmp	r3, #3
 8001dac:	d92a      	bls.n	8001e04 <IO004_EnableOutputDriver+0xbc>
 8001dae:	7bfb      	ldrb	r3, [r7, #15]
 8001db0:	2b07      	cmp	r3, #7
 8001db2:	d827      	bhi.n	8001e04 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	f1a3 0304 	sub.w	r3, r3, #4
 8001dba:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	6852      	ldr	r2, [r2, #4]
 8001dc4:	6951      	ldr	r1, [r2, #20]
 8001dc6:	7bfa      	ldrb	r2, [r7, #15]
 8001dc8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001dcc:	f102 0203 	add.w	r2, r2, #3
 8001dd0:	f04f 001f 	mov.w	r0, #31
 8001dd4:	fa00 f202 	lsl.w	r2, r0, r2
 8001dd8:	ea6f 0202 	mvn.w	r2, r2
 8001ddc:	400a      	ands	r2, r1
 8001dde:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6852      	ldr	r2, [r2, #4]
 8001de8:	6951      	ldr	r1, [r2, #20]
 8001dea:	78fa      	ldrb	r2, [r7, #3]
 8001dec:	f002 001f 	and.w	r0, r2, #31
 8001df0:	7bfa      	ldrb	r2, [r7, #15]
 8001df2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001df6:	f102 0203 	add.w	r2, r2, #3
 8001dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	615a      	str	r2, [r3, #20]
 8001e02:	e05a      	b.n	8001eba <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	2b07      	cmp	r3, #7
 8001e08:	d92a      	bls.n	8001e60 <IO004_EnableOutputDriver+0x118>
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
 8001e0c:	2b0b      	cmp	r3, #11
 8001e0e:	d827      	bhi.n	8001e60 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
 8001e12:	f1a3 0308 	sub.w	r3, r3, #8
 8001e16:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	6852      	ldr	r2, [r2, #4]
 8001e20:	6991      	ldr	r1, [r2, #24]
 8001e22:	7bfa      	ldrb	r2, [r7, #15]
 8001e24:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001e28:	f102 0203 	add.w	r2, r2, #3
 8001e2c:	f04f 001f 	mov.w	r0, #31
 8001e30:	fa00 f202 	lsl.w	r2, r0, r2
 8001e34:	ea6f 0202 	mvn.w	r2, r2
 8001e38:	400a      	ands	r2, r1
 8001e3a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6852      	ldr	r2, [r2, #4]
 8001e44:	6991      	ldr	r1, [r2, #24]
 8001e46:	78fa      	ldrb	r2, [r7, #3]
 8001e48:	f002 001f 	and.w	r0, r2, #31
 8001e4c:	7bfa      	ldrb	r2, [r7, #15]
 8001e4e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001e52:	f102 0203 	add.w	r2, r2, #3
 8001e56:	fa00 f202 	lsl.w	r2, r0, r2
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	619a      	str	r2, [r3, #24]
 8001e5e:	e02c      	b.n	8001eba <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	2b0b      	cmp	r3, #11
 8001e64:	d929      	bls.n	8001eba <IO004_EnableOutputDriver+0x172>
 8001e66:	7bfb      	ldrb	r3, [r7, #15]
 8001e68:	2b0f      	cmp	r3, #15
 8001e6a:	d826      	bhi.n	8001eba <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	f1a3 030c 	sub.w	r3, r3, #12
 8001e72:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6852      	ldr	r2, [r2, #4]
 8001e7c:	69d1      	ldr	r1, [r2, #28]
 8001e7e:	7bfa      	ldrb	r2, [r7, #15]
 8001e80:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001e84:	f102 0203 	add.w	r2, r2, #3
 8001e88:	f04f 001f 	mov.w	r0, #31
 8001e8c:	fa00 f202 	lsl.w	r2, r0, r2
 8001e90:	ea6f 0202 	mvn.w	r2, r2
 8001e94:	400a      	ands	r2, r1
 8001e96:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6852      	ldr	r2, [r2, #4]
 8001ea0:	69d1      	ldr	r1, [r2, #28]
 8001ea2:	78fa      	ldrb	r2, [r7, #3]
 8001ea4:	f002 001f 	and.w	r0, r2, #31
 8001ea8:	7bfa      	ldrb	r2, [r7, #15]
 8001eaa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001eae:	f102 0203 	add.w	r2, r2, #3
 8001eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8001eba:	f107 0714 	add.w	r7, r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f003 0307 	and.w	r3, r3, #7
 8001ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ed4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001ed8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8001ef4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001efc:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001efe:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8001f02:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	60da      	str	r2, [r3, #12]
}
 8001f0a:	f107 0714 	add.w	r7, r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr

08001f14 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8001f18:	f04f 0001 	mov.w	r0, #1
 8001f1c:	f7ff ffd2 	bl	8001ec4 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8001f20:	f000 f824 	bl	8001f6c <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8001f24:	f7ff fdec 	bl	8001b00 <IO004_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8001f28:	f000 f802 	bl	8001f30 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop

08001f30 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR4, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P1.6 : PORT1_IOCR4_PC6_OE */					   
 8001f34:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001f38:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001f3c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8001f40:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001f44:	6952      	ldr	r2, [r2, #20]
 8001f46:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001f4a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR8, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.8 : PORT1_IOCR8_PC8_OE */					   
 8001f4c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001f50:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8001f54:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8001f58:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001f5c:	6992      	ldr	r2, [r2, #24]
 8001f5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f62:	619a      	str	r2, [r3, #24]
					      
}
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop

08001f6c <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop

08001f78 <__libc_init_array>:
 8001f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f7a:	4f20      	ldr	r7, [pc, #128]	; (8001ffc <__libc_init_array+0x84>)
 8001f7c:	4c20      	ldr	r4, [pc, #128]	; (8002000 <__libc_init_array+0x88>)
 8001f7e:	1b38      	subs	r0, r7, r4
 8001f80:	1087      	asrs	r7, r0, #2
 8001f82:	d017      	beq.n	8001fb4 <__libc_init_array+0x3c>
 8001f84:	1e7a      	subs	r2, r7, #1
 8001f86:	6823      	ldr	r3, [r4, #0]
 8001f88:	2501      	movs	r5, #1
 8001f8a:	f002 0601 	and.w	r6, r2, #1
 8001f8e:	4798      	blx	r3
 8001f90:	42af      	cmp	r7, r5
 8001f92:	d00f      	beq.n	8001fb4 <__libc_init_array+0x3c>
 8001f94:	b12e      	cbz	r6, 8001fa2 <__libc_init_array+0x2a>
 8001f96:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8001f9a:	2502      	movs	r5, #2
 8001f9c:	4788      	blx	r1
 8001f9e:	42af      	cmp	r7, r5
 8001fa0:	d008      	beq.n	8001fb4 <__libc_init_array+0x3c>
 8001fa2:	6860      	ldr	r0, [r4, #4]
 8001fa4:	4780      	blx	r0
 8001fa6:	3502      	adds	r5, #2
 8001fa8:	68a2      	ldr	r2, [r4, #8]
 8001faa:	1d26      	adds	r6, r4, #4
 8001fac:	4790      	blx	r2
 8001fae:	3408      	adds	r4, #8
 8001fb0:	42af      	cmp	r7, r5
 8001fb2:	d1f6      	bne.n	8001fa2 <__libc_init_array+0x2a>
 8001fb4:	4f13      	ldr	r7, [pc, #76]	; (8002004 <__libc_init_array+0x8c>)
 8001fb6:	4c14      	ldr	r4, [pc, #80]	; (8002008 <__libc_init_array+0x90>)
 8001fb8:	f7ff fd90 	bl	8001adc <_init>
 8001fbc:	1b3b      	subs	r3, r7, r4
 8001fbe:	109f      	asrs	r7, r3, #2
 8001fc0:	d018      	beq.n	8001ff4 <__libc_init_array+0x7c>
 8001fc2:	1e7d      	subs	r5, r7, #1
 8001fc4:	6821      	ldr	r1, [r4, #0]
 8001fc6:	f005 0601 	and.w	r6, r5, #1
 8001fca:	2501      	movs	r5, #1
 8001fcc:	4788      	blx	r1
 8001fce:	42af      	cmp	r7, r5
 8001fd0:	d011      	beq.n	8001ff6 <__libc_init_array+0x7e>
 8001fd2:	b12e      	cbz	r6, 8001fe0 <__libc_init_array+0x68>
 8001fd4:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8001fd8:	2502      	movs	r5, #2
 8001fda:	4780      	blx	r0
 8001fdc:	42af      	cmp	r7, r5
 8001fde:	d00b      	beq.n	8001ff8 <__libc_init_array+0x80>
 8001fe0:	6862      	ldr	r2, [r4, #4]
 8001fe2:	4790      	blx	r2
 8001fe4:	3502      	adds	r5, #2
 8001fe6:	68a3      	ldr	r3, [r4, #8]
 8001fe8:	1d26      	adds	r6, r4, #4
 8001fea:	4798      	blx	r3
 8001fec:	3408      	adds	r4, #8
 8001fee:	42af      	cmp	r7, r5
 8001ff0:	d1f6      	bne.n	8001fe0 <__libc_init_array+0x68>
 8001ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	0800200c 	.word	0x0800200c
 8002000:	0800200c 	.word	0x0800200c
 8002004:	0800200c 	.word	0x0800200c
 8002008:	0800200c 	.word	0x0800200c
