// Seed: 254536675
module module_0 (
    input wire id_0,
    input wor  id_1
);
  always @(id_0) release id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output wand id_5,
    input  tri1 id_6,
    output tri0 id_7,
    input  tri0 id_8
);
  tri id_10;
  module_0(
      id_10, id_10
  );
  assign id_5  = 1;
  assign id_10 = id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_24;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  xnor (id_3, id_7, id_8, id_6, id_5, id_9, id_2);
  wire id_9;
  module_2(
      id_5,
      id_9,
      id_5,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7,
      id_4,
      id_3,
      id_9,
      id_1,
      id_6,
      id_7,
      id_4,
      id_1,
      id_8,
      id_5,
      id_9,
      id_6,
      id_3,
      id_5,
      id_7
  );
endmodule
