-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_116_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln110 : IN STD_LOGIC_VECTOR (9 downto 0);
    A_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_buf_ce0 : OUT STD_LOGIC;
    A_buf_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_15_ce0 : OUT STD_LOGIC;
    col_sums_15_we0 : OUT STD_LOGIC;
    col_sums_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_15_ce1 : OUT STD_LOGIC;
    col_sums_15_we1 : OUT STD_LOGIC;
    col_sums_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_14_ce0 : OUT STD_LOGIC;
    col_sums_14_we0 : OUT STD_LOGIC;
    col_sums_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_14_ce1 : OUT STD_LOGIC;
    col_sums_14_we1 : OUT STD_LOGIC;
    col_sums_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_13_ce0 : OUT STD_LOGIC;
    col_sums_13_we0 : OUT STD_LOGIC;
    col_sums_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_13_ce1 : OUT STD_LOGIC;
    col_sums_13_we1 : OUT STD_LOGIC;
    col_sums_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_12_ce0 : OUT STD_LOGIC;
    col_sums_12_we0 : OUT STD_LOGIC;
    col_sums_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_12_ce1 : OUT STD_LOGIC;
    col_sums_12_we1 : OUT STD_LOGIC;
    col_sums_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_11_ce0 : OUT STD_LOGIC;
    col_sums_11_we0 : OUT STD_LOGIC;
    col_sums_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_11_ce1 : OUT STD_LOGIC;
    col_sums_11_we1 : OUT STD_LOGIC;
    col_sums_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_10_ce0 : OUT STD_LOGIC;
    col_sums_10_we0 : OUT STD_LOGIC;
    col_sums_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_10_ce1 : OUT STD_LOGIC;
    col_sums_10_we1 : OUT STD_LOGIC;
    col_sums_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_9_ce0 : OUT STD_LOGIC;
    col_sums_9_we0 : OUT STD_LOGIC;
    col_sums_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_9_ce1 : OUT STD_LOGIC;
    col_sums_9_we1 : OUT STD_LOGIC;
    col_sums_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_8_ce0 : OUT STD_LOGIC;
    col_sums_8_we0 : OUT STD_LOGIC;
    col_sums_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_8_ce1 : OUT STD_LOGIC;
    col_sums_8_we1 : OUT STD_LOGIC;
    col_sums_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_7_ce0 : OUT STD_LOGIC;
    col_sums_7_we0 : OUT STD_LOGIC;
    col_sums_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_7_ce1 : OUT STD_LOGIC;
    col_sums_7_we1 : OUT STD_LOGIC;
    col_sums_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_6_ce0 : OUT STD_LOGIC;
    col_sums_6_we0 : OUT STD_LOGIC;
    col_sums_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_6_ce1 : OUT STD_LOGIC;
    col_sums_6_we1 : OUT STD_LOGIC;
    col_sums_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_5_ce0 : OUT STD_LOGIC;
    col_sums_5_we0 : OUT STD_LOGIC;
    col_sums_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_5_ce1 : OUT STD_LOGIC;
    col_sums_5_we1 : OUT STD_LOGIC;
    col_sums_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_4_ce0 : OUT STD_LOGIC;
    col_sums_4_we0 : OUT STD_LOGIC;
    col_sums_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_4_ce1 : OUT STD_LOGIC;
    col_sums_4_we1 : OUT STD_LOGIC;
    col_sums_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_3_ce0 : OUT STD_LOGIC;
    col_sums_3_we0 : OUT STD_LOGIC;
    col_sums_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_3_ce1 : OUT STD_LOGIC;
    col_sums_3_we1 : OUT STD_LOGIC;
    col_sums_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_2_ce0 : OUT STD_LOGIC;
    col_sums_2_we0 : OUT STD_LOGIC;
    col_sums_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_2_ce1 : OUT STD_LOGIC;
    col_sums_2_we1 : OUT STD_LOGIC;
    col_sums_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_1_ce0 : OUT STD_LOGIC;
    col_sums_1_we0 : OUT STD_LOGIC;
    col_sums_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_1_ce1 : OUT STD_LOGIC;
    col_sums_1_we1 : OUT STD_LOGIC;
    col_sums_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_ce0 : OUT STD_LOGIC;
    col_sums_we0 : OUT STD_LOGIC;
    col_sums_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    col_sums_ce1 : OUT STD_LOGIC;
    col_sums_we1 : OUT STD_LOGIC;
    col_sums_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sums_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    conv_i582 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_116_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln116_reg_860 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv_i582_cast_fu_518_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal conv_i582_cast_reg_855 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln116_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln116_fu_557_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln116_reg_869_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_877 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter18_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln1_reg_877_pp0_iter19_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal col_sums_addr_reg_887 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_addr_reg_887_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_addr_reg_887_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_1_addr_reg_893 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_1_addr_reg_893_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_1_addr_reg_893_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_2_addr_reg_899 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_2_addr_reg_899_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_2_addr_reg_899_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_3_addr_reg_905 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_3_addr_reg_905_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_3_addr_reg_905_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_4_addr_reg_911 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_4_addr_reg_911_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_4_addr_reg_911_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_5_addr_reg_917 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_5_addr_reg_917_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_5_addr_reg_917_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_6_addr_reg_923 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_6_addr_reg_923_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_6_addr_reg_923_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_7_addr_reg_929 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_7_addr_reg_929_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_7_addr_reg_929_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_8_addr_reg_935 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_8_addr_reg_935_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_8_addr_reg_935_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_9_addr_reg_941 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_9_addr_reg_941_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_9_addr_reg_941_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_10_addr_reg_947 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_10_addr_reg_947_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_10_addr_reg_947_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_11_addr_reg_953 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_11_addr_reg_953_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_11_addr_reg_953_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_12_addr_reg_959 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_12_addr_reg_959_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_12_addr_reg_959_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_13_addr_reg_965 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_13_addr_reg_965_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_13_addr_reg_965_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_14_addr_reg_971 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_14_addr_reg_971_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_14_addr_reg_971_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_15_addr_reg_977 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_15_addr_reg_977_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_15_addr_reg_977_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_608_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_reg_983 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln120_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln120_fu_706_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln120_reg_992 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln120_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln120_reg_1012 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln120_1_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln120_1_reg_1016 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln120_2_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln120_2_reg_1020 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln120_1_fu_552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln116_fu_589_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_136 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln116_fu_536_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR (6 downto 0);
    signal A_buf_ce0_local : STD_LOGIC;
    signal col_sums_ce1_local : STD_LOGIC;
    signal col_sums_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_we0_local : STD_LOGIC;
    signal col_sums_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_ce0_local : STD_LOGIC;
    signal col_sums_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_we1_local : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_predicate_pred619_state46 : BOOLEAN;
    signal ap_predicate_pred629_state46 : BOOLEAN;
    signal col_sums_1_ce1_local : STD_LOGIC;
    signal col_sums_1_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_1_we0_local : STD_LOGIC;
    signal col_sums_1_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_1_ce0_local : STD_LOGIC;
    signal col_sums_1_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_1_we1_local : STD_LOGIC;
    signal ap_predicate_pred664_state46 : BOOLEAN;
    signal ap_predicate_pred671_state46 : BOOLEAN;
    signal col_sums_2_ce1_local : STD_LOGIC;
    signal col_sums_2_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_2_we0_local : STD_LOGIC;
    signal col_sums_2_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_2_ce0_local : STD_LOGIC;
    signal col_sums_2_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_2_we1_local : STD_LOGIC;
    signal ap_predicate_pred705_state46 : BOOLEAN;
    signal ap_predicate_pred712_state46 : BOOLEAN;
    signal col_sums_3_ce1_local : STD_LOGIC;
    signal col_sums_3_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_3_we0_local : STD_LOGIC;
    signal col_sums_3_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_3_ce0_local : STD_LOGIC;
    signal col_sums_3_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_3_we1_local : STD_LOGIC;
    signal ap_predicate_pred746_state46 : BOOLEAN;
    signal ap_predicate_pred753_state46 : BOOLEAN;
    signal col_sums_4_ce1_local : STD_LOGIC;
    signal col_sums_4_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_4_we0_local : STD_LOGIC;
    signal col_sums_4_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_4_ce0_local : STD_LOGIC;
    signal col_sums_4_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_4_we1_local : STD_LOGIC;
    signal ap_predicate_pred787_state46 : BOOLEAN;
    signal ap_predicate_pred794_state46 : BOOLEAN;
    signal col_sums_5_ce1_local : STD_LOGIC;
    signal col_sums_5_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_5_we0_local : STD_LOGIC;
    signal col_sums_5_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_5_ce0_local : STD_LOGIC;
    signal col_sums_5_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_5_we1_local : STD_LOGIC;
    signal ap_predicate_pred828_state46 : BOOLEAN;
    signal ap_predicate_pred835_state46 : BOOLEAN;
    signal col_sums_6_ce1_local : STD_LOGIC;
    signal col_sums_6_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_6_we0_local : STD_LOGIC;
    signal col_sums_6_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_6_ce0_local : STD_LOGIC;
    signal col_sums_6_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_6_we1_local : STD_LOGIC;
    signal ap_predicate_pred869_state46 : BOOLEAN;
    signal ap_predicate_pred876_state46 : BOOLEAN;
    signal col_sums_7_ce1_local : STD_LOGIC;
    signal col_sums_7_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_7_we0_local : STD_LOGIC;
    signal col_sums_7_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_7_ce0_local : STD_LOGIC;
    signal col_sums_7_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_7_we1_local : STD_LOGIC;
    signal ap_predicate_pred910_state46 : BOOLEAN;
    signal ap_predicate_pred917_state46 : BOOLEAN;
    signal col_sums_8_ce1_local : STD_LOGIC;
    signal col_sums_8_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_8_we0_local : STD_LOGIC;
    signal col_sums_8_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_8_ce0_local : STD_LOGIC;
    signal col_sums_8_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_8_we1_local : STD_LOGIC;
    signal ap_predicate_pred951_state46 : BOOLEAN;
    signal ap_predicate_pred958_state46 : BOOLEAN;
    signal col_sums_9_ce1_local : STD_LOGIC;
    signal col_sums_9_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_9_we0_local : STD_LOGIC;
    signal col_sums_9_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_9_ce0_local : STD_LOGIC;
    signal col_sums_9_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_9_we1_local : STD_LOGIC;
    signal ap_predicate_pred992_state46 : BOOLEAN;
    signal ap_predicate_pred999_state46 : BOOLEAN;
    signal col_sums_10_ce1_local : STD_LOGIC;
    signal col_sums_10_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_10_we0_local : STD_LOGIC;
    signal col_sums_10_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_10_ce0_local : STD_LOGIC;
    signal col_sums_10_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_10_we1_local : STD_LOGIC;
    signal ap_predicate_pred1033_state46 : BOOLEAN;
    signal ap_predicate_pred1040_state46 : BOOLEAN;
    signal col_sums_11_ce1_local : STD_LOGIC;
    signal col_sums_11_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_11_we0_local : STD_LOGIC;
    signal col_sums_11_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_11_ce0_local : STD_LOGIC;
    signal col_sums_11_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_11_we1_local : STD_LOGIC;
    signal ap_predicate_pred1074_state46 : BOOLEAN;
    signal ap_predicate_pred1081_state46 : BOOLEAN;
    signal col_sums_12_ce1_local : STD_LOGIC;
    signal col_sums_12_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_12_we0_local : STD_LOGIC;
    signal col_sums_12_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_12_ce0_local : STD_LOGIC;
    signal col_sums_12_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_12_we1_local : STD_LOGIC;
    signal ap_predicate_pred1115_state46 : BOOLEAN;
    signal ap_predicate_pred1122_state46 : BOOLEAN;
    signal col_sums_13_ce1_local : STD_LOGIC;
    signal col_sums_13_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_13_we0_local : STD_LOGIC;
    signal col_sums_13_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_13_ce0_local : STD_LOGIC;
    signal col_sums_13_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_13_we1_local : STD_LOGIC;
    signal ap_predicate_pred1156_state46 : BOOLEAN;
    signal ap_predicate_pred1163_state46 : BOOLEAN;
    signal col_sums_14_ce1_local : STD_LOGIC;
    signal col_sums_14_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_14_we0_local : STD_LOGIC;
    signal col_sums_14_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_14_ce0_local : STD_LOGIC;
    signal col_sums_14_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_14_we1_local : STD_LOGIC;
    signal ap_predicate_pred1197_state46 : BOOLEAN;
    signal ap_predicate_pred1204_state46 : BOOLEAN;
    signal col_sums_15_ce1_local : STD_LOGIC;
    signal col_sums_15_address1_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_15_we0_local : STD_LOGIC;
    signal col_sums_15_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sums_15_ce0_local : STD_LOGIC;
    signal col_sums_15_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal col_sums_15_we1_local : STD_LOGIC;
    signal ap_predicate_pred1238_state46 : BOOLEAN;
    signal ap_predicate_pred1245_state46 : BOOLEAN;
    signal zext_ln120_fu_542_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln120_1_fu_546_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_584_p0 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_584_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_608_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_584_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln120_1_fu_682_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal sext_ln120_fu_679_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln120_fu_686_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_s_fu_751_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_14_fu_743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_4_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln120_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln120_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_3_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln120_1_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln120_1_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to22 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_8_fu_608_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_608_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sdiv_38ns_24s_38_42_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (37 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component top_kernel_sparsemux_33_4_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sdiv_38ns_24s_38_42_1_U22 : component top_kernel_sdiv_38ns_24s_38_42_1
    generic map (
        ID => 1,
        NUM_STAGE => 42,
        din0_WIDTH => 38,
        din1_WIDTH => 24,
        dout_WIDTH => 38)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_584_p0,
        din1 => grp_fu_584_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_584_p2);

    sparsemux_33_4_24_1_1_U23 : component top_kernel_sparsemux_33_4_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 24,
        CASE1 => "0001",
        din1_WIDTH => 24,
        CASE2 => "0010",
        din2_WIDTH => 24,
        CASE3 => "0011",
        din3_WIDTH => 24,
        CASE4 => "0100",
        din4_WIDTH => 24,
        CASE5 => "0101",
        din5_WIDTH => 24,
        CASE6 => "0110",
        din6_WIDTH => 24,
        CASE7 => "0111",
        din7_WIDTH => 24,
        CASE8 => "1000",
        din8_WIDTH => 24,
        CASE9 => "1001",
        din9_WIDTH => 24,
        CASE10 => "1010",
        din10_WIDTH => 24,
        CASE11 => "1011",
        din11_WIDTH => 24,
        CASE12 => "1100",
        din12_WIDTH => 24,
        CASE13 => "1101",
        din13_WIDTH => 24,
        CASE14 => "1110",
        din14_WIDTH => 24,
        CASE15 => "1111",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 4,
        dout_WIDTH => 24)
    port map (
        din0 => col_sums_q1,
        din1 => col_sums_1_q1,
        din2 => col_sums_2_q1,
        din3 => col_sums_3_q1,
        din4 => col_sums_4_q1,
        din5 => col_sums_5_q1,
        din6 => col_sums_6_q1,
        din7 => col_sums_7_q1,
        din8 => col_sums_8_q1,
        din9 => col_sums_9_q1,
        din10 => col_sums_10_q1,
        din11 => col_sums_11_q1,
        din12 => col_sums_12_q1,
        din13 => col_sums_13_q1,
        din14 => col_sums_14_q1,
        din15 => col_sums_15_q1,
        def => tmp_8_fu_608_p33,
        sel => trunc_ln116_reg_869_pp0_iter20_reg,
        dout => tmp_8_fu_608_p35);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln116_fu_530_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_136 <= add_ln116_fu_536_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_136 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln120_1_reg_1016 <= and_ln120_1_fu_803_p2;
                and_ln120_reg_1012 <= and_ln120_fu_785_p2;
                    ap_predicate_pred1033_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_A) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred1040_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_A) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred1074_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_B) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred1081_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_B) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred1115_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_C) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred1122_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_C) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred1156_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_D) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred1163_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_D) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred1197_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_E) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred1204_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_E) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred1238_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_F) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred1245_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_F) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred619_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_0) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred629_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_0) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred664_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_1) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred671_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_1) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred705_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_2) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred712_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_2) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred746_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_3) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred753_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_3) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred787_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_4) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred794_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_4) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred828_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_5) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred835_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_5) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred869_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_6) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred876_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_6) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred910_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_7) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred917_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_7) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred951_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_8) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred958_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_8) and (ap_const_lv1_1 = and_ln120_reg_1012));
                    ap_predicate_pred992_state46 <= ((ap_const_lv1_0 = and_ln120_reg_1012) and (or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_9) and (ap_const_lv1_1 = and_ln120_1_reg_1016));
                    ap_predicate_pred999_state46 <= ((or_ln120_2_reg_1020 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_9) and (ap_const_lv1_1 = and_ln120_reg_1012));
                col_sums_10_addr_reg_947 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_10_addr_reg_947_pp0_iter21_reg <= col_sums_10_addr_reg_947;
                col_sums_10_addr_reg_947_pp0_iter22_reg <= col_sums_10_addr_reg_947_pp0_iter21_reg;
                col_sums_11_addr_reg_953 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_11_addr_reg_953_pp0_iter21_reg <= col_sums_11_addr_reg_953;
                col_sums_11_addr_reg_953_pp0_iter22_reg <= col_sums_11_addr_reg_953_pp0_iter21_reg;
                col_sums_12_addr_reg_959 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_12_addr_reg_959_pp0_iter21_reg <= col_sums_12_addr_reg_959;
                col_sums_12_addr_reg_959_pp0_iter22_reg <= col_sums_12_addr_reg_959_pp0_iter21_reg;
                col_sums_13_addr_reg_965 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_13_addr_reg_965_pp0_iter21_reg <= col_sums_13_addr_reg_965;
                col_sums_13_addr_reg_965_pp0_iter22_reg <= col_sums_13_addr_reg_965_pp0_iter21_reg;
                col_sums_14_addr_reg_971 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_14_addr_reg_971_pp0_iter21_reg <= col_sums_14_addr_reg_971;
                col_sums_14_addr_reg_971_pp0_iter22_reg <= col_sums_14_addr_reg_971_pp0_iter21_reg;
                col_sums_15_addr_reg_977 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_15_addr_reg_977_pp0_iter21_reg <= col_sums_15_addr_reg_977;
                col_sums_15_addr_reg_977_pp0_iter22_reg <= col_sums_15_addr_reg_977_pp0_iter21_reg;
                col_sums_1_addr_reg_893 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_1_addr_reg_893_pp0_iter21_reg <= col_sums_1_addr_reg_893;
                col_sums_1_addr_reg_893_pp0_iter22_reg <= col_sums_1_addr_reg_893_pp0_iter21_reg;
                col_sums_2_addr_reg_899 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_2_addr_reg_899_pp0_iter21_reg <= col_sums_2_addr_reg_899;
                col_sums_2_addr_reg_899_pp0_iter22_reg <= col_sums_2_addr_reg_899_pp0_iter21_reg;
                col_sums_3_addr_reg_905 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_3_addr_reg_905_pp0_iter21_reg <= col_sums_3_addr_reg_905;
                col_sums_3_addr_reg_905_pp0_iter22_reg <= col_sums_3_addr_reg_905_pp0_iter21_reg;
                col_sums_4_addr_reg_911 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_4_addr_reg_911_pp0_iter21_reg <= col_sums_4_addr_reg_911;
                col_sums_4_addr_reg_911_pp0_iter22_reg <= col_sums_4_addr_reg_911_pp0_iter21_reg;
                col_sums_5_addr_reg_917 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_5_addr_reg_917_pp0_iter21_reg <= col_sums_5_addr_reg_917;
                col_sums_5_addr_reg_917_pp0_iter22_reg <= col_sums_5_addr_reg_917_pp0_iter21_reg;
                col_sums_6_addr_reg_923 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_6_addr_reg_923_pp0_iter21_reg <= col_sums_6_addr_reg_923;
                col_sums_6_addr_reg_923_pp0_iter22_reg <= col_sums_6_addr_reg_923_pp0_iter21_reg;
                col_sums_7_addr_reg_929 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_7_addr_reg_929_pp0_iter21_reg <= col_sums_7_addr_reg_929;
                col_sums_7_addr_reg_929_pp0_iter22_reg <= col_sums_7_addr_reg_929_pp0_iter21_reg;
                col_sums_8_addr_reg_935 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_8_addr_reg_935_pp0_iter21_reg <= col_sums_8_addr_reg_935;
                col_sums_8_addr_reg_935_pp0_iter22_reg <= col_sums_8_addr_reg_935_pp0_iter21_reg;
                col_sums_9_addr_reg_941 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_9_addr_reg_941_pp0_iter21_reg <= col_sums_9_addr_reg_941;
                col_sums_9_addr_reg_941_pp0_iter22_reg <= col_sums_9_addr_reg_941_pp0_iter21_reg;
                col_sums_addr_reg_887 <= zext_ln116_fu_589_p1(2 - 1 downto 0);
                col_sums_addr_reg_887_pp0_iter21_reg <= col_sums_addr_reg_887;
                col_sums_addr_reg_887_pp0_iter22_reg <= col_sums_addr_reg_887_pp0_iter21_reg;
                conv_i582_cast_reg_855 <= conv_i582_cast_fu_518_p1;
                icmp_ln116_reg_860 <= icmp_ln116_fu_530_p2;
                lshr_ln1_reg_877 <= ap_sig_allocacmp_j_3(5 downto 4);
                lshr_ln1_reg_877_pp0_iter10_reg <= lshr_ln1_reg_877_pp0_iter9_reg;
                lshr_ln1_reg_877_pp0_iter11_reg <= lshr_ln1_reg_877_pp0_iter10_reg;
                lshr_ln1_reg_877_pp0_iter12_reg <= lshr_ln1_reg_877_pp0_iter11_reg;
                lshr_ln1_reg_877_pp0_iter13_reg <= lshr_ln1_reg_877_pp0_iter12_reg;
                lshr_ln1_reg_877_pp0_iter14_reg <= lshr_ln1_reg_877_pp0_iter13_reg;
                lshr_ln1_reg_877_pp0_iter15_reg <= lshr_ln1_reg_877_pp0_iter14_reg;
                lshr_ln1_reg_877_pp0_iter16_reg <= lshr_ln1_reg_877_pp0_iter15_reg;
                lshr_ln1_reg_877_pp0_iter17_reg <= lshr_ln1_reg_877_pp0_iter16_reg;
                lshr_ln1_reg_877_pp0_iter18_reg <= lshr_ln1_reg_877_pp0_iter17_reg;
                lshr_ln1_reg_877_pp0_iter19_reg <= lshr_ln1_reg_877_pp0_iter18_reg;
                lshr_ln1_reg_877_pp0_iter1_reg <= lshr_ln1_reg_877;
                lshr_ln1_reg_877_pp0_iter2_reg <= lshr_ln1_reg_877_pp0_iter1_reg;
                lshr_ln1_reg_877_pp0_iter3_reg <= lshr_ln1_reg_877_pp0_iter2_reg;
                lshr_ln1_reg_877_pp0_iter4_reg <= lshr_ln1_reg_877_pp0_iter3_reg;
                lshr_ln1_reg_877_pp0_iter5_reg <= lshr_ln1_reg_877_pp0_iter4_reg;
                lshr_ln1_reg_877_pp0_iter6_reg <= lshr_ln1_reg_877_pp0_iter5_reg;
                lshr_ln1_reg_877_pp0_iter7_reg <= lshr_ln1_reg_877_pp0_iter6_reg;
                lshr_ln1_reg_877_pp0_iter8_reg <= lshr_ln1_reg_877_pp0_iter7_reg;
                lshr_ln1_reg_877_pp0_iter9_reg <= lshr_ln1_reg_877_pp0_iter8_reg;
                or_ln120_2_reg_1020 <= or_ln120_2_fu_809_p2;
                trunc_ln116_reg_869 <= trunc_ln116_fu_557_p1;
                trunc_ln116_reg_869_pp0_iter10_reg <= trunc_ln116_reg_869_pp0_iter9_reg;
                trunc_ln116_reg_869_pp0_iter11_reg <= trunc_ln116_reg_869_pp0_iter10_reg;
                trunc_ln116_reg_869_pp0_iter12_reg <= trunc_ln116_reg_869_pp0_iter11_reg;
                trunc_ln116_reg_869_pp0_iter13_reg <= trunc_ln116_reg_869_pp0_iter12_reg;
                trunc_ln116_reg_869_pp0_iter14_reg <= trunc_ln116_reg_869_pp0_iter13_reg;
                trunc_ln116_reg_869_pp0_iter15_reg <= trunc_ln116_reg_869_pp0_iter14_reg;
                trunc_ln116_reg_869_pp0_iter16_reg <= trunc_ln116_reg_869_pp0_iter15_reg;
                trunc_ln116_reg_869_pp0_iter17_reg <= trunc_ln116_reg_869_pp0_iter16_reg;
                trunc_ln116_reg_869_pp0_iter18_reg <= trunc_ln116_reg_869_pp0_iter17_reg;
                trunc_ln116_reg_869_pp0_iter19_reg <= trunc_ln116_reg_869_pp0_iter18_reg;
                trunc_ln116_reg_869_pp0_iter1_reg <= trunc_ln116_reg_869;
                trunc_ln116_reg_869_pp0_iter20_reg <= trunc_ln116_reg_869_pp0_iter19_reg;
                trunc_ln116_reg_869_pp0_iter21_reg <= trunc_ln116_reg_869_pp0_iter20_reg;
                trunc_ln116_reg_869_pp0_iter2_reg <= trunc_ln116_reg_869_pp0_iter1_reg;
                trunc_ln116_reg_869_pp0_iter3_reg <= trunc_ln116_reg_869_pp0_iter2_reg;
                trunc_ln116_reg_869_pp0_iter4_reg <= trunc_ln116_reg_869_pp0_iter3_reg;
                trunc_ln116_reg_869_pp0_iter5_reg <= trunc_ln116_reg_869_pp0_iter4_reg;
                trunc_ln116_reg_869_pp0_iter6_reg <= trunc_ln116_reg_869_pp0_iter5_reg;
                trunc_ln116_reg_869_pp0_iter7_reg <= trunc_ln116_reg_869_pp0_iter6_reg;
                trunc_ln116_reg_869_pp0_iter8_reg <= trunc_ln116_reg_869_pp0_iter7_reg;
                trunc_ln116_reg_869_pp0_iter9_reg <= trunc_ln116_reg_869_pp0_iter8_reg;
                trunc_ln120_reg_992 <= trunc_ln120_fu_706_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                tmp_8_reg_983 <= tmp_8_fu_608_p35;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to22, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to22 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    A_buf_address0 <= zext_ln120_1_fu_552_p1(10 - 1 downto 0);
    A_buf_ce0 <= A_buf_ce0_local;

    A_buf_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            A_buf_ce0_local <= ap_const_logic_1;
        else 
            A_buf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln116_fu_536_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_3) + unsigned(ap_const_lv7_1));
    add_ln120_1_fu_546_p2 <= std_logic_vector(unsigned(zext_ln110) + unsigned(zext_ln120_fu_542_p1));
    add_ln120_fu_686_p2 <= std_logic_vector(signed(sext_ln120_1_fu_682_p1) + signed(sext_ln120_fu_679_p1));
    and_ln120_1_fu_803_p2 <= (tmp_fu_698_p3 and or_ln120_1_fu_797_p2);
    and_ln120_fu_785_p2 <= (xor_ln120_fu_779_p2 and or_ln120_fu_773_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln116_reg_860)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln116_reg_860 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter21_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to22_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to22 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to22 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_136, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_3 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_3 <= j_fu_136;
        end if; 
    end process;

    col_sums_10_address0 <= col_sums_10_address0_local;

    col_sums_10_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_10_addr_reg_947, col_sums_10_addr_reg_947_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1033_state46, ap_predicate_pred1040_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1040_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1033_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_10_address0_local <= col_sums_10_addr_reg_947_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_10_address0_local <= col_sums_10_addr_reg_947;
        else 
            col_sums_10_address0_local <= "XX";
        end if; 
    end process;

    col_sums_10_address1 <= col_sums_10_address1_local;

    col_sums_10_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_10_addr_reg_947_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_10_address1_local <= col_sums_10_addr_reg_947_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_10_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_10_address1_local <= "XX";
        end if; 
    end process;

    col_sums_10_ce0 <= col_sums_10_ce0_local;

    col_sums_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred1033_state46, ap_predicate_pred1040_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1040_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1033_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_10_ce0_local <= ap_const_logic_1;
        else 
            col_sums_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_10_ce1 <= col_sums_10_ce1_local;

    col_sums_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_10_ce1_local <= ap_const_logic_1;
        else 
            col_sums_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_10_d0 <= col_sums_10_d0_local;

    col_sums_10_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1033_state46, ap_predicate_pred1040_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1040_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_10_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1033_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_10_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_10_d0_local <= ap_const_lv24_0;
        else 
            col_sums_10_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_10_d1 <= trunc_ln120_reg_992;
    col_sums_10_we0 <= col_sums_10_we0_local;

    col_sums_10_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred1033_state46, ap_predicate_pred1040_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1040_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1033_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_10_we0_local <= ap_const_logic_1;
        else 
            col_sums_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_10_we1 <= col_sums_10_we1_local;

    col_sums_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_10_we1_local <= ap_const_logic_1;
        else 
            col_sums_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_11_address0 <= col_sums_11_address0_local;

    col_sums_11_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_11_addr_reg_953, col_sums_11_addr_reg_953_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1074_state46, ap_predicate_pred1081_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1081_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1074_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_11_address0_local <= col_sums_11_addr_reg_953_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_11_address0_local <= col_sums_11_addr_reg_953;
        else 
            col_sums_11_address0_local <= "XX";
        end if; 
    end process;

    col_sums_11_address1 <= col_sums_11_address1_local;

    col_sums_11_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_11_addr_reg_953_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_11_address1_local <= col_sums_11_addr_reg_953_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_11_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_11_address1_local <= "XX";
        end if; 
    end process;

    col_sums_11_ce0 <= col_sums_11_ce0_local;

    col_sums_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred1074_state46, ap_predicate_pred1081_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1081_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1074_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_11_ce0_local <= ap_const_logic_1;
        else 
            col_sums_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_11_ce1 <= col_sums_11_ce1_local;

    col_sums_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_11_ce1_local <= ap_const_logic_1;
        else 
            col_sums_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_11_d0 <= col_sums_11_d0_local;

    col_sums_11_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1074_state46, ap_predicate_pred1081_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1081_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_11_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1074_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_11_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_11_d0_local <= ap_const_lv24_0;
        else 
            col_sums_11_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_11_d1 <= trunc_ln120_reg_992;
    col_sums_11_we0 <= col_sums_11_we0_local;

    col_sums_11_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred1074_state46, ap_predicate_pred1081_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1081_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1074_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_11_we0_local <= ap_const_logic_1;
        else 
            col_sums_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_11_we1 <= col_sums_11_we1_local;

    col_sums_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_11_we1_local <= ap_const_logic_1;
        else 
            col_sums_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_12_address0 <= col_sums_12_address0_local;

    col_sums_12_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_12_addr_reg_959, col_sums_12_addr_reg_959_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1115_state46, ap_predicate_pred1122_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1122_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1115_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_12_address0_local <= col_sums_12_addr_reg_959_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_12_address0_local <= col_sums_12_addr_reg_959;
        else 
            col_sums_12_address0_local <= "XX";
        end if; 
    end process;

    col_sums_12_address1 <= col_sums_12_address1_local;

    col_sums_12_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_12_addr_reg_959_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_12_address1_local <= col_sums_12_addr_reg_959_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_12_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_12_address1_local <= "XX";
        end if; 
    end process;

    col_sums_12_ce0 <= col_sums_12_ce0_local;

    col_sums_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred1115_state46, ap_predicate_pred1122_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1122_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1115_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_12_ce0_local <= ap_const_logic_1;
        else 
            col_sums_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_12_ce1 <= col_sums_12_ce1_local;

    col_sums_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_12_ce1_local <= ap_const_logic_1;
        else 
            col_sums_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_12_d0 <= col_sums_12_d0_local;

    col_sums_12_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1115_state46, ap_predicate_pred1122_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1122_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_12_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1115_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_12_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_12_d0_local <= ap_const_lv24_0;
        else 
            col_sums_12_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_12_d1 <= trunc_ln120_reg_992;
    col_sums_12_we0 <= col_sums_12_we0_local;

    col_sums_12_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred1115_state46, ap_predicate_pred1122_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1122_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1115_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_12_we0_local <= ap_const_logic_1;
        else 
            col_sums_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_12_we1 <= col_sums_12_we1_local;

    col_sums_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_12_we1_local <= ap_const_logic_1;
        else 
            col_sums_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_13_address0 <= col_sums_13_address0_local;

    col_sums_13_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_13_addr_reg_965, col_sums_13_addr_reg_965_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1156_state46, ap_predicate_pred1163_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1163_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1156_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_13_address0_local <= col_sums_13_addr_reg_965_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_13_address0_local <= col_sums_13_addr_reg_965;
        else 
            col_sums_13_address0_local <= "XX";
        end if; 
    end process;

    col_sums_13_address1 <= col_sums_13_address1_local;

    col_sums_13_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_13_addr_reg_965_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_13_address1_local <= col_sums_13_addr_reg_965_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_13_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_13_address1_local <= "XX";
        end if; 
    end process;

    col_sums_13_ce0 <= col_sums_13_ce0_local;

    col_sums_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred1156_state46, ap_predicate_pred1163_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1163_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1156_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_13_ce0_local <= ap_const_logic_1;
        else 
            col_sums_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_13_ce1 <= col_sums_13_ce1_local;

    col_sums_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_13_ce1_local <= ap_const_logic_1;
        else 
            col_sums_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_13_d0 <= col_sums_13_d0_local;

    col_sums_13_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1156_state46, ap_predicate_pred1163_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1163_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_13_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1156_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_13_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_13_d0_local <= ap_const_lv24_0;
        else 
            col_sums_13_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_13_d1 <= trunc_ln120_reg_992;
    col_sums_13_we0 <= col_sums_13_we0_local;

    col_sums_13_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred1156_state46, ap_predicate_pred1163_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1163_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1156_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_13_we0_local <= ap_const_logic_1;
        else 
            col_sums_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_13_we1 <= col_sums_13_we1_local;

    col_sums_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_13_we1_local <= ap_const_logic_1;
        else 
            col_sums_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_14_address0 <= col_sums_14_address0_local;

    col_sums_14_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_14_addr_reg_971, col_sums_14_addr_reg_971_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1197_state46, ap_predicate_pred1204_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1204_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1197_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_14_address0_local <= col_sums_14_addr_reg_971_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_14_address0_local <= col_sums_14_addr_reg_971;
        else 
            col_sums_14_address0_local <= "XX";
        end if; 
    end process;

    col_sums_14_address1 <= col_sums_14_address1_local;

    col_sums_14_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_14_addr_reg_971_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_14_address1_local <= col_sums_14_addr_reg_971_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_14_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_14_address1_local <= "XX";
        end if; 
    end process;

    col_sums_14_ce0 <= col_sums_14_ce0_local;

    col_sums_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred1197_state46, ap_predicate_pred1204_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1204_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1197_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_14_ce0_local <= ap_const_logic_1;
        else 
            col_sums_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_14_ce1 <= col_sums_14_ce1_local;

    col_sums_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_14_ce1_local <= ap_const_logic_1;
        else 
            col_sums_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_14_d0 <= col_sums_14_d0_local;

    col_sums_14_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1197_state46, ap_predicate_pred1204_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1204_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_14_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1197_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_14_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_14_d0_local <= ap_const_lv24_0;
        else 
            col_sums_14_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_14_d1 <= trunc_ln120_reg_992;
    col_sums_14_we0 <= col_sums_14_we0_local;

    col_sums_14_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred1197_state46, ap_predicate_pred1204_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1204_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1197_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_14_we0_local <= ap_const_logic_1;
        else 
            col_sums_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_14_we1 <= col_sums_14_we1_local;

    col_sums_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_14_we1_local <= ap_const_logic_1;
        else 
            col_sums_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_15_address0 <= col_sums_15_address0_local;

    col_sums_15_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_15_addr_reg_977, col_sums_15_addr_reg_977_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1238_state46, ap_predicate_pred1245_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1245_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1238_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_15_address0_local <= col_sums_15_addr_reg_977_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_15_address0_local <= col_sums_15_addr_reg_977;
        else 
            col_sums_15_address0_local <= "XX";
        end if; 
    end process;

    col_sums_15_address1 <= col_sums_15_address1_local;

    col_sums_15_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_15_addr_reg_977_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_15_address1_local <= col_sums_15_addr_reg_977_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_15_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_15_address1_local <= "XX";
        end if; 
    end process;

    col_sums_15_ce0 <= col_sums_15_ce0_local;

    col_sums_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred1238_state46, ap_predicate_pred1245_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1245_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1238_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_15_ce0_local <= ap_const_logic_1;
        else 
            col_sums_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_15_ce1 <= col_sums_15_ce1_local;

    col_sums_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_15_ce1_local <= ap_const_logic_1;
        else 
            col_sums_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_15_d0 <= col_sums_15_d0_local;

    col_sums_15_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred1238_state46, ap_predicate_pred1245_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1245_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_15_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1238_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_15_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_15_d0_local <= ap_const_lv24_0;
        else 
            col_sums_15_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_15_d1 <= trunc_ln120_reg_992;
    col_sums_15_we0 <= col_sums_15_we0_local;

    col_sums_15_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred1238_state46, ap_predicate_pred1245_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1245_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1238_state46 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_15_we0_local <= ap_const_logic_1;
        else 
            col_sums_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_15_we1 <= col_sums_15_we1_local;

    col_sums_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_15_we1_local <= ap_const_logic_1;
        else 
            col_sums_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_1_address0 <= col_sums_1_address0_local;

    col_sums_1_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_1_addr_reg_893, col_sums_1_addr_reg_893_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred664_state46, ap_predicate_pred671_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred671_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred664_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_1_address0_local <= col_sums_1_addr_reg_893_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_1_address0_local <= col_sums_1_addr_reg_893;
        else 
            col_sums_1_address0_local <= "XX";
        end if; 
    end process;

    col_sums_1_address1 <= col_sums_1_address1_local;

    col_sums_1_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_1_addr_reg_893_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_1_address1_local <= col_sums_1_addr_reg_893_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_1_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_1_address1_local <= "XX";
        end if; 
    end process;

    col_sums_1_ce0 <= col_sums_1_ce0_local;

    col_sums_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred664_state46, ap_predicate_pred671_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred671_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred664_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_1_ce0_local <= ap_const_logic_1;
        else 
            col_sums_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_1_ce1 <= col_sums_1_ce1_local;

    col_sums_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_1_ce1_local <= ap_const_logic_1;
        else 
            col_sums_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_1_d0 <= col_sums_1_d0_local;

    col_sums_1_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred664_state46, ap_predicate_pred671_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred671_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_1_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred664_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_1_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_1_d0_local <= ap_const_lv24_0;
        else 
            col_sums_1_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_1_d1 <= trunc_ln120_reg_992;
    col_sums_1_we0 <= col_sums_1_we0_local;

    col_sums_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred664_state46, ap_predicate_pred671_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred671_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred664_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_1_we0_local <= ap_const_logic_1;
        else 
            col_sums_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_1_we1 <= col_sums_1_we1_local;

    col_sums_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_1_we1_local <= ap_const_logic_1;
        else 
            col_sums_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_2_address0 <= col_sums_2_address0_local;

    col_sums_2_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_2_addr_reg_899, col_sums_2_addr_reg_899_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred705_state46, ap_predicate_pred712_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred712_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred705_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_2_address0_local <= col_sums_2_addr_reg_899_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_2_address0_local <= col_sums_2_addr_reg_899;
        else 
            col_sums_2_address0_local <= "XX";
        end if; 
    end process;

    col_sums_2_address1 <= col_sums_2_address1_local;

    col_sums_2_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_2_addr_reg_899_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_2_address1_local <= col_sums_2_addr_reg_899_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_2_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_2_address1_local <= "XX";
        end if; 
    end process;

    col_sums_2_ce0 <= col_sums_2_ce0_local;

    col_sums_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred705_state46, ap_predicate_pred712_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred712_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred705_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_2_ce0_local <= ap_const_logic_1;
        else 
            col_sums_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_2_ce1 <= col_sums_2_ce1_local;

    col_sums_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_2_ce1_local <= ap_const_logic_1;
        else 
            col_sums_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_2_d0 <= col_sums_2_d0_local;

    col_sums_2_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred705_state46, ap_predicate_pred712_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred712_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_2_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred705_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_2_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_2_d0_local <= ap_const_lv24_0;
        else 
            col_sums_2_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_2_d1 <= trunc_ln120_reg_992;
    col_sums_2_we0 <= col_sums_2_we0_local;

    col_sums_2_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred705_state46, ap_predicate_pred712_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred712_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred705_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_2_we0_local <= ap_const_logic_1;
        else 
            col_sums_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_2_we1 <= col_sums_2_we1_local;

    col_sums_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_2_we1_local <= ap_const_logic_1;
        else 
            col_sums_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_3_address0 <= col_sums_3_address0_local;

    col_sums_3_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_3_addr_reg_905, col_sums_3_addr_reg_905_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred746_state46, ap_predicate_pred753_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred753_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred746_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_3_address0_local <= col_sums_3_addr_reg_905_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_3_address0_local <= col_sums_3_addr_reg_905;
        else 
            col_sums_3_address0_local <= "XX";
        end if; 
    end process;

    col_sums_3_address1 <= col_sums_3_address1_local;

    col_sums_3_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_3_addr_reg_905_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_3_address1_local <= col_sums_3_addr_reg_905_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_3_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_3_address1_local <= "XX";
        end if; 
    end process;

    col_sums_3_ce0 <= col_sums_3_ce0_local;

    col_sums_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred746_state46, ap_predicate_pred753_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred753_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred746_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_3_ce0_local <= ap_const_logic_1;
        else 
            col_sums_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_3_ce1 <= col_sums_3_ce1_local;

    col_sums_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_3_ce1_local <= ap_const_logic_1;
        else 
            col_sums_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_3_d0 <= col_sums_3_d0_local;

    col_sums_3_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred746_state46, ap_predicate_pred753_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred753_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_3_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred746_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_3_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_3_d0_local <= ap_const_lv24_0;
        else 
            col_sums_3_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_3_d1 <= trunc_ln120_reg_992;
    col_sums_3_we0 <= col_sums_3_we0_local;

    col_sums_3_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred746_state46, ap_predicate_pred753_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred753_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred746_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_3_we0_local <= ap_const_logic_1;
        else 
            col_sums_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_3_we1 <= col_sums_3_we1_local;

    col_sums_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_3_we1_local <= ap_const_logic_1;
        else 
            col_sums_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_4_address0 <= col_sums_4_address0_local;

    col_sums_4_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_4_addr_reg_911, col_sums_4_addr_reg_911_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred787_state46, ap_predicate_pred794_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred794_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred787_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_4_address0_local <= col_sums_4_addr_reg_911_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_4_address0_local <= col_sums_4_addr_reg_911;
        else 
            col_sums_4_address0_local <= "XX";
        end if; 
    end process;

    col_sums_4_address1 <= col_sums_4_address1_local;

    col_sums_4_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_4_addr_reg_911_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_4_address1_local <= col_sums_4_addr_reg_911_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_4_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_4_address1_local <= "XX";
        end if; 
    end process;

    col_sums_4_ce0 <= col_sums_4_ce0_local;

    col_sums_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred787_state46, ap_predicate_pred794_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred794_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred787_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_4_ce0_local <= ap_const_logic_1;
        else 
            col_sums_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_4_ce1 <= col_sums_4_ce1_local;

    col_sums_4_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_4_ce1_local <= ap_const_logic_1;
        else 
            col_sums_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_4_d0 <= col_sums_4_d0_local;

    col_sums_4_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred787_state46, ap_predicate_pred794_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred794_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_4_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred787_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_4_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_4_d0_local <= ap_const_lv24_0;
        else 
            col_sums_4_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_4_d1 <= trunc_ln120_reg_992;
    col_sums_4_we0 <= col_sums_4_we0_local;

    col_sums_4_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred787_state46, ap_predicate_pred794_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred794_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred787_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_4_we0_local <= ap_const_logic_1;
        else 
            col_sums_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_4_we1 <= col_sums_4_we1_local;

    col_sums_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_4_we1_local <= ap_const_logic_1;
        else 
            col_sums_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_5_address0 <= col_sums_5_address0_local;

    col_sums_5_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_5_addr_reg_917, col_sums_5_addr_reg_917_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred828_state46, ap_predicate_pred835_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred835_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred828_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_5_address0_local <= col_sums_5_addr_reg_917_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_5_address0_local <= col_sums_5_addr_reg_917;
        else 
            col_sums_5_address0_local <= "XX";
        end if; 
    end process;

    col_sums_5_address1 <= col_sums_5_address1_local;

    col_sums_5_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_5_addr_reg_917_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_5_address1_local <= col_sums_5_addr_reg_917_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_5_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_5_address1_local <= "XX";
        end if; 
    end process;

    col_sums_5_ce0 <= col_sums_5_ce0_local;

    col_sums_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred828_state46, ap_predicate_pred835_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred835_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred828_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_5_ce0_local <= ap_const_logic_1;
        else 
            col_sums_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_5_ce1 <= col_sums_5_ce1_local;

    col_sums_5_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_5_ce1_local <= ap_const_logic_1;
        else 
            col_sums_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_5_d0 <= col_sums_5_d0_local;

    col_sums_5_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred828_state46, ap_predicate_pred835_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred835_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_5_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred828_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_5_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_5_d0_local <= ap_const_lv24_0;
        else 
            col_sums_5_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_5_d1 <= trunc_ln120_reg_992;
    col_sums_5_we0 <= col_sums_5_we0_local;

    col_sums_5_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred828_state46, ap_predicate_pred835_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred835_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred828_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_5_we0_local <= ap_const_logic_1;
        else 
            col_sums_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_5_we1 <= col_sums_5_we1_local;

    col_sums_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_5_we1_local <= ap_const_logic_1;
        else 
            col_sums_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_6_address0 <= col_sums_6_address0_local;

    col_sums_6_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_6_addr_reg_923, col_sums_6_addr_reg_923_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred869_state46, ap_predicate_pred876_state46)
    begin
        if ((((ap_predicate_pred876_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_predicate_pred869_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_6_address0_local <= col_sums_6_addr_reg_923_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_6_address0_local <= col_sums_6_addr_reg_923;
        else 
            col_sums_6_address0_local <= "XX";
        end if; 
    end process;

    col_sums_6_address1 <= col_sums_6_address1_local;

    col_sums_6_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_6_addr_reg_923_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_6_address1_local <= col_sums_6_addr_reg_923_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_6_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_6_address1_local <= "XX";
        end if; 
    end process;

    col_sums_6_ce0 <= col_sums_6_ce0_local;

    col_sums_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred869_state46, ap_predicate_pred876_state46)
    begin
        if ((((ap_predicate_pred876_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_pred869_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_6_ce0_local <= ap_const_logic_1;
        else 
            col_sums_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_6_ce1 <= col_sums_6_ce1_local;

    col_sums_6_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_6_ce1_local <= ap_const_logic_1;
        else 
            col_sums_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_6_d0 <= col_sums_6_d0_local;

    col_sums_6_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred869_state46, ap_predicate_pred876_state46)
    begin
        if (((ap_predicate_pred876_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_6_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_predicate_pred869_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_6_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_6_d0_local <= ap_const_lv24_0;
        else 
            col_sums_6_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_6_d1 <= trunc_ln120_reg_992;
    col_sums_6_we0 <= col_sums_6_we0_local;

    col_sums_6_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred869_state46, ap_predicate_pred876_state46)
    begin
        if ((((ap_predicate_pred876_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_pred869_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_6_we0_local <= ap_const_logic_1;
        else 
            col_sums_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_6_we1 <= col_sums_6_we1_local;

    col_sums_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_6_we1_local <= ap_const_logic_1;
        else 
            col_sums_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_7_address0 <= col_sums_7_address0_local;

    col_sums_7_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_7_addr_reg_929, col_sums_7_addr_reg_929_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred910_state46, ap_predicate_pred917_state46)
    begin
        if ((((ap_predicate_pred917_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_predicate_pred910_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_7_address0_local <= col_sums_7_addr_reg_929_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_7_address0_local <= col_sums_7_addr_reg_929;
        else 
            col_sums_7_address0_local <= "XX";
        end if; 
    end process;

    col_sums_7_address1 <= col_sums_7_address1_local;

    col_sums_7_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_7_addr_reg_929_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_7_address1_local <= col_sums_7_addr_reg_929_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_7_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_7_address1_local <= "XX";
        end if; 
    end process;

    col_sums_7_ce0 <= col_sums_7_ce0_local;

    col_sums_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred910_state46, ap_predicate_pred917_state46)
    begin
        if ((((ap_predicate_pred917_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_pred910_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_7_ce0_local <= ap_const_logic_1;
        else 
            col_sums_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_7_ce1 <= col_sums_7_ce1_local;

    col_sums_7_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_7_ce1_local <= ap_const_logic_1;
        else 
            col_sums_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_7_d0 <= col_sums_7_d0_local;

    col_sums_7_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred910_state46, ap_predicate_pred917_state46)
    begin
        if (((ap_predicate_pred917_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_7_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_predicate_pred910_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_7_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_7_d0_local <= ap_const_lv24_0;
        else 
            col_sums_7_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_7_d1 <= trunc_ln120_reg_992;
    col_sums_7_we0 <= col_sums_7_we0_local;

    col_sums_7_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred910_state46, ap_predicate_pred917_state46)
    begin
        if ((((ap_predicate_pred917_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_pred910_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_7_we0_local <= ap_const_logic_1;
        else 
            col_sums_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_7_we1 <= col_sums_7_we1_local;

    col_sums_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_7_we1_local <= ap_const_logic_1;
        else 
            col_sums_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_8_address0 <= col_sums_8_address0_local;

    col_sums_8_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_8_addr_reg_935, col_sums_8_addr_reg_935_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred951_state46, ap_predicate_pred958_state46)
    begin
        if ((((ap_predicate_pred958_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_predicate_pred951_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_8_address0_local <= col_sums_8_addr_reg_935_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_8_address0_local <= col_sums_8_addr_reg_935;
        else 
            col_sums_8_address0_local <= "XX";
        end if; 
    end process;

    col_sums_8_address1 <= col_sums_8_address1_local;

    col_sums_8_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_8_addr_reg_935_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_8_address1_local <= col_sums_8_addr_reg_935_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_8_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_8_address1_local <= "XX";
        end if; 
    end process;

    col_sums_8_ce0 <= col_sums_8_ce0_local;

    col_sums_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred951_state46, ap_predicate_pred958_state46)
    begin
        if ((((ap_predicate_pred958_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_pred951_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_8_ce0_local <= ap_const_logic_1;
        else 
            col_sums_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_8_ce1 <= col_sums_8_ce1_local;

    col_sums_8_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_8_ce1_local <= ap_const_logic_1;
        else 
            col_sums_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_8_d0 <= col_sums_8_d0_local;

    col_sums_8_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred951_state46, ap_predicate_pred958_state46)
    begin
        if (((ap_predicate_pred958_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_8_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_predicate_pred951_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_8_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_8_d0_local <= ap_const_lv24_0;
        else 
            col_sums_8_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_8_d1 <= trunc_ln120_reg_992;
    col_sums_8_we0 <= col_sums_8_we0_local;

    col_sums_8_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred951_state46, ap_predicate_pred958_state46)
    begin
        if ((((ap_predicate_pred958_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_pred951_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_8_we0_local <= ap_const_logic_1;
        else 
            col_sums_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_8_we1 <= col_sums_8_we1_local;

    col_sums_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_8_we1_local <= ap_const_logic_1;
        else 
            col_sums_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_9_address0 <= col_sums_9_address0_local;

    col_sums_9_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_9_addr_reg_941, col_sums_9_addr_reg_941_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred992_state46, ap_predicate_pred999_state46)
    begin
        if ((((ap_predicate_pred992_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_pred999_state46 = ap_const_boolean_1)))) then 
            col_sums_9_address0_local <= col_sums_9_addr_reg_941_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_9_address0_local <= col_sums_9_addr_reg_941;
        else 
            col_sums_9_address0_local <= "XX";
        end if; 
    end process;

    col_sums_9_address1 <= col_sums_9_address1_local;

    col_sums_9_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_9_addr_reg_941_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_9_address1_local <= col_sums_9_addr_reg_941_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_9_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_9_address1_local <= "XX";
        end if; 
    end process;

    col_sums_9_ce0 <= col_sums_9_ce0_local;

    col_sums_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred992_state46, ap_predicate_pred999_state46)
    begin
        if ((((ap_predicate_pred992_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_pred999_state46 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_9_ce0_local <= ap_const_logic_1;
        else 
            col_sums_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_9_ce1 <= col_sums_9_ce1_local;

    col_sums_9_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_9_ce1_local <= ap_const_logic_1;
        else 
            col_sums_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_9_d0 <= col_sums_9_d0_local;

    col_sums_9_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred992_state46, ap_predicate_pred999_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_pred999_state46 = ap_const_boolean_1))) then 
            col_sums_9_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_predicate_pred992_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_9_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_9_d0_local <= ap_const_lv24_0;
        else 
            col_sums_9_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_9_d1 <= trunc_ln120_reg_992;
    col_sums_9_we0 <= col_sums_9_we0_local;

    col_sums_9_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred992_state46, ap_predicate_pred999_state46)
    begin
        if ((((ap_predicate_pred992_state46 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_pred999_state46 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_9_we0_local <= ap_const_logic_1;
        else 
            col_sums_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_9_we1 <= col_sums_9_we1_local;

    col_sums_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_9_we1_local <= ap_const_logic_1;
        else 
            col_sums_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_address0 <= col_sums_address0_local;

    col_sums_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, col_sums_addr_reg_887, col_sums_addr_reg_887_pp0_iter22_reg, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred619_state46, ap_predicate_pred629_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred629_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred619_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            col_sums_address0_local <= col_sums_addr_reg_887_pp0_iter22_reg;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_address0_local <= col_sums_addr_reg_887;
        else 
            col_sums_address0_local <= "XX";
        end if; 
    end process;

    col_sums_address1 <= col_sums_address1_local;

    col_sums_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, col_sums_addr_reg_887_pp0_iter21_reg, ap_block_pp0_stage0, zext_ln116_fu_589_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_address1_local <= col_sums_addr_reg_887_pp0_iter21_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_address1_local <= zext_ln116_fu_589_p1(2 - 1 downto 0);
        else 
            col_sums_address1_local <= "XX";
        end if; 
    end process;

    col_sums_ce0 <= col_sums_ce0_local;

    col_sums_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_pred619_state46, ap_predicate_pred629_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred629_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred619_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_ce0_local <= ap_const_logic_1;
        else 
            col_sums_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_ce1 <= col_sums_ce1_local;

    col_sums_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_ce1_local <= ap_const_logic_1;
        else 
            col_sums_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_d0 <= col_sums_d0_local;

    col_sums_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_predicate_pred619_state46, ap_predicate_pred629_state46)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred629_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_d0_local <= ap_const_lv24_7FFFFF;
        elsif (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred619_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            col_sums_d0_local <= ap_const_lv24_800000;
        elsif (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            col_sums_d0_local <= ap_const_lv24_0;
        else 
            col_sums_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    col_sums_d1 <= trunc_ln120_reg_992;
    col_sums_we0 <= col_sums_we0_local;

    col_sums_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, trunc_ln116_reg_869_pp0_iter20_reg, ap_block_pp0_stage1_11001, icmp_ln120_fu_692_p2, ap_predicate_pred619_state46, ap_predicate_pred629_state46)
    begin
        if ((((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred629_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_predicate_pred619_state46 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (icmp_ln120_fu_692_p2 = ap_const_lv1_1) and (trunc_ln116_reg_869_pp0_iter20_reg = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            col_sums_we0_local <= ap_const_logic_1;
        else 
            col_sums_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_we1 <= col_sums_we1_local;

    col_sums_we1_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_CS_fsm_pp0_stage1, trunc_ln116_reg_869_pp0_iter21_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (trunc_ln116_reg_869_pp0_iter21_reg = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            col_sums_we1_local <= ap_const_logic_1;
        else 
            col_sums_we1_local <= ap_const_logic_0;
        end if; 
    end process;

        conv_i582_cast_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i582),38));

    grp_fu_584_p0 <= (A_buf_q0 & ap_const_lv14_0);
    grp_fu_584_p1 <= conv_i582_cast_reg_855(24 - 1 downto 0);
    icmp_ln116_fu_530_p2 <= "1" when (ap_sig_allocacmp_j_3 = ap_const_lv7_40) else "0";
    icmp_ln120_3_fu_761_p2 <= "0" when (tmp_s_fu_751_p4 = ap_const_lv15_7FFF) else "1";
    icmp_ln120_4_fu_767_p2 <= "0" when (tmp_s_fu_751_p4 = ap_const_lv15_0) else "1";
    icmp_ln120_fu_692_p2 <= "1" when (add_ln120_fu_686_p2 = ap_const_lv39_0) else "0";
    or_ln120_1_fu_797_p2 <= (xor_ln120_1_fu_791_p2 or icmp_ln120_3_fu_761_p2);
    or_ln120_2_fu_809_p2 <= (and_ln120_fu_785_p2 or and_ln120_1_fu_803_p2);
    or_ln120_fu_773_p2 <= (tmp_14_fu_743_p3 or icmp_ln120_4_fu_767_p2);
        sext_ln120_1_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_584_p2),39));

        sext_ln120_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_8_reg_983),39));

    tmp_14_fu_743_p3 <= add_ln120_fu_686_p2(23 downto 23);
    tmp_8_fu_608_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_fu_698_p3 <= add_ln120_fu_686_p2(38 downto 38);
    tmp_s_fu_751_p4 <= add_ln120_fu_686_p2(38 downto 24);
    trunc_ln116_fu_557_p1 <= ap_sig_allocacmp_j_3(4 - 1 downto 0);
    trunc_ln120_fu_706_p1 <= add_ln120_fu_686_p2(24 - 1 downto 0);
    xor_ln120_1_fu_791_p2 <= (tmp_14_fu_743_p3 xor ap_const_lv1_1);
    xor_ln120_fu_779_p2 <= (tmp_fu_698_p3 xor ap_const_lv1_1);
    zext_ln116_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_877_pp0_iter19_reg),64));
    zext_ln120_1_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln120_1_fu_546_p2),64));
    zext_ln120_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_3),10));
end behav;
