// Seed: 3644846939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  logic [7:0][1  ==  1 : 1] id_9, id_10;
  logic [7:0] id_11;
  parameter time id_12 = -1'b0;
  assign id_10[-1'b0] = -1;
  assign id_7.id_5 = id_11;
  assign id_11[-1] = id_12 == id_3;
  specify
    (id_13 => id_14) = 1;
    (id_15 *> id_16) = 1;
  endspecify
endmodule
module module_1;
  logic [7:0] id_1;
  ;
  parameter id_2 = !1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3
  );
  supply0 id_4 = 1;
  wire id_5;
endmodule
