#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Mar 16 00:13:32 2016
# Process ID: 22094
# Current directory: /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/design_1_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-22094-mike-HP-Z600-Workstation/dcp/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-22094-mike-HP-Z600-Workstation/dcp/design_1_wrapper_board.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-22094-mike-HP-Z600-Workstation/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1610.906 ; gain = 450.523 ; free physical = 5235 ; free virtual = 19537
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-22094-mike-HP-Z600-Workstation/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-22094-mike-HP-Z600-Workstation/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/.Xil/Vivado-22094-mike-HP-Z600-Workstation/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1610.906 ; gain = 0.000 ; free physical = 5234 ; free virtual = 19536
Restored from archive | CPU: 0.010000 secs | Memory: 0.011642 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1610.906 ; gain = 0.000 ; free physical = 5234 ; free virtual = 19536
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1611.906 ; gain = 705.348 ; free physical = 5235 ; free virtual = 19536
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1689.941 ; gain = 69.031 ; free physical = 5229 ; free virtual = 19530
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1716.090 ; gain = 0.000 ; free physical = 5174 ; free virtual = 19495
Phase 1 Generate And Synthesize Debug Cores | Checksum: 998f072c

Time (s): cpu = 00:04:02 ; elapsed = 00:04:03 . Memory (MB): peak = 1716.090 ; gain = 26.148 ; free physical = 5174 ; free virtual = 19495
Implement Debug Cores | Checksum: 56ab40ac
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 100beb33e

Time (s): cpu = 00:04:03 ; elapsed = 00:04:03 . Memory (MB): peak = 1750.102 ; gain = 60.160 ; free physical = 5176 ; free virtual = 19497

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 116 cells.
Phase 3 Constant Propagation | Checksum: f22ff752

Time (s): cpu = 00:04:03 ; elapsed = 00:04:04 . Memory (MB): peak = 1750.102 ; gain = 60.160 ; free physical = 5175 ; free virtual = 19495

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 194 unconnected nets.
INFO: [Opt 31-120] Instance design_1_i/blk_mem_gen_0 (design_1_blk_mem_gen_0_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 114 unconnected cells.
Phase 4 Sweep | Checksum: 13064fc13

Time (s): cpu = 00:04:03 ; elapsed = 00:04:04 . Memory (MB): peak = 1750.102 ; gain = 60.160 ; free physical = 5172 ; free virtual = 19497

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1750.102 ; gain = 0.000 ; free physical = 5172 ; free virtual = 19497
Ending Logic Optimization Task | Checksum: 13064fc13

Time (s): cpu = 00:04:03 ; elapsed = 00:04:04 . Memory (MB): peak = 1750.102 ; gain = 60.160 ; free physical = 5172 ; free virtual = 19497

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 13064fc13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5063 ; free virtual = 19389
Ending Power Optimization Task | Checksum: 13064fc13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2061.203 ; gain = 311.102 ; free physical = 5063 ; free virtual = 19389
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:05 ; elapsed = 00:04:05 . Memory (MB): peak = 2061.203 ; gain = 449.297 ; free physical = 5063 ; free virtual = 19389
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5062 ; free virtual = 19388
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5065 ; free virtual = 19386
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5065 ; free virtual = 19386

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 0398003e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5065 ; free virtual = 19386
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 0398003e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5064 ; free virtual = 19386

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 0398003e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5065 ; free virtual = 19386

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 1b4dd22d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5065 ; free virtual = 19386
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a2a05ab8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5064 ; free virtual = 19386

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: fde0ce89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5065 ; free virtual = 19386
Phase 1.2.1 Place Init Design | Checksum: 151ecdae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5064 ; free virtual = 19386
Phase 1.2 Build Placer Netlist Model | Checksum: 151ecdae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5064 ; free virtual = 19386

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 151ecdae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5064 ; free virtual = 19386
Phase 1.3 Constrain Clocks/Macros | Checksum: 151ecdae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5064 ; free virtual = 19386
Phase 1 Placer Initialization | Checksum: 151ecdae6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2061.203 ; gain = 0.000 ; free physical = 5064 ; free virtual = 19386

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17edac9b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5058 ; free virtual = 19380

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17edac9b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5058 ; free virtual = 19380

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e994d2e2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e5c0acc8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e5c0acc8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19b733d0a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19380

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 19b733d0a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19380

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 18b77683f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5060 ; free virtual = 19381
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 18b77683f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5060 ; free virtual = 19381

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18b77683f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5060 ; free virtual = 19381

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18b77683f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5060 ; free virtual = 19381
Phase 3.7 Small Shape Detail Placement | Checksum: 18b77683f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5060 ; free virtual = 19381

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15d9ed7d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5060 ; free virtual = 19381
Phase 3 Detail Placement | Checksum: 15d9ed7d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5060 ; free virtual = 19381

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: d79d111f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5060 ; free virtual = 19381

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: d79d111f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: d79d111f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 16fe46b5a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 16fe46b5a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 16fe46b5a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=24.181. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: e6a3293f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
Phase 4.1.3 Post Placement Optimization | Checksum: e6a3293f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
Phase 4.1 Post Commit Optimization | Checksum: e6a3293f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: e6a3293f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: e6a3293f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: e6a3293f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
Phase 4.4 Placer Reporting | Checksum: e6a3293f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: ad1bb098

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ad1bb098

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
Ending Placer Task | Checksum: 8ab2a6db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.227 ; gain = 6.023 ; free physical = 5059 ; free virtual = 19381
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 5056 ; free virtual = 19382
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 5059 ; free virtual = 19382
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 5058 ; free virtual = 19381
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 5058 ; free virtual = 19381
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 418b9d2d ConstDB: 0 ShapeSum: 492709ae RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: be318bf2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 5030 ; free virtual = 19353

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: be318bf2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 5030 ; free virtual = 19353

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: be318bf2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 5003 ; free virtual = 19326
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24f134968

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4991 ; free virtual = 19319
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.291 | TNS=0.000  | WHS=-0.353 | THS=-291.754|

Phase 2 Router Initialization | Checksum: 248c9507b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4991 ; free virtual = 19319

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14101bfbd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19306

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 270f61b90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.055 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bca4a035

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 16a61cbbf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.055 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1864552f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19306
Phase 4 Rip-up And Reroute | Checksum: 1864552f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19306

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15eefa471

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.170 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15eefa471

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19306

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15eefa471

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19306
Phase 5 Delay and Skew Optimization | Checksum: 15eefa471

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19306

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1eb1edfd5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.170 | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 228503387

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.905405 %
  Global Horizontal Routing Utilization  = 1.25643 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ffb6cb51

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ffb6cb51

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1477e4ba4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=24.170 | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1477e4ba4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4983 ; free virtual = 19307
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2067.227 ; gain = 0.000 ; free physical = 4978 ; free virtual = 19306
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 00:18:23 2016...
