From cf851fd3cb0da18f052a343f819277cb7abfbeb8 Mon Sep 17 00:00:00 2001
From: Wig Cheng <wig.cheng@technexion.com>
Date: Mon, 22 Nov 2021 18:29:10 +0800
Subject: [PATCH 09/18] arm64: dts: imx8mp-evk: add tevi-ov5640 with csi1
 support

---
 .../freescale/imx8mp-evk-tevi-ov5640-csi1.dts | 85 +++++++++++++++++++
 1 file changed, 85 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-evk-tevi-ov5640-csi1.dts

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-tevi-ov5640-csi1.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-tevi-ov5640-csi1.dts
new file mode 100644
index 000000000000..34e17b267c63
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-tevi-ov5640-csi1.dts
@@ -0,0 +1,85 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 Technexion Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "imx8mp-evk.dts"
+
+&i2c2 {
+	/delete-node/ ov5640_mipi@3c;
+
+	ov5640_otp_0: eeprom@54 {
+		compatible = "atmel,24c64";
+		reg = <0x54>;
+		//read-only;
+	};
+
+	tevi_ov5640_mipi@3c {
+		compatible = "ovti,ov5640";
+		reg = <0x3c>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0>;
+		powerdown-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		nvmem = <&ov5640_otp_0>;
+		nvmem-names = "calib-data";
+		status = "okay";
+
+		port {
+			ov5640_mipi_0_ep: endpoint {
+				remote-endpoint = <&mipi_csi0_ep>;
+				data-lanes = <1 2>;
+				clock-lanes = <0>;
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	port@0 {
+		reg = <0>;
+		mipi_csi0_ep: endpoint {
+			remote-endpoint = <&ov5640_mipi_0_ep>;
+			data-lanes = <2>;
+			csis-hs-settle = <13>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+		};
+	};
+};
+
+&isi_1 {
+	status = "okay";
+};
+
+
+&iomuxc {
+	pinctrl_csi0_pwn: csi0_pwn_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05	0x19
+		>;
+	};
+};
-- 
2.25.1

