<profile>

<section name = "Vitis HLS Report for 'read_inputs_ap_uint_256_ap_int_8_32u_s'" level="0">
<item name = "Date">Sun Jun  9 11:14:03 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Concat_HLS.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, ?, 10.000 ns, ?, 1, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_1">3, ?, 3, -, -, 1 ~ ?, no</column>
<column name="- VITIS_LOOP_20_2">3, ?, 3, -, -, 1 ~ ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 263, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 541, -</column>
<column name="Register">-, -, 823, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U6">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_1_fu_256_p2">+, 0, 0, 34, 27, 1</column>
<column name="add_ln15_fu_217_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln20_1_fu_316_p2">+, 0, 0, 34, 27, 1</column>
<column name="add_ln20_fu_278_p2">+, 0, 0, 71, 64, 64</column>
<column name="icmp_ln15_1_fu_251_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="icmp_ln15_fu_199_p2">icmp, 0, 0, 17, 27, 1</column>
<column name="icmp_ln20_fu_311_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="COLS_c_blk_n">9, 2, 1, 2</column>
<column name="ROWS_c_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">441, 84, 1, 84</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="concat_data_blk_n_AR">9, 2, 1, 2</column>
<column name="concat_data_blk_n_R">9, 2, 1, 2</column>
<column name="i_1_fu_100">9, 2, 27, 54</column>
<column name="i_fu_96">9, 2, 27, 54</column>
<column name="input_stream_blk_n">9, 2, 1, 2</column>
<column name="input_stream_din">14, 3, 256, 768</column>
<column name="m_axi_concat_data_ARADDR">14, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">83, 0, 83, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="div_i_cast_reg_343">27, 0, 32, 5</column>
<column name="div_i_reg_337">27, 0, 27, 0</column>
<column name="i_1_fu_100">27, 0, 27, 0</column>
<column name="i_fu_96">27, 0, 27, 0</column>
<column name="icmp_ln15_reg_349">1, 0, 1, 0</column>
<column name="p_Val2_1_reg_400">256, 0, 256, 0</column>
<column name="p_Val2_s_reg_386">256, 0, 256, 0</column>
<column name="trunc_ln15_1_reg_360">59, 0, 59, 0</column>
<column name="trunc_ln1_reg_381">59, 0, 59, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="m_axi_concat_data_AWVALID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWREADY">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWADDR">out, 64, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWLEN">out, 32, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWSIZE">out, 3, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWBURST">out, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWLOCK">out, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWCACHE">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWPROT">out, 3, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWQOS">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWREGION">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWUSER">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WVALID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WREADY">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WDATA">out, 256, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WSTRB">out, 32, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WLAST">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WUSER">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARVALID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARREADY">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARADDR">out, 64, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARLEN">out, 32, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARSIZE">out, 3, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARBURST">out, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARLOCK">out, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARCACHE">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARPROT">out, 3, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARQOS">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARREGION">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARUSER">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RVALID">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RREADY">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RDATA">in, 256, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RLAST">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RID">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RFIFONUM">in, 9, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RUSER">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RRESP">in, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BVALID">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BREADY">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BRESP">in, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BID">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BUSER">in, 1, m_axi, concat_data, pointer</column>
<column name="inputs">in, 64, ap_none, inputs, scalar</column>
<column name="p_read">in, 27, ap_none, p_read, scalar</column>
<column name="p_read1">in, 27, ap_none, p_read1, scalar</column>
<column name="ROWS">in, 32, ap_none, ROWS, scalar</column>
<column name="COLS">in, 32, ap_none, COLS, scalar</column>
<column name="input_stream_din">out, 256, ap_fifo, input_stream, pointer</column>
<column name="input_stream_num_data_valid">in, 7, ap_fifo, input_stream, pointer</column>
<column name="input_stream_fifo_cap">in, 7, ap_fifo, input_stream, pointer</column>
<column name="input_stream_full_n">in, 1, ap_fifo, input_stream, pointer</column>
<column name="input_stream_write">out, 1, ap_fifo, input_stream, pointer</column>
<column name="ROWS_c_din">out, 32, ap_fifo, ROWS_c, pointer</column>
<column name="ROWS_c_num_data_valid">in, 2, ap_fifo, ROWS_c, pointer</column>
<column name="ROWS_c_fifo_cap">in, 2, ap_fifo, ROWS_c, pointer</column>
<column name="ROWS_c_full_n">in, 1, ap_fifo, ROWS_c, pointer</column>
<column name="ROWS_c_write">out, 1, ap_fifo, ROWS_c, pointer</column>
<column name="COLS_c_din">out, 32, ap_fifo, COLS_c, pointer</column>
<column name="COLS_c_num_data_valid">in, 2, ap_fifo, COLS_c, pointer</column>
<column name="COLS_c_fifo_cap">in, 2, ap_fifo, COLS_c, pointer</column>
<column name="COLS_c_full_n">in, 1, ap_fifo, COLS_c, pointer</column>
<column name="COLS_c_write">out, 1, ap_fifo, COLS_c, pointer</column>
</table>
</item>
</section>
</profile>
