<html><body><samp><pre>
<!@TC:1728042852>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: JIJEESH-5300

# Fri Oct  4 17:24:12 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: JIJEESH-5300

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1728042866> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: JIJEESH-5300

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1728042866> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1728042866> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreAPB3_C0\CoreAPB3_C0.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreTimer_C0\CoreTimer_C0.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v" (library CORESPI_LIB)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v" (library CORESPI_LIB)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:805:7:805:18:@W:CG1337:@XP_MSG">spi_chanctrl.v(805)</a><!@TM:1728042866> | Net resetn_rx_s is not declared.</font>
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v" (library CORESPI_LIB)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v" (library CORESPI_LIB)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:160:38:160:51:@N:CG347:@XP_MSG">spi_rf.v(160)</a><!@TM:1728042866> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:223:34:223:47:@N:CG347:@XP_MSG">spi_rf.v(223)</a><!@TM:1728042866> | Read a parallel_case directive.
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v" (library CORESPI_LIB)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:69:31:69:44:@N:CG347:@XP_MSG">spi_control.v(69)</a><!@TM:1728042866> | Read a parallel_case directive.
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v" (library CORESPI_LIB)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v" (library CORESPI_LIB)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CORESPI_C1\CORESPI_C1.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\SD_IF\SD_IF.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CORESPI_C0\CORESPI_C0.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1728042866> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1728042866> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1728042866> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1728042866> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1728042866> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1728042866> | User defined pragma syn_black_box detected</font>

@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.v:532:13:532:26:@W:CG100:@XP_MSG">ddr_mss_sb_MSS_syn.v(532)</a><!@TM:1728042866> | User defined pragma syn_black_box detected</font>

@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\ddr_mss_sb.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss\ddr_mss.v" (library work)
@I::"C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v" (library work)
Verilog syntax check successful!
File C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v changed - recompiling
File C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v changed - recompiling
File C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v changed - recompiling
Selecting top level module m2s_creative_ddr_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:376:7:376:10:@N:CG364:@XP_MSG">smartfusion2.v(376)</a><!@TM:1728042866> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:372:7:372:10:@N:CG364:@XP_MSG">smartfusion2.v(372)</a><!@TM:1728042866> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1728042866> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:729:7:729:10:@N:CG364:@XP_MSG">smartfusion2.v(729)</a><!@TM:1728042866> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:268:7:268:12:@N:CG364:@XP_MSG">smartfusion2.v(268)</a><!@TM:1728042866> | Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\CCC_0\ddr_mss_sb_CCC_0_FCCC.v:5:7:5:28:@N:CG364:@XP_MSG">ddr_mss_sb_CCC_0_FCCC.v(5)</a><!@TM:1728042866> | Synthesizing module ddr_mss_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on ddr_mss_sb_CCC_0_FCCC .......
Finished optimization stage 1 on ddr_mss_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v:22:7:22:18:@N:CG364:@XP_MSG">coreconfigp.v(22)</a><!@TM:1728042866> | Synthesizing module CoreConfigP in library work.

	FAMILY=32'b00000000000000000000000000010011
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	VERSION_MAJOR=32'b00000000000000000000000000000111
	VERSION_MINOR=32'b00000000000000000000000000000000
	VERSION_MAJOR_VECTOR=16'b0000000000000111
	VERSION_MINOR_VECTOR=16'b0000000000000000
	S0=2'b00
	S1=2'b01
	S2=2'b10
   Generated name = CoreConfigP_Z1
Running optimization stage 1 on CoreConfigP_Z1 .......
Finished optimization stage 1 on CoreConfigP_Z1 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1728042866> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2
Running optimization stage 1 on CoreResetP_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1728042866> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1728042866> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1728042866> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1728042866> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1728042866> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1728042866> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1728042866> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1728042866> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1728042866> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1728042866> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1728042866> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1728042866> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1728042866> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1728042866> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1728042866> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1728042866> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1728042866> | Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1728042866> | Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1728042866> | Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1728042866> | Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1728042866> | Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1728042866> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1728042866> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1728042866> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1728042866> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1728042866> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1728042866> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreResetP_Z2 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:274:7:274:13:@N:CG364:@XP_MSG">smartfusion2.v(274)</a><!@TM:1728042866> | Synthesizing module OUTBUF in library work.
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:326:7:326:18:@N:CG364:@XP_MSG">smartfusion2.v(326)</a><!@TM:1728042866> | Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:286:7:286:12:@N:CG364:@XP_MSG">smartfusion2.v(286)</a><!@TM:1728042866> | Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:338:7:338:17:@N:CG364:@XP_MSG">smartfusion2.v(338)</a><!@TM:1728042866> | Synthesizing module BIBUF_DIFF in library work.
Running optimization stage 1 on BIBUF_DIFF .......
Finished optimization stage 1 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">ddr_mss_sb_MSS_syn.v(5)</a><!@TM:1728042866> | Synthesizing module MSS_025 in library work.
Running optimization stage 1 on MSS_025 .......
Finished optimization stage 1 on MSS_025 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS.v:9:7:9:21:@N:CG364:@XP_MSG">ddr_mss_sb_MSS.v(9)</a><!@TM:1728042866> | Synthesizing module ddr_mss_sb_MSS in library work.
Running optimization stage 1 on ddr_mss_sb_MSS .......
Finished optimization stage 1 on ddr_mss_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1728042866> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1728042866> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:23:7:23:13:@N:CG364:@XP_MSG">osc_comps.v(23)</a><!@TM:1728042866> | Synthesizing module XTLOSC in library work.
Running optimization stage 1 on XTLOSC .......
Finished optimization stage 1 on XTLOSC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v:5:7:5:30:@N:CG364:@XP_MSG">ddr_mss_sb_FABOSC_0_OSC.v(5)</a><!@TM:1728042866> | Synthesizing module ddr_mss_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on ddr_mss_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v:15:7:15:25:@W:CL318:@XP_MSG">ddr_mss_sb_FABOSC_0_OSC.v(15)</a><!@TM:1728042866> | *Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">ddr_mss_sb_FABOSC_0_OSC.v(17)</a><!@TM:1728042866> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">ddr_mss_sb_FABOSC_0_OSC.v(18)</a><!@TM:1728042866> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">ddr_mss_sb_FABOSC_0_OSC.v(19)</a><!@TM:1728042866> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">ddr_mss_sb_FABOSC_0_OSC.v(20)</a><!@TM:1728042866> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on ddr_mss_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:720:7:720:15:@N:CG364:@XP_MSG">smartfusion2.v(720)</a><!@TM:1728042866> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\ddr_mss_sb.v:9:7:9:17:@N:CG364:@XP_MSG">ddr_mss_sb.v(9)</a><!@TM:1728042866> | Synthesizing module ddr_mss_sb in library work.
Running optimization stage 1 on ddr_mss_sb .......
Finished optimization stage 1 on ddr_mss_sb (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss\ddr_mss.v:9:7:9:14:@N:CG364:@XP_MSG">ddr_mss.v(9)</a><!@TM:1728042866> | Synthesizing module ddr_mss in library work.
Running optimization stage 1 on ddr_mss .......
Finished optimization stage 1 on ddr_mss (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1728042866> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1728042866> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1728042866> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b1
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000000000
	SL5=16'b0000000000100000
	SL6=16'b0000000001000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z3
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1728042866> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z3 .......
Finished optimization stage 1 on CoreAPB3_Z3 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreAPB3_C0\CoreAPB3_C0.v:57:7:57:18:@N:CG364:@XP_MSG">CoreAPB3_C0.v(57)</a><!@TM:1728042866> | Synthesizing module CoreAPB3_C0 in library work.
Running optimization stage 1 on CoreAPB3_C0 .......
Finished optimization stage 1 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:23:7:23:41:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1728042866> | Synthesizing module CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000001010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b1
	FIXED_CONFIG_5=1'b1
	FIXED_CONFIG_6=1'b1
	FIXED_CONFIG_7=1'b1
	FIXED_CONFIG_8=1'b1
	FIXED_CONFIG_9=1'b1
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b01
	IO_TYPE_5=2'b01
	IO_TYPE_6=2'b01
	IO_TYPE_7=2'b01
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b000
	IO_INT_TYPE_9=3'b000
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11111111110000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111000000111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010101010101000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:512:16:512:29:@N:CG179:@XP_MSG">coregpio.v(512)</a><!@TM:1728042866> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:515:16:515:29:@N:CG179:@XP_MSG">coregpio.v(515)</a><!@TM:1728042866> | Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_both[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_neg[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_pos[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_both[8]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_neg[8]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_pos[8]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_both[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_neg[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_pos[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_both[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_neg[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_pos[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_both[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_neg[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_pos[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_both[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_neg[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_pos[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[7].gpin3_56[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[7].gpin1_56[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[7].gpin2_56[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[6].gpin3_49[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[6].gpin1_49[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[6].gpin2_49[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[5].gpin3_42[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[5].gpin1_42[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[5].gpin2_42[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[4].gpin3_35[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[4].gpin1_35[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[4].gpin2_35[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[3].gpin3_28[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[3].gpin1_28[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[3].gpin2_28[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[2].gpin3_21[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[2].gpin1_21[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[2].gpin2_21[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[1].gpin3_14[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[1].gpin1_14[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[1].gpin2_14[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[0].gpin3_7[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[0].gpin1_7[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[0].gpin2_7[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1728042866> | Pruning unused register xhdl1.GEN_BITS[7].APB_32.INTR_reg[7]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0.v:153:7:153:18:@N:CG364:@XP_MSG">CoreGPIO_C0.v(153)</a><!@TM:1728042866> | Synthesizing module CoreGPIO_C0 in library work.
Running optimization stage 1 on CoreGPIO_C0 .......
Finished optimization stage 1 on CoreGPIO_C0 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 104MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG775:@XP_MSG">coretimer.v(24)</a><!@TM:1728042866> | Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:24:7:24:16:@N:CG364:@XP_MSG">coretimer.v(24)</a><!@TM:1728042866> | Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_19s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:273:37:273:42:@N:CG179:@XP_MSG">coretimer.v(273)</a><!@TM:1728042866> | Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_19s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1728042866> | Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1728042866> | Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1728042866> | Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL190:@XP_MSG">coretimer.v(146)</a><!@TM:1728042866> | Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v:146:4:146:10:@W:CL279:@XP_MSG">coretimer.v(146)</a><!@TM:1728042866> | Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreTimer_C0\CoreTimer_C0.v:23:7:23:19:@N:CG364:@XP_MSG">CoreTimer_C0.v(23)</a><!@TM:1728042866> | Synthesizing module CoreTimer_C0 in library work.
Running optimization stage 1 on CoreTimer_C0 .......
Finished optimization stage 1 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v:30:0:30:41:@N:CG364:@XP_MSG">Clock_gen.v(30)</a><!@TM:1728042866> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:14:0:14:40:@N:CG364:@XP_MSG">Tx_async.v(14)</a><!@TM:1728042866> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:605:0:605:6:@W:CG1340:@XP_MSG">Tx_async.v(605)</a><!@TM:1728042866> | Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:605:0:605:6:@W:CG1340:@XP_MSG">Tx_async.v(605)</a><!@TM:1728042866> | Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:870:0:870:9:@N:CG179:@XP_MSG">Tx_async.v(870)</a><!@TM:1728042866> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@W:CL190:@XP_MSG">Tx_async.v(301)</a><!@TM:1728042866> | Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@W:CL169:@XP_MSG">Tx_async.v(301)</a><!@TM:1728042866> | Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:14:0:14:40:@N:CG364:@XP_MSG">Rx_async.v(14)</a><!@TM:1728042866> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:750:0:750:8:@N:CG179:@XP_MSG">Rx_async.v(750)</a><!@TM:1728042866> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:857:0:857:9:@N:CG179:@XP_MSG">Rx_async.v(857)</a><!@TM:1728042866> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:14:0:14:40:@N:CG364:@XP_MSG">CoreUART.v(14)</a><!@TM:1728042866> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000010011
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1338:0:1338:8:@N:CG179:@XP_MSG">CoreUART.v(1338)</a><!@TM:1728042866> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:333:0:333:8:@W:CG133:@XP_MSG">CoreUART.v(333)</a><!@TM:1728042866> | Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1268:0:1268:6:@W:CL169:@XP_MSG">CoreUART.v(1268)</a><!@TM:1728042866> | Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1728042866> | Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1728042866> | Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1106:0:1106:6:@W:CL169:@XP_MSG">CoreUART.v(1106)</a><!@TM:1728042866> | Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:984:0:984:6:@W:CL169:@XP_MSG">CoreUART.v(984)</a><!@TM:1728042866> | Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:936:0:936:6:@W:CL169:@XP_MSG">CoreUART.v(936)</a><!@TM:1728042866> | Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:936:0:936:6:@W:CL169:@XP_MSG">CoreUART.v(936)</a><!@TM:1728042866> | Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:888:0:888:6:@W:CL169:@XP_MSG">CoreUART.v(888)</a><!@TM:1728042866> | Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:888:0:888:6:@W:CL169:@XP_MSG">CoreUART.v(888)</a><!@TM:1728042866> | Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:405:0:405:6:@W:CL169:@XP_MSG">CoreUART.v(405)</a><!@TM:1728042866> | Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:14:0:14:43:@N:CG364:@XP_MSG">CoreUARTapb.v(14)</a><!@TM:1728042866> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:785:0:785:9:@N:CG179:@XP_MSG">CoreUARTapb.v(785)</a><!@TM:1728042866> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:868:0:868:9:@N:CG179:@XP_MSG">CoreUARTapb.v(868)</a><!@TM:1728042866> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:283:0:283:9:@W:CG133:@XP_MSG">CoreUARTapb.v(283)</a><!@TM:1728042866> | Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5 .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v:31:7:31:21:@N:CG364:@XP_MSG">CoreUARTapb_C0.v(31)</a><!@TM:1728042866> | Synthesizing module CoreUARTapb_C0 in library work.
Running optimization stage 1 on CoreUARTapb_C0 .......
Finished optimization stage 1 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@N:CG775:@XP_MSG">corespi.v(27)</a><!@TM:1728042866> | Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:31:7:31:13:@N:CG364:@XP_MSG">spi_rf.v(31)</a><!@TM:1728042866> | Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000001000
	CFG_CLK=32'b00000000000000000000000000110001
	ZEROS=8'b00000000
   Generated name = spi_rf_8s_49s_0
Running optimization stage 1 on spi_rf_8s_49s_0 .......
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:134:0:134:6:@W:CL208:@XP_MSG">spi_rf.v(134)</a><!@TM:1728042866> | All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on spi_rf_8s_49s_0 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:24:7:24:18:@N:CG364:@XP_MSG">spi_control.v(24)</a><!@TM:1728042866> | Synthesizing module spi_control in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
   Generated name = spi_control_8s
Running optimization stage 1 on spi_control_8s .......
Finished optimization stage 1 on spi_control_8s (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 105MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:25:7:25:15:@N:CG364:@XP_MSG">spi_fifo.v(25)</a><!@TM:1728042866> | Synthesizing module spi_fifo in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	PTR_WIDTH=32'b00000000000000000000000000000101
   Generated name = spi_fifo_8s_32s_5
Running optimization stage 1 on spi_fifo_8s_32s_5 .......
Finished optimization stage 1 on spi_fifo_8s_32s_5 (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v:24:7:24:19:@N:CG364:@XP_MSG">spi_clockmux.v(24)</a><!@TM:1728042866> | Synthesizing module spi_clockmux in library CORESPI_LIB.
Running optimization stage 1 on spi_clockmux .......
Finished optimization stage 1 on spi_clockmux (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:29:7:29:19:@N:CG364:@XP_MSG">spi_chanctrl.v(29)</a><!@TM:1728042866> | Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b1
	SPO=1'b1
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000000110001
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000111
   Generated name = spi_chanctrl_Z6
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CG1340:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1728042866> | Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:195:12:195:23:@W:CG133:@XP_MSG">spi_chanctrl.v(195)</a><!@TM:1728042866> | Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:196:12:196:23:@W:CG360:@XP_MSG">spi_chanctrl.v(196)</a><!@TM:1728042866> | Removing wire resetn_rx_p, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:200:12:200:23:@W:CG360:@XP_MSG">spi_chanctrl.v(200)</a><!@TM:1728042866> | Removing wire resetn_rx_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:222:12:222:37:@W:CG133:@XP_MSG">spi_chanctrl.v(222)</a><!@TM:1728042866> | Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on spi_chanctrl_Z6 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:1130:0:1130:6:@W:CL169:@XP_MSG">spi_chanctrl.v(1130)</a><!@TM:1728042866> | Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:1053:0:1053:6:@W:CL169:@XP_MSG">spi_chanctrl.v(1053)</a><!@TM:1728042866> | Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL169:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:807:0:807:6:@W:CL169:@XP_MSG">spi_chanctrl.v(807)</a><!@TM:1728042866> | Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:791:0:791:6:@W:CL169:@XP_MSG">spi_chanctrl.v(791)</a><!@TM:1728042866> | Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:791:0:791:6:@W:CL169:@XP_MSG">spi_chanctrl.v(791)</a><!@TM:1728042866> | Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.</font>

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synlog\m2s_creative_ddr_top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on spi_chanctrl_Z6 (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:29:7:29:10:@N:CG364:@XP_MSG">spi.v(29)</a><!@TM:1728042866> | Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000001000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000110001
	SPO=1'b1
	SPH=1'b1
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_8s_8s_32s_49s_1_1_1_0s
Running optimization stage 1 on spi_8s_8s_32s_49s_1_1_1_0s .......
Finished optimization stage 1 on spi_8s_8s_32s_49s_1_1_1_0s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@N:CG364:@XP_MSG">corespi.v(27)</a><!@TM:1728042866> | Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000001000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000110001
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000011
	CFG_MOT_SSEL=32'b00000000000000000000000000000001
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b1
	SPO=1'b1
	SPH=1'b1
   Generated name = CORESPI_Z7
Running optimization stage 1 on CORESPI_Z7 .......
Finished optimization stage 1 on CORESPI_Z7 (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CORESPI_C1\CORESPI_C1.v:32:7:32:17:@N:CG364:@XP_MSG">CORESPI_C1.v(32)</a><!@TM:1728042866> | Synthesizing module CORESPI_C1 in library work.
Running optimization stage 1 on CORESPI_C1 .......
Finished optimization stage 1 on CORESPI_C1 (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\SD_IF\SD_IF.v:9:7:9:12:@N:CG364:@XP_MSG">SD_IF.v(9)</a><!@TM:1728042866> | Synthesizing module SD_IF in library work.
Running optimization stage 1 on SD_IF .......
Finished optimization stage 1 on SD_IF (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:31:7:31:13:@N:CG364:@XP_MSG">spi_rf.v(31)</a><!@TM:1728042866> | Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000000111
	ZEROS=32'b00000000000000000000000000000000
   Generated name = spi_rf_32s_7s_0
Running optimization stage 1 on spi_rf_32s_7s_0 .......
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:134:0:134:6:@W:CL208:@XP_MSG">spi_rf.v(134)</a><!@TM:1728042866> | All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on spi_rf_32s_7s_0 (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:29:7:29:19:@N:CG364:@XP_MSG">spi_chanctrl.v(29)</a><!@TM:1728042866> | Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b1
	SPO=1'b1
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000000000111
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000111
   Generated name = spi_chanctrl_Z8
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CG1340:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1728042866> | Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:195:12:195:23:@W:CG133:@XP_MSG">spi_chanctrl.v(195)</a><!@TM:1728042866> | Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:222:12:222:37:@W:CG133:@XP_MSG">spi_chanctrl.v(222)</a><!@TM:1728042866> | Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on spi_chanctrl_Z8 .......
Finished optimization stage 1 on spi_chanctrl_Z8 (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:29:7:29:10:@N:CG364:@XP_MSG">spi.v(29)</a><!@TM:1728042866> | Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000000111
	SPO=1'b1
	SPH=1'b1
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_32s_8s_32s_7s_1_1_1_0s
Running optimization stage 1 on spi_32s_8s_32s_7s_1_1_1_0s .......
Finished optimization stage 1 on spi_32s_8s_32s_7s_1_1_1_0s (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@N:CG364:@XP_MSG">corespi.v(27)</a><!@TM:1728042866> | Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000000111
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000011
	CFG_MOT_SSEL=32'b00000000000000000000000000000001
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b1
	SPO=1'b1
	SPH=1'b1
   Generated name = CORESPI_Z9
Running optimization stage 1 on CORESPI_Z9 .......
Finished optimization stage 1 on CORESPI_Z9 (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CORESPI_C0\CORESPI_C0.v:32:7:32:17:@N:CG364:@XP_MSG">CORESPI_C0.v(32)</a><!@TM:1728042866> | Synthesizing module CORESPI_C0 in library work.
Running optimization stage 1 on CORESPI_C0 .......
Finished optimization stage 1 on CORESPI_C0 (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\spi_flash\spi_flash.v:9:7:9:16:@N:CG364:@XP_MSG">spi_flash.v(9)</a><!@TM:1728042866> | Synthesizing module spi_flash in library work.
Running optimization stage 1 on spi_flash .......
Finished optimization stage 1 on spi_flash (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\User_Interfaces\User_Interfaces.v:9:7:9:22:@N:CG364:@XP_MSG">User_Interfaces.v(9)</a><!@TM:1728042866> | Synthesizing module User_Interfaces in library work.
Running optimization stage 1 on User_Interfaces .......
Finished optimization stage 1 on User_Interfaces (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\m2s_creative_ddr_top\m2s_creative_ddr_top.v:9:7:9:27:@N:CG364:@XP_MSG">m2s_creative_ddr_top.v(9)</a><!@TM:1728042866> | Synthesizing module m2s_creative_ddr_top in library work.
Running optimization stage 1 on m2s_creative_ddr_top .......
Finished optimization stage 1 on m2s_creative_ddr_top (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
Running optimization stage 2 on m2s_creative_ddr_top .......
Finished optimization stage 2 on m2s_creative_ddr_top (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on User_Interfaces .......
Finished optimization stage 2 on User_Interfaces (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on spi_flash .......
Finished optimization stage 2 on spi_flash (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on CORESPI_C0 .......
Finished optimization stage 2 on CORESPI_C0 (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on CORESPI_Z9 .......
Finished optimization stage 2 on CORESPI_Z9 (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on spi_32s_8s_32s_7s_1_1_1_0s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:70:12:70:17:@W:CL246:@XP_MSG">spi.v(70)</a><!@TM:1728042866> | Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on spi_32s_8s_32s_7s_1_1_1_0s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on spi_chanctrl_Z8 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:CL201:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1728042866> | Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:54:37:54:49:@N:CL159:@XP_MSG">spi_chanctrl.v(54)</a><!@TM:1728042866> | Input txfifo_count is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:59:37:59:49:@N:CL159:@XP_MSG">spi_chanctrl.v(59)</a><!@TM:1728042866> | Input rxfifo_count is unused.
Finished optimization stage 2 on spi_chanctrl_Z8 (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 110MB)
Running optimization stage 2 on spi_rf_32s_7s_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:42:45:42:51:@W:CL246:@XP_MSG">spi_rf.v(42)</a><!@TM:1728042866> | Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:52:35:52:47:@N:CL159:@XP_MSG">spi_rf.v(52)</a><!@TM:1728042866> | Input tx_fifo_read is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:55:35:55:47:@N:CL159:@XP_MSG">spi_rf.v(55)</a><!@TM:1728042866> | Input rx_fifo_full is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:56:35:56:52:@N:CL159:@XP_MSG">spi_rf.v(56)</a><!@TM:1728042866> | Input rx_fifo_full_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:58:35:58:53:@N:CL159:@XP_MSG">spi_rf.v(58)</a><!@TM:1728042866> | Input rx_fifo_empty_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:61:35:61:52:@N:CL159:@XP_MSG">spi_rf.v(61)</a><!@TM:1728042866> | Input tx_fifo_full_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:62:35:62:48:@N:CL159:@XP_MSG">spi_rf.v(62)</a><!@TM:1728042866> | Input tx_fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:63:35:63:53:@N:CL159:@XP_MSG">spi_rf.v(63)</a><!@TM:1728042866> | Input tx_fifo_empty_next is unused.
Finished optimization stage 2 on spi_rf_32s_7s_0 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on SD_IF .......
Finished optimization stage 2 on SD_IF (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CORESPI_C1 .......
Finished optimization stage 2 on CORESPI_C1 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CORESPI_Z7 .......
Finished optimization stage 2 on CORESPI_Z7 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on spi_8s_8s_32s_49s_1_1_1_0s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:70:12:70:17:@W:CL246:@XP_MSG">spi.v(70)</a><!@TM:1728042866> | Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on spi_8s_8s_32s_49s_1_1_1_0s (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on spi_chanctrl_Z6 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042866> | Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:CL201:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1728042866> | Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:54:37:54:49:@N:CL159:@XP_MSG">spi_chanctrl.v(54)</a><!@TM:1728042866> | Input txfifo_count is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:59:37:59:49:@N:CL159:@XP_MSG">spi_chanctrl.v(59)</a><!@TM:1728042866> | Input rxfifo_count is unused.
Finished optimization stage 2 on spi_chanctrl_Z6 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on spi_clockmux .......
Finished optimization stage 2 on spi_clockmux (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on spi_fifo_8s_32s_5 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:CL134:@XP_MSG">spi_fifo.v(101)</a><!@TM:1728042866> | Found RAM fifo_mem_q, depth=32, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:CL134:@XP_MSG">spi_fifo.v(101)</a><!@TM:1728042866> | Found RAM fifo_mem_q, depth=32, width=8
Finished optimization stage 2 on spi_fifo_8s_32s_5 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on spi_control_8s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:27:35:27:42:@N:CL159:@XP_MSG">spi_control.v(27)</a><!@TM:1728042866> | Input aresetn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:28:35:28:42:@N:CL159:@XP_MSG">spi_control.v(28)</a><!@TM:1728042866> | Input sresetn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:34:35:34:45:@N:CL159:@XP_MSG">spi_control.v(34)</a><!@TM:1728042866> | Input cfg_master is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:35:35:35:48:@N:CL159:@XP_MSG">spi_control.v(35)</a><!@TM:1728042866> | Input rx_fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:36:35:36:48:@N:CL159:@XP_MSG">spi_control.v(36)</a><!@TM:1728042866> | Input tx_fifo_empty is unused.
Finished optimization stage 2 on spi_control_8s (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on spi_rf_8s_49s_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:52:35:52:47:@N:CL159:@XP_MSG">spi_rf.v(52)</a><!@TM:1728042866> | Input tx_fifo_read is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:55:35:55:47:@N:CL159:@XP_MSG">spi_rf.v(55)</a><!@TM:1728042866> | Input rx_fifo_full is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:56:35:56:52:@N:CL159:@XP_MSG">spi_rf.v(56)</a><!@TM:1728042866> | Input rx_fifo_full_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:58:35:58:53:@N:CL159:@XP_MSG">spi_rf.v(58)</a><!@TM:1728042866> | Input rx_fifo_empty_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:61:35:61:52:@N:CL159:@XP_MSG">spi_rf.v(61)</a><!@TM:1728042866> | Input tx_fifo_full_next is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:62:35:62:48:@N:CL159:@XP_MSG">spi_rf.v(62)</a><!@TM:1728042866> | Input tx_fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:63:35:63:53:@N:CL159:@XP_MSG">spi_rf.v(63)</a><!@TM:1728042866> | Input tx_fifo_empty_next is unused.
Finished optimization stage 2 on spi_rf_8s_49s_0 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CoreUARTapb_C0 .......
Finished optimization stage 2 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:126:0:126:5:@W:CL246:@XP_MSG">CoreUARTapb.v(126)</a><!@TM:1728042866> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:283:0:283:9:@A:CL153:@XP_MSG">CoreUARTapb.v(283)</a><!@TM:1728042866> | *Unassigned bits of CUARTI1OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z5 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s .......
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:1613:0:1613:6:@W:CL177:@XP_MSG">Rx_async.v(1613)</a><!@TM:1728042866> | Sharing sequential element CUARTIO0 and merging CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:871:0:871:6:@N:CL201:@XP_MSG">Rx_async.v(871)</a><!@TM:1728042866> | Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@N:CL201:@XP_MSG">Tx_async.v(301)</a><!@TM:1728042866> | Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:81:0:81:8:@N:CL159:@XP_MSG">Tx_async.v(81)</a><!@TM:1728042866> | Input CUARTI1I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:84:0:84:8:@N:CL159:@XP_MSG">Tx_async.v(84)</a><!@TM:1728042866> | Input CUARTlO1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:87:0:87:8:@N:CL159:@XP_MSG">Tx_async.v(87)</a><!@TM:1728042866> | Input CUARTOI1 is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v:75:0:75:17:@N:CL159:@XP_MSG">Clock_gen.v(75)</a><!@TM:1728042866> | Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CoreTimer_C0 .......
Finished optimization stage 2 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 110MB)
Running optimization stage 2 on CoreTimer_32s_1s_19s_0s .......
Finished optimization stage 2 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on CoreGPIO_C0 .......
Finished optimization stage 2 on CoreGPIO_C0 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1728042866> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1728042866> | Input port bits 31 to 10 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v:186:26:186:33:@W:CL246:@XP_MSG">coregpio.v(186)</a><!@TM:1728042866> | Input port bits 7 to 0 of GPIO_IN[9:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z4 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on CoreAPB3_C0 .......
Finished optimization stage 2 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on CoreAPB3_Z3 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1728042866> | Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1728042866> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1728042866> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1728042866> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:104:18:104:26:@N:CL159:@XP_MSG">coreapb3.v(104)</a><!@TM:1728042866> | Input PRDATAS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:108:18:108:26:@N:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1728042866> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1728042866> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1728042866> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1728042866> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1728042866> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1728042866> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1728042866> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1728042866> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1728042866> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1728042866> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:121:13:121:21:@N:CL159:@XP_MSG">coreapb3.v(121)</a><!@TM:1728042866> | Input PREADYS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:125:13:125:21:@N:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1728042866> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1728042866> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1728042866> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1728042866> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1728042866> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1728042866> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1728042866> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1728042866> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1728042866> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1728042866> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:138:13:138:22:@N:CL159:@XP_MSG">coreapb3.v(138)</a><!@TM:1728042866> | Input PSLVERRS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:142:13:142:22:@N:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1728042866> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1728042866> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1728042866> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1728042866> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1728042866> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1728042866> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1728042866> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1728042866> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1728042866> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1728042866> | Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z3 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on ddr_mss .......
Finished optimization stage 2 on ddr_mss (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on ddr_mss_sb .......
Finished optimization stage 2 on ddr_mss_sb (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on ddr_mss_sb_FABOSC_0_OSC .......
Finished optimization stage 2 on ddr_mss_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on XTLOSC .......
Finished optimization stage 2 on XTLOSC (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on ddr_mss_sb_MSS .......
Finished optimization stage 2 on ddr_mss_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on MSS_025 .......
Finished optimization stage 2 on MSS_025 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on BIBUF_DIFF .......
Finished optimization stage 2 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on CoreResetP_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1728042866> | Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1728042866> | Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1728042866> | Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1728042866> | Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1728042866> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1728042866> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1728042866> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1728042866> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1728042866> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1728042866> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1728042866> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1728042866> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1728042866> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1728042866> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1728042866> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1728042866> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1728042866> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1728042866> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1728042866> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1728042866> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1728042866> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1728042866> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1728042866> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1728042866> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1728042866> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1728042866> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1728042866> | Input SDIF3_PRDATA is unused.
Finished optimization stage 2 on CoreResetP_Z2 (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 113MB)
Running optimization stage 2 on CoreConfigP_Z1 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v:447:4:447:10:@N:CL201:@XP_MSG">coreconfigp.v(447)</a><!@TM:1728042866> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on CoreConfigP_Z1 (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
Running optimization stage 2 on ddr_mss_sb_CCC_0_FCCC .......
Finished optimization stage 2 on ddr_mss_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 113MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 110MB peak: 113MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime

Process completed successfully.
# Fri Oct  4 17:24:26 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: JIJEESH-5300

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1728042866> | Running in 64-bit mode 
File C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct  4 17:24:26 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synwork\m2s_creative_ddr_top_comp.rt.csv:@XP_FILE">m2s_creative_ddr_top_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime

Process completed successfully.
# Fri Oct  4 17:24:26 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1728042852>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: JIJEESH-5300

Implementation : synthesis
<a name=compilerReport10></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1728042867> | Running in 64-bit mode 
File C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synwork\m2s_creative_ddr_top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Oct  4 17:24:27 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1728042852>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1728042852>
# Fri Oct  4 17:24:27 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: JIJEESH-5300

Implementation : synthesis
<a name=mapperReport23></a>Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)

Reading constraint file: C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\designer\m2s_creative_ddr_top\synthesis.fdc
Linked File:  <a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top_scck.rpt:@XP_FILE">m2s_creative_ddr_top_scck.rpt</a>
See clock summary report "C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1728042869> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1728042869> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1728042869> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1728042869> | Removing sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 184MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(17)</a><!@TM:1728042869> | Tristate driver RCOSC_1MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(18)</a><!@TM:1728042869> | Tristate driver RCOSC_1MHZ_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:15:7:15:25:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(15)</a><!@TM:1728042869> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(19)</a><!@TM:1728042869> | Tristate driver XTLOSC_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(20)</a><!@TM:1728042869> | Tristate driver XTLOSC_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1728042869> | Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 184MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 184MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1728042869> | Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1728042869> | Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1728042869> | Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1728042869> | Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1728042869> | Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1728042869> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1728042869> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1728042869> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1728042869> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1728042869> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1728042869> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1728042869> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1728042869> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1728042869> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1728042869> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:1613:0:1613:6:@N:BN362:@XP_MSG">rx_async.v(1613)</a><!@TM:1728042869> | Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:1613:0:1613:6:@N:BN362:@XP_MSG">rx_async.v(1613)</a><!@TM:1728042869> | Removing sequential instance CUARTI1l (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1728042869> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1728042869> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1728042869> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1728042869> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1728042869> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1728042869> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1728042869> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1728042869> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1728042869> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1728042869> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1728042869> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1728042869> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1728042869> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1728042869> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1728042869> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1728042869> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1728042869> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1728042869> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1728042869> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1728042869> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1728042869> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:630:0:630:6:@N:BN362:@XP_MSG">spi_chanctrl.v(630)</a><!@TM:1728042869> | Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:630:0:630:6:@N:BN362:@XP_MSG">spi_chanctrl.v(630)</a><!@TM:1728042869> | Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:BN362:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1728042869> | Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:BN362:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1728042869> | Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1728042869> | Applying syn_allowed_resources blockrams=31 on top level netlist m2s_creative_ddr_top  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 185MB)

<font color=#A52A2A>@W:<a href="@W:MT688:@XP_HELP">MT688</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\designer\m2s_creative_ddr_top\synthesis.fdc:10:0:10:1:@W:MT688:@XP_MSG">synthesis.fdc(10)</a><!@TM:1728042869> | No path from master pin (-source) to source of clock m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 due to black box m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.CCC_INST </font>


<a name=mapperReport24></a>Clock Summary</a>
******************

          Start                                                                 Requested     Requested     Clock                         Clock                Clock
Level     Clock                                                                 Frequency     Period        Type                          Group                Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLK0_PAD                                                              50.0 MHz      20.000        declared                      default_clkgroup     0    
1 .         m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                          50.0 MHz      20.000        generated (from CLK0_PAD)     default_clkgroup     751  
                                                                                                                                                                    
0 -       m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB      12.5 MHz      80.000        declared                      default_clkgroup     109  
                                                                                                                                                                    
0 -       m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                      default_clkgroup     31   
====================================================================================================================================================================



Clock Load Summary
***********************

                                                                      Clock     Source                                                                                       Clock Pin                                                                           Non-clock Pin     Non-clock Pin                                                                       
Clock                                                                 Load      Pin                                                                                          Seq Example                                                                         Seq Example       Comb Example                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                                              0         CLK0_PAD(port)                                                                               -                                                                                   -                 m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.CLK0_PAD_INST.I(IBUF)                        
m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                            751       m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.CCC_INST.GL0(CCC)                                     User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.msrxp_strobe.C     -                 m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                                                                       
m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB      109       m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_025)     m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST.CLK_MDDR_APB       -                 m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)       
                                                                                                                                                                                                                                                                                                                                                                       
m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     31        m2s_creative_demo_0.ddr_mss_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)            m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr_enable_q1.C                 -                 m2s_creative_demo_0.ddr_mss_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
=======================================================================================================================================================================================================================================================================================================================================================================

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1728042869> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1728042869> | Writing default property annotation file C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 185MB)

Encoding state machine state[2:0] (in view: work.CoreConfigP_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1728042869> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z8(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 186MB peak: 186MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1728042869> | Found issues with constraints. Please check constraint checker report "C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 188MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 98MB peak: 189MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct  4 17:24:29 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1728042852>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1728042852>
# Fri Oct  4 17:24:30 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: JIJEESH-5300

Implementation : synthesis
<a name=mapperReport37></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1728042876> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1728042876> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1728042876> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(20)</a><!@TM:1728042876> | Tristate driver XTLOSC_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(19)</a><!@TM:1728042876> | Tristate driver XTLOSC_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(18)</a><!@TM:1728042876> | Tristate driver RCOSC_1MHZ_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(17)</a><!@TM:1728042876> | Tristate driver RCOSC_1MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:15:7:15:25:@N:MO111:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(15)</a><!@TM:1728042876> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 182MB peak: 182MB)

Encoding state machine CORECONFIGP_0.state[2:0] (in view: work.ddr_mss_sb(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[27] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[26] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[25] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[24] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[23] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[22] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[21] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[20] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[19] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@W:MO160:@XP_MSG">coreconfigp.v(255)</a><!@TM:1728042876> | Register bit CORECONFIGP_0.paddr[16] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1728042876> | Removing sequential instance CORECONFIGP_0.paddr[14] (in view: work.ddr_mss_sb(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:BN132:@XP_MSG">coreconfigp.v(546)</a><!@TM:1728042876> | Removing instance m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:MO231:@XP_MSG">coreresetp.v(1613)</a><!@TM:1728042876> | Found counter in view:work.CoreResetP_Z2(verilog) instance count_ddr[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\clock_gen.v:1011:0:1011:6:@N:MO231:@XP_MSG">clock_gen.v(1011)</a><!@TM:1728042876> | Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1728042876> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:754:0:754:6:@W:BN132:@XP_MSG">rx_async.v(754)</a><!@TM:1728042876> | Removing instance User_Interfaces_0.CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance User_Interfaces_0.CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@W:FX107:@XP_MSG">spi_fifo.v(101)</a><!@TM:1728042876> | RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@W:FX107:@XP_MSG">spi_fifo.v(101)</a><!@TM:1728042876> | RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@N:MO231:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042876> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z6(verilog) instance stxs_bitcnt[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:MO231:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1728042876> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z6(verilog) instance spi_clk_count[7:0] 
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z8(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@N:MO231:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1728042876> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z8(verilog) instance stxs_bitcnt[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:MO231:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1728042876> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z8(verilog) instance spi_clk_count[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:262:4:262:10:@N:MO231:@XP_MSG">coretimer.v(262)</a><!@TM:1728042876> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v:211:4:211:10:@N:MO231:@XP_MSG">coretimer.v(211)</a><!@TM:1728042876> | Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 184MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:1098:0:1098:6:@W:BN132:@XP_MSG">spi_chanctrl.v(1098)</a><!@TM:1728042876> | Removing instance User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.ssel_rx_q1 because it is equivalent to instance User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.ssel_rx_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:1098:0:1098:6:@W:BN132:@XP_MSG">spi_chanctrl.v(1098)</a><!@TM:1728042876> | Removing instance User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.ssel_rx_q2 because it is equivalent to instance User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.ssel_rx_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1728042876> | Removing sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.DDR_READY_int (in view: work.m2s_creative_ddr_top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 196MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 203MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 204MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 204MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 204MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:BN362:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1728042876> | Removing sequential instance User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.spi_clk_next (in view: work.m2s_creative_ddr_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:BN362:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1728042876> | Removing sequential instance User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.spi_clk_next (in view: work.m2s_creative_ddr_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 204MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 207MB peak: 207MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		     5.85ns		1229 /       811
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1728042876> | Promoting Net INIT_DONE_int_arst on CLKINT  I_157  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1728042876> | Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_158  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1728042876> | Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_159  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1728042876> | Promoting Net User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.un5_resetn_tx_i on CLKINT  I_160  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1728042876> | Promoting Net User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.un1_resetn_tx_i on CLKINT  I_161  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1728042876> | Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_162  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1728042876> | Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_163  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1728042876> | Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_164  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 208MB peak: 208MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 209MB peak: 209MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 209MB peak: 209MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 209MB peak: 210MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 210MB)

Writing Analyst data base C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synwork\m2s_creative_ddr_top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 203MB peak: 210MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1728042876> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1728042876> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 204MB peak: 210MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 204MB peak: 210MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 210MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\fabosc_0\ddr_mss_sb_fabosc_0_osc.v:28:51:28:59:@W:MT246:@XP_MSG">ddr_mss_sb_fabosc_0_osc.v(28)</a><!@TM:1728042876> | Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\component\work\ddr_mss_sb\ccc_0\ddr_mss_sb_ccc_0_fccc.v:23:36:23:44:@W:MT246:@XP_MSG">ddr_mss_sb_ccc_0_fccc.v(23)</a><!@TM:1728042876> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1728042876> | Found clock CLK0_PAD with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1728042876> | Found clock m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB with period 80.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1728042876> | Found clock m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1728042876> | Found clock m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 with period 20.00ns  


<a name=timingReport38></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Oct  4 17:24:35 2024
#


Top view:               m2s_creative_ddr_top
Requested Frequency:    12.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\designer\m2s_creative_ddr_top\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1728042876> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1728042876> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary39></a>Performance Summary</a>
*******************


Worst slack in design: 8.704

                                                                      Requested     Estimated     Requested     Estimated                Clock                         Clock           
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack      Type                          Group           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                                              50.0 MHz      NA            20.000        NA            NA         declared                      default_clkgroup
m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                            50.0 MHz      88.5 MHz      20.000        11.296        8.704      generated (from CLK0_PAD)     default_clkgroup
m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      265.7 MHz     20.000        3.764         16.236     declared                      default_clkgroup
m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB      12.5 MHz      135.6 MHz     80.000        7.376         36.312     declared                      default_clkgroup
System                                                                100.0 MHz     NA            10.000        NA            NA         system                        system_clkgroup 
=======================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships40></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB   m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB   |  80.000      73.305  |  No paths    -      |  40.000      37.968  |  40.000      36.312
m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB   m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                         |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  20.000      16.236  |  No paths    -      |  No paths    -       |  No paths    -     
m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                         |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                         m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB   |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                         m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                         m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0                         |  20.000      8.704   |  No paths    -      |  No paths    -       |  No paths    -     
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo41></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport42></a>Detailed Report for Clock: m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                                                                     Starting                                                                                                                          Arrival          
Instance                                                             Reference                                      Type        Pin                Net                                                 Time        Slack
                                                                     Clock                                                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[12]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[12]     2.500       8.704
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_SEL          m2s_creative_demo_0_FIC_0_AMBA_MASTER_PSELx         2.588       8.777
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[13]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[13]     2.540       8.843
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[4]      m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[4]      2.533       8.892
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[5]      m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[5]      2.550       9.232
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[14]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[14]     2.507       9.302
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[3]      m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[3]      2.527       9.379
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[15]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[15]     2.533       9.448
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[2]      m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[2]      2.563       9.779
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_ENABLE       m2s_creative_demo_0_FIC_0_AMBA_MASTER_PENABLE       2.694       9.851
========================================================================================================================================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                                                                                Starting                                                                                                                          Required          
Instance                                                                        Reference                                      Type        Pin                Net                                                 Time         Slack
                                                                                Clock                                                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.full_out          m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     SLE         D                  full_out_2                                          19.745       8.704
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.empty_out         m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     SLE         D                  empty_out_2                                         19.745       8.710
User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.full_out      m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     SLE         D                  full_out_2                                          19.745       8.843
User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UTXF.empty_out     m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     SLE         D                  empty_out_2                                         19.745       8.849
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST                m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[1]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[1]     18.884       8.934
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST                m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[7]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[7]     18.971       9.068
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST                m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[5]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[5]     18.895       9.069
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST                m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[6]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[6]     18.949       9.123
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST                m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[4]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[4]     18.952       9.126
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST                m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[0]     m2s_creative_demo_0_FIC_0_AMBA_MASTER_PRDATA[0]     18.971       9.145
====================================================================================================================================================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.srr:srsfC:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.srs:fp:193642:198562:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      11.041
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.704

    Number of logic level(s):                9
    Starting point:                          m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.full_out / D
    The start point is clocked by            m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK_BASE
    The end   point is clocked by            m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                                                                                        Pin                Pin               Arrival      No. of    
Name                                                                                      Type        Name               Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST                          MSS_025     F_HM0_ADDR[12]     Out     2.500     2.500 r      -         
m2s_creative_demo_0_FIC_0_AMBA_MASTER_PADDR[12]                                           Net         -                  -       0.745     -            3         
User_Interfaces_0.CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_1[1]                                 CFG2        A                  In      -         3.245 r      -         
User_Interfaces_0.CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_1[1]                                 CFG2        Y                  Out     0.077     3.323 r      -         
CoreAPB3_C0_0_APBmslave1_PSELx_1                                                          Net         -                  -       0.745     -            3         
User_Interfaces_0.CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS[5]                                   CFG4        B                  In      -         4.068 r      -         
User_Interfaces_0.CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS[5]                                   CFG4        Y                  Out     0.165     4.232 r      -         
CoreAPB3_C0_0_APBmslave5_PSELx                                                            Net         -                  -       0.815     -            4         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.tx_fifo_write_sig18         CFG2        A                  In      -         5.047 r      -         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.tx_fifo_write_sig18         CFG2        Y                  Out     0.077     5.124 r      -         
prdata_1                                                                                  Net         -                  -       1.102     -            11        
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.tx_fifo_write               CFG4        C                  In      -         6.226 r      -         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCON.tx_fifo_write               CFG4        Y                  Out     0.203     6.429 r      -         
tx_fifo_write                                                                             Net         -                  -       0.936     -            7         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.counter_d_0_sqmuxa_1        CFG4        C                  In      -         7.365 r      -         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.counter_d_0_sqmuxa_1        CFG4        Y                  Out     0.203     7.569 r      -         
counter_d_0_sqmuxa_1                                                                      Net         -                  -       1.058     -            10        
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.un1_counter_q_i_m2_1[3]     CFG4        D                  In      -         8.626 r      -         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.un1_counter_q_i_m2_1[3]     CFG4        Y                  Out     0.326     8.953 f      -         
N_410_1                                                                                   Net         -                  -       0.248     -            1         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.un1_counter_q_i_m2[3]       CFG3        C                  In      -         9.201 f      -         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.un1_counter_q_i_m2[3]       CFG3        Y                  Out     0.210     9.411 f      -         
N_410                                                                                     Net         -                  -       0.745     -            3         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.full_out_2_0_a2_2           CFG3        C                  In      -         10.156 f     -         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.full_out_2_0_a2_2           CFG3        Y                  Out     0.223     10.379 r     -         
full_out_2_0_a2_2                                                                         Net         -                  -       0.248     -            1         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.full_out_2_0_a2             CFG4        B                  In      -         10.628 r     -         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.full_out_2_0_a2             CFG4        Y                  Out     0.165     10.792 r     -         
full_out_2                                                                                Net         -                  -       0.248     -            1         
User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UTXF.full_out                    SLE         D                  In      -         11.041 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 11.296 is 4.404(39.0%) logic and 6.892(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport46></a>Detailed Report for Clock: m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</a>
====================================



<a name=startingSlack47></a>Starting Points with Worst Slack</a>
********************************

                                                                     Starting                                                                                                        Arrival           
Instance                                                             Reference                                                             Type     Pin     Net                      Time        Slack 
                                                                     Clock                                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sm0_areset_n_rcosc_0     0.108       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[0]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[0]             0.087       17.713
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[1]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[1]             0.087       18.039
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[3]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[3]             0.087       18.062
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[4]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[4]             0.108       18.102
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[2]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[2]             0.087       18.140
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[5]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[5]             0.087       18.144
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[8]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[8]             0.108       18.181
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[6]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[6]             0.087       18.187
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[7]           m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[7]             0.087       18.222
=======================================================================================================================================================================================================


<a name=endingSlack48></a>Ending Points with Worst Slack</a>
******************************

                                                               Starting                                                                                                      Required           
Instance                                                       Reference                                                             Type     Pin     Net                    Time         Slack 
                                                               Clock                                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[0]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[1]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[2]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[3]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[4]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[5]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[6]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[7]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[8]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[9]     m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
================================================================================================================================================================================================



<a name=worstPaths49></a>Worst Path Information</a>
<a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.srr:srsfC:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.srs:fp:206718:207552:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.000

    - Propagation time:                      3.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.236

    Number of logic level(s):                1
    Starting point:                          m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc / Q
    Ending point:                            m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[0] / ALn
    The start point is clocked by            m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc             SLE        Q        Out     0.108     0.108 f     -         
sm0_areset_n_rcosc_0                                                         Net        -        -       1.830     -           1         
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc_RNIKPIB     CLKINT     A        In      -         1.938 f     -         
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc_RNIKPIB     CLKINT     Y        Out     0.375     2.314 f     -         
sm0_areset_n_rcosc                                                           Net        -        -       1.450     -           17        
m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.count_ddr[0]                   SLE        ALn      In      -         3.764 f     -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 3.764 is 0.484(12.8%) logic and 3.280(87.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport50></a>Detailed Report for Clock: m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB</a>
====================================



<a name=startingSlack51></a>Starting Points with Worst Slack</a>
********************************

                                                                     Starting                                                                                                                                                Arrival           
Instance                                                             Reference                                                            Type        Pin                        Net                                         Time        Slack 
                                                                     Clock                                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.psel                  m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                          psel                                        0.087       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.state[1]              m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                          state[1]                                    0.087       37.968
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.MDDR_PENABLE          m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                          CORECONFIGP_0_MDDR_APBmslave_PENABLE        0.108       38.325
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.paddr[13]             m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                          paddr[13]                                   0.108       38.420
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.state[0]              m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                          state[0]                                    0.087       38.430
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.paddr[15]             m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                          paddr[15]                                   0.108       38.494
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.paddr[12]             m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                          paddr[12]                                   0.108       38.791
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.029       73.305
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[8]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[8]      5.507       73.663
m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.481       73.689
===============================================================================================================================================================================================================================================


<a name=endingSlack52></a>Ending Points with Worst Slack</a>
******************************

                                                                         Starting                                                                                            Required           
Instance                                                                 Reference                                                            Type     Pin     Net           Time         Slack 
                                                                         Clock                                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[0]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[1]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[2]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[3]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[4]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[5]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[6]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[7]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[8]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[8]     39.745       36.312
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[9]     m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[9]     39.745       36.312
================================================================================================================================================================================================



<a name=worstPaths53></a>Worst Path Information</a>
<a href="C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.srr:srsfC:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.srs:fp:216273:217929:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.745

    - Propagation time:                      3.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 36.312

    Number of logic level(s):                3
    Starting point:                          m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16] / D
    The start point is clocked by            m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB [falling] (rise=0.000 fall=40.000 period=80.000) on pin CLK
    The end   point is clocked by            m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB [rising] (rise=0.000 fall=40.000 period=80.000) on pin CLK

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.psel                           SLE      Q        Out     0.087     0.087 r     -         
psel                                                                          Net      -        -       0.745     -           3         
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.int_sel_0_sqmuxa               CFG3     B        In      -         0.833 r     -         
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.int_sel_0_sqmuxa               CFG3     Y        Out     0.165     0.997 r     -         
int_sel_0_sqmuxa                                                              Net      -        -       0.745     -           3         
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.un1_int_sel_0_sqmuxa           CFG2     A        In      -         1.743 r     -         
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.un1_int_sel_0_sqmuxa           CFG2     Y        Out     0.077     1.820 r     -         
un1_int_sel_0_sqmuxa                                                          Net      -        -       1.161     -           18        
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_RNO[16]     CFG4     C        In      -         2.981 r     -         
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_RNO[16]     CFG4     Y        Out     0.203     3.184 r     -         
prdata[16]                                                                    Net      -        -       0.248     -           1         
m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16]         SLE      D        In      -         3.433 r     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 3.688 is 0.788(21.4%) logic and 2.900(78.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\designer\m2s_creative_ddr_top\synthesis.fdc:16:0:16:1:@W:MT447:@XP_MSG">synthesis.fdc(16)</a><!@TM:1728042876> | Timing constraint (through [get_pins { m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT443:@XP_HELP">MT443</a> : <a href="c:\git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\designer\m2s_creative_ddr_top\synthesis.fdc:18:0:18:1:@W:MT443:@XP_MSG">synthesis.fdc(18)</a><!@TM:1728042876> | Timing constraint (through [get_nets { m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 210MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 210MB)

---------------------------------------
<a name=resourceUsage54></a>Resource Usage Report for m2s_creative_ddr_top </a>

Mapping to part: m2s025vf400std
Cell usage:
CCC             1 use
CLKINT          10 uses
MSS_025         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
XTLOSC          1 use
CFG1           10 uses
CFG2           233 uses
CFG3           279 uses
CFG4           518 uses

Carry cells:
ARI1            116 uses - used for arithmetic functions
ARI1            15 uses - used for Wide-Mux implementation
Total ARI1      131 uses


Sequential Cells: 
SLE            812 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 74
I/O primitives: 69
BIBUF          18 uses
BIBUF_DIFF     2 uses
INBUF          7 uses
OUTBUF         41 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 10

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 4 of 34 (11%)

Total LUTs:    1171

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 144; LUTs = 144;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  812 + 144 + 0 + 0 = 956;
Total number of LUTs after P&R:  1171 + 144 + 0 + 0 = 1315;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 74MB peak: 210MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Fri Oct  4 17:24:36 2024

###########################################################]

</pre></samp></body></html>
