#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x556cacd76c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556cacd74100 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x556cace70460_0 .net "alu_input1", 31 0, L_0x556cacea9310;  1 drivers
v0x556cace70540_0 .net "alu_input2", 31 0, L_0x556cacea9fd0;  1 drivers
o0x7f612b094948 .functor BUFZ 1, C4<z>; HiZ drive
v0x556cace70600_0 .net "clk", 0 0, o0x7f612b094948;  0 drivers
v0x556cace706a0_0 .net "ex_alu_result", 31 0, L_0x556caceaa990;  1 drivers
v0x556cace70790_0 .net "ex_branch_target", 31 0, L_0x556caceaab10;  1 drivers
o0x7f612b0949a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556cace708a0_0 .net "ex_neg_flag", 0 0, o0x7f612b0949a8;  0 drivers
v0x556cace70940_0 .net "ex_wb_alu_result", 31 0, v0x556cace58580_0;  1 drivers
v0x556cace70a70_0 .net "ex_wb_mem_data", 31 0, v0x556cace58660_0;  1 drivers
v0x556cace70b30_0 .net "ex_wb_mem_to_reg", 0 0, v0x556cace58740_0;  1 drivers
v0x556cace70c60_0 .net "ex_wb_neg_flag", 0 0, v0x556cace58800_0;  1 drivers
v0x556cace70d90_0 .net "ex_wb_rd", 5 0, v0x556cace589a0_0;  1 drivers
v0x556cace70e50_0 .net "ex_wb_reg_write", 0 0, v0x556cace58a80_0;  1 drivers
v0x556cace70ef0_0 .net "ex_wb_zero_flag", 0 0, v0x556cace58c20_0;  1 drivers
v0x556cace71020_0 .net "ex_write_data", 31 0, L_0x556caceaa890;  1 drivers
v0x556cace710e0_0 .net "ex_zero_flag", 0 0, L_0x556caceaa580;  1 drivers
v0x556cace71180_0 .net "id_alu_op", 2 0, v0x556cace5ea90_0;  1 drivers
v0x556cace71240_0 .net "id_alu_src", 0 0, v0x556cace5eb70_0;  1 drivers
v0x556cace713f0_0 .net "id_branch", 0 0, v0x556cace5ec40_0;  1 drivers
v0x556cace71490_0 .net "id_ex_alu_op", 2 0, v0x556cace5bbd0_0;  1 drivers
v0x556cace71550_0 .net "id_ex_alu_src", 0 0, v0x556cace5bcc0_0;  1 drivers
v0x556cace715f0_0 .net "id_ex_branch", 0 0, v0x556cace5bdb0_0;  1 drivers
v0x556cace71690_0 .net "id_ex_imm", 31 0, v0x556cace5be50_0;  1 drivers
v0x556cace71750_0 .net "id_ex_jump", 0 0, v0x556cace5bf60_0;  1 drivers
v0x556cace717f0_0 .net "id_ex_mem_to_reg", 0 0, v0x556cace5c020_0;  1 drivers
v0x556cace71890_0 .net "id_ex_mem_write", 0 0, v0x556cace5c0c0_0;  1 drivers
v0x556cace719c0_0 .net "id_ex_pc", 31 0, v0x556cace5c200_0;  1 drivers
v0x556cace71a80_0 .net "id_ex_rd", 5 0, v0x556cace5c2c0_0;  1 drivers
v0x556cace71b40_0 .net "id_ex_reg_data1", 31 0, v0x556cace5c380_0;  1 drivers
v0x556cace71c00_0 .net "id_ex_reg_data2", 31 0, v0x556cace5c450_0;  1 drivers
v0x556cace71d10_0 .net "id_ex_reg_write", 0 0, v0x556cace5c520_0;  1 drivers
v0x556cace71e00_0 .net "id_ex_rs", 5 0, v0x556cace5c5f0_0;  1 drivers
v0x556cace71f10_0 .net "id_ex_rt", 5 0, v0x556cace5c6c0_0;  1 drivers
v0x556cace72020_0 .net "id_imm", 31 0, v0x556cace5f440_0;  1 drivers
v0x556cace722f0_0 .net "id_jump", 0 0, v0x556cace5ed40_0;  1 drivers
v0x556cace72390_0 .net "id_mem_to_reg", 0 0, v0x556cace5ee10_0;  1 drivers
v0x556cace72430_0 .net "id_mem_write", 0 0, v0x556cace5ef00_0;  1 drivers
v0x556cace724d0_0 .net "id_pc", 31 0, L_0x556cacea76e0;  1 drivers
v0x556cace725e0_0 .net "id_rd", 5 0, L_0x556cacea7870;  1 drivers
v0x556cace726f0_0 .net "id_reg_data1", 31 0, L_0x556cacea7da0;  1 drivers
v0x556cace727b0_0 .net "id_reg_data2", 31 0, L_0x556cacea8350;  1 drivers
v0x556cace72870_0 .net "id_reg_write", 0 0, v0x556cace5f070_0;  1 drivers
v0x556cace72910_0 .net "id_rs", 5 0, L_0x556cacea7750;  1 drivers
v0x556cace72a20_0 .net "id_rt", 5 0, L_0x556cacea77e0;  1 drivers
v0x556cace72b30_0 .net "if_flush", 0 0, L_0x556cacea71a0;  1 drivers
v0x556cace72c20_0 .net "if_id_instr", 31 0, v0x556cace63a50_0;  1 drivers
v0x556cace72ce0_0 .net "if_id_pc", 31 0, v0x556cace63c40_0;  1 drivers
v0x556cace72da0_0 .net "if_instr", 31 0, v0x556cace64b50_0;  1 drivers
v0x556cace72eb0_0 .net "if_next_pc", 31 0, L_0x556cacea6fc0;  1 drivers
v0x556cace72f70_0 .net "if_pc", 31 0, v0x556cace68ef0_0;  1 drivers
v0x556cace73030_0 .net "mem_alu_result", 31 0, L_0x556caceaabb0;  1 drivers
v0x556cace730f0_0 .net "mem_mem_to_reg", 0 0, L_0x556caceab030;  1 drivers
v0x556cace731e0_0 .net "mem_neg_flag", 0 0, L_0x556caceaaec0;  1 drivers
v0x556cace73280_0 .net "mem_rd", 5 0, L_0x556caceaac20;  1 drivers
v0x556cace73320_0 .net "mem_read_data", 31 0, v0x556cace6dd80_0;  1 drivers
v0x556cace733e0_0 .net "mem_reg_write", 0 0, L_0x556caceaafc0;  1 drivers
v0x556cace73480_0 .net "mem_zero_flag", 0 0, L_0x556caceaae00;  1 drivers
v0x556cace73520_0 .net "neg_flag", 0 0, L_0x556caceaa6b0;  1 drivers
o0x7f612b094a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x556cace73610_0 .net "rst", 0 0, o0x7f612b094a98;  0 drivers
v0x556cace736b0_0 .net "wb_write_data", 31 0, L_0x556caceab2d0;  1 drivers
v0x556cace73750_0 .net "wb_write_en", 0 0, L_0x556caceab490;  1 drivers
v0x556cace737f0_0 .net "wb_write_reg", 5 0, L_0x556caceab1e0;  1 drivers
L_0x556cacea72c0 .part v0x556cace63a50_0, 0, 4;
S_0x556cace40940 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x556cace188d0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x556caceaa890 .functor BUFZ 32, L_0x556cacea9fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f612b04b378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x556cace566d0_0 .net/2u *"_ivl_0", 3 0, L_0x7f612b04b378;  1 drivers
v0x556cace567b0_0 .net *"_ivl_2", 0 0, L_0x556caceaa750;  1 drivers
L_0x7f612b04b3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556cace56870_0 .net/2u *"_ivl_4", 31 0, L_0x7f612b04b3c0;  1 drivers
v0x556cace56960_0 .net *"_ivl_6", 31 0, L_0x556caceaa7f0;  1 drivers
v0x556cace56a40_0 .net "alu_op", 2 0, v0x556cace5bbd0_0;  alias, 1 drivers
v0x556cace56b50_0 .net "alu_operand_b", 31 0, L_0x556caceaa1e0;  1 drivers
v0x556cace56c40_0 .net "alu_result_wire", 31 0, v0x556cace559c0_0;  1 drivers
v0x556cace56d00_0 .net "alu_src", 0 0, v0x556cace5bcc0_0;  alias, 1 drivers
v0x556cace56dd0_0 .net "ex_alu_result", 31 0, L_0x556caceaa990;  alias, 1 drivers
v0x556cace56f00_0 .net "ex_branch_target", 31 0, L_0x556caceaab10;  alias, 1 drivers
v0x556cace56ff0_0 .net "ex_write_data", 31 0, L_0x556caceaa890;  alias, 1 drivers
v0x556cace570b0_0 .net "id_ex_imm", 31 0, v0x556cace5be50_0;  alias, 1 drivers
v0x556cace57170_0 .net "id_ex_mem_write", 0 0, v0x556cace5c0c0_0;  alias, 1 drivers
o0x7f612b0946a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556cace57230_0 .net "id_ex_opcode", 3 0, o0x7f612b0946a8;  0 drivers
v0x556cace57310_0 .net "id_ex_pc", 31 0, v0x556cace5c200_0;  alias, 1 drivers
v0x556cace573d0_0 .net "id_ex_reg_data1", 31 0, L_0x556cacea9310;  alias, 1 drivers
v0x556cace574a0_0 .net "id_ex_reg_data2", 31 0, L_0x556cacea9fd0;  alias, 1 drivers
v0x556cace57570_0 .net "neg_flag", 0 0, L_0x556caceaa6b0;  alias, 1 drivers
v0x556cace57640_0 .net "zero_flag", 0 0, L_0x556caceaa580;  alias, 1 drivers
E_0x556caccd56c0 .event anyedge, v0x556cace563c0_0, v0x556cace57170_0;
L_0x556caceaa750 .cmp/eq 4, o0x7f612b0946a8, L_0x7f612b04b378;
L_0x556caceaa7f0 .arith/sum 32, v0x556cace5c200_0, L_0x7f612b04b3c0;
L_0x556caceaa990 .functor MUXZ 32, v0x556cace559c0_0, L_0x556caceaa7f0, L_0x556caceaa750, C4<>;
S_0x556cace40650 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x556cace40940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f612b04b330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace1dee0_0 .net/2u *"_ivl_6", 31 0, L_0x7f612b04b330;  1 drivers
v0x556cace21390_0 .net "a", 31 0, L_0x556cacea9310;  alias, 1 drivers
v0x556cacdfe1f0_0 .net "alu_control", 2 0, v0x556cace5bbd0_0;  alias, 1 drivers
v0x556cacdbc300_0 .net "b", 31 0, L_0x556caceaa1e0;  alias, 1 drivers
v0x556cacddf600_0 .net "cmd_add", 0 0, L_0x556caceaa310;  1 drivers
v0x556cacde2ab0_0 .net "cmd_neg", 0 0, L_0x556caceaa440;  1 drivers
v0x556cace55840_0 .net "cmd_sub", 0 0, L_0x556caceaa4e0;  1 drivers
v0x556cace55900_0 .net "negative", 0 0, L_0x556caceaa6b0;  alias, 1 drivers
v0x556cace559c0_0 .var "result", 31 0;
v0x556cace55aa0_0 .net "zero", 0 0, L_0x556caceaa580;  alias, 1 drivers
E_0x556caccbba00 .event anyedge, v0x556cacdfe1f0_0, v0x556cace21390_0, v0x556cacdbc300_0;
L_0x556caceaa310 .part v0x556cace5bbd0_0, 2, 1;
L_0x556caceaa440 .part v0x556cace5bbd0_0, 1, 1;
L_0x556caceaa4e0 .part v0x556cace5bbd0_0, 0, 1;
L_0x556caceaa580 .cmp/eq 32, v0x556cace559c0_0, L_0x7f612b04b330;
L_0x556caceaa6b0 .part v0x556cace559c0_0, 31, 1;
S_0x556cace55c60 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x556cace40940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x556cace55e10_0 .net "in0", 31 0, L_0x556cacea9fd0;  alias, 1 drivers
v0x556cace55ef0_0 .net "in1", 31 0, v0x556cace5be50_0;  alias, 1 drivers
v0x556cace55fd0_0 .net "out", 31 0, L_0x556caceaa1e0;  alias, 1 drivers
v0x556cace56070_0 .net "sel", 0 0, v0x556cace5bcc0_0;  alias, 1 drivers
L_0x556caceaa1e0 .functor MUXZ 32, L_0x556cacea9fd0, v0x556cace5be50_0, v0x556cace5bcc0_0, C4<>;
S_0x556cace56190 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x556cace40940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x556cace563c0_0 .net "a", 31 0, v0x556cace5c200_0;  alias, 1 drivers
v0x556cace564c0_0 .net "b", 31 0, v0x556cace5be50_0;  alias, 1 drivers
v0x556cace56580_0 .net "out", 31 0, L_0x556caceaab10;  alias, 1 drivers
L_0x556caceaab10 .arith/sum 32, v0x556cace5c200_0, v0x556cace5be50_0;
S_0x556cace57850 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x556cace57c60_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace57d40_0 .net "ex_alu_result", 31 0, L_0x556caceaa990;  alias, 1 drivers
v0x556cace57e30_0 .net "ex_mem_data", 31 0, L_0x556caceaa890;  alias, 1 drivers
v0x556cace57f30_0 .net "ex_mem_to_reg", 0 0, v0x556cace5c020_0;  alias, 1 drivers
v0x556cace57fd0_0 .net "ex_neg_flag", 0 0, o0x7f612b0949a8;  alias, 0 drivers
o0x7f612b0949d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556cace580c0_0 .net "ex_opcode", 3 0, o0x7f612b0949d8;  0 drivers
v0x556cace581a0_0 .net "ex_rd", 5 0, v0x556cace5c2c0_0;  alias, 1 drivers
v0x556cace58280_0 .net "ex_reg_write", 0 0, v0x556cace5c520_0;  alias, 1 drivers
o0x7f612b094a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x556cace58340_0 .net "ex_rt", 5 0, o0x7f612b094a68;  0 drivers
v0x556cace58420_0 .net "ex_zero_flag", 0 0, L_0x556caceaa580;  alias, 1 drivers
v0x556cace584c0_0 .net "rst", 0 0, o0x7f612b094a98;  alias, 0 drivers
v0x556cace58580_0 .var "wb_alu_result", 31 0;
v0x556cace58660_0 .var "wb_mem_data", 31 0;
v0x556cace58740_0 .var "wb_mem_to_reg", 0 0;
v0x556cace58800_0 .var "wb_neg_flag", 0 0;
v0x556cace588c0_0 .var "wb_opcode", 3 0;
v0x556cace589a0_0 .var "wb_rd", 5 0;
v0x556cace58a80_0 .var "wb_reg_write", 0 0;
v0x556cace58b40_0 .var "wb_rt", 5 0;
v0x556cace58c20_0 .var "wb_zero_flag", 0 0;
E_0x556caccd5b30 .event posedge, v0x556cace57c60_0;
S_0x556cace58f60 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x556cacea8730 .functor AND 1, L_0x556cacea8600, v0x556cace58a80_0, C4<1>, C4<1>;
L_0x556cacea8b00 .functor AND 1, L_0x556cacea8730, L_0x556cacea89c0, C4<1>, C4<1>;
L_0x556cacea8d70 .functor AND 1, L_0x556cacea8c10, L_0x556caceaafc0, C4<1>, C4<1>;
L_0x556cacea9080 .functor AND 1, L_0x556cacea8d70, L_0x556cacea8f10, C4<1>, C4<1>;
L_0x556cacea9530 .functor AND 1, L_0x556cacea9490, v0x556cace58a80_0, C4<1>, C4<1>;
L_0x556cacea98b0 .functor AND 1, L_0x556cacea9530, L_0x556cacea9810, C4<1>, C4<1>;
L_0x556cacea9ad0 .functor AND 1, L_0x556cacea99c0, L_0x556caceaafc0, C4<1>, C4<1>;
L_0x556cacea9a60 .functor AND 1, L_0x556cacea9ad0, L_0x556cacea9c80, C4<1>, C4<1>;
v0x556cace59270_0 .net *"_ivl_0", 0 0, L_0x556cacea8600;  1 drivers
v0x556cace59330_0 .net *"_ivl_10", 0 0, L_0x556cacea89c0;  1 drivers
v0x556cace593f0_0 .net *"_ivl_13", 0 0, L_0x556cacea8b00;  1 drivers
v0x556cace59490_0 .net *"_ivl_14", 0 0, L_0x556cacea8c10;  1 drivers
v0x556cace59550_0 .net *"_ivl_17", 0 0, L_0x556cacea8d70;  1 drivers
v0x556cace59660_0 .net *"_ivl_18", 31 0, L_0x556cacea8e70;  1 drivers
L_0x7f612b04b180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace59740_0 .net *"_ivl_21", 25 0, L_0x7f612b04b180;  1 drivers
L_0x7f612b04b1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace59820_0 .net/2u *"_ivl_22", 31 0, L_0x7f612b04b1c8;  1 drivers
v0x556cace59900_0 .net *"_ivl_24", 0 0, L_0x556cacea8f10;  1 drivers
v0x556cace599c0_0 .net *"_ivl_27", 0 0, L_0x556cacea9080;  1 drivers
v0x556cace59a80_0 .net *"_ivl_28", 31 0, L_0x556cacea9190;  1 drivers
v0x556cace59b60_0 .net *"_ivl_3", 0 0, L_0x556cacea8730;  1 drivers
v0x556cace59c20_0 .net *"_ivl_32", 0 0, L_0x556cacea9490;  1 drivers
v0x556cace59ce0_0 .net *"_ivl_35", 0 0, L_0x556cacea9530;  1 drivers
v0x556cace59da0_0 .net *"_ivl_36", 31 0, L_0x556cacea95f0;  1 drivers
L_0x7f612b04b210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace59e80_0 .net *"_ivl_39", 25 0, L_0x7f612b04b210;  1 drivers
v0x556cace59f60_0 .net *"_ivl_4", 31 0, L_0x556cacea8860;  1 drivers
L_0x7f612b04b258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace5a040_0 .net/2u *"_ivl_40", 31 0, L_0x7f612b04b258;  1 drivers
v0x556cace5a120_0 .net *"_ivl_42", 0 0, L_0x556cacea9810;  1 drivers
v0x556cace5a1e0_0 .net *"_ivl_45", 0 0, L_0x556cacea98b0;  1 drivers
v0x556cace5a2a0_0 .net *"_ivl_46", 0 0, L_0x556cacea99c0;  1 drivers
v0x556cace5a360_0 .net *"_ivl_49", 0 0, L_0x556cacea9ad0;  1 drivers
v0x556cace5a420_0 .net *"_ivl_50", 31 0, L_0x556cacea9b90;  1 drivers
L_0x7f612b04b2a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace5a500_0 .net *"_ivl_53", 25 0, L_0x7f612b04b2a0;  1 drivers
L_0x7f612b04b2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace5a5e0_0 .net/2u *"_ivl_54", 31 0, L_0x7f612b04b2e8;  1 drivers
v0x556cace5a6c0_0 .net *"_ivl_56", 0 0, L_0x556cacea9c80;  1 drivers
v0x556cace5a780_0 .net *"_ivl_59", 0 0, L_0x556cacea9a60;  1 drivers
v0x556cace5a840_0 .net *"_ivl_60", 31 0, L_0x556cacea9f30;  1 drivers
L_0x7f612b04b0f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace5a920_0 .net *"_ivl_7", 25 0, L_0x7f612b04b0f0;  1 drivers
L_0x7f612b04b138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace5aa00_0 .net/2u *"_ivl_8", 31 0, L_0x7f612b04b138;  1 drivers
v0x556cace5aae0_0 .net "alu_input1", 31 0, L_0x556cacea9310;  alias, 1 drivers
v0x556cace5aba0_0 .net "alu_input2", 31 0, L_0x556cacea9fd0;  alias, 1 drivers
v0x556cace5acb0_0 .net "ex_wb_alu_result", 31 0, v0x556cace58580_0;  alias, 1 drivers
v0x556cace5ad70_0 .net "ex_wb_rd", 5 0, v0x556cace589a0_0;  alias, 1 drivers
v0x556cace5ae10_0 .net "ex_wb_reg_write", 0 0, v0x556cace58a80_0;  alias, 1 drivers
v0x556cace5aeb0_0 .net "id_ex_reg_data1", 31 0, v0x556cace5c380_0;  alias, 1 drivers
v0x556cace5af50_0 .net "id_ex_reg_data2", 31 0, v0x556cace5c450_0;  alias, 1 drivers
v0x556cace5b030_0 .net "id_ex_rs", 5 0, v0x556cace5c5f0_0;  alias, 1 drivers
v0x556cace5b110_0 .net "id_ex_rt", 5 0, v0x556cace5c6c0_0;  alias, 1 drivers
v0x556cace5b1f0_0 .net "mem_alu_result", 31 0, L_0x556caceaabb0;  alias, 1 drivers
v0x556cace5b2d0_0 .net "mem_rd", 5 0, L_0x556caceaac20;  alias, 1 drivers
v0x556cace5b3b0_0 .net "mem_reg_write", 0 0, L_0x556caceaafc0;  alias, 1 drivers
L_0x556cacea8600 .cmp/eq 6, v0x556cace5c5f0_0, v0x556cace589a0_0;
L_0x556cacea8860 .concat [ 6 26 0 0], v0x556cace5c5f0_0, L_0x7f612b04b0f0;
L_0x556cacea89c0 .cmp/ne 32, L_0x556cacea8860, L_0x7f612b04b138;
L_0x556cacea8c10 .cmp/eq 6, v0x556cace5c5f0_0, L_0x556caceaac20;
L_0x556cacea8e70 .concat [ 6 26 0 0], v0x556cace5c5f0_0, L_0x7f612b04b180;
L_0x556cacea8f10 .cmp/ne 32, L_0x556cacea8e70, L_0x7f612b04b1c8;
L_0x556cacea9190 .functor MUXZ 32, v0x556cace5c380_0, L_0x556caceaabb0, L_0x556cacea9080, C4<>;
L_0x556cacea9310 .functor MUXZ 32, L_0x556cacea9190, v0x556cace58580_0, L_0x556cacea8b00, C4<>;
L_0x556cacea9490 .cmp/eq 6, v0x556cace5c6c0_0, v0x556cace589a0_0;
L_0x556cacea95f0 .concat [ 6 26 0 0], v0x556cace5c6c0_0, L_0x7f612b04b210;
L_0x556cacea9810 .cmp/ne 32, L_0x556cacea95f0, L_0x7f612b04b258;
L_0x556cacea99c0 .cmp/eq 6, v0x556cace5c6c0_0, L_0x556caceaac20;
L_0x556cacea9b90 .concat [ 6 26 0 0], v0x556cace5c6c0_0, L_0x7f612b04b2a0;
L_0x556cacea9c80 .cmp/ne 32, L_0x556cacea9b90, L_0x7f612b04b2e8;
L_0x556cacea9f30 .functor MUXZ 32, v0x556cace5c450_0, L_0x556caceaabb0, L_0x556cacea9a60, C4<>;
L_0x556cacea9fd0 .functor MUXZ 32, L_0x556cacea9f30, v0x556cace58580_0, L_0x556cacea98b0, C4<>;
S_0x556cace5b5f0 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x556cace5bae0_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace5bbd0_0 .var "ex_alu_op", 2 0;
v0x556cace5bcc0_0 .var "ex_alu_src", 0 0;
v0x556cace5bdb0_0 .var "ex_branch", 0 0;
v0x556cace5be50_0 .var "ex_imm", 31 0;
v0x556cace5bf60_0 .var "ex_jump", 0 0;
v0x556cace5c020_0 .var "ex_mem_to_reg", 0 0;
v0x556cace5c0c0_0 .var "ex_mem_write", 0 0;
v0x556cace5c160_0 .var "ex_opcode", 3 0;
v0x556cace5c200_0 .var "ex_pc", 31 0;
v0x556cace5c2c0_0 .var "ex_rd", 5 0;
v0x556cace5c380_0 .var "ex_reg_data1", 31 0;
v0x556cace5c450_0 .var "ex_reg_data2", 31 0;
v0x556cace5c520_0 .var "ex_reg_write", 0 0;
v0x556cace5c5f0_0 .var "ex_rs", 5 0;
v0x556cace5c6c0_0 .var "ex_rt", 5 0;
v0x556cace5c790_0 .net "id_alu_op", 2 0, v0x556cace5ea90_0;  alias, 1 drivers
v0x556cace5c940_0 .net "id_alu_src", 0 0, v0x556cace5eb70_0;  alias, 1 drivers
v0x556cace5ca00_0 .net "id_branch", 0 0, v0x556cace5ec40_0;  alias, 1 drivers
v0x556cace5cac0_0 .net "id_imm", 31 0, v0x556cace5f440_0;  alias, 1 drivers
v0x556cace5cba0_0 .net "id_jump", 0 0, v0x556cace5ed40_0;  alias, 1 drivers
v0x556cace5cc60_0 .net "id_mem_to_reg", 0 0, v0x556cace5ee10_0;  alias, 1 drivers
v0x556cace5cd20_0 .net "id_mem_write", 0 0, v0x556cace5ef00_0;  alias, 1 drivers
o0x7f612b095b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556cace5cde0_0 .net "id_opcode", 3 0, o0x7f612b095b48;  0 drivers
v0x556cace5cec0_0 .net "id_pc", 31 0, L_0x556cacea76e0;  alias, 1 drivers
v0x556cace5cfa0_0 .net "id_rd", 5 0, L_0x556cacea7870;  alias, 1 drivers
v0x556cace5d080_0 .net "id_reg_data1", 31 0, L_0x556cacea7da0;  alias, 1 drivers
v0x556cace5d160_0 .net "id_reg_data2", 31 0, L_0x556cacea8350;  alias, 1 drivers
v0x556cace5d240_0 .net "id_reg_write", 0 0, v0x556cace5f070_0;  alias, 1 drivers
v0x556cace5d300_0 .net "id_rs", 5 0, L_0x556cacea7750;  alias, 1 drivers
v0x556cace5d3e0_0 .net "id_rt", 5 0, L_0x556cacea77e0;  alias, 1 drivers
v0x556cace5d4c0_0 .net "rst", 0 0, o0x7f612b094a98;  alias, 0 drivers
S_0x556cace5da80 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x556cacea76e0 .functor BUFZ 32, v0x556cace63c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556cacea7750 .functor BUFZ 6, L_0x556cacea74d0, C4<000000>, C4<000000>, C4<000000>;
L_0x556cacea77e0 .functor BUFZ 6, L_0x556cacea7570, C4<000000>, C4<000000>, C4<000000>;
L_0x556cacea7870 .functor BUFZ 6, L_0x556cacea7610, C4<000000>, C4<000000>, C4<000000>;
L_0x556cacea7930 .functor BUFZ 4, L_0x556cacea7410, C4<0000>, C4<0000>, C4<0000>;
v0x556cace61c50_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace61d10_0 .net "id_alu_op", 2 0, v0x556cace5ea90_0;  alias, 1 drivers
v0x556cace61e20_0 .net "id_alu_src", 0 0, v0x556cace5eb70_0;  alias, 1 drivers
v0x556cace61f10_0 .net "id_branch", 0 0, v0x556cace5ec40_0;  alias, 1 drivers
v0x556cace62000_0 .net "id_imm", 31 0, v0x556cace5f440_0;  alias, 1 drivers
v0x556cace62140_0 .net "id_jump", 0 0, v0x556cace5ed40_0;  alias, 1 drivers
v0x556cace62230_0 .net "id_mem_to_reg", 0 0, v0x556cace5ee10_0;  alias, 1 drivers
v0x556cace62320_0 .net "id_mem_write", 0 0, v0x556cace5ef00_0;  alias, 1 drivers
v0x556cace62410_0 .net "id_opcode", 3 0, L_0x556cacea7930;  1 drivers
v0x556cace624f0_0 .net "id_pc", 31 0, L_0x556cacea76e0;  alias, 1 drivers
v0x556cace625b0_0 .net "id_rd", 5 0, L_0x556cacea7870;  alias, 1 drivers
v0x556cace62650_0 .net "id_reg_data1", 31 0, L_0x556cacea7da0;  alias, 1 drivers
v0x556cace626f0_0 .net "id_reg_data2", 31 0, L_0x556cacea8350;  alias, 1 drivers
v0x556cace62800_0 .net "id_reg_write", 0 0, v0x556cace5f070_0;  alias, 1 drivers
v0x556cace628f0_0 .net "id_rs", 5 0, L_0x556cacea7750;  alias, 1 drivers
v0x556cace629b0_0 .net "id_rt", 5 0, L_0x556cacea77e0;  alias, 1 drivers
v0x556cace62a50_0 .net "if_id_instr", 31 0, v0x556cace63a50_0;  alias, 1 drivers
v0x556cace62c00_0 .net "if_id_pc", 31 0, v0x556cace63c40_0;  alias, 1 drivers
v0x556cace62cc0_0 .net "opcode", 3 0, L_0x556cacea7410;  1 drivers
v0x556cace62d80_0 .net "rd", 5 0, L_0x556cacea7610;  1 drivers
v0x556cace62e40_0 .net "rs", 5 0, L_0x556cacea74d0;  1 drivers
v0x556cace62f00_0 .net "rst", 0 0, o0x7f612b094a98;  alias, 0 drivers
v0x556cace62fa0_0 .net "rt", 5 0, L_0x556cacea7570;  1 drivers
v0x556cace63040_0 .net "wb_reg_write", 0 0, L_0x556caceab490;  alias, 1 drivers
v0x556cace630e0_0 .net "wb_write_data", 31 0, L_0x556caceab2d0;  alias, 1 drivers
v0x556cace63180_0 .net "wb_write_reg", 5 0, L_0x556caceab1e0;  alias, 1 drivers
E_0x556cace5ded0 .event anyedge, v0x556cace5efd0_0, v0x556cace5f550_0, v0x556cace62d80_0;
L_0x556cacea7410 .part v0x556cace63a50_0, 0, 4;
L_0x556cacea74d0 .part v0x556cace63a50_0, 10, 6;
L_0x556cacea7570 .part v0x556cace63a50_0, 4, 6;
L_0x556cacea7610 .part v0x556cace63a50_0, 16, 6;
S_0x556cace5df50 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x556cace5da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x556cace5e150 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x556cace5e190 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x556cace5e1d0 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x556cace5e210 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x556cace5e250 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x556cace5e290 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x556cace5e2d0 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x556cace5e310 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x556cace5e350 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x556cace5e390 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x556cace5e3d0 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x556cace5ea90_0 .var "alu_op", 2 0;
v0x556cace5eb70_0 .var "alu_src", 0 0;
v0x556cace5ec40_0 .var "branch", 0 0;
v0x556cace5ed40_0 .var "jump", 0 0;
v0x556cace5ee10_0 .var "mem_to_reg", 0 0;
v0x556cace5ef00_0 .var "mem_write", 0 0;
v0x556cace5efd0_0 .net "opcode", 3 0, L_0x556cacea7410;  alias, 1 drivers
v0x556cace5f070_0 .var "reg_write", 0 0;
E_0x556cace5ea30 .event anyedge, v0x556cace5efd0_0;
S_0x556cace5f1d0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x556cace5da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x556cace5f440_0 .var "imm_out", 31 0;
v0x556cace5f550_0 .net "instruction", 31 0, v0x556cace63a50_0;  alias, 1 drivers
E_0x556cace5f3c0 .event anyedge, v0x556cace5f550_0;
S_0x556cace5f670 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x556cace5da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x556cacea7b60 .functor AND 1, L_0x556caceab490, L_0x556cacea79a0, C4<1>, C4<1>;
L_0x556cacea8110 .functor AND 1, L_0x556caceab490, L_0x556cacea7fe0, C4<1>, C4<1>;
v0x556cace60d70_1 .array/port v0x556cace60d70, 1;
L_0x556cacea8520 .functor BUFZ 32, v0x556cace60d70_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556cace60d70_2 .array/port v0x556cace60d70, 2;
L_0x556cacea8590 .functor BUFZ 32, v0x556cace60d70_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556cace5fca0_0 .net *"_ivl_0", 0 0, L_0x556cacea79a0;  1 drivers
v0x556cace5fd80_0 .net *"_ivl_12", 0 0, L_0x556cacea7fe0;  1 drivers
v0x556cace5fe40_0 .net *"_ivl_15", 0 0, L_0x556cacea8110;  1 drivers
v0x556cace5ff10_0 .net *"_ivl_16", 31 0, L_0x556cacea8180;  1 drivers
v0x556cace5fff0_0 .net *"_ivl_18", 7 0, L_0x556cacea8260;  1 drivers
L_0x7f612b04b0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556cace60120_0 .net *"_ivl_21", 1 0, L_0x7f612b04b0a8;  1 drivers
v0x556cace60200_0 .net *"_ivl_3", 0 0, L_0x556cacea7b60;  1 drivers
v0x556cace602c0_0 .net *"_ivl_4", 31 0, L_0x556cacea7c60;  1 drivers
v0x556cace603a0_0 .net *"_ivl_6", 7 0, L_0x556cacea7d00;  1 drivers
L_0x7f612b04b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556cace60480_0 .net *"_ivl_9", 1 0, L_0x7f612b04b060;  1 drivers
v0x556cace60560_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace60600_0 .net "debug_r1", 31 0, L_0x556cacea8520;  1 drivers
v0x556cace606e0_0 .net "debug_r2", 31 0, L_0x556cacea8590;  1 drivers
v0x556cace607c0_0 .var/i "i", 31 0;
v0x556cace608a0_0 .net "read_data1", 31 0, L_0x556cacea7da0;  alias, 1 drivers
v0x556cace60960_0 .net "read_data2", 31 0, L_0x556cacea8350;  alias, 1 drivers
v0x556cace60a00_0 .net "read_reg1", 5 0, L_0x556cacea74d0;  alias, 1 drivers
v0x556cace60bd0_0 .net "read_reg2", 5 0, L_0x556cacea7570;  alias, 1 drivers
v0x556cace60cb0_0 .net "reg_write_en", 0 0, L_0x556caceab490;  alias, 1 drivers
v0x556cace60d70 .array "registers", 63 0, 31 0;
v0x556cace61840_0 .net "rst", 0 0, o0x7f612b094a98;  alias, 0 drivers
v0x556cace61930_0 .net "write_data", 31 0, L_0x556caceab2d0;  alias, 1 drivers
v0x556cace61a10_0 .net "write_reg", 5 0, L_0x556caceab1e0;  alias, 1 drivers
E_0x556cace5f880 .event posedge, v0x556cace584c0_0, v0x556cace57c60_0;
L_0x556cacea79a0 .cmp/eq 6, L_0x556caceab1e0, L_0x556cacea74d0;
L_0x556cacea7c60 .array/port v0x556cace60d70, L_0x556cacea7d00;
L_0x556cacea7d00 .concat [ 6 2 0 0], L_0x556cacea74d0, L_0x7f612b04b060;
L_0x556cacea7da0 .functor MUXZ 32, L_0x556cacea7c60, L_0x556caceab2d0, L_0x556cacea7b60, C4<>;
L_0x556cacea7fe0 .cmp/eq 6, L_0x556caceab1e0, L_0x556cacea7570;
L_0x556cacea8180 .array/port v0x556cace60d70, L_0x556cacea8260;
L_0x556cacea8260 .concat [ 6 2 0 0], L_0x556cacea7570, L_0x7f612b04b0a8;
L_0x556cacea8350 .functor MUXZ 32, L_0x556cacea8180, L_0x556caceab2d0, L_0x556cacea8110, C4<>;
S_0x556cace5f8c0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x556cace5f670;
 .timescale -9 -12;
v0x556cace5fac0_0 .var "reg_index", 5 0;
v0x556cace5fbc0_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x556cace5fbc0_0;
    %load/vec4 v0x556cace5fac0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x556cace60d70, 4, 0;
    %end;
S_0x556cace634a0 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x556cace637e0_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace638a0_0 .net "flush", 0 0, L_0x556cacea71a0;  alias, 1 drivers
v0x556cace63960_0 .net "instr_in", 31 0, v0x556cace64b50_0;  alias, 1 drivers
v0x556cace63a50_0 .var "instr_out", 31 0;
v0x556cace63b10_0 .net "pc_in", 31 0, v0x556cace68ef0_0;  alias, 1 drivers
v0x556cace63c40_0 .var "pc_out", 31 0;
E_0x556cace63760 .event negedge, v0x556cace57c60_0;
S_0x556cace63de0 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x556cace63fc0 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x556cace64980_0 .net "address", 31 0, v0x556cace68ef0_0;  alias, 1 drivers
v0x556cace64a90_0 .var/i "i", 31 0;
v0x556cace64b50_0 .var "instruction", 31 0;
v0x556cace64c50 .array "mem", 255 0, 31 0;
v0x556cace64c50_0 .array/port v0x556cace64c50, 0;
v0x556cace64c50_1 .array/port v0x556cace64c50, 1;
v0x556cace64c50_2 .array/port v0x556cace64c50, 2;
E_0x556cace64110/0 .event anyedge, v0x556cace63b10_0, v0x556cace64c50_0, v0x556cace64c50_1, v0x556cace64c50_2;
v0x556cace64c50_3 .array/port v0x556cace64c50, 3;
v0x556cace64c50_4 .array/port v0x556cace64c50, 4;
v0x556cace64c50_5 .array/port v0x556cace64c50, 5;
v0x556cace64c50_6 .array/port v0x556cace64c50, 6;
E_0x556cace64110/1 .event anyedge, v0x556cace64c50_3, v0x556cace64c50_4, v0x556cace64c50_5, v0x556cace64c50_6;
v0x556cace64c50_7 .array/port v0x556cace64c50, 7;
v0x556cace64c50_8 .array/port v0x556cace64c50, 8;
v0x556cace64c50_9 .array/port v0x556cace64c50, 9;
v0x556cace64c50_10 .array/port v0x556cace64c50, 10;
E_0x556cace64110/2 .event anyedge, v0x556cace64c50_7, v0x556cace64c50_8, v0x556cace64c50_9, v0x556cace64c50_10;
v0x556cace64c50_11 .array/port v0x556cace64c50, 11;
v0x556cace64c50_12 .array/port v0x556cace64c50, 12;
v0x556cace64c50_13 .array/port v0x556cace64c50, 13;
v0x556cace64c50_14 .array/port v0x556cace64c50, 14;
E_0x556cace64110/3 .event anyedge, v0x556cace64c50_11, v0x556cace64c50_12, v0x556cace64c50_13, v0x556cace64c50_14;
v0x556cace64c50_15 .array/port v0x556cace64c50, 15;
v0x556cace64c50_16 .array/port v0x556cace64c50, 16;
v0x556cace64c50_17 .array/port v0x556cace64c50, 17;
v0x556cace64c50_18 .array/port v0x556cace64c50, 18;
E_0x556cace64110/4 .event anyedge, v0x556cace64c50_15, v0x556cace64c50_16, v0x556cace64c50_17, v0x556cace64c50_18;
v0x556cace64c50_19 .array/port v0x556cace64c50, 19;
v0x556cace64c50_20 .array/port v0x556cace64c50, 20;
v0x556cace64c50_21 .array/port v0x556cace64c50, 21;
v0x556cace64c50_22 .array/port v0x556cace64c50, 22;
E_0x556cace64110/5 .event anyedge, v0x556cace64c50_19, v0x556cace64c50_20, v0x556cace64c50_21, v0x556cace64c50_22;
v0x556cace64c50_23 .array/port v0x556cace64c50, 23;
v0x556cace64c50_24 .array/port v0x556cace64c50, 24;
v0x556cace64c50_25 .array/port v0x556cace64c50, 25;
v0x556cace64c50_26 .array/port v0x556cace64c50, 26;
E_0x556cace64110/6 .event anyedge, v0x556cace64c50_23, v0x556cace64c50_24, v0x556cace64c50_25, v0x556cace64c50_26;
v0x556cace64c50_27 .array/port v0x556cace64c50, 27;
v0x556cace64c50_28 .array/port v0x556cace64c50, 28;
v0x556cace64c50_29 .array/port v0x556cace64c50, 29;
v0x556cace64c50_30 .array/port v0x556cace64c50, 30;
E_0x556cace64110/7 .event anyedge, v0x556cace64c50_27, v0x556cace64c50_28, v0x556cace64c50_29, v0x556cace64c50_30;
v0x556cace64c50_31 .array/port v0x556cace64c50, 31;
v0x556cace64c50_32 .array/port v0x556cace64c50, 32;
v0x556cace64c50_33 .array/port v0x556cace64c50, 33;
v0x556cace64c50_34 .array/port v0x556cace64c50, 34;
E_0x556cace64110/8 .event anyedge, v0x556cace64c50_31, v0x556cace64c50_32, v0x556cace64c50_33, v0x556cace64c50_34;
v0x556cace64c50_35 .array/port v0x556cace64c50, 35;
v0x556cace64c50_36 .array/port v0x556cace64c50, 36;
v0x556cace64c50_37 .array/port v0x556cace64c50, 37;
v0x556cace64c50_38 .array/port v0x556cace64c50, 38;
E_0x556cace64110/9 .event anyedge, v0x556cace64c50_35, v0x556cace64c50_36, v0x556cace64c50_37, v0x556cace64c50_38;
v0x556cace64c50_39 .array/port v0x556cace64c50, 39;
v0x556cace64c50_40 .array/port v0x556cace64c50, 40;
v0x556cace64c50_41 .array/port v0x556cace64c50, 41;
v0x556cace64c50_42 .array/port v0x556cace64c50, 42;
E_0x556cace64110/10 .event anyedge, v0x556cace64c50_39, v0x556cace64c50_40, v0x556cace64c50_41, v0x556cace64c50_42;
v0x556cace64c50_43 .array/port v0x556cace64c50, 43;
v0x556cace64c50_44 .array/port v0x556cace64c50, 44;
v0x556cace64c50_45 .array/port v0x556cace64c50, 45;
v0x556cace64c50_46 .array/port v0x556cace64c50, 46;
E_0x556cace64110/11 .event anyedge, v0x556cace64c50_43, v0x556cace64c50_44, v0x556cace64c50_45, v0x556cace64c50_46;
v0x556cace64c50_47 .array/port v0x556cace64c50, 47;
v0x556cace64c50_48 .array/port v0x556cace64c50, 48;
v0x556cace64c50_49 .array/port v0x556cace64c50, 49;
v0x556cace64c50_50 .array/port v0x556cace64c50, 50;
E_0x556cace64110/12 .event anyedge, v0x556cace64c50_47, v0x556cace64c50_48, v0x556cace64c50_49, v0x556cace64c50_50;
v0x556cace64c50_51 .array/port v0x556cace64c50, 51;
v0x556cace64c50_52 .array/port v0x556cace64c50, 52;
v0x556cace64c50_53 .array/port v0x556cace64c50, 53;
v0x556cace64c50_54 .array/port v0x556cace64c50, 54;
E_0x556cace64110/13 .event anyedge, v0x556cace64c50_51, v0x556cace64c50_52, v0x556cace64c50_53, v0x556cace64c50_54;
v0x556cace64c50_55 .array/port v0x556cace64c50, 55;
v0x556cace64c50_56 .array/port v0x556cace64c50, 56;
v0x556cace64c50_57 .array/port v0x556cace64c50, 57;
v0x556cace64c50_58 .array/port v0x556cace64c50, 58;
E_0x556cace64110/14 .event anyedge, v0x556cace64c50_55, v0x556cace64c50_56, v0x556cace64c50_57, v0x556cace64c50_58;
v0x556cace64c50_59 .array/port v0x556cace64c50, 59;
v0x556cace64c50_60 .array/port v0x556cace64c50, 60;
v0x556cace64c50_61 .array/port v0x556cace64c50, 61;
v0x556cace64c50_62 .array/port v0x556cace64c50, 62;
E_0x556cace64110/15 .event anyedge, v0x556cace64c50_59, v0x556cace64c50_60, v0x556cace64c50_61, v0x556cace64c50_62;
v0x556cace64c50_63 .array/port v0x556cace64c50, 63;
v0x556cace64c50_64 .array/port v0x556cace64c50, 64;
v0x556cace64c50_65 .array/port v0x556cace64c50, 65;
v0x556cace64c50_66 .array/port v0x556cace64c50, 66;
E_0x556cace64110/16 .event anyedge, v0x556cace64c50_63, v0x556cace64c50_64, v0x556cace64c50_65, v0x556cace64c50_66;
v0x556cace64c50_67 .array/port v0x556cace64c50, 67;
v0x556cace64c50_68 .array/port v0x556cace64c50, 68;
v0x556cace64c50_69 .array/port v0x556cace64c50, 69;
v0x556cace64c50_70 .array/port v0x556cace64c50, 70;
E_0x556cace64110/17 .event anyedge, v0x556cace64c50_67, v0x556cace64c50_68, v0x556cace64c50_69, v0x556cace64c50_70;
v0x556cace64c50_71 .array/port v0x556cace64c50, 71;
v0x556cace64c50_72 .array/port v0x556cace64c50, 72;
v0x556cace64c50_73 .array/port v0x556cace64c50, 73;
v0x556cace64c50_74 .array/port v0x556cace64c50, 74;
E_0x556cace64110/18 .event anyedge, v0x556cace64c50_71, v0x556cace64c50_72, v0x556cace64c50_73, v0x556cace64c50_74;
v0x556cace64c50_75 .array/port v0x556cace64c50, 75;
v0x556cace64c50_76 .array/port v0x556cace64c50, 76;
v0x556cace64c50_77 .array/port v0x556cace64c50, 77;
v0x556cace64c50_78 .array/port v0x556cace64c50, 78;
E_0x556cace64110/19 .event anyedge, v0x556cace64c50_75, v0x556cace64c50_76, v0x556cace64c50_77, v0x556cace64c50_78;
v0x556cace64c50_79 .array/port v0x556cace64c50, 79;
v0x556cace64c50_80 .array/port v0x556cace64c50, 80;
v0x556cace64c50_81 .array/port v0x556cace64c50, 81;
v0x556cace64c50_82 .array/port v0x556cace64c50, 82;
E_0x556cace64110/20 .event anyedge, v0x556cace64c50_79, v0x556cace64c50_80, v0x556cace64c50_81, v0x556cace64c50_82;
v0x556cace64c50_83 .array/port v0x556cace64c50, 83;
v0x556cace64c50_84 .array/port v0x556cace64c50, 84;
v0x556cace64c50_85 .array/port v0x556cace64c50, 85;
v0x556cace64c50_86 .array/port v0x556cace64c50, 86;
E_0x556cace64110/21 .event anyedge, v0x556cace64c50_83, v0x556cace64c50_84, v0x556cace64c50_85, v0x556cace64c50_86;
v0x556cace64c50_87 .array/port v0x556cace64c50, 87;
v0x556cace64c50_88 .array/port v0x556cace64c50, 88;
v0x556cace64c50_89 .array/port v0x556cace64c50, 89;
v0x556cace64c50_90 .array/port v0x556cace64c50, 90;
E_0x556cace64110/22 .event anyedge, v0x556cace64c50_87, v0x556cace64c50_88, v0x556cace64c50_89, v0x556cace64c50_90;
v0x556cace64c50_91 .array/port v0x556cace64c50, 91;
v0x556cace64c50_92 .array/port v0x556cace64c50, 92;
v0x556cace64c50_93 .array/port v0x556cace64c50, 93;
v0x556cace64c50_94 .array/port v0x556cace64c50, 94;
E_0x556cace64110/23 .event anyedge, v0x556cace64c50_91, v0x556cace64c50_92, v0x556cace64c50_93, v0x556cace64c50_94;
v0x556cace64c50_95 .array/port v0x556cace64c50, 95;
v0x556cace64c50_96 .array/port v0x556cace64c50, 96;
v0x556cace64c50_97 .array/port v0x556cace64c50, 97;
v0x556cace64c50_98 .array/port v0x556cace64c50, 98;
E_0x556cace64110/24 .event anyedge, v0x556cace64c50_95, v0x556cace64c50_96, v0x556cace64c50_97, v0x556cace64c50_98;
v0x556cace64c50_99 .array/port v0x556cace64c50, 99;
v0x556cace64c50_100 .array/port v0x556cace64c50, 100;
v0x556cace64c50_101 .array/port v0x556cace64c50, 101;
v0x556cace64c50_102 .array/port v0x556cace64c50, 102;
E_0x556cace64110/25 .event anyedge, v0x556cace64c50_99, v0x556cace64c50_100, v0x556cace64c50_101, v0x556cace64c50_102;
v0x556cace64c50_103 .array/port v0x556cace64c50, 103;
v0x556cace64c50_104 .array/port v0x556cace64c50, 104;
v0x556cace64c50_105 .array/port v0x556cace64c50, 105;
v0x556cace64c50_106 .array/port v0x556cace64c50, 106;
E_0x556cace64110/26 .event anyedge, v0x556cace64c50_103, v0x556cace64c50_104, v0x556cace64c50_105, v0x556cace64c50_106;
v0x556cace64c50_107 .array/port v0x556cace64c50, 107;
v0x556cace64c50_108 .array/port v0x556cace64c50, 108;
v0x556cace64c50_109 .array/port v0x556cace64c50, 109;
v0x556cace64c50_110 .array/port v0x556cace64c50, 110;
E_0x556cace64110/27 .event anyedge, v0x556cace64c50_107, v0x556cace64c50_108, v0x556cace64c50_109, v0x556cace64c50_110;
v0x556cace64c50_111 .array/port v0x556cace64c50, 111;
v0x556cace64c50_112 .array/port v0x556cace64c50, 112;
v0x556cace64c50_113 .array/port v0x556cace64c50, 113;
v0x556cace64c50_114 .array/port v0x556cace64c50, 114;
E_0x556cace64110/28 .event anyedge, v0x556cace64c50_111, v0x556cace64c50_112, v0x556cace64c50_113, v0x556cace64c50_114;
v0x556cace64c50_115 .array/port v0x556cace64c50, 115;
v0x556cace64c50_116 .array/port v0x556cace64c50, 116;
v0x556cace64c50_117 .array/port v0x556cace64c50, 117;
v0x556cace64c50_118 .array/port v0x556cace64c50, 118;
E_0x556cace64110/29 .event anyedge, v0x556cace64c50_115, v0x556cace64c50_116, v0x556cace64c50_117, v0x556cace64c50_118;
v0x556cace64c50_119 .array/port v0x556cace64c50, 119;
v0x556cace64c50_120 .array/port v0x556cace64c50, 120;
v0x556cace64c50_121 .array/port v0x556cace64c50, 121;
v0x556cace64c50_122 .array/port v0x556cace64c50, 122;
E_0x556cace64110/30 .event anyedge, v0x556cace64c50_119, v0x556cace64c50_120, v0x556cace64c50_121, v0x556cace64c50_122;
v0x556cace64c50_123 .array/port v0x556cace64c50, 123;
v0x556cace64c50_124 .array/port v0x556cace64c50, 124;
v0x556cace64c50_125 .array/port v0x556cace64c50, 125;
v0x556cace64c50_126 .array/port v0x556cace64c50, 126;
E_0x556cace64110/31 .event anyedge, v0x556cace64c50_123, v0x556cace64c50_124, v0x556cace64c50_125, v0x556cace64c50_126;
v0x556cace64c50_127 .array/port v0x556cace64c50, 127;
v0x556cace64c50_128 .array/port v0x556cace64c50, 128;
v0x556cace64c50_129 .array/port v0x556cace64c50, 129;
v0x556cace64c50_130 .array/port v0x556cace64c50, 130;
E_0x556cace64110/32 .event anyedge, v0x556cace64c50_127, v0x556cace64c50_128, v0x556cace64c50_129, v0x556cace64c50_130;
v0x556cace64c50_131 .array/port v0x556cace64c50, 131;
v0x556cace64c50_132 .array/port v0x556cace64c50, 132;
v0x556cace64c50_133 .array/port v0x556cace64c50, 133;
v0x556cace64c50_134 .array/port v0x556cace64c50, 134;
E_0x556cace64110/33 .event anyedge, v0x556cace64c50_131, v0x556cace64c50_132, v0x556cace64c50_133, v0x556cace64c50_134;
v0x556cace64c50_135 .array/port v0x556cace64c50, 135;
v0x556cace64c50_136 .array/port v0x556cace64c50, 136;
v0x556cace64c50_137 .array/port v0x556cace64c50, 137;
v0x556cace64c50_138 .array/port v0x556cace64c50, 138;
E_0x556cace64110/34 .event anyedge, v0x556cace64c50_135, v0x556cace64c50_136, v0x556cace64c50_137, v0x556cace64c50_138;
v0x556cace64c50_139 .array/port v0x556cace64c50, 139;
v0x556cace64c50_140 .array/port v0x556cace64c50, 140;
v0x556cace64c50_141 .array/port v0x556cace64c50, 141;
v0x556cace64c50_142 .array/port v0x556cace64c50, 142;
E_0x556cace64110/35 .event anyedge, v0x556cace64c50_139, v0x556cace64c50_140, v0x556cace64c50_141, v0x556cace64c50_142;
v0x556cace64c50_143 .array/port v0x556cace64c50, 143;
v0x556cace64c50_144 .array/port v0x556cace64c50, 144;
v0x556cace64c50_145 .array/port v0x556cace64c50, 145;
v0x556cace64c50_146 .array/port v0x556cace64c50, 146;
E_0x556cace64110/36 .event anyedge, v0x556cace64c50_143, v0x556cace64c50_144, v0x556cace64c50_145, v0x556cace64c50_146;
v0x556cace64c50_147 .array/port v0x556cace64c50, 147;
v0x556cace64c50_148 .array/port v0x556cace64c50, 148;
v0x556cace64c50_149 .array/port v0x556cace64c50, 149;
v0x556cace64c50_150 .array/port v0x556cace64c50, 150;
E_0x556cace64110/37 .event anyedge, v0x556cace64c50_147, v0x556cace64c50_148, v0x556cace64c50_149, v0x556cace64c50_150;
v0x556cace64c50_151 .array/port v0x556cace64c50, 151;
v0x556cace64c50_152 .array/port v0x556cace64c50, 152;
v0x556cace64c50_153 .array/port v0x556cace64c50, 153;
v0x556cace64c50_154 .array/port v0x556cace64c50, 154;
E_0x556cace64110/38 .event anyedge, v0x556cace64c50_151, v0x556cace64c50_152, v0x556cace64c50_153, v0x556cace64c50_154;
v0x556cace64c50_155 .array/port v0x556cace64c50, 155;
v0x556cace64c50_156 .array/port v0x556cace64c50, 156;
v0x556cace64c50_157 .array/port v0x556cace64c50, 157;
v0x556cace64c50_158 .array/port v0x556cace64c50, 158;
E_0x556cace64110/39 .event anyedge, v0x556cace64c50_155, v0x556cace64c50_156, v0x556cace64c50_157, v0x556cace64c50_158;
v0x556cace64c50_159 .array/port v0x556cace64c50, 159;
v0x556cace64c50_160 .array/port v0x556cace64c50, 160;
v0x556cace64c50_161 .array/port v0x556cace64c50, 161;
v0x556cace64c50_162 .array/port v0x556cace64c50, 162;
E_0x556cace64110/40 .event anyedge, v0x556cace64c50_159, v0x556cace64c50_160, v0x556cace64c50_161, v0x556cace64c50_162;
v0x556cace64c50_163 .array/port v0x556cace64c50, 163;
v0x556cace64c50_164 .array/port v0x556cace64c50, 164;
v0x556cace64c50_165 .array/port v0x556cace64c50, 165;
v0x556cace64c50_166 .array/port v0x556cace64c50, 166;
E_0x556cace64110/41 .event anyedge, v0x556cace64c50_163, v0x556cace64c50_164, v0x556cace64c50_165, v0x556cace64c50_166;
v0x556cace64c50_167 .array/port v0x556cace64c50, 167;
v0x556cace64c50_168 .array/port v0x556cace64c50, 168;
v0x556cace64c50_169 .array/port v0x556cace64c50, 169;
v0x556cace64c50_170 .array/port v0x556cace64c50, 170;
E_0x556cace64110/42 .event anyedge, v0x556cace64c50_167, v0x556cace64c50_168, v0x556cace64c50_169, v0x556cace64c50_170;
v0x556cace64c50_171 .array/port v0x556cace64c50, 171;
v0x556cace64c50_172 .array/port v0x556cace64c50, 172;
v0x556cace64c50_173 .array/port v0x556cace64c50, 173;
v0x556cace64c50_174 .array/port v0x556cace64c50, 174;
E_0x556cace64110/43 .event anyedge, v0x556cace64c50_171, v0x556cace64c50_172, v0x556cace64c50_173, v0x556cace64c50_174;
v0x556cace64c50_175 .array/port v0x556cace64c50, 175;
v0x556cace64c50_176 .array/port v0x556cace64c50, 176;
v0x556cace64c50_177 .array/port v0x556cace64c50, 177;
v0x556cace64c50_178 .array/port v0x556cace64c50, 178;
E_0x556cace64110/44 .event anyedge, v0x556cace64c50_175, v0x556cace64c50_176, v0x556cace64c50_177, v0x556cace64c50_178;
v0x556cace64c50_179 .array/port v0x556cace64c50, 179;
v0x556cace64c50_180 .array/port v0x556cace64c50, 180;
v0x556cace64c50_181 .array/port v0x556cace64c50, 181;
v0x556cace64c50_182 .array/port v0x556cace64c50, 182;
E_0x556cace64110/45 .event anyedge, v0x556cace64c50_179, v0x556cace64c50_180, v0x556cace64c50_181, v0x556cace64c50_182;
v0x556cace64c50_183 .array/port v0x556cace64c50, 183;
v0x556cace64c50_184 .array/port v0x556cace64c50, 184;
v0x556cace64c50_185 .array/port v0x556cace64c50, 185;
v0x556cace64c50_186 .array/port v0x556cace64c50, 186;
E_0x556cace64110/46 .event anyedge, v0x556cace64c50_183, v0x556cace64c50_184, v0x556cace64c50_185, v0x556cace64c50_186;
v0x556cace64c50_187 .array/port v0x556cace64c50, 187;
v0x556cace64c50_188 .array/port v0x556cace64c50, 188;
v0x556cace64c50_189 .array/port v0x556cace64c50, 189;
v0x556cace64c50_190 .array/port v0x556cace64c50, 190;
E_0x556cace64110/47 .event anyedge, v0x556cace64c50_187, v0x556cace64c50_188, v0x556cace64c50_189, v0x556cace64c50_190;
v0x556cace64c50_191 .array/port v0x556cace64c50, 191;
v0x556cace64c50_192 .array/port v0x556cace64c50, 192;
v0x556cace64c50_193 .array/port v0x556cace64c50, 193;
v0x556cace64c50_194 .array/port v0x556cace64c50, 194;
E_0x556cace64110/48 .event anyedge, v0x556cace64c50_191, v0x556cace64c50_192, v0x556cace64c50_193, v0x556cace64c50_194;
v0x556cace64c50_195 .array/port v0x556cace64c50, 195;
v0x556cace64c50_196 .array/port v0x556cace64c50, 196;
v0x556cace64c50_197 .array/port v0x556cace64c50, 197;
v0x556cace64c50_198 .array/port v0x556cace64c50, 198;
E_0x556cace64110/49 .event anyedge, v0x556cace64c50_195, v0x556cace64c50_196, v0x556cace64c50_197, v0x556cace64c50_198;
v0x556cace64c50_199 .array/port v0x556cace64c50, 199;
v0x556cace64c50_200 .array/port v0x556cace64c50, 200;
v0x556cace64c50_201 .array/port v0x556cace64c50, 201;
v0x556cace64c50_202 .array/port v0x556cace64c50, 202;
E_0x556cace64110/50 .event anyedge, v0x556cace64c50_199, v0x556cace64c50_200, v0x556cace64c50_201, v0x556cace64c50_202;
v0x556cace64c50_203 .array/port v0x556cace64c50, 203;
v0x556cace64c50_204 .array/port v0x556cace64c50, 204;
v0x556cace64c50_205 .array/port v0x556cace64c50, 205;
v0x556cace64c50_206 .array/port v0x556cace64c50, 206;
E_0x556cace64110/51 .event anyedge, v0x556cace64c50_203, v0x556cace64c50_204, v0x556cace64c50_205, v0x556cace64c50_206;
v0x556cace64c50_207 .array/port v0x556cace64c50, 207;
v0x556cace64c50_208 .array/port v0x556cace64c50, 208;
v0x556cace64c50_209 .array/port v0x556cace64c50, 209;
v0x556cace64c50_210 .array/port v0x556cace64c50, 210;
E_0x556cace64110/52 .event anyedge, v0x556cace64c50_207, v0x556cace64c50_208, v0x556cace64c50_209, v0x556cace64c50_210;
v0x556cace64c50_211 .array/port v0x556cace64c50, 211;
v0x556cace64c50_212 .array/port v0x556cace64c50, 212;
v0x556cace64c50_213 .array/port v0x556cace64c50, 213;
v0x556cace64c50_214 .array/port v0x556cace64c50, 214;
E_0x556cace64110/53 .event anyedge, v0x556cace64c50_211, v0x556cace64c50_212, v0x556cace64c50_213, v0x556cace64c50_214;
v0x556cace64c50_215 .array/port v0x556cace64c50, 215;
v0x556cace64c50_216 .array/port v0x556cace64c50, 216;
v0x556cace64c50_217 .array/port v0x556cace64c50, 217;
v0x556cace64c50_218 .array/port v0x556cace64c50, 218;
E_0x556cace64110/54 .event anyedge, v0x556cace64c50_215, v0x556cace64c50_216, v0x556cace64c50_217, v0x556cace64c50_218;
v0x556cace64c50_219 .array/port v0x556cace64c50, 219;
v0x556cace64c50_220 .array/port v0x556cace64c50, 220;
v0x556cace64c50_221 .array/port v0x556cace64c50, 221;
v0x556cace64c50_222 .array/port v0x556cace64c50, 222;
E_0x556cace64110/55 .event anyedge, v0x556cace64c50_219, v0x556cace64c50_220, v0x556cace64c50_221, v0x556cace64c50_222;
v0x556cace64c50_223 .array/port v0x556cace64c50, 223;
v0x556cace64c50_224 .array/port v0x556cace64c50, 224;
v0x556cace64c50_225 .array/port v0x556cace64c50, 225;
v0x556cace64c50_226 .array/port v0x556cace64c50, 226;
E_0x556cace64110/56 .event anyedge, v0x556cace64c50_223, v0x556cace64c50_224, v0x556cace64c50_225, v0x556cace64c50_226;
v0x556cace64c50_227 .array/port v0x556cace64c50, 227;
v0x556cace64c50_228 .array/port v0x556cace64c50, 228;
v0x556cace64c50_229 .array/port v0x556cace64c50, 229;
v0x556cace64c50_230 .array/port v0x556cace64c50, 230;
E_0x556cace64110/57 .event anyedge, v0x556cace64c50_227, v0x556cace64c50_228, v0x556cace64c50_229, v0x556cace64c50_230;
v0x556cace64c50_231 .array/port v0x556cace64c50, 231;
v0x556cace64c50_232 .array/port v0x556cace64c50, 232;
v0x556cace64c50_233 .array/port v0x556cace64c50, 233;
v0x556cace64c50_234 .array/port v0x556cace64c50, 234;
E_0x556cace64110/58 .event anyedge, v0x556cace64c50_231, v0x556cace64c50_232, v0x556cace64c50_233, v0x556cace64c50_234;
v0x556cace64c50_235 .array/port v0x556cace64c50, 235;
v0x556cace64c50_236 .array/port v0x556cace64c50, 236;
v0x556cace64c50_237 .array/port v0x556cace64c50, 237;
v0x556cace64c50_238 .array/port v0x556cace64c50, 238;
E_0x556cace64110/59 .event anyedge, v0x556cace64c50_235, v0x556cace64c50_236, v0x556cace64c50_237, v0x556cace64c50_238;
v0x556cace64c50_239 .array/port v0x556cace64c50, 239;
v0x556cace64c50_240 .array/port v0x556cace64c50, 240;
v0x556cace64c50_241 .array/port v0x556cace64c50, 241;
v0x556cace64c50_242 .array/port v0x556cace64c50, 242;
E_0x556cace64110/60 .event anyedge, v0x556cace64c50_239, v0x556cace64c50_240, v0x556cace64c50_241, v0x556cace64c50_242;
v0x556cace64c50_243 .array/port v0x556cace64c50, 243;
v0x556cace64c50_244 .array/port v0x556cace64c50, 244;
v0x556cace64c50_245 .array/port v0x556cace64c50, 245;
v0x556cace64c50_246 .array/port v0x556cace64c50, 246;
E_0x556cace64110/61 .event anyedge, v0x556cace64c50_243, v0x556cace64c50_244, v0x556cace64c50_245, v0x556cace64c50_246;
v0x556cace64c50_247 .array/port v0x556cace64c50, 247;
v0x556cace64c50_248 .array/port v0x556cace64c50, 248;
v0x556cace64c50_249 .array/port v0x556cace64c50, 249;
v0x556cace64c50_250 .array/port v0x556cace64c50, 250;
E_0x556cace64110/62 .event anyedge, v0x556cace64c50_247, v0x556cace64c50_248, v0x556cace64c50_249, v0x556cace64c50_250;
v0x556cace64c50_251 .array/port v0x556cace64c50, 251;
v0x556cace64c50_252 .array/port v0x556cace64c50, 252;
v0x556cace64c50_253 .array/port v0x556cace64c50, 253;
v0x556cace64c50_254 .array/port v0x556cace64c50, 254;
E_0x556cace64110/63 .event anyedge, v0x556cace64c50_251, v0x556cace64c50_252, v0x556cace64c50_253, v0x556cace64c50_254;
v0x556cace64c50_255 .array/port v0x556cace64c50, 255;
E_0x556cace64110/64 .event anyedge, v0x556cace64c50_255;
E_0x556cace64110 .event/or E_0x556cace64110/0, E_0x556cace64110/1, E_0x556cace64110/2, E_0x556cace64110/3, E_0x556cace64110/4, E_0x556cace64110/5, E_0x556cace64110/6, E_0x556cace64110/7, E_0x556cace64110/8, E_0x556cace64110/9, E_0x556cace64110/10, E_0x556cace64110/11, E_0x556cace64110/12, E_0x556cace64110/13, E_0x556cace64110/14, E_0x556cace64110/15, E_0x556cace64110/16, E_0x556cace64110/17, E_0x556cace64110/18, E_0x556cace64110/19, E_0x556cace64110/20, E_0x556cace64110/21, E_0x556cace64110/22, E_0x556cace64110/23, E_0x556cace64110/24, E_0x556cace64110/25, E_0x556cace64110/26, E_0x556cace64110/27, E_0x556cace64110/28, E_0x556cace64110/29, E_0x556cace64110/30, E_0x556cace64110/31, E_0x556cace64110/32, E_0x556cace64110/33, E_0x556cace64110/34, E_0x556cace64110/35, E_0x556cace64110/36, E_0x556cace64110/37, E_0x556cace64110/38, E_0x556cace64110/39, E_0x556cace64110/40, E_0x556cace64110/41, E_0x556cace64110/42, E_0x556cace64110/43, E_0x556cace64110/44, E_0x556cace64110/45, E_0x556cace64110/46, E_0x556cace64110/47, E_0x556cace64110/48, E_0x556cace64110/49, E_0x556cace64110/50, E_0x556cace64110/51, E_0x556cace64110/52, E_0x556cace64110/53, E_0x556cace64110/54, E_0x556cace64110/55, E_0x556cace64110/56, E_0x556cace64110/57, E_0x556cace64110/58, E_0x556cace64110/59, E_0x556cace64110/60, E_0x556cace64110/61, E_0x556cace64110/62, E_0x556cace64110/63, E_0x556cace64110/64;
S_0x556cace67560 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x556cace96d30 .functor AND 1, v0x556cace5bdb0_0, v0x556cace67be0_0, C4<1>, C4<1>;
L_0x556cacea6eb0 .functor OR 1, v0x556cace5bf60_0, L_0x556cace96d30, C4<0>, C4<0>;
L_0x556cacea71a0 .functor BUFZ 1, L_0x556cacea6eb0, C4<0>, C4<0>, C4<0>;
v0x556cace69180_0 .net *"_ivl_2", 0 0, L_0x556cace96d30;  1 drivers
v0x556cace69280_0 .net "branch", 0 0, v0x556cace5bdb0_0;  alias, 1 drivers
v0x556cace69340_0 .net "branch_taken", 0 0, v0x556cace67be0_0;  1 drivers
v0x556cace69440_0 .net "branch_target", 31 0, L_0x556caceaab10;  alias, 1 drivers
v0x556cace694e0_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace69580_0 .net "flush", 0 0, L_0x556cacea71a0;  alias, 1 drivers
v0x556cace69620_0 .net "id_opcode", 3 0, L_0x556cacea72c0;  1 drivers
v0x556cace696f0_0 .net "id_pc", 31 0, v0x556cace63c40_0;  alias, 1 drivers
v0x556cace697e0_0 .net "jump", 0 0, v0x556cace5bf60_0;  alias, 1 drivers
v0x556cace69910_0 .net "next_pc", 31 0, L_0x556cacea6fc0;  alias, 1 drivers
v0x556cace699b0_0 .net "pc_mux_sel", 0 0, L_0x556cacea6eb0;  1 drivers
v0x556cace69a50_0 .net "pc_out", 31 0, v0x556cace68ef0_0;  alias, 1 drivers
v0x556cace69b80_0 .net "pc_plus_one", 31 0, L_0x556cace96c90;  1 drivers
v0x556cace69c20_0 .net "prev_neg_flag", 0 0, v0x556cace58800_0;  alias, 1 drivers
v0x556cace69d10_0 .net "prev_zero_flag", 0 0, v0x556cace58c20_0;  alias, 1 drivers
v0x556cace69e00_0 .net "rst", 0 0, o0x7f612b094a98;  alias, 0 drivers
S_0x556cace67870 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x556cace67560;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x556cace64060 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x556cace640a0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x556cace67be0_0 .var "branch_taken", 0 0;
v0x556cace67cc0_0 .net "neg_flag", 0 0, v0x556cace58800_0;  alias, 1 drivers
v0x556cace67db0_0 .net "opcode", 3 0, L_0x556cacea72c0;  alias, 1 drivers
v0x556cace67e80_0 .net "zero_flag", 0 0, v0x556cace58c20_0;  alias, 1 drivers
E_0x556cace67b80 .event anyedge, v0x556cace67db0_0, v0x556cace58c20_0, v0x556cace58800_0;
S_0x556cace67fc0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x556cace67560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x556cace68210_0 .net "a", 31 0, v0x556cace68ef0_0;  alias, 1 drivers
L_0x7f612b04b018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556cace68340_0 .net "b", 31 0, L_0x7f612b04b018;  1 drivers
v0x556cace68420_0 .net "out", 31 0, L_0x556cace96c90;  alias, 1 drivers
L_0x556cace96c90 .arith/sum 32, v0x556cace68ef0_0, L_0x7f612b04b018;
S_0x556cace68560 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x556cace67560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x556cace68770_0 .net "in0", 31 0, L_0x556cace96c90;  alias, 1 drivers
v0x556cace68840_0 .net "in1", 31 0, L_0x556caceaab10;  alias, 1 drivers
v0x556cace68930_0 .net "out", 31 0, L_0x556cacea6fc0;  alias, 1 drivers
v0x556cace689f0_0 .net "sel", 0 0, L_0x556cacea6eb0;  alias, 1 drivers
L_0x556cacea6fc0 .functor MUXZ 32, L_0x556cace96c90, L_0x556caceaab10, L_0x556cacea6eb0, C4<>;
S_0x556cace68b60 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x556cace67560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x556cace68d40_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace68e00_0 .net "pc_in", 31 0, L_0x556cacea6fc0;  alias, 1 drivers
v0x556cace68ef0_0 .var "pc_out", 31 0;
v0x556cace68fc0_0 .net "rst", 0 0, o0x7f612b094a98;  alias, 0 drivers
S_0x556cace6a050 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x556caceaabb0 .functor BUFZ 32, v0x556cace58580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556caceaac20 .functor BUFZ 6, v0x556cace589a0_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f612b09e5a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x556caceaac90 .functor BUFZ 6, o0x7f612b09e5a8, C4<000000>, C4<000000>, C4<000000>;
o0x7f612b09e578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x556caceaad00 .functor BUFZ 4, o0x7f612b09e578, C4<0000>, C4<0000>, C4<0000>;
L_0x556caceaae00 .functor BUFZ 1, v0x556cace58c20_0, C4<0>, C4<0>, C4<0>;
L_0x556caceaaec0 .functor BUFZ 1, v0x556cace58800_0, C4<0>, C4<0>, C4<0>;
L_0x556caceaafc0 .functor BUFZ 1, v0x556cace58a80_0, C4<0>, C4<0>, C4<0>;
L_0x556caceab030 .functor BUFZ 1, v0x556cace58740_0, C4<0>, C4<0>, C4<0>;
v0x556cace6dfa0_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace6e170_0 .net "ex_alu_result", 31 0, v0x556cace58580_0;  alias, 1 drivers
v0x556cace6e230_0 .net "ex_mem_to_reg", 0 0, v0x556cace58740_0;  alias, 1 drivers
v0x556cace6e2d0_0 .net "ex_mem_write", 0 0, v0x556cace5c0c0_0;  alias, 1 drivers
v0x556cace6e370_0 .net "ex_neg_flag", 0 0, v0x556cace58800_0;  alias, 1 drivers
v0x556cace6e460_0 .net "ex_opcode", 3 0, o0x7f612b09e578;  0 drivers
v0x556cace6e500_0 .net "ex_rd", 5 0, v0x556cace589a0_0;  alias, 1 drivers
v0x556cace6e610_0 .net "ex_reg_write", 0 0, v0x556cace58a80_0;  alias, 1 drivers
v0x556cace6e700_0 .net "ex_rt", 5 0, o0x7f612b09e5a8;  0 drivers
v0x556cace6e7e0_0 .net "ex_write_data", 31 0, v0x556cace58660_0;  alias, 1 drivers
v0x556cace6e8a0_0 .net "ex_zero_flag", 0 0, v0x556cace58c20_0;  alias, 1 drivers
v0x556cace6e940_0 .net "mem_alu_result", 31 0, L_0x556caceaabb0;  alias, 1 drivers
v0x556cace6ea00_0 .net "mem_mem_to_reg", 0 0, L_0x556caceab030;  alias, 1 drivers
v0x556cace6eaa0_0 .net "mem_neg_flag", 0 0, L_0x556caceaaec0;  alias, 1 drivers
v0x556cace6eb60_0 .net "mem_opcode", 3 0, L_0x556caceaad00;  1 drivers
v0x556cace6ec40_0 .net "mem_rd", 5 0, L_0x556caceaac20;  alias, 1 drivers
v0x556cace6ed00_0 .net "mem_read_data", 31 0, v0x556cace6dd80_0;  alias, 1 drivers
v0x556cace6eeb0_0 .net "mem_reg_write", 0 0, L_0x556caceaafc0;  alias, 1 drivers
v0x556cace6ef50_0 .net "mem_rt", 5 0, L_0x556caceaac90;  1 drivers
v0x556cace6eff0_0 .net "mem_zero_flag", 0 0, L_0x556caceaae00;  alias, 1 drivers
S_0x556cace6a4b0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x556cace6a050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x556cace6a660 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x556cace6b0e0_0 .net "address", 31 0, v0x556cace58580_0;  alias, 1 drivers
v0x556cace6b210_0 .net "clk", 0 0, o0x7f612b094948;  alias, 0 drivers
v0x556cace6b2d0_0 .var/i "i", 31 0;
v0x556cace6b370 .array "mem", 255 0, 31 0;
v0x556cace6dc40_0 .net "mem_write", 0 0, v0x556cace5c0c0_0;  alias, 1 drivers
v0x556cace6dd80_0 .var "read_data", 31 0;
v0x556cace6de60_0 .net "write_data", 31 0, v0x556cace58660_0;  alias, 1 drivers
E_0x556cace6a810 .event posedge, v0x556cace57170_0, v0x556cace57c60_0;
v0x556cace6b370_0 .array/port v0x556cace6b370, 0;
v0x556cace6b370_1 .array/port v0x556cace6b370, 1;
v0x556cace6b370_2 .array/port v0x556cace6b370, 2;
E_0x556cace6a890/0 .event anyedge, v0x556cace58580_0, v0x556cace6b370_0, v0x556cace6b370_1, v0x556cace6b370_2;
v0x556cace6b370_3 .array/port v0x556cace6b370, 3;
v0x556cace6b370_4 .array/port v0x556cace6b370, 4;
v0x556cace6b370_5 .array/port v0x556cace6b370, 5;
v0x556cace6b370_6 .array/port v0x556cace6b370, 6;
E_0x556cace6a890/1 .event anyedge, v0x556cace6b370_3, v0x556cace6b370_4, v0x556cace6b370_5, v0x556cace6b370_6;
v0x556cace6b370_7 .array/port v0x556cace6b370, 7;
v0x556cace6b370_8 .array/port v0x556cace6b370, 8;
v0x556cace6b370_9 .array/port v0x556cace6b370, 9;
v0x556cace6b370_10 .array/port v0x556cace6b370, 10;
E_0x556cace6a890/2 .event anyedge, v0x556cace6b370_7, v0x556cace6b370_8, v0x556cace6b370_9, v0x556cace6b370_10;
v0x556cace6b370_11 .array/port v0x556cace6b370, 11;
v0x556cace6b370_12 .array/port v0x556cace6b370, 12;
v0x556cace6b370_13 .array/port v0x556cace6b370, 13;
v0x556cace6b370_14 .array/port v0x556cace6b370, 14;
E_0x556cace6a890/3 .event anyedge, v0x556cace6b370_11, v0x556cace6b370_12, v0x556cace6b370_13, v0x556cace6b370_14;
v0x556cace6b370_15 .array/port v0x556cace6b370, 15;
v0x556cace6b370_16 .array/port v0x556cace6b370, 16;
v0x556cace6b370_17 .array/port v0x556cace6b370, 17;
v0x556cace6b370_18 .array/port v0x556cace6b370, 18;
E_0x556cace6a890/4 .event anyedge, v0x556cace6b370_15, v0x556cace6b370_16, v0x556cace6b370_17, v0x556cace6b370_18;
v0x556cace6b370_19 .array/port v0x556cace6b370, 19;
v0x556cace6b370_20 .array/port v0x556cace6b370, 20;
v0x556cace6b370_21 .array/port v0x556cace6b370, 21;
v0x556cace6b370_22 .array/port v0x556cace6b370, 22;
E_0x556cace6a890/5 .event anyedge, v0x556cace6b370_19, v0x556cace6b370_20, v0x556cace6b370_21, v0x556cace6b370_22;
v0x556cace6b370_23 .array/port v0x556cace6b370, 23;
v0x556cace6b370_24 .array/port v0x556cace6b370, 24;
v0x556cace6b370_25 .array/port v0x556cace6b370, 25;
v0x556cace6b370_26 .array/port v0x556cace6b370, 26;
E_0x556cace6a890/6 .event anyedge, v0x556cace6b370_23, v0x556cace6b370_24, v0x556cace6b370_25, v0x556cace6b370_26;
v0x556cace6b370_27 .array/port v0x556cace6b370, 27;
v0x556cace6b370_28 .array/port v0x556cace6b370, 28;
v0x556cace6b370_29 .array/port v0x556cace6b370, 29;
v0x556cace6b370_30 .array/port v0x556cace6b370, 30;
E_0x556cace6a890/7 .event anyedge, v0x556cace6b370_27, v0x556cace6b370_28, v0x556cace6b370_29, v0x556cace6b370_30;
v0x556cace6b370_31 .array/port v0x556cace6b370, 31;
v0x556cace6b370_32 .array/port v0x556cace6b370, 32;
v0x556cace6b370_33 .array/port v0x556cace6b370, 33;
v0x556cace6b370_34 .array/port v0x556cace6b370, 34;
E_0x556cace6a890/8 .event anyedge, v0x556cace6b370_31, v0x556cace6b370_32, v0x556cace6b370_33, v0x556cace6b370_34;
v0x556cace6b370_35 .array/port v0x556cace6b370, 35;
v0x556cace6b370_36 .array/port v0x556cace6b370, 36;
v0x556cace6b370_37 .array/port v0x556cace6b370, 37;
v0x556cace6b370_38 .array/port v0x556cace6b370, 38;
E_0x556cace6a890/9 .event anyedge, v0x556cace6b370_35, v0x556cace6b370_36, v0x556cace6b370_37, v0x556cace6b370_38;
v0x556cace6b370_39 .array/port v0x556cace6b370, 39;
v0x556cace6b370_40 .array/port v0x556cace6b370, 40;
v0x556cace6b370_41 .array/port v0x556cace6b370, 41;
v0x556cace6b370_42 .array/port v0x556cace6b370, 42;
E_0x556cace6a890/10 .event anyedge, v0x556cace6b370_39, v0x556cace6b370_40, v0x556cace6b370_41, v0x556cace6b370_42;
v0x556cace6b370_43 .array/port v0x556cace6b370, 43;
v0x556cace6b370_44 .array/port v0x556cace6b370, 44;
v0x556cace6b370_45 .array/port v0x556cace6b370, 45;
v0x556cace6b370_46 .array/port v0x556cace6b370, 46;
E_0x556cace6a890/11 .event anyedge, v0x556cace6b370_43, v0x556cace6b370_44, v0x556cace6b370_45, v0x556cace6b370_46;
v0x556cace6b370_47 .array/port v0x556cace6b370, 47;
v0x556cace6b370_48 .array/port v0x556cace6b370, 48;
v0x556cace6b370_49 .array/port v0x556cace6b370, 49;
v0x556cace6b370_50 .array/port v0x556cace6b370, 50;
E_0x556cace6a890/12 .event anyedge, v0x556cace6b370_47, v0x556cace6b370_48, v0x556cace6b370_49, v0x556cace6b370_50;
v0x556cace6b370_51 .array/port v0x556cace6b370, 51;
v0x556cace6b370_52 .array/port v0x556cace6b370, 52;
v0x556cace6b370_53 .array/port v0x556cace6b370, 53;
v0x556cace6b370_54 .array/port v0x556cace6b370, 54;
E_0x556cace6a890/13 .event anyedge, v0x556cace6b370_51, v0x556cace6b370_52, v0x556cace6b370_53, v0x556cace6b370_54;
v0x556cace6b370_55 .array/port v0x556cace6b370, 55;
v0x556cace6b370_56 .array/port v0x556cace6b370, 56;
v0x556cace6b370_57 .array/port v0x556cace6b370, 57;
v0x556cace6b370_58 .array/port v0x556cace6b370, 58;
E_0x556cace6a890/14 .event anyedge, v0x556cace6b370_55, v0x556cace6b370_56, v0x556cace6b370_57, v0x556cace6b370_58;
v0x556cace6b370_59 .array/port v0x556cace6b370, 59;
v0x556cace6b370_60 .array/port v0x556cace6b370, 60;
v0x556cace6b370_61 .array/port v0x556cace6b370, 61;
v0x556cace6b370_62 .array/port v0x556cace6b370, 62;
E_0x556cace6a890/15 .event anyedge, v0x556cace6b370_59, v0x556cace6b370_60, v0x556cace6b370_61, v0x556cace6b370_62;
v0x556cace6b370_63 .array/port v0x556cace6b370, 63;
v0x556cace6b370_64 .array/port v0x556cace6b370, 64;
v0x556cace6b370_65 .array/port v0x556cace6b370, 65;
v0x556cace6b370_66 .array/port v0x556cace6b370, 66;
E_0x556cace6a890/16 .event anyedge, v0x556cace6b370_63, v0x556cace6b370_64, v0x556cace6b370_65, v0x556cace6b370_66;
v0x556cace6b370_67 .array/port v0x556cace6b370, 67;
v0x556cace6b370_68 .array/port v0x556cace6b370, 68;
v0x556cace6b370_69 .array/port v0x556cace6b370, 69;
v0x556cace6b370_70 .array/port v0x556cace6b370, 70;
E_0x556cace6a890/17 .event anyedge, v0x556cace6b370_67, v0x556cace6b370_68, v0x556cace6b370_69, v0x556cace6b370_70;
v0x556cace6b370_71 .array/port v0x556cace6b370, 71;
v0x556cace6b370_72 .array/port v0x556cace6b370, 72;
v0x556cace6b370_73 .array/port v0x556cace6b370, 73;
v0x556cace6b370_74 .array/port v0x556cace6b370, 74;
E_0x556cace6a890/18 .event anyedge, v0x556cace6b370_71, v0x556cace6b370_72, v0x556cace6b370_73, v0x556cace6b370_74;
v0x556cace6b370_75 .array/port v0x556cace6b370, 75;
v0x556cace6b370_76 .array/port v0x556cace6b370, 76;
v0x556cace6b370_77 .array/port v0x556cace6b370, 77;
v0x556cace6b370_78 .array/port v0x556cace6b370, 78;
E_0x556cace6a890/19 .event anyedge, v0x556cace6b370_75, v0x556cace6b370_76, v0x556cace6b370_77, v0x556cace6b370_78;
v0x556cace6b370_79 .array/port v0x556cace6b370, 79;
v0x556cace6b370_80 .array/port v0x556cace6b370, 80;
v0x556cace6b370_81 .array/port v0x556cace6b370, 81;
v0x556cace6b370_82 .array/port v0x556cace6b370, 82;
E_0x556cace6a890/20 .event anyedge, v0x556cace6b370_79, v0x556cace6b370_80, v0x556cace6b370_81, v0x556cace6b370_82;
v0x556cace6b370_83 .array/port v0x556cace6b370, 83;
v0x556cace6b370_84 .array/port v0x556cace6b370, 84;
v0x556cace6b370_85 .array/port v0x556cace6b370, 85;
v0x556cace6b370_86 .array/port v0x556cace6b370, 86;
E_0x556cace6a890/21 .event anyedge, v0x556cace6b370_83, v0x556cace6b370_84, v0x556cace6b370_85, v0x556cace6b370_86;
v0x556cace6b370_87 .array/port v0x556cace6b370, 87;
v0x556cace6b370_88 .array/port v0x556cace6b370, 88;
v0x556cace6b370_89 .array/port v0x556cace6b370, 89;
v0x556cace6b370_90 .array/port v0x556cace6b370, 90;
E_0x556cace6a890/22 .event anyedge, v0x556cace6b370_87, v0x556cace6b370_88, v0x556cace6b370_89, v0x556cace6b370_90;
v0x556cace6b370_91 .array/port v0x556cace6b370, 91;
v0x556cace6b370_92 .array/port v0x556cace6b370, 92;
v0x556cace6b370_93 .array/port v0x556cace6b370, 93;
v0x556cace6b370_94 .array/port v0x556cace6b370, 94;
E_0x556cace6a890/23 .event anyedge, v0x556cace6b370_91, v0x556cace6b370_92, v0x556cace6b370_93, v0x556cace6b370_94;
v0x556cace6b370_95 .array/port v0x556cace6b370, 95;
v0x556cace6b370_96 .array/port v0x556cace6b370, 96;
v0x556cace6b370_97 .array/port v0x556cace6b370, 97;
v0x556cace6b370_98 .array/port v0x556cace6b370, 98;
E_0x556cace6a890/24 .event anyedge, v0x556cace6b370_95, v0x556cace6b370_96, v0x556cace6b370_97, v0x556cace6b370_98;
v0x556cace6b370_99 .array/port v0x556cace6b370, 99;
v0x556cace6b370_100 .array/port v0x556cace6b370, 100;
v0x556cace6b370_101 .array/port v0x556cace6b370, 101;
v0x556cace6b370_102 .array/port v0x556cace6b370, 102;
E_0x556cace6a890/25 .event anyedge, v0x556cace6b370_99, v0x556cace6b370_100, v0x556cace6b370_101, v0x556cace6b370_102;
v0x556cace6b370_103 .array/port v0x556cace6b370, 103;
v0x556cace6b370_104 .array/port v0x556cace6b370, 104;
v0x556cace6b370_105 .array/port v0x556cace6b370, 105;
v0x556cace6b370_106 .array/port v0x556cace6b370, 106;
E_0x556cace6a890/26 .event anyedge, v0x556cace6b370_103, v0x556cace6b370_104, v0x556cace6b370_105, v0x556cace6b370_106;
v0x556cace6b370_107 .array/port v0x556cace6b370, 107;
v0x556cace6b370_108 .array/port v0x556cace6b370, 108;
v0x556cace6b370_109 .array/port v0x556cace6b370, 109;
v0x556cace6b370_110 .array/port v0x556cace6b370, 110;
E_0x556cace6a890/27 .event anyedge, v0x556cace6b370_107, v0x556cace6b370_108, v0x556cace6b370_109, v0x556cace6b370_110;
v0x556cace6b370_111 .array/port v0x556cace6b370, 111;
v0x556cace6b370_112 .array/port v0x556cace6b370, 112;
v0x556cace6b370_113 .array/port v0x556cace6b370, 113;
v0x556cace6b370_114 .array/port v0x556cace6b370, 114;
E_0x556cace6a890/28 .event anyedge, v0x556cace6b370_111, v0x556cace6b370_112, v0x556cace6b370_113, v0x556cace6b370_114;
v0x556cace6b370_115 .array/port v0x556cace6b370, 115;
v0x556cace6b370_116 .array/port v0x556cace6b370, 116;
v0x556cace6b370_117 .array/port v0x556cace6b370, 117;
v0x556cace6b370_118 .array/port v0x556cace6b370, 118;
E_0x556cace6a890/29 .event anyedge, v0x556cace6b370_115, v0x556cace6b370_116, v0x556cace6b370_117, v0x556cace6b370_118;
v0x556cace6b370_119 .array/port v0x556cace6b370, 119;
v0x556cace6b370_120 .array/port v0x556cace6b370, 120;
v0x556cace6b370_121 .array/port v0x556cace6b370, 121;
v0x556cace6b370_122 .array/port v0x556cace6b370, 122;
E_0x556cace6a890/30 .event anyedge, v0x556cace6b370_119, v0x556cace6b370_120, v0x556cace6b370_121, v0x556cace6b370_122;
v0x556cace6b370_123 .array/port v0x556cace6b370, 123;
v0x556cace6b370_124 .array/port v0x556cace6b370, 124;
v0x556cace6b370_125 .array/port v0x556cace6b370, 125;
v0x556cace6b370_126 .array/port v0x556cace6b370, 126;
E_0x556cace6a890/31 .event anyedge, v0x556cace6b370_123, v0x556cace6b370_124, v0x556cace6b370_125, v0x556cace6b370_126;
v0x556cace6b370_127 .array/port v0x556cace6b370, 127;
v0x556cace6b370_128 .array/port v0x556cace6b370, 128;
v0x556cace6b370_129 .array/port v0x556cace6b370, 129;
v0x556cace6b370_130 .array/port v0x556cace6b370, 130;
E_0x556cace6a890/32 .event anyedge, v0x556cace6b370_127, v0x556cace6b370_128, v0x556cace6b370_129, v0x556cace6b370_130;
v0x556cace6b370_131 .array/port v0x556cace6b370, 131;
v0x556cace6b370_132 .array/port v0x556cace6b370, 132;
v0x556cace6b370_133 .array/port v0x556cace6b370, 133;
v0x556cace6b370_134 .array/port v0x556cace6b370, 134;
E_0x556cace6a890/33 .event anyedge, v0x556cace6b370_131, v0x556cace6b370_132, v0x556cace6b370_133, v0x556cace6b370_134;
v0x556cace6b370_135 .array/port v0x556cace6b370, 135;
v0x556cace6b370_136 .array/port v0x556cace6b370, 136;
v0x556cace6b370_137 .array/port v0x556cace6b370, 137;
v0x556cace6b370_138 .array/port v0x556cace6b370, 138;
E_0x556cace6a890/34 .event anyedge, v0x556cace6b370_135, v0x556cace6b370_136, v0x556cace6b370_137, v0x556cace6b370_138;
v0x556cace6b370_139 .array/port v0x556cace6b370, 139;
v0x556cace6b370_140 .array/port v0x556cace6b370, 140;
v0x556cace6b370_141 .array/port v0x556cace6b370, 141;
v0x556cace6b370_142 .array/port v0x556cace6b370, 142;
E_0x556cace6a890/35 .event anyedge, v0x556cace6b370_139, v0x556cace6b370_140, v0x556cace6b370_141, v0x556cace6b370_142;
v0x556cace6b370_143 .array/port v0x556cace6b370, 143;
v0x556cace6b370_144 .array/port v0x556cace6b370, 144;
v0x556cace6b370_145 .array/port v0x556cace6b370, 145;
v0x556cace6b370_146 .array/port v0x556cace6b370, 146;
E_0x556cace6a890/36 .event anyedge, v0x556cace6b370_143, v0x556cace6b370_144, v0x556cace6b370_145, v0x556cace6b370_146;
v0x556cace6b370_147 .array/port v0x556cace6b370, 147;
v0x556cace6b370_148 .array/port v0x556cace6b370, 148;
v0x556cace6b370_149 .array/port v0x556cace6b370, 149;
v0x556cace6b370_150 .array/port v0x556cace6b370, 150;
E_0x556cace6a890/37 .event anyedge, v0x556cace6b370_147, v0x556cace6b370_148, v0x556cace6b370_149, v0x556cace6b370_150;
v0x556cace6b370_151 .array/port v0x556cace6b370, 151;
v0x556cace6b370_152 .array/port v0x556cace6b370, 152;
v0x556cace6b370_153 .array/port v0x556cace6b370, 153;
v0x556cace6b370_154 .array/port v0x556cace6b370, 154;
E_0x556cace6a890/38 .event anyedge, v0x556cace6b370_151, v0x556cace6b370_152, v0x556cace6b370_153, v0x556cace6b370_154;
v0x556cace6b370_155 .array/port v0x556cace6b370, 155;
v0x556cace6b370_156 .array/port v0x556cace6b370, 156;
v0x556cace6b370_157 .array/port v0x556cace6b370, 157;
v0x556cace6b370_158 .array/port v0x556cace6b370, 158;
E_0x556cace6a890/39 .event anyedge, v0x556cace6b370_155, v0x556cace6b370_156, v0x556cace6b370_157, v0x556cace6b370_158;
v0x556cace6b370_159 .array/port v0x556cace6b370, 159;
v0x556cace6b370_160 .array/port v0x556cace6b370, 160;
v0x556cace6b370_161 .array/port v0x556cace6b370, 161;
v0x556cace6b370_162 .array/port v0x556cace6b370, 162;
E_0x556cace6a890/40 .event anyedge, v0x556cace6b370_159, v0x556cace6b370_160, v0x556cace6b370_161, v0x556cace6b370_162;
v0x556cace6b370_163 .array/port v0x556cace6b370, 163;
v0x556cace6b370_164 .array/port v0x556cace6b370, 164;
v0x556cace6b370_165 .array/port v0x556cace6b370, 165;
v0x556cace6b370_166 .array/port v0x556cace6b370, 166;
E_0x556cace6a890/41 .event anyedge, v0x556cace6b370_163, v0x556cace6b370_164, v0x556cace6b370_165, v0x556cace6b370_166;
v0x556cace6b370_167 .array/port v0x556cace6b370, 167;
v0x556cace6b370_168 .array/port v0x556cace6b370, 168;
v0x556cace6b370_169 .array/port v0x556cace6b370, 169;
v0x556cace6b370_170 .array/port v0x556cace6b370, 170;
E_0x556cace6a890/42 .event anyedge, v0x556cace6b370_167, v0x556cace6b370_168, v0x556cace6b370_169, v0x556cace6b370_170;
v0x556cace6b370_171 .array/port v0x556cace6b370, 171;
v0x556cace6b370_172 .array/port v0x556cace6b370, 172;
v0x556cace6b370_173 .array/port v0x556cace6b370, 173;
v0x556cace6b370_174 .array/port v0x556cace6b370, 174;
E_0x556cace6a890/43 .event anyedge, v0x556cace6b370_171, v0x556cace6b370_172, v0x556cace6b370_173, v0x556cace6b370_174;
v0x556cace6b370_175 .array/port v0x556cace6b370, 175;
v0x556cace6b370_176 .array/port v0x556cace6b370, 176;
v0x556cace6b370_177 .array/port v0x556cace6b370, 177;
v0x556cace6b370_178 .array/port v0x556cace6b370, 178;
E_0x556cace6a890/44 .event anyedge, v0x556cace6b370_175, v0x556cace6b370_176, v0x556cace6b370_177, v0x556cace6b370_178;
v0x556cace6b370_179 .array/port v0x556cace6b370, 179;
v0x556cace6b370_180 .array/port v0x556cace6b370, 180;
v0x556cace6b370_181 .array/port v0x556cace6b370, 181;
v0x556cace6b370_182 .array/port v0x556cace6b370, 182;
E_0x556cace6a890/45 .event anyedge, v0x556cace6b370_179, v0x556cace6b370_180, v0x556cace6b370_181, v0x556cace6b370_182;
v0x556cace6b370_183 .array/port v0x556cace6b370, 183;
v0x556cace6b370_184 .array/port v0x556cace6b370, 184;
v0x556cace6b370_185 .array/port v0x556cace6b370, 185;
v0x556cace6b370_186 .array/port v0x556cace6b370, 186;
E_0x556cace6a890/46 .event anyedge, v0x556cace6b370_183, v0x556cace6b370_184, v0x556cace6b370_185, v0x556cace6b370_186;
v0x556cace6b370_187 .array/port v0x556cace6b370, 187;
v0x556cace6b370_188 .array/port v0x556cace6b370, 188;
v0x556cace6b370_189 .array/port v0x556cace6b370, 189;
v0x556cace6b370_190 .array/port v0x556cace6b370, 190;
E_0x556cace6a890/47 .event anyedge, v0x556cace6b370_187, v0x556cace6b370_188, v0x556cace6b370_189, v0x556cace6b370_190;
v0x556cace6b370_191 .array/port v0x556cace6b370, 191;
v0x556cace6b370_192 .array/port v0x556cace6b370, 192;
v0x556cace6b370_193 .array/port v0x556cace6b370, 193;
v0x556cace6b370_194 .array/port v0x556cace6b370, 194;
E_0x556cace6a890/48 .event anyedge, v0x556cace6b370_191, v0x556cace6b370_192, v0x556cace6b370_193, v0x556cace6b370_194;
v0x556cace6b370_195 .array/port v0x556cace6b370, 195;
v0x556cace6b370_196 .array/port v0x556cace6b370, 196;
v0x556cace6b370_197 .array/port v0x556cace6b370, 197;
v0x556cace6b370_198 .array/port v0x556cace6b370, 198;
E_0x556cace6a890/49 .event anyedge, v0x556cace6b370_195, v0x556cace6b370_196, v0x556cace6b370_197, v0x556cace6b370_198;
v0x556cace6b370_199 .array/port v0x556cace6b370, 199;
v0x556cace6b370_200 .array/port v0x556cace6b370, 200;
v0x556cace6b370_201 .array/port v0x556cace6b370, 201;
v0x556cace6b370_202 .array/port v0x556cace6b370, 202;
E_0x556cace6a890/50 .event anyedge, v0x556cace6b370_199, v0x556cace6b370_200, v0x556cace6b370_201, v0x556cace6b370_202;
v0x556cace6b370_203 .array/port v0x556cace6b370, 203;
v0x556cace6b370_204 .array/port v0x556cace6b370, 204;
v0x556cace6b370_205 .array/port v0x556cace6b370, 205;
v0x556cace6b370_206 .array/port v0x556cace6b370, 206;
E_0x556cace6a890/51 .event anyedge, v0x556cace6b370_203, v0x556cace6b370_204, v0x556cace6b370_205, v0x556cace6b370_206;
v0x556cace6b370_207 .array/port v0x556cace6b370, 207;
v0x556cace6b370_208 .array/port v0x556cace6b370, 208;
v0x556cace6b370_209 .array/port v0x556cace6b370, 209;
v0x556cace6b370_210 .array/port v0x556cace6b370, 210;
E_0x556cace6a890/52 .event anyedge, v0x556cace6b370_207, v0x556cace6b370_208, v0x556cace6b370_209, v0x556cace6b370_210;
v0x556cace6b370_211 .array/port v0x556cace6b370, 211;
v0x556cace6b370_212 .array/port v0x556cace6b370, 212;
v0x556cace6b370_213 .array/port v0x556cace6b370, 213;
v0x556cace6b370_214 .array/port v0x556cace6b370, 214;
E_0x556cace6a890/53 .event anyedge, v0x556cace6b370_211, v0x556cace6b370_212, v0x556cace6b370_213, v0x556cace6b370_214;
v0x556cace6b370_215 .array/port v0x556cace6b370, 215;
v0x556cace6b370_216 .array/port v0x556cace6b370, 216;
v0x556cace6b370_217 .array/port v0x556cace6b370, 217;
v0x556cace6b370_218 .array/port v0x556cace6b370, 218;
E_0x556cace6a890/54 .event anyedge, v0x556cace6b370_215, v0x556cace6b370_216, v0x556cace6b370_217, v0x556cace6b370_218;
v0x556cace6b370_219 .array/port v0x556cace6b370, 219;
v0x556cace6b370_220 .array/port v0x556cace6b370, 220;
v0x556cace6b370_221 .array/port v0x556cace6b370, 221;
v0x556cace6b370_222 .array/port v0x556cace6b370, 222;
E_0x556cace6a890/55 .event anyedge, v0x556cace6b370_219, v0x556cace6b370_220, v0x556cace6b370_221, v0x556cace6b370_222;
v0x556cace6b370_223 .array/port v0x556cace6b370, 223;
v0x556cace6b370_224 .array/port v0x556cace6b370, 224;
v0x556cace6b370_225 .array/port v0x556cace6b370, 225;
v0x556cace6b370_226 .array/port v0x556cace6b370, 226;
E_0x556cace6a890/56 .event anyedge, v0x556cace6b370_223, v0x556cace6b370_224, v0x556cace6b370_225, v0x556cace6b370_226;
v0x556cace6b370_227 .array/port v0x556cace6b370, 227;
v0x556cace6b370_228 .array/port v0x556cace6b370, 228;
v0x556cace6b370_229 .array/port v0x556cace6b370, 229;
v0x556cace6b370_230 .array/port v0x556cace6b370, 230;
E_0x556cace6a890/57 .event anyedge, v0x556cace6b370_227, v0x556cace6b370_228, v0x556cace6b370_229, v0x556cace6b370_230;
v0x556cace6b370_231 .array/port v0x556cace6b370, 231;
v0x556cace6b370_232 .array/port v0x556cace6b370, 232;
v0x556cace6b370_233 .array/port v0x556cace6b370, 233;
v0x556cace6b370_234 .array/port v0x556cace6b370, 234;
E_0x556cace6a890/58 .event anyedge, v0x556cace6b370_231, v0x556cace6b370_232, v0x556cace6b370_233, v0x556cace6b370_234;
v0x556cace6b370_235 .array/port v0x556cace6b370, 235;
v0x556cace6b370_236 .array/port v0x556cace6b370, 236;
v0x556cace6b370_237 .array/port v0x556cace6b370, 237;
v0x556cace6b370_238 .array/port v0x556cace6b370, 238;
E_0x556cace6a890/59 .event anyedge, v0x556cace6b370_235, v0x556cace6b370_236, v0x556cace6b370_237, v0x556cace6b370_238;
v0x556cace6b370_239 .array/port v0x556cace6b370, 239;
v0x556cace6b370_240 .array/port v0x556cace6b370, 240;
v0x556cace6b370_241 .array/port v0x556cace6b370, 241;
v0x556cace6b370_242 .array/port v0x556cace6b370, 242;
E_0x556cace6a890/60 .event anyedge, v0x556cace6b370_239, v0x556cace6b370_240, v0x556cace6b370_241, v0x556cace6b370_242;
v0x556cace6b370_243 .array/port v0x556cace6b370, 243;
v0x556cace6b370_244 .array/port v0x556cace6b370, 244;
v0x556cace6b370_245 .array/port v0x556cace6b370, 245;
v0x556cace6b370_246 .array/port v0x556cace6b370, 246;
E_0x556cace6a890/61 .event anyedge, v0x556cace6b370_243, v0x556cace6b370_244, v0x556cace6b370_245, v0x556cace6b370_246;
v0x556cace6b370_247 .array/port v0x556cace6b370, 247;
v0x556cace6b370_248 .array/port v0x556cace6b370, 248;
v0x556cace6b370_249 .array/port v0x556cace6b370, 249;
v0x556cace6b370_250 .array/port v0x556cace6b370, 250;
E_0x556cace6a890/62 .event anyedge, v0x556cace6b370_247, v0x556cace6b370_248, v0x556cace6b370_249, v0x556cace6b370_250;
v0x556cace6b370_251 .array/port v0x556cace6b370, 251;
v0x556cace6b370_252 .array/port v0x556cace6b370, 252;
v0x556cace6b370_253 .array/port v0x556cace6b370, 253;
v0x556cace6b370_254 .array/port v0x556cace6b370, 254;
E_0x556cace6a890/63 .event anyedge, v0x556cace6b370_251, v0x556cace6b370_252, v0x556cace6b370_253, v0x556cace6b370_254;
v0x556cace6b370_255 .array/port v0x556cace6b370, 255;
E_0x556cace6a890/64 .event anyedge, v0x556cace6b370_255;
E_0x556cace6a890 .event/or E_0x556cace6a890/0, E_0x556cace6a890/1, E_0x556cace6a890/2, E_0x556cace6a890/3, E_0x556cace6a890/4, E_0x556cace6a890/5, E_0x556cace6a890/6, E_0x556cace6a890/7, E_0x556cace6a890/8, E_0x556cace6a890/9, E_0x556cace6a890/10, E_0x556cace6a890/11, E_0x556cace6a890/12, E_0x556cace6a890/13, E_0x556cace6a890/14, E_0x556cace6a890/15, E_0x556cace6a890/16, E_0x556cace6a890/17, E_0x556cace6a890/18, E_0x556cace6a890/19, E_0x556cace6a890/20, E_0x556cace6a890/21, E_0x556cace6a890/22, E_0x556cace6a890/23, E_0x556cace6a890/24, E_0x556cace6a890/25, E_0x556cace6a890/26, E_0x556cace6a890/27, E_0x556cace6a890/28, E_0x556cace6a890/29, E_0x556cace6a890/30, E_0x556cace6a890/31, E_0x556cace6a890/32, E_0x556cace6a890/33, E_0x556cace6a890/34, E_0x556cace6a890/35, E_0x556cace6a890/36, E_0x556cace6a890/37, E_0x556cace6a890/38, E_0x556cace6a890/39, E_0x556cace6a890/40, E_0x556cace6a890/41, E_0x556cace6a890/42, E_0x556cace6a890/43, E_0x556cace6a890/44, E_0x556cace6a890/45, E_0x556cace6a890/46, E_0x556cace6a890/47, E_0x556cace6a890/48, E_0x556cace6a890/49, E_0x556cace6a890/50, E_0x556cace6a890/51, E_0x556cace6a890/52, E_0x556cace6a890/53, E_0x556cace6a890/54, E_0x556cace6a890/55, E_0x556cace6a890/56, E_0x556cace6a890/57, E_0x556cace6a890/58, E_0x556cace6a890/59, E_0x556cace6a890/60, E_0x556cace6a890/61, E_0x556cace6a890/62, E_0x556cace6a890/63, E_0x556cace6a890/64;
S_0x556cace6f3e0 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x556cacd74100;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x556cace6f5c0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x556caceab490 .functor BUFZ 1, L_0x556caceaafc0, C4<0>, C4<0>, C4<0>;
L_0x7f612b04b408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x556cace6f7a0_0 .net/2u *"_ivl_0", 3 0, L_0x7f612b04b408;  1 drivers
v0x556cace6f880_0 .net *"_ivl_2", 0 0, L_0x556caceab0f0;  1 drivers
v0x556cace6f940_0 .net "wb_alu_result", 31 0, L_0x556caceaabb0;  alias, 1 drivers
v0x556cace6fa60_0 .net "wb_mem_data", 31 0, v0x556cace6dd80_0;  alias, 1 drivers
v0x556cace6fb70_0 .net "wb_mem_to_reg", 0 0, L_0x556caceab030;  alias, 1 drivers
o0x7f612b09eae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556cace6fc60_0 .net "wb_opcode", 3 0, o0x7f612b09eae8;  0 drivers
v0x556cace6fd20_0 .net "wb_rd", 5 0, L_0x556caceaac20;  alias, 1 drivers
v0x556cace6fe30_0 .net "wb_reg_write", 0 0, L_0x556caceaafc0;  alias, 1 drivers
o0x7f612b09eb18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x556cace6ff20_0 .net "wb_rt", 5 0, o0x7f612b09eb18;  0 drivers
v0x556cace70000_0 .net "wb_write_data", 31 0, L_0x556caceab2d0;  alias, 1 drivers
v0x556cace700c0_0 .net "wb_write_en", 0 0, L_0x556caceab490;  alias, 1 drivers
v0x556cace701b0_0 .net "wb_write_reg", 5 0, L_0x556caceab1e0;  alias, 1 drivers
L_0x556caceab0f0 .cmp/eq 4, o0x7f612b09eae8, L_0x7f612b04b408;
L_0x556caceab1e0 .functor MUXZ 6, L_0x556caceaac20, o0x7f612b09eb18, L_0x556caceab0f0, C4<>;
L_0x556caceab2d0 .functor MUXZ 32, L_0x556caceaabb0, v0x556cace6dd80_0, L_0x556caceab030, C4<>;
S_0x556cacd76420 .scope module, "cpu_simple" "cpu_simple" 23 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x556cace8f520_0 .net "alu_input1", 31 0, L_0x556caceada60;  1 drivers
v0x556cace8f600_0 .net "alu_input2", 31 0, L_0x556caceae6b0;  1 drivers
o0x7f612b09f6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556cace8f6c0_0 .net "clk", 0 0, o0x7f612b09f6b8;  0 drivers
v0x556cace8f760_0 .net "ex_alu_result", 31 0, L_0x556caceaf190;  1 drivers
v0x556cace8f850_0 .net "ex_branch_target", 31 0, L_0x556caceaf2c0;  1 drivers
v0x556cace8f960_0 .net "ex_neg_flag", 0 0, L_0x556caceaed90;  1 drivers
v0x556cace8fa00_0 .net "ex_wb_alu_result", 31 0, v0x556cace77170_0;  1 drivers
v0x556cace8fb50_0 .net "ex_wb_mem_data", 31 0, v0x556cace77250_0;  1 drivers
v0x556cace8fc10_0 .net "ex_wb_mem_to_reg", 0 0, v0x556cace77330_0;  1 drivers
v0x556cace8fd40_0 .net "ex_wb_neg_flag", 0 0, v0x556cace773f0_0;  1 drivers
v0x556cace8fe70_0 .net "ex_wb_opcode", 3 0, v0x556cace774b0_0;  1 drivers
v0x556cace8ff30_0 .net "ex_wb_rd", 5 0, v0x556cace77590_0;  1 drivers
v0x556cace8fff0_0 .net "ex_wb_reg_write", 0 0, v0x556cace77780_0;  1 drivers
v0x556cace90090_0 .net "ex_wb_rt", 5 0, v0x556cace77840_0;  1 drivers
v0x556cace90150_0 .net "ex_wb_zero_flag", 0 0, v0x556cace77920_0;  1 drivers
v0x556cace90280_0 .net "ex_write_data", 31 0, L_0x556caceaf090;  1 drivers
v0x556cace90340_0 .net "ex_zero_flag", 0 0, L_0x556caceaec60;  1 drivers
v0x556cace904f0_0 .net "id_alu_op", 2 0, v0x556cace7db20_0;  1 drivers
v0x556cace905b0_0 .net "id_alu_src", 0 0, v0x556cace7dc00_0;  1 drivers
v0x556cace90650_0 .net "id_branch", 0 0, v0x556cace7dca0_0;  1 drivers
v0x556cace906f0_0 .net "id_ex_alu_op", 2 0, v0x556cace7aca0_0;  1 drivers
v0x556cace907b0_0 .net "id_ex_alu_src", 0 0, v0x556cace7ad90_0;  1 drivers
v0x556cace90850_0 .net "id_ex_branch", 0 0, v0x556cace7ae80_0;  1 drivers
v0x556cace908f0_0 .net "id_ex_imm", 31 0, v0x556cace7af20_0;  1 drivers
v0x556cace909b0_0 .net "id_ex_jump", 0 0, v0x556cace7b030_0;  1 drivers
v0x556cace90a50_0 .net "id_ex_mem_to_reg", 0 0, v0x556cace7b0f0_0;  1 drivers
v0x556cace90b40_0 .net "id_ex_mem_write", 0 0, v0x556cace7b190_0;  1 drivers
v0x556cace90be0_0 .net "id_ex_opcode", 3 0, v0x556cace7b230_0;  1 drivers
v0x556cace90ca0_0 .net "id_ex_pc", 31 0, v0x556cace7b2f0_0;  1 drivers
v0x556cace90d60_0 .net "id_ex_rd", 5 0, v0x556cace7b400_0;  1 drivers
v0x556cace90e70_0 .net "id_ex_reg_data1", 31 0, v0x556cace7b4c0_0;  1 drivers
v0x556cace90f80_0 .net "id_ex_reg_data2", 31 0, v0x556cace7b560_0;  1 drivers
v0x556cace91090_0 .net "id_ex_reg_write", 0 0, v0x556cace7b600_0;  1 drivers
v0x556cace91390_0 .net "id_ex_rs", 5 0, v0x556cace7b6a0_0;  1 drivers
v0x556cace914a0_0 .net "id_ex_rt", 5 0, v0x556cace7b740_0;  1 drivers
v0x556cace91560_0 .net "id_imm", 31 0, v0x556cace7e410_0;  1 drivers
v0x556cace91620_0 .net "id_jump", 0 0, v0x556cace7dd40_0;  1 drivers
v0x556cace916c0_0 .net "id_mem_to_reg", 0 0, v0x556cace7dde0_0;  1 drivers
v0x556cace91760_0 .net "id_mem_write", 0 0, v0x556cace7ded0_0;  1 drivers
v0x556cace91800_0 .net "id_opcode", 3 0, L_0x556caceac0c0;  1 drivers
v0x556cace91910_0 .net "id_pc", 31 0, L_0x556caceabed0;  1 drivers
v0x556cace91a20_0 .net "id_rd", 5 0, L_0x556caceac020;  1 drivers
v0x556cace91b30_0 .net "id_reg_data1", 31 0, L_0x556caceac640;  1 drivers
v0x556cace91bf0_0 .net "id_reg_data2", 31 0, L_0x556caceacb20;  1 drivers
v0x556cace91cb0_0 .net "id_reg_write", 0 0, v0x556cace7e040_0;  1 drivers
v0x556cace91d50_0 .net "id_rs", 5 0, L_0x556caceabf40;  1 drivers
v0x556cace91e60_0 .net "id_rt", 5 0, L_0x556caceabfb0;  1 drivers
v0x556cace91f70_0 .net "if_flush", 0 0, L_0x556caceab8e0;  1 drivers
v0x556cace92060_0 .net "if_id_instr", 31 0, v0x556cace82b30_0;  1 drivers
v0x556cace92120_0 .net "if_id_pc", 31 0, v0x556cace82d20_0;  1 drivers
v0x556cace921e0_0 .net "if_instr", 31 0, v0x556cace83b70_0;  1 drivers
v0x556cace922f0_0 .net "if_next_pc", 31 0, L_0x556caceab720;  1 drivers
v0x556cace923b0_0 .net "if_pc", 31 0, v0x556cace88040_0;  1 drivers
v0x556cace92470_0 .net "mem_alu_result", 31 0, L_0x556caceaf360;  1 drivers
v0x556cace92530_0 .net "mem_mem_to_reg", 0 0, L_0x556caceaf6f0;  1 drivers
v0x556cace92620_0 .net "mem_neg_flag", 0 0, L_0x556caceaf5c0;  1 drivers
v0x556cace926c0_0 .net "mem_opcode", 3 0, L_0x556caceaf4b0;  1 drivers
v0x556cace927b0_0 .net "mem_rd", 5 0, L_0x556caceaf3d0;  1 drivers
v0x556cace92870_0 .net "mem_read_data", 31 0, v0x556cace8ce80_0;  1 drivers
v0x556cace92930_0 .net "mem_reg_write", 0 0, L_0x556caceaf680;  1 drivers
v0x556cace929d0_0 .net "mem_rt", 5 0, L_0x556caceaf440;  1 drivers
v0x556cace92ae0_0 .net "mem_zero_flag", 0 0, L_0x556caceaf550;  1 drivers
o0x7f612b09f7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556cace92b80_0 .net "rst", 0 0, o0x7f612b09f7a8;  0 drivers
v0x556cace92c20_0 .net "wb_write_data", 31 0, L_0x556caceafa60;  1 drivers
v0x556cace92cc0_0 .net "wb_write_en", 0 0, L_0x556caceafc20;  1 drivers
v0x556cace92d60_0 .net "wb_write_reg", 5 0, L_0x556caceaf8e0;  1 drivers
L_0x556caceab9e0 .part v0x556cace82b30_0, 0, 4;
S_0x556cace73910 .scope module, "EX_STAGE" "ex_stage" 23 184, 4 24 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x556cace73af0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x556caceaf090 .functor BUFZ 32, L_0x556caceae6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f612b04b7b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x556cace75440_0 .net/2u *"_ivl_0", 3 0, L_0x7f612b04b7b0;  1 drivers
v0x556cace75520_0 .net *"_ivl_2", 0 0, L_0x556caceaeec0;  1 drivers
L_0x7f612b04b7f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556cace755e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f612b04b7f8;  1 drivers
v0x556cace756a0_0 .net *"_ivl_6", 31 0, L_0x556caceaeff0;  1 drivers
v0x556cace75780_0 .net "alu_op", 2 0, v0x556cace7aca0_0;  alias, 1 drivers
v0x556cace75890_0 .net "alu_operand_b", 31 0, L_0x556caceae8c0;  1 drivers
v0x556cace75980_0 .net "alu_result_wire", 31 0, v0x556cace74660_0;  1 drivers
v0x556cace75a40_0 .net "alu_src", 0 0, v0x556cace7ad90_0;  alias, 1 drivers
v0x556cace75ae0_0 .net "ex_alu_result", 31 0, L_0x556caceaf190;  alias, 1 drivers
v0x556cace75c10_0 .net "ex_branch_target", 31 0, L_0x556caceaf2c0;  alias, 1 drivers
v0x556cace75cd0_0 .net "ex_write_data", 31 0, L_0x556caceaf090;  alias, 1 drivers
v0x556cace75d90_0 .net "id_ex_imm", 31 0, v0x556cace7af20_0;  alias, 1 drivers
o0x7f612b09f3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556cace75e50_0 .net "id_ex_mem_write", 0 0, o0x7f612b09f3e8;  0 drivers
v0x556cace75f10_0 .net "id_ex_opcode", 3 0, v0x556cace7b230_0;  alias, 1 drivers
v0x556cace75ff0_0 .net "id_ex_pc", 31 0, v0x556cace7b2f0_0;  alias, 1 drivers
v0x556cace760b0_0 .net "id_ex_reg_data1", 31 0, L_0x556caceada60;  alias, 1 drivers
v0x556cace76150_0 .net "id_ex_reg_data2", 31 0, L_0x556caceae6b0;  alias, 1 drivers
v0x556cace761f0_0 .net "neg_flag", 0 0, L_0x556caceaed90;  alias, 1 drivers
v0x556cace76290_0 .net "zero_flag", 0 0, L_0x556caceaec60;  alias, 1 drivers
E_0x556cace73bd0 .event anyedge, v0x556cace75160_0, v0x556cace75e50_0;
L_0x556caceaeec0 .cmp/eq 4, v0x556cace7b230_0, L_0x7f612b04b7b0;
L_0x556caceaeff0 .arith/sum 32, v0x556cace7b2f0_0, L_0x7f612b04b7f8;
L_0x556caceaf190 .functor MUXZ 32, v0x556cace74660_0, L_0x556caceaeff0, L_0x556caceaeec0, C4<>;
S_0x556cace73c30 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x556cace73910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f612b04b768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace73f90_0 .net/2u *"_ivl_6", 31 0, L_0x7f612b04b768;  1 drivers
v0x556cace74090_0 .net "a", 31 0, L_0x556caceada60;  alias, 1 drivers
v0x556cace74170_0 .net "alu_control", 2 0, v0x556cace7aca0_0;  alias, 1 drivers
v0x556cace74230_0 .net "b", 31 0, L_0x556caceae8c0;  alias, 1 drivers
v0x556cace74310_0 .net "cmd_add", 0 0, L_0x556caceae9f0;  1 drivers
v0x556cace74420_0 .net "cmd_neg", 0 0, L_0x556caceaeb20;  1 drivers
v0x556cace744e0_0 .net "cmd_sub", 0 0, L_0x556caceaebc0;  1 drivers
v0x556cace745a0_0 .net "negative", 0 0, L_0x556caceaed90;  alias, 1 drivers
v0x556cace74660_0 .var "result", 31 0;
v0x556cace747d0_0 .net "zero", 0 0, L_0x556caceaec60;  alias, 1 drivers
E_0x556cace73f10 .event anyedge, v0x556cace74170_0, v0x556cace74090_0, v0x556cace74230_0;
L_0x556caceae9f0 .part v0x556cace7aca0_0, 2, 1;
L_0x556caceaeb20 .part v0x556cace7aca0_0, 1, 1;
L_0x556caceaebc0 .part v0x556cace7aca0_0, 0, 1;
L_0x556caceaec60 .cmp/eq 32, v0x556cace74660_0, L_0x7f612b04b768;
L_0x556caceaed90 .part v0x556cace74660_0, 31, 1;
S_0x556cace74990 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x556cace73910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x556cace74bb0_0 .net "in0", 31 0, L_0x556caceae6b0;  alias, 1 drivers
v0x556cace74c90_0 .net "in1", 31 0, v0x556cace7af20_0;  alias, 1 drivers
v0x556cace74d70_0 .net "out", 31 0, L_0x556caceae8c0;  alias, 1 drivers
v0x556cace74e10_0 .net "sel", 0 0, v0x556cace7ad90_0;  alias, 1 drivers
L_0x556caceae8c0 .functor MUXZ 32, L_0x556caceae6b0, v0x556cace7af20_0, v0x556cace7ad90_0, C4<>;
S_0x556cace74f30 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x556cace73910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x556cace75160_0 .net "a", 31 0, v0x556cace7b2f0_0;  alias, 1 drivers
v0x556cace75260_0 .net "b", 31 0, v0x556cace7af20_0;  alias, 1 drivers
v0x556cace75320_0 .net "out", 31 0, L_0x556caceaf2c0;  alias, 1 drivers
L_0x556caceaf2c0 .arith/sum 32, v0x556cace7b2f0_0, v0x556cace7af20_0;
S_0x556cace764e0 .scope module, "EX_WB_REG" "exwb" 23 200, 8 23 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x556cace768f0_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace769d0_0 .net "ex_alu_result", 31 0, L_0x556caceaf190;  alias, 1 drivers
v0x556cace76a90_0 .net "ex_mem_data", 31 0, L_0x556caceaf090;  alias, 1 drivers
v0x556cace76b30_0 .net "ex_mem_to_reg", 0 0, v0x556cace7b0f0_0;  alias, 1 drivers
v0x556cace76bd0_0 .net "ex_neg_flag", 0 0, L_0x556caceaed90;  alias, 1 drivers
v0x556cace76d10_0 .net "ex_opcode", 3 0, v0x556cace7b230_0;  alias, 1 drivers
v0x556cace76db0_0 .net "ex_rd", 5 0, v0x556cace7b400_0;  alias, 1 drivers
v0x556cace76e70_0 .net "ex_reg_write", 0 0, v0x556cace7b600_0;  alias, 1 drivers
v0x556cace76f30_0 .net "ex_rt", 5 0, v0x556cace7b740_0;  alias, 1 drivers
v0x556cace77010_0 .net "ex_zero_flag", 0 0, L_0x556caceaec60;  alias, 1 drivers
v0x556cace770b0_0 .net "rst", 0 0, o0x7f612b09f7a8;  alias, 0 drivers
v0x556cace77170_0 .var "wb_alu_result", 31 0;
v0x556cace77250_0 .var "wb_mem_data", 31 0;
v0x556cace77330_0 .var "wb_mem_to_reg", 0 0;
v0x556cace773f0_0 .var "wb_neg_flag", 0 0;
v0x556cace774b0_0 .var "wb_opcode", 3 0;
v0x556cace77590_0 .var "wb_rd", 5 0;
v0x556cace77780_0 .var "wb_reg_write", 0 0;
v0x556cace77840_0 .var "wb_rt", 5 0;
v0x556cace77920_0 .var "wb_zero_flag", 0 0;
E_0x556cace73e30 .event posedge, v0x556cace768f0_0;
S_0x556cace77d10 .scope module, "FORWARD_UNIT" "forwarding" 23 168, 9 27 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x556caceacf00 .functor AND 1, L_0x556caceacdd0, v0x556cace77780_0, C4<1>, C4<1>;
L_0x556cacead250 .functor AND 1, L_0x556caceacf00, L_0x556cacead130, C4<1>, C4<1>;
L_0x556cacead4c0 .functor AND 1, L_0x556cacead360, L_0x556caceaf680, C4<1>, C4<1>;
L_0x556cacead7d0 .functor AND 1, L_0x556cacead4c0, L_0x556cacead660, C4<1>, C4<1>;
L_0x556caceadd10 .functor AND 1, L_0x556caceadbe0, v0x556cace77780_0, C4<1>, C4<1>;
L_0x556caceadfc0 .functor AND 1, L_0x556caceadd10, L_0x556caceade80, C4<1>, C4<1>;
L_0x556caceae1e0 .functor AND 1, L_0x556caceae0d0, L_0x556caceaf680, C4<1>, C4<1>;
L_0x556caceae170 .functor AND 1, L_0x556caceae1e0, L_0x556caceae390, C4<1>, C4<1>;
v0x556cace78020_0 .net *"_ivl_0", 0 0, L_0x556caceacdd0;  1 drivers
v0x556cace780e0_0 .net *"_ivl_10", 0 0, L_0x556cacead130;  1 drivers
v0x556cace781a0_0 .net *"_ivl_13", 0 0, L_0x556cacead250;  1 drivers
v0x556cace78240_0 .net *"_ivl_14", 0 0, L_0x556cacead360;  1 drivers
v0x556cace78300_0 .net *"_ivl_17", 0 0, L_0x556cacead4c0;  1 drivers
v0x556cace78410_0 .net *"_ivl_18", 31 0, L_0x556cacead5c0;  1 drivers
L_0x7f612b04b5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace784f0_0 .net *"_ivl_21", 25 0, L_0x7f612b04b5b8;  1 drivers
L_0x7f612b04b600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace785d0_0 .net/2u *"_ivl_22", 31 0, L_0x7f612b04b600;  1 drivers
v0x556cace786b0_0 .net *"_ivl_24", 0 0, L_0x556cacead660;  1 drivers
v0x556cace78770_0 .net *"_ivl_27", 0 0, L_0x556cacead7d0;  1 drivers
v0x556cace78830_0 .net *"_ivl_28", 31 0, L_0x556cacead8e0;  1 drivers
v0x556cace78910_0 .net *"_ivl_3", 0 0, L_0x556caceacf00;  1 drivers
v0x556cace789d0_0 .net *"_ivl_32", 0 0, L_0x556caceadbe0;  1 drivers
v0x556cace78a90_0 .net *"_ivl_35", 0 0, L_0x556caceadd10;  1 drivers
v0x556cace78b50_0 .net *"_ivl_36", 31 0, L_0x556caceadd80;  1 drivers
L_0x7f612b04b648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace78c30_0 .net *"_ivl_39", 25 0, L_0x7f612b04b648;  1 drivers
v0x556cace78d10_0 .net *"_ivl_4", 31 0, L_0x556cacead000;  1 drivers
L_0x7f612b04b690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace78f00_0 .net/2u *"_ivl_40", 31 0, L_0x7f612b04b690;  1 drivers
v0x556cace78fe0_0 .net *"_ivl_42", 0 0, L_0x556caceade80;  1 drivers
v0x556cace790a0_0 .net *"_ivl_45", 0 0, L_0x556caceadfc0;  1 drivers
v0x556cace79160_0 .net *"_ivl_46", 0 0, L_0x556caceae0d0;  1 drivers
v0x556cace79220_0 .net *"_ivl_49", 0 0, L_0x556caceae1e0;  1 drivers
v0x556cace792e0_0 .net *"_ivl_50", 31 0, L_0x556caceae2a0;  1 drivers
L_0x7f612b04b6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace793c0_0 .net *"_ivl_53", 25 0, L_0x7f612b04b6d8;  1 drivers
L_0x7f612b04b720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace794a0_0 .net/2u *"_ivl_54", 31 0, L_0x7f612b04b720;  1 drivers
v0x556cace79580_0 .net *"_ivl_56", 0 0, L_0x556caceae390;  1 drivers
v0x556cace79640_0 .net *"_ivl_59", 0 0, L_0x556caceae170;  1 drivers
v0x556cace79700_0 .net *"_ivl_60", 31 0, L_0x556caceae5c0;  1 drivers
L_0x7f612b04b528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace797e0_0 .net *"_ivl_7", 25 0, L_0x7f612b04b528;  1 drivers
L_0x7f612b04b570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cace798c0_0 .net/2u *"_ivl_8", 31 0, L_0x7f612b04b570;  1 drivers
v0x556cace799a0_0 .net "alu_input1", 31 0, L_0x556caceada60;  alias, 1 drivers
v0x556cace79a60_0 .net "alu_input2", 31 0, L_0x556caceae6b0;  alias, 1 drivers
v0x556cace79b70_0 .net "ex_wb_alu_result", 31 0, v0x556cace77170_0;  alias, 1 drivers
v0x556cace79e40_0 .net "ex_wb_rd", 5 0, v0x556cace77590_0;  alias, 1 drivers
v0x556cace79ee0_0 .net "ex_wb_reg_write", 0 0, v0x556cace77780_0;  alias, 1 drivers
v0x556cace79f80_0 .net "id_ex_reg_data1", 31 0, v0x556cace7b4c0_0;  alias, 1 drivers
v0x556cace7a020_0 .net "id_ex_reg_data2", 31 0, v0x556cace7b560_0;  alias, 1 drivers
v0x556cace7a100_0 .net "id_ex_rs", 5 0, v0x556cace7b6a0_0;  alias, 1 drivers
v0x556cace7a1e0_0 .net "id_ex_rt", 5 0, v0x556cace7b740_0;  alias, 1 drivers
v0x556cace7a2a0_0 .net "mem_alu_result", 31 0, L_0x556caceaf360;  alias, 1 drivers
v0x556cace7a360_0 .net "mem_rd", 5 0, L_0x556caceaf3d0;  alias, 1 drivers
v0x556cace7a440_0 .net "mem_reg_write", 0 0, L_0x556caceaf680;  alias, 1 drivers
L_0x556caceacdd0 .cmp/eq 6, v0x556cace7b6a0_0, v0x556cace77590_0;
L_0x556cacead000 .concat [ 6 26 0 0], v0x556cace7b6a0_0, L_0x7f612b04b528;
L_0x556cacead130 .cmp/ne 32, L_0x556cacead000, L_0x7f612b04b570;
L_0x556cacead360 .cmp/eq 6, v0x556cace7b6a0_0, L_0x556caceaf3d0;
L_0x556cacead5c0 .concat [ 6 26 0 0], v0x556cace7b6a0_0, L_0x7f612b04b5b8;
L_0x556cacead660 .cmp/ne 32, L_0x556cacead5c0, L_0x7f612b04b600;
L_0x556cacead8e0 .functor MUXZ 32, v0x556cace7b4c0_0, L_0x556caceaf360, L_0x556cacead7d0, C4<>;
L_0x556caceada60 .functor MUXZ 32, L_0x556cacead8e0, v0x556cace77170_0, L_0x556cacead250, C4<>;
L_0x556caceadbe0 .cmp/eq 6, v0x556cace7b740_0, v0x556cace77590_0;
L_0x556caceadd80 .concat [ 6 26 0 0], v0x556cace7b740_0, L_0x7f612b04b648;
L_0x556caceade80 .cmp/ne 32, L_0x556caceadd80, L_0x7f612b04b690;
L_0x556caceae0d0 .cmp/eq 6, v0x556cace7b740_0, L_0x556caceaf3d0;
L_0x556caceae2a0 .concat [ 6 26 0 0], v0x556cace7b740_0, L_0x7f612b04b6d8;
L_0x556caceae390 .cmp/ne 32, L_0x556caceae2a0, L_0x7f612b04b720;
L_0x556caceae5c0 .functor MUXZ 32, v0x556cace7b560_0, L_0x556caceaf360, L_0x556caceae170, C4<>;
L_0x556caceae6b0 .functor MUXZ 32, L_0x556caceae5c0, v0x556cace77170_0, L_0x556caceadfc0, C4<>;
S_0x556cace7a6f0 .scope module, "ID_EX_REG" "idex" 23 132, 10 23 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x556cace7abe0_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace7aca0_0 .var "ex_alu_op", 2 0;
v0x556cace7ad90_0 .var "ex_alu_src", 0 0;
v0x556cace7ae80_0 .var "ex_branch", 0 0;
v0x556cace7af20_0 .var "ex_imm", 31 0;
v0x556cace7b030_0 .var "ex_jump", 0 0;
v0x556cace7b0f0_0 .var "ex_mem_to_reg", 0 0;
v0x556cace7b190_0 .var "ex_mem_write", 0 0;
v0x556cace7b230_0 .var "ex_opcode", 3 0;
v0x556cace7b2f0_0 .var "ex_pc", 31 0;
v0x556cace7b400_0 .var "ex_rd", 5 0;
v0x556cace7b4c0_0 .var "ex_reg_data1", 31 0;
v0x556cace7b560_0 .var "ex_reg_data2", 31 0;
v0x556cace7b600_0 .var "ex_reg_write", 0 0;
v0x556cace7b6a0_0 .var "ex_rs", 5 0;
v0x556cace7b740_0 .var "ex_rt", 5 0;
v0x556cace7b830_0 .net "id_alu_op", 2 0, v0x556cace7db20_0;  alias, 1 drivers
v0x556cace7ba00_0 .net "id_alu_src", 0 0, v0x556cace7dc00_0;  alias, 1 drivers
v0x556cace7bac0_0 .net "id_branch", 0 0, v0x556cace7dca0_0;  alias, 1 drivers
v0x556cace7bb80_0 .net "id_imm", 31 0, v0x556cace7e410_0;  alias, 1 drivers
v0x556cace7bc60_0 .net "id_jump", 0 0, v0x556cace7dd40_0;  alias, 1 drivers
v0x556cace7bd20_0 .net "id_mem_to_reg", 0 0, v0x556cace7dde0_0;  alias, 1 drivers
v0x556cace7bde0_0 .net "id_mem_write", 0 0, v0x556cace7ded0_0;  alias, 1 drivers
v0x556cace7bea0_0 .net "id_opcode", 3 0, L_0x556caceac0c0;  alias, 1 drivers
v0x556cace7bf80_0 .net "id_pc", 31 0, L_0x556caceabed0;  alias, 1 drivers
v0x556cace7c060_0 .net "id_rd", 5 0, L_0x556caceac020;  alias, 1 drivers
v0x556cace7c140_0 .net "id_reg_data1", 31 0, L_0x556caceac640;  alias, 1 drivers
v0x556cace7c220_0 .net "id_reg_data2", 31 0, L_0x556caceacb20;  alias, 1 drivers
v0x556cace7c300_0 .net "id_reg_write", 0 0, v0x556cace7e040_0;  alias, 1 drivers
v0x556cace7c3c0_0 .net "id_rs", 5 0, L_0x556caceabf40;  alias, 1 drivers
v0x556cace7c4a0_0 .net "id_rt", 5 0, L_0x556caceabfb0;  alias, 1 drivers
v0x556cace7c580_0 .net "rst", 0 0, o0x7f612b09f7a8;  alias, 0 drivers
S_0x556cace7cb10 .scope module, "ID_STAGE" "id_stage" 23 106, 11 23 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x556caceabed0 .functor BUFZ 32, v0x556cace82d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556caceabf40 .functor BUFZ 6, L_0x556caceabbb0, C4<000000>, C4<000000>, C4<000000>;
L_0x556caceabfb0 .functor BUFZ 6, L_0x556caceabc50, C4<000000>, C4<000000>, C4<000000>;
L_0x556caceac020 .functor BUFZ 6, L_0x556caceabcf0, C4<000000>, C4<000000>, C4<000000>;
L_0x556caceac0c0 .functor BUFZ 4, L_0x556caceabb10, C4<0000>, C4<0000>, C4<0000>;
v0x556cace80c80_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace80d40_0 .net "id_alu_op", 2 0, v0x556cace7db20_0;  alias, 1 drivers
v0x556cace80e50_0 .net "id_alu_src", 0 0, v0x556cace7dc00_0;  alias, 1 drivers
v0x556cace80f40_0 .net "id_branch", 0 0, v0x556cace7dca0_0;  alias, 1 drivers
v0x556cace81030_0 .net "id_imm", 31 0, v0x556cace7e410_0;  alias, 1 drivers
v0x556cace81170_0 .net "id_jump", 0 0, v0x556cace7dd40_0;  alias, 1 drivers
v0x556cace81260_0 .net "id_mem_to_reg", 0 0, v0x556cace7dde0_0;  alias, 1 drivers
v0x556cace81350_0 .net "id_mem_write", 0 0, v0x556cace7ded0_0;  alias, 1 drivers
v0x556cace81440_0 .net "id_opcode", 3 0, L_0x556caceac0c0;  alias, 1 drivers
v0x556cace81500_0 .net "id_pc", 31 0, L_0x556caceabed0;  alias, 1 drivers
v0x556cace815a0_0 .net "id_rd", 5 0, L_0x556caceac020;  alias, 1 drivers
v0x556cace81640_0 .net "id_reg_data1", 31 0, L_0x556caceac640;  alias, 1 drivers
v0x556cace816e0_0 .net "id_reg_data2", 31 0, L_0x556caceacb20;  alias, 1 drivers
v0x556cace817f0_0 .net "id_reg_write", 0 0, v0x556cace7e040_0;  alias, 1 drivers
v0x556cace818e0_0 .net "id_rs", 5 0, L_0x556caceabf40;  alias, 1 drivers
v0x556cace819a0_0 .net "id_rt", 5 0, L_0x556caceabfb0;  alias, 1 drivers
v0x556cace81a40_0 .net "if_id_instr", 31 0, v0x556cace82b30_0;  alias, 1 drivers
v0x556cace81bf0_0 .net "if_id_pc", 31 0, v0x556cace82d20_0;  alias, 1 drivers
v0x556cace81cb0_0 .net "opcode", 3 0, L_0x556caceabb10;  1 drivers
v0x556cace81d70_0 .net "rd", 5 0, L_0x556caceabcf0;  1 drivers
v0x556cace81e30_0 .net "rs", 5 0, L_0x556caceabbb0;  1 drivers
v0x556cace81ef0_0 .net "rst", 0 0, o0x7f612b09f7a8;  alias, 0 drivers
v0x556cace81f90_0 .net "rt", 5 0, L_0x556caceabc50;  1 drivers
v0x556cace82030_0 .net "wb_reg_write", 0 0, L_0x556caceafc20;  alias, 1 drivers
v0x556cace820d0_0 .net "wb_write_data", 31 0, L_0x556caceafa60;  alias, 1 drivers
v0x556cace82170_0 .net "wb_write_reg", 5 0, L_0x556caceaf8e0;  alias, 1 drivers
E_0x556cace7cf60 .event anyedge, v0x556cace7dfa0_0, v0x556cace7e520_0, v0x556cace81d70_0;
L_0x556caceabb10 .part v0x556cace82b30_0, 0, 4;
L_0x556caceabbb0 .part v0x556cace82b30_0, 10, 6;
L_0x556caceabc50 .part v0x556cace82b30_0, 4, 6;
L_0x556caceabcf0 .part v0x556cace82b30_0, 16, 6;
S_0x556cace7cfe0 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x556cace7cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x556cace7d1e0 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x556cace7d220 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x556cace7d260 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x556cace7d2a0 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x556cace7d2e0 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x556cace7d320 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x556cace7d360 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x556cace7d3a0 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x556cace7d3e0 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x556cace7d420 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x556cace7d460 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x556cace7db20_0 .var "alu_op", 2 0;
v0x556cace7dc00_0 .var "alu_src", 0 0;
v0x556cace7dca0_0 .var "branch", 0 0;
v0x556cace7dd40_0 .var "jump", 0 0;
v0x556cace7dde0_0 .var "mem_to_reg", 0 0;
v0x556cace7ded0_0 .var "mem_write", 0 0;
v0x556cace7dfa0_0 .net "opcode", 3 0, L_0x556caceabb10;  alias, 1 drivers
v0x556cace7e040_0 .var "reg_write", 0 0;
E_0x556cace7dac0 .event anyedge, v0x556cace7dfa0_0;
S_0x556cace7e1a0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x556cace7cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x556cace7e410_0 .var "imm_out", 31 0;
v0x556cace7e520_0 .net "instruction", 31 0, v0x556cace82b30_0;  alias, 1 drivers
E_0x556cace7e390 .event anyedge, v0x556cace7e520_0;
S_0x556cace7e640 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x556cace7cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x556caceac2f0 .functor AND 1, L_0x556caceafc20, L_0x556caceac130, C4<1>, C4<1>;
L_0x556caceac920 .functor AND 1, L_0x556caceafc20, L_0x556caceac7f0, C4<1>, C4<1>;
v0x556cace7fd40_1 .array/port v0x556cace7fd40, 1;
L_0x556caceaccf0 .functor BUFZ 32, v0x556cace7fd40_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556cace7fd40_2 .array/port v0x556cace7fd40, 2;
L_0x556caceacd60 .functor BUFZ 32, v0x556cace7fd40_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556cace7ec70_0 .net *"_ivl_0", 0 0, L_0x556caceac130;  1 drivers
v0x556cace7ed50_0 .net *"_ivl_12", 0 0, L_0x556caceac7f0;  1 drivers
v0x556cace7ee10_0 .net *"_ivl_15", 0 0, L_0x556caceac920;  1 drivers
v0x556cace7eee0_0 .net *"_ivl_16", 31 0, L_0x556caceac990;  1 drivers
v0x556cace7efc0_0 .net *"_ivl_18", 7 0, L_0x556caceaca30;  1 drivers
L_0x7f612b04b4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556cace7f0f0_0 .net *"_ivl_21", 1 0, L_0x7f612b04b4e0;  1 drivers
v0x556cace7f1d0_0 .net *"_ivl_3", 0 0, L_0x556caceac2f0;  1 drivers
v0x556cace7f290_0 .net *"_ivl_4", 31 0, L_0x556caceac3f0;  1 drivers
v0x556cace7f370_0 .net *"_ivl_6", 7 0, L_0x556caceac490;  1 drivers
L_0x7f612b04b498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556cace7f450_0 .net *"_ivl_9", 1 0, L_0x7f612b04b498;  1 drivers
v0x556cace7f530_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace7f5d0_0 .net "debug_r1", 31 0, L_0x556caceaccf0;  1 drivers
v0x556cace7f6b0_0 .net "debug_r2", 31 0, L_0x556caceacd60;  1 drivers
v0x556cace7f790_0 .var/i "i", 31 0;
v0x556cace7f870_0 .net "read_data1", 31 0, L_0x556caceac640;  alias, 1 drivers
v0x556cace7f930_0 .net "read_data2", 31 0, L_0x556caceacb20;  alias, 1 drivers
v0x556cace7f9d0_0 .net "read_reg1", 5 0, L_0x556caceabbb0;  alias, 1 drivers
v0x556cace7fba0_0 .net "read_reg2", 5 0, L_0x556caceabc50;  alias, 1 drivers
v0x556cace7fc80_0 .net "reg_write_en", 0 0, L_0x556caceafc20;  alias, 1 drivers
v0x556cace7fd40 .array "registers", 63 0, 31 0;
v0x556cace80810_0 .net "rst", 0 0, o0x7f612b09f7a8;  alias, 0 drivers
v0x556cace80900_0 .net "write_data", 31 0, L_0x556caceafa60;  alias, 1 drivers
v0x556cace809e0_0 .net "write_reg", 5 0, L_0x556caceaf8e0;  alias, 1 drivers
E_0x556cace7e850 .event posedge, v0x556cace770b0_0, v0x556cace768f0_0;
L_0x556caceac130 .cmp/eq 6, L_0x556caceaf8e0, L_0x556caceabbb0;
L_0x556caceac3f0 .array/port v0x556cace7fd40, L_0x556caceac490;
L_0x556caceac490 .concat [ 6 2 0 0], L_0x556caceabbb0, L_0x7f612b04b498;
L_0x556caceac640 .functor MUXZ 32, L_0x556caceac3f0, L_0x556caceafa60, L_0x556caceac2f0, C4<>;
L_0x556caceac7f0 .cmp/eq 6, L_0x556caceaf8e0, L_0x556caceabc50;
L_0x556caceac990 .array/port v0x556cace7fd40, L_0x556caceaca30;
L_0x556caceaca30 .concat [ 6 2 0 0], L_0x556caceabc50, L_0x7f612b04b4e0;
L_0x556caceacb20 .functor MUXZ 32, L_0x556caceac990, L_0x556caceafa60, L_0x556caceac920, C4<>;
S_0x556cace7e890 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x556cace7e640;
 .timescale -9 -12;
v0x556cace7ea90_0 .var "reg_index", 5 0;
v0x556cace7eb90_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x556cace7eb90_0;
    %load/vec4 v0x556cace7ea90_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x556cace7fd40, 4, 0;
    %end;
S_0x556cace82580 .scope module, "IF_ID_REG" "ifid" 23 96, 15 23 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x556cace828c0_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace82980_0 .net "flush", 0 0, L_0x556caceab8e0;  alias, 1 drivers
v0x556cace82a40_0 .net "instr_in", 31 0, v0x556cace83b70_0;  alias, 1 drivers
v0x556cace82b30_0 .var "instr_out", 31 0;
v0x556cace82bf0_0 .net "pc_in", 31 0, v0x556cace88040_0;  alias, 1 drivers
v0x556cace82d20_0 .var "pc_out", 31 0;
E_0x556cace82840 .event negedge, v0x556cace768f0_0;
S_0x556cace82ec0 .scope module, "IF_IMEM_INST" "im_simple" 23 91, 24 7 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x556cace830a0 .param/l "MEM_SIZE" 0 24 11, +C4<00000000000000000000000100000000>;
v0x556cace83a60_0 .net "address", 31 0, v0x556cace88040_0;  alias, 1 drivers
v0x556cace83b70_0 .var "instruction", 31 0;
v0x556cace83c40 .array "mem", 255 0, 31 0;
v0x556cace83c40_0 .array/port v0x556cace83c40, 0;
v0x556cace83c40_1 .array/port v0x556cace83c40, 1;
v0x556cace83c40_2 .array/port v0x556cace83c40, 2;
E_0x556cace831f0/0 .event anyedge, v0x556cace82bf0_0, v0x556cace83c40_0, v0x556cace83c40_1, v0x556cace83c40_2;
v0x556cace83c40_3 .array/port v0x556cace83c40, 3;
v0x556cace83c40_4 .array/port v0x556cace83c40, 4;
v0x556cace83c40_5 .array/port v0x556cace83c40, 5;
v0x556cace83c40_6 .array/port v0x556cace83c40, 6;
E_0x556cace831f0/1 .event anyedge, v0x556cace83c40_3, v0x556cace83c40_4, v0x556cace83c40_5, v0x556cace83c40_6;
v0x556cace83c40_7 .array/port v0x556cace83c40, 7;
v0x556cace83c40_8 .array/port v0x556cace83c40, 8;
v0x556cace83c40_9 .array/port v0x556cace83c40, 9;
v0x556cace83c40_10 .array/port v0x556cace83c40, 10;
E_0x556cace831f0/2 .event anyedge, v0x556cace83c40_7, v0x556cace83c40_8, v0x556cace83c40_9, v0x556cace83c40_10;
v0x556cace83c40_11 .array/port v0x556cace83c40, 11;
v0x556cace83c40_12 .array/port v0x556cace83c40, 12;
v0x556cace83c40_13 .array/port v0x556cace83c40, 13;
v0x556cace83c40_14 .array/port v0x556cace83c40, 14;
E_0x556cace831f0/3 .event anyedge, v0x556cace83c40_11, v0x556cace83c40_12, v0x556cace83c40_13, v0x556cace83c40_14;
v0x556cace83c40_15 .array/port v0x556cace83c40, 15;
v0x556cace83c40_16 .array/port v0x556cace83c40, 16;
v0x556cace83c40_17 .array/port v0x556cace83c40, 17;
v0x556cace83c40_18 .array/port v0x556cace83c40, 18;
E_0x556cace831f0/4 .event anyedge, v0x556cace83c40_15, v0x556cace83c40_16, v0x556cace83c40_17, v0x556cace83c40_18;
v0x556cace83c40_19 .array/port v0x556cace83c40, 19;
v0x556cace83c40_20 .array/port v0x556cace83c40, 20;
v0x556cace83c40_21 .array/port v0x556cace83c40, 21;
v0x556cace83c40_22 .array/port v0x556cace83c40, 22;
E_0x556cace831f0/5 .event anyedge, v0x556cace83c40_19, v0x556cace83c40_20, v0x556cace83c40_21, v0x556cace83c40_22;
v0x556cace83c40_23 .array/port v0x556cace83c40, 23;
v0x556cace83c40_24 .array/port v0x556cace83c40, 24;
v0x556cace83c40_25 .array/port v0x556cace83c40, 25;
v0x556cace83c40_26 .array/port v0x556cace83c40, 26;
E_0x556cace831f0/6 .event anyedge, v0x556cace83c40_23, v0x556cace83c40_24, v0x556cace83c40_25, v0x556cace83c40_26;
v0x556cace83c40_27 .array/port v0x556cace83c40, 27;
v0x556cace83c40_28 .array/port v0x556cace83c40, 28;
v0x556cace83c40_29 .array/port v0x556cace83c40, 29;
v0x556cace83c40_30 .array/port v0x556cace83c40, 30;
E_0x556cace831f0/7 .event anyedge, v0x556cace83c40_27, v0x556cace83c40_28, v0x556cace83c40_29, v0x556cace83c40_30;
v0x556cace83c40_31 .array/port v0x556cace83c40, 31;
v0x556cace83c40_32 .array/port v0x556cace83c40, 32;
v0x556cace83c40_33 .array/port v0x556cace83c40, 33;
v0x556cace83c40_34 .array/port v0x556cace83c40, 34;
E_0x556cace831f0/8 .event anyedge, v0x556cace83c40_31, v0x556cace83c40_32, v0x556cace83c40_33, v0x556cace83c40_34;
v0x556cace83c40_35 .array/port v0x556cace83c40, 35;
v0x556cace83c40_36 .array/port v0x556cace83c40, 36;
v0x556cace83c40_37 .array/port v0x556cace83c40, 37;
v0x556cace83c40_38 .array/port v0x556cace83c40, 38;
E_0x556cace831f0/9 .event anyedge, v0x556cace83c40_35, v0x556cace83c40_36, v0x556cace83c40_37, v0x556cace83c40_38;
v0x556cace83c40_39 .array/port v0x556cace83c40, 39;
v0x556cace83c40_40 .array/port v0x556cace83c40, 40;
v0x556cace83c40_41 .array/port v0x556cace83c40, 41;
v0x556cace83c40_42 .array/port v0x556cace83c40, 42;
E_0x556cace831f0/10 .event anyedge, v0x556cace83c40_39, v0x556cace83c40_40, v0x556cace83c40_41, v0x556cace83c40_42;
v0x556cace83c40_43 .array/port v0x556cace83c40, 43;
v0x556cace83c40_44 .array/port v0x556cace83c40, 44;
v0x556cace83c40_45 .array/port v0x556cace83c40, 45;
v0x556cace83c40_46 .array/port v0x556cace83c40, 46;
E_0x556cace831f0/11 .event anyedge, v0x556cace83c40_43, v0x556cace83c40_44, v0x556cace83c40_45, v0x556cace83c40_46;
v0x556cace83c40_47 .array/port v0x556cace83c40, 47;
v0x556cace83c40_48 .array/port v0x556cace83c40, 48;
v0x556cace83c40_49 .array/port v0x556cace83c40, 49;
v0x556cace83c40_50 .array/port v0x556cace83c40, 50;
E_0x556cace831f0/12 .event anyedge, v0x556cace83c40_47, v0x556cace83c40_48, v0x556cace83c40_49, v0x556cace83c40_50;
v0x556cace83c40_51 .array/port v0x556cace83c40, 51;
v0x556cace83c40_52 .array/port v0x556cace83c40, 52;
v0x556cace83c40_53 .array/port v0x556cace83c40, 53;
v0x556cace83c40_54 .array/port v0x556cace83c40, 54;
E_0x556cace831f0/13 .event anyedge, v0x556cace83c40_51, v0x556cace83c40_52, v0x556cace83c40_53, v0x556cace83c40_54;
v0x556cace83c40_55 .array/port v0x556cace83c40, 55;
v0x556cace83c40_56 .array/port v0x556cace83c40, 56;
v0x556cace83c40_57 .array/port v0x556cace83c40, 57;
v0x556cace83c40_58 .array/port v0x556cace83c40, 58;
E_0x556cace831f0/14 .event anyedge, v0x556cace83c40_55, v0x556cace83c40_56, v0x556cace83c40_57, v0x556cace83c40_58;
v0x556cace83c40_59 .array/port v0x556cace83c40, 59;
v0x556cace83c40_60 .array/port v0x556cace83c40, 60;
v0x556cace83c40_61 .array/port v0x556cace83c40, 61;
v0x556cace83c40_62 .array/port v0x556cace83c40, 62;
E_0x556cace831f0/15 .event anyedge, v0x556cace83c40_59, v0x556cace83c40_60, v0x556cace83c40_61, v0x556cace83c40_62;
v0x556cace83c40_63 .array/port v0x556cace83c40, 63;
v0x556cace83c40_64 .array/port v0x556cace83c40, 64;
v0x556cace83c40_65 .array/port v0x556cace83c40, 65;
v0x556cace83c40_66 .array/port v0x556cace83c40, 66;
E_0x556cace831f0/16 .event anyedge, v0x556cace83c40_63, v0x556cace83c40_64, v0x556cace83c40_65, v0x556cace83c40_66;
v0x556cace83c40_67 .array/port v0x556cace83c40, 67;
v0x556cace83c40_68 .array/port v0x556cace83c40, 68;
v0x556cace83c40_69 .array/port v0x556cace83c40, 69;
v0x556cace83c40_70 .array/port v0x556cace83c40, 70;
E_0x556cace831f0/17 .event anyedge, v0x556cace83c40_67, v0x556cace83c40_68, v0x556cace83c40_69, v0x556cace83c40_70;
v0x556cace83c40_71 .array/port v0x556cace83c40, 71;
v0x556cace83c40_72 .array/port v0x556cace83c40, 72;
v0x556cace83c40_73 .array/port v0x556cace83c40, 73;
v0x556cace83c40_74 .array/port v0x556cace83c40, 74;
E_0x556cace831f0/18 .event anyedge, v0x556cace83c40_71, v0x556cace83c40_72, v0x556cace83c40_73, v0x556cace83c40_74;
v0x556cace83c40_75 .array/port v0x556cace83c40, 75;
v0x556cace83c40_76 .array/port v0x556cace83c40, 76;
v0x556cace83c40_77 .array/port v0x556cace83c40, 77;
v0x556cace83c40_78 .array/port v0x556cace83c40, 78;
E_0x556cace831f0/19 .event anyedge, v0x556cace83c40_75, v0x556cace83c40_76, v0x556cace83c40_77, v0x556cace83c40_78;
v0x556cace83c40_79 .array/port v0x556cace83c40, 79;
v0x556cace83c40_80 .array/port v0x556cace83c40, 80;
v0x556cace83c40_81 .array/port v0x556cace83c40, 81;
v0x556cace83c40_82 .array/port v0x556cace83c40, 82;
E_0x556cace831f0/20 .event anyedge, v0x556cace83c40_79, v0x556cace83c40_80, v0x556cace83c40_81, v0x556cace83c40_82;
v0x556cace83c40_83 .array/port v0x556cace83c40, 83;
v0x556cace83c40_84 .array/port v0x556cace83c40, 84;
v0x556cace83c40_85 .array/port v0x556cace83c40, 85;
v0x556cace83c40_86 .array/port v0x556cace83c40, 86;
E_0x556cace831f0/21 .event anyedge, v0x556cace83c40_83, v0x556cace83c40_84, v0x556cace83c40_85, v0x556cace83c40_86;
v0x556cace83c40_87 .array/port v0x556cace83c40, 87;
v0x556cace83c40_88 .array/port v0x556cace83c40, 88;
v0x556cace83c40_89 .array/port v0x556cace83c40, 89;
v0x556cace83c40_90 .array/port v0x556cace83c40, 90;
E_0x556cace831f0/22 .event anyedge, v0x556cace83c40_87, v0x556cace83c40_88, v0x556cace83c40_89, v0x556cace83c40_90;
v0x556cace83c40_91 .array/port v0x556cace83c40, 91;
v0x556cace83c40_92 .array/port v0x556cace83c40, 92;
v0x556cace83c40_93 .array/port v0x556cace83c40, 93;
v0x556cace83c40_94 .array/port v0x556cace83c40, 94;
E_0x556cace831f0/23 .event anyedge, v0x556cace83c40_91, v0x556cace83c40_92, v0x556cace83c40_93, v0x556cace83c40_94;
v0x556cace83c40_95 .array/port v0x556cace83c40, 95;
v0x556cace83c40_96 .array/port v0x556cace83c40, 96;
v0x556cace83c40_97 .array/port v0x556cace83c40, 97;
v0x556cace83c40_98 .array/port v0x556cace83c40, 98;
E_0x556cace831f0/24 .event anyedge, v0x556cace83c40_95, v0x556cace83c40_96, v0x556cace83c40_97, v0x556cace83c40_98;
v0x556cace83c40_99 .array/port v0x556cace83c40, 99;
v0x556cace83c40_100 .array/port v0x556cace83c40, 100;
v0x556cace83c40_101 .array/port v0x556cace83c40, 101;
v0x556cace83c40_102 .array/port v0x556cace83c40, 102;
E_0x556cace831f0/25 .event anyedge, v0x556cace83c40_99, v0x556cace83c40_100, v0x556cace83c40_101, v0x556cace83c40_102;
v0x556cace83c40_103 .array/port v0x556cace83c40, 103;
v0x556cace83c40_104 .array/port v0x556cace83c40, 104;
v0x556cace83c40_105 .array/port v0x556cace83c40, 105;
v0x556cace83c40_106 .array/port v0x556cace83c40, 106;
E_0x556cace831f0/26 .event anyedge, v0x556cace83c40_103, v0x556cace83c40_104, v0x556cace83c40_105, v0x556cace83c40_106;
v0x556cace83c40_107 .array/port v0x556cace83c40, 107;
v0x556cace83c40_108 .array/port v0x556cace83c40, 108;
v0x556cace83c40_109 .array/port v0x556cace83c40, 109;
v0x556cace83c40_110 .array/port v0x556cace83c40, 110;
E_0x556cace831f0/27 .event anyedge, v0x556cace83c40_107, v0x556cace83c40_108, v0x556cace83c40_109, v0x556cace83c40_110;
v0x556cace83c40_111 .array/port v0x556cace83c40, 111;
v0x556cace83c40_112 .array/port v0x556cace83c40, 112;
v0x556cace83c40_113 .array/port v0x556cace83c40, 113;
v0x556cace83c40_114 .array/port v0x556cace83c40, 114;
E_0x556cace831f0/28 .event anyedge, v0x556cace83c40_111, v0x556cace83c40_112, v0x556cace83c40_113, v0x556cace83c40_114;
v0x556cace83c40_115 .array/port v0x556cace83c40, 115;
v0x556cace83c40_116 .array/port v0x556cace83c40, 116;
v0x556cace83c40_117 .array/port v0x556cace83c40, 117;
v0x556cace83c40_118 .array/port v0x556cace83c40, 118;
E_0x556cace831f0/29 .event anyedge, v0x556cace83c40_115, v0x556cace83c40_116, v0x556cace83c40_117, v0x556cace83c40_118;
v0x556cace83c40_119 .array/port v0x556cace83c40, 119;
v0x556cace83c40_120 .array/port v0x556cace83c40, 120;
v0x556cace83c40_121 .array/port v0x556cace83c40, 121;
v0x556cace83c40_122 .array/port v0x556cace83c40, 122;
E_0x556cace831f0/30 .event anyedge, v0x556cace83c40_119, v0x556cace83c40_120, v0x556cace83c40_121, v0x556cace83c40_122;
v0x556cace83c40_123 .array/port v0x556cace83c40, 123;
v0x556cace83c40_124 .array/port v0x556cace83c40, 124;
v0x556cace83c40_125 .array/port v0x556cace83c40, 125;
v0x556cace83c40_126 .array/port v0x556cace83c40, 126;
E_0x556cace831f0/31 .event anyedge, v0x556cace83c40_123, v0x556cace83c40_124, v0x556cace83c40_125, v0x556cace83c40_126;
v0x556cace83c40_127 .array/port v0x556cace83c40, 127;
v0x556cace83c40_128 .array/port v0x556cace83c40, 128;
v0x556cace83c40_129 .array/port v0x556cace83c40, 129;
v0x556cace83c40_130 .array/port v0x556cace83c40, 130;
E_0x556cace831f0/32 .event anyedge, v0x556cace83c40_127, v0x556cace83c40_128, v0x556cace83c40_129, v0x556cace83c40_130;
v0x556cace83c40_131 .array/port v0x556cace83c40, 131;
v0x556cace83c40_132 .array/port v0x556cace83c40, 132;
v0x556cace83c40_133 .array/port v0x556cace83c40, 133;
v0x556cace83c40_134 .array/port v0x556cace83c40, 134;
E_0x556cace831f0/33 .event anyedge, v0x556cace83c40_131, v0x556cace83c40_132, v0x556cace83c40_133, v0x556cace83c40_134;
v0x556cace83c40_135 .array/port v0x556cace83c40, 135;
v0x556cace83c40_136 .array/port v0x556cace83c40, 136;
v0x556cace83c40_137 .array/port v0x556cace83c40, 137;
v0x556cace83c40_138 .array/port v0x556cace83c40, 138;
E_0x556cace831f0/34 .event anyedge, v0x556cace83c40_135, v0x556cace83c40_136, v0x556cace83c40_137, v0x556cace83c40_138;
v0x556cace83c40_139 .array/port v0x556cace83c40, 139;
v0x556cace83c40_140 .array/port v0x556cace83c40, 140;
v0x556cace83c40_141 .array/port v0x556cace83c40, 141;
v0x556cace83c40_142 .array/port v0x556cace83c40, 142;
E_0x556cace831f0/35 .event anyedge, v0x556cace83c40_139, v0x556cace83c40_140, v0x556cace83c40_141, v0x556cace83c40_142;
v0x556cace83c40_143 .array/port v0x556cace83c40, 143;
v0x556cace83c40_144 .array/port v0x556cace83c40, 144;
v0x556cace83c40_145 .array/port v0x556cace83c40, 145;
v0x556cace83c40_146 .array/port v0x556cace83c40, 146;
E_0x556cace831f0/36 .event anyedge, v0x556cace83c40_143, v0x556cace83c40_144, v0x556cace83c40_145, v0x556cace83c40_146;
v0x556cace83c40_147 .array/port v0x556cace83c40, 147;
v0x556cace83c40_148 .array/port v0x556cace83c40, 148;
v0x556cace83c40_149 .array/port v0x556cace83c40, 149;
v0x556cace83c40_150 .array/port v0x556cace83c40, 150;
E_0x556cace831f0/37 .event anyedge, v0x556cace83c40_147, v0x556cace83c40_148, v0x556cace83c40_149, v0x556cace83c40_150;
v0x556cace83c40_151 .array/port v0x556cace83c40, 151;
v0x556cace83c40_152 .array/port v0x556cace83c40, 152;
v0x556cace83c40_153 .array/port v0x556cace83c40, 153;
v0x556cace83c40_154 .array/port v0x556cace83c40, 154;
E_0x556cace831f0/38 .event anyedge, v0x556cace83c40_151, v0x556cace83c40_152, v0x556cace83c40_153, v0x556cace83c40_154;
v0x556cace83c40_155 .array/port v0x556cace83c40, 155;
v0x556cace83c40_156 .array/port v0x556cace83c40, 156;
v0x556cace83c40_157 .array/port v0x556cace83c40, 157;
v0x556cace83c40_158 .array/port v0x556cace83c40, 158;
E_0x556cace831f0/39 .event anyedge, v0x556cace83c40_155, v0x556cace83c40_156, v0x556cace83c40_157, v0x556cace83c40_158;
v0x556cace83c40_159 .array/port v0x556cace83c40, 159;
v0x556cace83c40_160 .array/port v0x556cace83c40, 160;
v0x556cace83c40_161 .array/port v0x556cace83c40, 161;
v0x556cace83c40_162 .array/port v0x556cace83c40, 162;
E_0x556cace831f0/40 .event anyedge, v0x556cace83c40_159, v0x556cace83c40_160, v0x556cace83c40_161, v0x556cace83c40_162;
v0x556cace83c40_163 .array/port v0x556cace83c40, 163;
v0x556cace83c40_164 .array/port v0x556cace83c40, 164;
v0x556cace83c40_165 .array/port v0x556cace83c40, 165;
v0x556cace83c40_166 .array/port v0x556cace83c40, 166;
E_0x556cace831f0/41 .event anyedge, v0x556cace83c40_163, v0x556cace83c40_164, v0x556cace83c40_165, v0x556cace83c40_166;
v0x556cace83c40_167 .array/port v0x556cace83c40, 167;
v0x556cace83c40_168 .array/port v0x556cace83c40, 168;
v0x556cace83c40_169 .array/port v0x556cace83c40, 169;
v0x556cace83c40_170 .array/port v0x556cace83c40, 170;
E_0x556cace831f0/42 .event anyedge, v0x556cace83c40_167, v0x556cace83c40_168, v0x556cace83c40_169, v0x556cace83c40_170;
v0x556cace83c40_171 .array/port v0x556cace83c40, 171;
v0x556cace83c40_172 .array/port v0x556cace83c40, 172;
v0x556cace83c40_173 .array/port v0x556cace83c40, 173;
v0x556cace83c40_174 .array/port v0x556cace83c40, 174;
E_0x556cace831f0/43 .event anyedge, v0x556cace83c40_171, v0x556cace83c40_172, v0x556cace83c40_173, v0x556cace83c40_174;
v0x556cace83c40_175 .array/port v0x556cace83c40, 175;
v0x556cace83c40_176 .array/port v0x556cace83c40, 176;
v0x556cace83c40_177 .array/port v0x556cace83c40, 177;
v0x556cace83c40_178 .array/port v0x556cace83c40, 178;
E_0x556cace831f0/44 .event anyedge, v0x556cace83c40_175, v0x556cace83c40_176, v0x556cace83c40_177, v0x556cace83c40_178;
v0x556cace83c40_179 .array/port v0x556cace83c40, 179;
v0x556cace83c40_180 .array/port v0x556cace83c40, 180;
v0x556cace83c40_181 .array/port v0x556cace83c40, 181;
v0x556cace83c40_182 .array/port v0x556cace83c40, 182;
E_0x556cace831f0/45 .event anyedge, v0x556cace83c40_179, v0x556cace83c40_180, v0x556cace83c40_181, v0x556cace83c40_182;
v0x556cace83c40_183 .array/port v0x556cace83c40, 183;
v0x556cace83c40_184 .array/port v0x556cace83c40, 184;
v0x556cace83c40_185 .array/port v0x556cace83c40, 185;
v0x556cace83c40_186 .array/port v0x556cace83c40, 186;
E_0x556cace831f0/46 .event anyedge, v0x556cace83c40_183, v0x556cace83c40_184, v0x556cace83c40_185, v0x556cace83c40_186;
v0x556cace83c40_187 .array/port v0x556cace83c40, 187;
v0x556cace83c40_188 .array/port v0x556cace83c40, 188;
v0x556cace83c40_189 .array/port v0x556cace83c40, 189;
v0x556cace83c40_190 .array/port v0x556cace83c40, 190;
E_0x556cace831f0/47 .event anyedge, v0x556cace83c40_187, v0x556cace83c40_188, v0x556cace83c40_189, v0x556cace83c40_190;
v0x556cace83c40_191 .array/port v0x556cace83c40, 191;
v0x556cace83c40_192 .array/port v0x556cace83c40, 192;
v0x556cace83c40_193 .array/port v0x556cace83c40, 193;
v0x556cace83c40_194 .array/port v0x556cace83c40, 194;
E_0x556cace831f0/48 .event anyedge, v0x556cace83c40_191, v0x556cace83c40_192, v0x556cace83c40_193, v0x556cace83c40_194;
v0x556cace83c40_195 .array/port v0x556cace83c40, 195;
v0x556cace83c40_196 .array/port v0x556cace83c40, 196;
v0x556cace83c40_197 .array/port v0x556cace83c40, 197;
v0x556cace83c40_198 .array/port v0x556cace83c40, 198;
E_0x556cace831f0/49 .event anyedge, v0x556cace83c40_195, v0x556cace83c40_196, v0x556cace83c40_197, v0x556cace83c40_198;
v0x556cace83c40_199 .array/port v0x556cace83c40, 199;
v0x556cace83c40_200 .array/port v0x556cace83c40, 200;
v0x556cace83c40_201 .array/port v0x556cace83c40, 201;
v0x556cace83c40_202 .array/port v0x556cace83c40, 202;
E_0x556cace831f0/50 .event anyedge, v0x556cace83c40_199, v0x556cace83c40_200, v0x556cace83c40_201, v0x556cace83c40_202;
v0x556cace83c40_203 .array/port v0x556cace83c40, 203;
v0x556cace83c40_204 .array/port v0x556cace83c40, 204;
v0x556cace83c40_205 .array/port v0x556cace83c40, 205;
v0x556cace83c40_206 .array/port v0x556cace83c40, 206;
E_0x556cace831f0/51 .event anyedge, v0x556cace83c40_203, v0x556cace83c40_204, v0x556cace83c40_205, v0x556cace83c40_206;
v0x556cace83c40_207 .array/port v0x556cace83c40, 207;
v0x556cace83c40_208 .array/port v0x556cace83c40, 208;
v0x556cace83c40_209 .array/port v0x556cace83c40, 209;
v0x556cace83c40_210 .array/port v0x556cace83c40, 210;
E_0x556cace831f0/52 .event anyedge, v0x556cace83c40_207, v0x556cace83c40_208, v0x556cace83c40_209, v0x556cace83c40_210;
v0x556cace83c40_211 .array/port v0x556cace83c40, 211;
v0x556cace83c40_212 .array/port v0x556cace83c40, 212;
v0x556cace83c40_213 .array/port v0x556cace83c40, 213;
v0x556cace83c40_214 .array/port v0x556cace83c40, 214;
E_0x556cace831f0/53 .event anyedge, v0x556cace83c40_211, v0x556cace83c40_212, v0x556cace83c40_213, v0x556cace83c40_214;
v0x556cace83c40_215 .array/port v0x556cace83c40, 215;
v0x556cace83c40_216 .array/port v0x556cace83c40, 216;
v0x556cace83c40_217 .array/port v0x556cace83c40, 217;
v0x556cace83c40_218 .array/port v0x556cace83c40, 218;
E_0x556cace831f0/54 .event anyedge, v0x556cace83c40_215, v0x556cace83c40_216, v0x556cace83c40_217, v0x556cace83c40_218;
v0x556cace83c40_219 .array/port v0x556cace83c40, 219;
v0x556cace83c40_220 .array/port v0x556cace83c40, 220;
v0x556cace83c40_221 .array/port v0x556cace83c40, 221;
v0x556cace83c40_222 .array/port v0x556cace83c40, 222;
E_0x556cace831f0/55 .event anyedge, v0x556cace83c40_219, v0x556cace83c40_220, v0x556cace83c40_221, v0x556cace83c40_222;
v0x556cace83c40_223 .array/port v0x556cace83c40, 223;
v0x556cace83c40_224 .array/port v0x556cace83c40, 224;
v0x556cace83c40_225 .array/port v0x556cace83c40, 225;
v0x556cace83c40_226 .array/port v0x556cace83c40, 226;
E_0x556cace831f0/56 .event anyedge, v0x556cace83c40_223, v0x556cace83c40_224, v0x556cace83c40_225, v0x556cace83c40_226;
v0x556cace83c40_227 .array/port v0x556cace83c40, 227;
v0x556cace83c40_228 .array/port v0x556cace83c40, 228;
v0x556cace83c40_229 .array/port v0x556cace83c40, 229;
v0x556cace83c40_230 .array/port v0x556cace83c40, 230;
E_0x556cace831f0/57 .event anyedge, v0x556cace83c40_227, v0x556cace83c40_228, v0x556cace83c40_229, v0x556cace83c40_230;
v0x556cace83c40_231 .array/port v0x556cace83c40, 231;
v0x556cace83c40_232 .array/port v0x556cace83c40, 232;
v0x556cace83c40_233 .array/port v0x556cace83c40, 233;
v0x556cace83c40_234 .array/port v0x556cace83c40, 234;
E_0x556cace831f0/58 .event anyedge, v0x556cace83c40_231, v0x556cace83c40_232, v0x556cace83c40_233, v0x556cace83c40_234;
v0x556cace83c40_235 .array/port v0x556cace83c40, 235;
v0x556cace83c40_236 .array/port v0x556cace83c40, 236;
v0x556cace83c40_237 .array/port v0x556cace83c40, 237;
v0x556cace83c40_238 .array/port v0x556cace83c40, 238;
E_0x556cace831f0/59 .event anyedge, v0x556cace83c40_235, v0x556cace83c40_236, v0x556cace83c40_237, v0x556cace83c40_238;
v0x556cace83c40_239 .array/port v0x556cace83c40, 239;
v0x556cace83c40_240 .array/port v0x556cace83c40, 240;
v0x556cace83c40_241 .array/port v0x556cace83c40, 241;
v0x556cace83c40_242 .array/port v0x556cace83c40, 242;
E_0x556cace831f0/60 .event anyedge, v0x556cace83c40_239, v0x556cace83c40_240, v0x556cace83c40_241, v0x556cace83c40_242;
v0x556cace83c40_243 .array/port v0x556cace83c40, 243;
v0x556cace83c40_244 .array/port v0x556cace83c40, 244;
v0x556cace83c40_245 .array/port v0x556cace83c40, 245;
v0x556cace83c40_246 .array/port v0x556cace83c40, 246;
E_0x556cace831f0/61 .event anyedge, v0x556cace83c40_243, v0x556cace83c40_244, v0x556cace83c40_245, v0x556cace83c40_246;
v0x556cace83c40_247 .array/port v0x556cace83c40, 247;
v0x556cace83c40_248 .array/port v0x556cace83c40, 248;
v0x556cace83c40_249 .array/port v0x556cace83c40, 249;
v0x556cace83c40_250 .array/port v0x556cace83c40, 250;
E_0x556cace831f0/62 .event anyedge, v0x556cace83c40_247, v0x556cace83c40_248, v0x556cace83c40_249, v0x556cace83c40_250;
v0x556cace83c40_251 .array/port v0x556cace83c40, 251;
v0x556cace83c40_252 .array/port v0x556cace83c40, 252;
v0x556cace83c40_253 .array/port v0x556cace83c40, 253;
v0x556cace83c40_254 .array/port v0x556cace83c40, 254;
E_0x556cace831f0/63 .event anyedge, v0x556cace83c40_251, v0x556cace83c40_252, v0x556cace83c40_253, v0x556cace83c40_254;
v0x556cace83c40_255 .array/port v0x556cace83c40, 255;
E_0x556cace831f0/64 .event anyedge, v0x556cace83c40_255;
E_0x556cace831f0 .event/or E_0x556cace831f0/0, E_0x556cace831f0/1, E_0x556cace831f0/2, E_0x556cace831f0/3, E_0x556cace831f0/4, E_0x556cace831f0/5, E_0x556cace831f0/6, E_0x556cace831f0/7, E_0x556cace831f0/8, E_0x556cace831f0/9, E_0x556cace831f0/10, E_0x556cace831f0/11, E_0x556cace831f0/12, E_0x556cace831f0/13, E_0x556cace831f0/14, E_0x556cace831f0/15, E_0x556cace831f0/16, E_0x556cace831f0/17, E_0x556cace831f0/18, E_0x556cace831f0/19, E_0x556cace831f0/20, E_0x556cace831f0/21, E_0x556cace831f0/22, E_0x556cace831f0/23, E_0x556cace831f0/24, E_0x556cace831f0/25, E_0x556cace831f0/26, E_0x556cace831f0/27, E_0x556cace831f0/28, E_0x556cace831f0/29, E_0x556cace831f0/30, E_0x556cace831f0/31, E_0x556cace831f0/32, E_0x556cace831f0/33, E_0x556cace831f0/34, E_0x556cace831f0/35, E_0x556cace831f0/36, E_0x556cace831f0/37, E_0x556cace831f0/38, E_0x556cace831f0/39, E_0x556cace831f0/40, E_0x556cace831f0/41, E_0x556cace831f0/42, E_0x556cace831f0/43, E_0x556cace831f0/44, E_0x556cace831f0/45, E_0x556cace831f0/46, E_0x556cace831f0/47, E_0x556cace831f0/48, E_0x556cace831f0/49, E_0x556cace831f0/50, E_0x556cace831f0/51, E_0x556cace831f0/52, E_0x556cace831f0/53, E_0x556cace831f0/54, E_0x556cace831f0/55, E_0x556cace831f0/56, E_0x556cace831f0/57, E_0x556cace831f0/58, E_0x556cace831f0/59, E_0x556cace831f0/60, E_0x556cace831f0/61, E_0x556cace831f0/62, E_0x556cace831f0/63, E_0x556cace831f0/64;
S_0x556cace86560 .scope module, "IF_STAGE" "if_stage" 23 74, 17 24 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x556caceab5a0 .functor AND 1, v0x556cace7ae80_0, v0x556cace86c50_0, C4<1>, C4<1>;
L_0x556caceab610 .functor OR 1, v0x556cace7b030_0, L_0x556caceab5a0, C4<0>, C4<0>;
L_0x556caceab8e0 .functor BUFZ 1, L_0x556caceab610, C4<0>, C4<0>, C4<0>;
v0x556cace882d0_0 .net *"_ivl_2", 0 0, L_0x556caceab5a0;  1 drivers
v0x556cace883d0_0 .net "branch", 0 0, v0x556cace7ae80_0;  alias, 1 drivers
v0x556cace88490_0 .net "branch_taken", 0 0, v0x556cace86c50_0;  1 drivers
v0x556cace88590_0 .net "branch_target", 31 0, L_0x556caceaf2c0;  alias, 1 drivers
v0x556cace88630_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace886d0_0 .net "flush", 0 0, L_0x556caceab8e0;  alias, 1 drivers
v0x556cace88770_0 .net "id_opcode", 3 0, L_0x556caceab9e0;  1 drivers
v0x556cace88840_0 .net "id_pc", 31 0, v0x556cace82d20_0;  alias, 1 drivers
v0x556cace88930_0 .net "jump", 0 0, v0x556cace7b030_0;  alias, 1 drivers
v0x556cace88a60_0 .net "next_pc", 31 0, L_0x556caceab720;  alias, 1 drivers
v0x556cace88b00_0 .net "pc_mux_sel", 0 0, L_0x556caceab610;  1 drivers
v0x556cace88ba0_0 .net "pc_out", 31 0, v0x556cace88040_0;  alias, 1 drivers
v0x556cace88cd0_0 .net "pc_plus_one", 31 0, L_0x556caceab500;  1 drivers
v0x556cace88d70_0 .net "prev_neg_flag", 0 0, v0x556cace773f0_0;  alias, 1 drivers
v0x556cace88e60_0 .net "prev_zero_flag", 0 0, v0x556cace77920_0;  alias, 1 drivers
v0x556cace88f50_0 .net "rst", 0 0, o0x7f612b09f7a8;  alias, 0 drivers
S_0x556cace86870 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x556cace86560;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x556cace83140 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x556cace83180 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x556cace86c50_0 .var "branch_taken", 0 0;
v0x556cace86d30_0 .net "neg_flag", 0 0, v0x556cace773f0_0;  alias, 1 drivers
v0x556cace86e20_0 .net "opcode", 3 0, L_0x556caceab9e0;  alias, 1 drivers
v0x556cace86ef0_0 .net "zero_flag", 0 0, v0x556cace77920_0;  alias, 1 drivers
E_0x556cace86bf0 .event anyedge, v0x556cace86e20_0, v0x556cace77920_0, v0x556cace773f0_0;
S_0x556cace87030 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x556cace86560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x556cace87280_0 .net "a", 31 0, v0x556cace88040_0;  alias, 1 drivers
L_0x7f612b04b450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556cace873b0_0 .net "b", 31 0, L_0x7f612b04b450;  1 drivers
v0x556cace87490_0 .net "out", 31 0, L_0x556caceab500;  alias, 1 drivers
L_0x556caceab500 .arith/sum 32, v0x556cace88040_0, L_0x7f612b04b450;
S_0x556cace875d0 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x556cace86560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x556cace87850_0 .net "in0", 31 0, L_0x556caceab500;  alias, 1 drivers
v0x556cace87920_0 .net "in1", 31 0, L_0x556caceaf2c0;  alias, 1 drivers
v0x556cace87a10_0 .net "out", 31 0, L_0x556caceab720;  alias, 1 drivers
v0x556cace87ad0_0 .net "sel", 0 0, L_0x556caceab610;  alias, 1 drivers
L_0x556caceab720 .functor MUXZ 32, L_0x556caceab500, L_0x556caceaf2c0, L_0x556caceab610, C4<>;
S_0x556cace87c40 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x556cace86560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x556cace87e90_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace87f50_0 .net "pc_in", 31 0, L_0x556caceab720;  alias, 1 drivers
v0x556cace88040_0 .var "pc_out", 31 0;
v0x556cace88110_0 .net "rst", 0 0, o0x7f612b09f7a8;  alias, 0 drivers
S_0x556cace891a0 .scope module, "MEM_STAGE" "mem_stage" 23 224, 20 23 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x556caceaf360 .functor BUFZ 32, v0x556cace77170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556caceaf3d0 .functor BUFZ 6, v0x556cace77590_0, C4<000000>, C4<000000>, C4<000000>;
L_0x556caceaf440 .functor BUFZ 6, v0x556cace77840_0, C4<000000>, C4<000000>, C4<000000>;
L_0x556caceaf4b0 .functor BUFZ 4, v0x556cace774b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x556caceaf550 .functor BUFZ 1, v0x556cace77920_0, C4<0>, C4<0>, C4<0>;
L_0x556caceaf5c0 .functor BUFZ 1, v0x556cace773f0_0, C4<0>, C4<0>, C4<0>;
L_0x556caceaf680 .functor BUFZ 1, v0x556cace77780_0, C4<0>, C4<0>, C4<0>;
L_0x556caceaf6f0 .functor BUFZ 1, v0x556cace77330_0, C4<0>, C4<0>, C4<0>;
v0x556cace8d0b0_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace8d280_0 .net "ex_alu_result", 31 0, v0x556cace77170_0;  alias, 1 drivers
v0x556cace8d340_0 .net "ex_mem_to_reg", 0 0, v0x556cace77330_0;  alias, 1 drivers
v0x556cace8d410_0 .net "ex_mem_write", 0 0, v0x556cace7b190_0;  alias, 1 drivers
v0x556cace8d500_0 .net "ex_neg_flag", 0 0, v0x556cace773f0_0;  alias, 1 drivers
v0x556cace8d5f0_0 .net "ex_opcode", 3 0, v0x556cace774b0_0;  alias, 1 drivers
v0x556cace8d690_0 .net "ex_rd", 5 0, v0x556cace77590_0;  alias, 1 drivers
v0x556cace8d780_0 .net "ex_reg_write", 0 0, v0x556cace77780_0;  alias, 1 drivers
v0x556cace8d870_0 .net "ex_rt", 5 0, v0x556cace77840_0;  alias, 1 drivers
v0x556cace8d910_0 .net "ex_write_data", 31 0, v0x556cace77250_0;  alias, 1 drivers
v0x556cace8d9b0_0 .net "ex_zero_flag", 0 0, v0x556cace77920_0;  alias, 1 drivers
v0x556cace8da50_0 .net "mem_alu_result", 31 0, L_0x556caceaf360;  alias, 1 drivers
v0x556cace8db10_0 .net "mem_mem_to_reg", 0 0, L_0x556caceaf6f0;  alias, 1 drivers
v0x556cace8dbb0_0 .net "mem_neg_flag", 0 0, L_0x556caceaf5c0;  alias, 1 drivers
v0x556cace8dc70_0 .net "mem_opcode", 3 0, L_0x556caceaf4b0;  alias, 1 drivers
v0x556cace8dd50_0 .net "mem_rd", 5 0, L_0x556caceaf3d0;  alias, 1 drivers
v0x556cace8de10_0 .net "mem_read_data", 31 0, v0x556cace8ce80_0;  alias, 1 drivers
v0x556cace8dfc0_0 .net "mem_reg_write", 0 0, L_0x556caceaf680;  alias, 1 drivers
v0x556cace8e090_0 .net "mem_rt", 5 0, L_0x556caceaf440;  alias, 1 drivers
v0x556cace8e130_0 .net "mem_zero_flag", 0 0, L_0x556caceaf550;  alias, 1 drivers
S_0x556cace89600 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x556cace891a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x556cace897b0 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x556cace8a230_0 .net "address", 31 0, v0x556cace77170_0;  alias, 1 drivers
v0x556cace8a360_0 .net "clk", 0 0, o0x7f612b09f6b8;  alias, 0 drivers
v0x556cace8a420_0 .var/i "i", 31 0;
v0x556cace8a4c0 .array "mem", 255 0, 31 0;
v0x556cace8cd90_0 .net "mem_write", 0 0, v0x556cace7b190_0;  alias, 1 drivers
v0x556cace8ce80_0 .var "read_data", 31 0;
v0x556cace8cf40_0 .net "write_data", 31 0, v0x556cace77250_0;  alias, 1 drivers
E_0x556cace89960 .event posedge, v0x556cace7b190_0, v0x556cace768f0_0;
v0x556cace8a4c0_0 .array/port v0x556cace8a4c0, 0;
v0x556cace8a4c0_1 .array/port v0x556cace8a4c0, 1;
v0x556cace8a4c0_2 .array/port v0x556cace8a4c0, 2;
E_0x556cace899e0/0 .event anyedge, v0x556cace77170_0, v0x556cace8a4c0_0, v0x556cace8a4c0_1, v0x556cace8a4c0_2;
v0x556cace8a4c0_3 .array/port v0x556cace8a4c0, 3;
v0x556cace8a4c0_4 .array/port v0x556cace8a4c0, 4;
v0x556cace8a4c0_5 .array/port v0x556cace8a4c0, 5;
v0x556cace8a4c0_6 .array/port v0x556cace8a4c0, 6;
E_0x556cace899e0/1 .event anyedge, v0x556cace8a4c0_3, v0x556cace8a4c0_4, v0x556cace8a4c0_5, v0x556cace8a4c0_6;
v0x556cace8a4c0_7 .array/port v0x556cace8a4c0, 7;
v0x556cace8a4c0_8 .array/port v0x556cace8a4c0, 8;
v0x556cace8a4c0_9 .array/port v0x556cace8a4c0, 9;
v0x556cace8a4c0_10 .array/port v0x556cace8a4c0, 10;
E_0x556cace899e0/2 .event anyedge, v0x556cace8a4c0_7, v0x556cace8a4c0_8, v0x556cace8a4c0_9, v0x556cace8a4c0_10;
v0x556cace8a4c0_11 .array/port v0x556cace8a4c0, 11;
v0x556cace8a4c0_12 .array/port v0x556cace8a4c0, 12;
v0x556cace8a4c0_13 .array/port v0x556cace8a4c0, 13;
v0x556cace8a4c0_14 .array/port v0x556cace8a4c0, 14;
E_0x556cace899e0/3 .event anyedge, v0x556cace8a4c0_11, v0x556cace8a4c0_12, v0x556cace8a4c0_13, v0x556cace8a4c0_14;
v0x556cace8a4c0_15 .array/port v0x556cace8a4c0, 15;
v0x556cace8a4c0_16 .array/port v0x556cace8a4c0, 16;
v0x556cace8a4c0_17 .array/port v0x556cace8a4c0, 17;
v0x556cace8a4c0_18 .array/port v0x556cace8a4c0, 18;
E_0x556cace899e0/4 .event anyedge, v0x556cace8a4c0_15, v0x556cace8a4c0_16, v0x556cace8a4c0_17, v0x556cace8a4c0_18;
v0x556cace8a4c0_19 .array/port v0x556cace8a4c0, 19;
v0x556cace8a4c0_20 .array/port v0x556cace8a4c0, 20;
v0x556cace8a4c0_21 .array/port v0x556cace8a4c0, 21;
v0x556cace8a4c0_22 .array/port v0x556cace8a4c0, 22;
E_0x556cace899e0/5 .event anyedge, v0x556cace8a4c0_19, v0x556cace8a4c0_20, v0x556cace8a4c0_21, v0x556cace8a4c0_22;
v0x556cace8a4c0_23 .array/port v0x556cace8a4c0, 23;
v0x556cace8a4c0_24 .array/port v0x556cace8a4c0, 24;
v0x556cace8a4c0_25 .array/port v0x556cace8a4c0, 25;
v0x556cace8a4c0_26 .array/port v0x556cace8a4c0, 26;
E_0x556cace899e0/6 .event anyedge, v0x556cace8a4c0_23, v0x556cace8a4c0_24, v0x556cace8a4c0_25, v0x556cace8a4c0_26;
v0x556cace8a4c0_27 .array/port v0x556cace8a4c0, 27;
v0x556cace8a4c0_28 .array/port v0x556cace8a4c0, 28;
v0x556cace8a4c0_29 .array/port v0x556cace8a4c0, 29;
v0x556cace8a4c0_30 .array/port v0x556cace8a4c0, 30;
E_0x556cace899e0/7 .event anyedge, v0x556cace8a4c0_27, v0x556cace8a4c0_28, v0x556cace8a4c0_29, v0x556cace8a4c0_30;
v0x556cace8a4c0_31 .array/port v0x556cace8a4c0, 31;
v0x556cace8a4c0_32 .array/port v0x556cace8a4c0, 32;
v0x556cace8a4c0_33 .array/port v0x556cace8a4c0, 33;
v0x556cace8a4c0_34 .array/port v0x556cace8a4c0, 34;
E_0x556cace899e0/8 .event anyedge, v0x556cace8a4c0_31, v0x556cace8a4c0_32, v0x556cace8a4c0_33, v0x556cace8a4c0_34;
v0x556cace8a4c0_35 .array/port v0x556cace8a4c0, 35;
v0x556cace8a4c0_36 .array/port v0x556cace8a4c0, 36;
v0x556cace8a4c0_37 .array/port v0x556cace8a4c0, 37;
v0x556cace8a4c0_38 .array/port v0x556cace8a4c0, 38;
E_0x556cace899e0/9 .event anyedge, v0x556cace8a4c0_35, v0x556cace8a4c0_36, v0x556cace8a4c0_37, v0x556cace8a4c0_38;
v0x556cace8a4c0_39 .array/port v0x556cace8a4c0, 39;
v0x556cace8a4c0_40 .array/port v0x556cace8a4c0, 40;
v0x556cace8a4c0_41 .array/port v0x556cace8a4c0, 41;
v0x556cace8a4c0_42 .array/port v0x556cace8a4c0, 42;
E_0x556cace899e0/10 .event anyedge, v0x556cace8a4c0_39, v0x556cace8a4c0_40, v0x556cace8a4c0_41, v0x556cace8a4c0_42;
v0x556cace8a4c0_43 .array/port v0x556cace8a4c0, 43;
v0x556cace8a4c0_44 .array/port v0x556cace8a4c0, 44;
v0x556cace8a4c0_45 .array/port v0x556cace8a4c0, 45;
v0x556cace8a4c0_46 .array/port v0x556cace8a4c0, 46;
E_0x556cace899e0/11 .event anyedge, v0x556cace8a4c0_43, v0x556cace8a4c0_44, v0x556cace8a4c0_45, v0x556cace8a4c0_46;
v0x556cace8a4c0_47 .array/port v0x556cace8a4c0, 47;
v0x556cace8a4c0_48 .array/port v0x556cace8a4c0, 48;
v0x556cace8a4c0_49 .array/port v0x556cace8a4c0, 49;
v0x556cace8a4c0_50 .array/port v0x556cace8a4c0, 50;
E_0x556cace899e0/12 .event anyedge, v0x556cace8a4c0_47, v0x556cace8a4c0_48, v0x556cace8a4c0_49, v0x556cace8a4c0_50;
v0x556cace8a4c0_51 .array/port v0x556cace8a4c0, 51;
v0x556cace8a4c0_52 .array/port v0x556cace8a4c0, 52;
v0x556cace8a4c0_53 .array/port v0x556cace8a4c0, 53;
v0x556cace8a4c0_54 .array/port v0x556cace8a4c0, 54;
E_0x556cace899e0/13 .event anyedge, v0x556cace8a4c0_51, v0x556cace8a4c0_52, v0x556cace8a4c0_53, v0x556cace8a4c0_54;
v0x556cace8a4c0_55 .array/port v0x556cace8a4c0, 55;
v0x556cace8a4c0_56 .array/port v0x556cace8a4c0, 56;
v0x556cace8a4c0_57 .array/port v0x556cace8a4c0, 57;
v0x556cace8a4c0_58 .array/port v0x556cace8a4c0, 58;
E_0x556cace899e0/14 .event anyedge, v0x556cace8a4c0_55, v0x556cace8a4c0_56, v0x556cace8a4c0_57, v0x556cace8a4c0_58;
v0x556cace8a4c0_59 .array/port v0x556cace8a4c0, 59;
v0x556cace8a4c0_60 .array/port v0x556cace8a4c0, 60;
v0x556cace8a4c0_61 .array/port v0x556cace8a4c0, 61;
v0x556cace8a4c0_62 .array/port v0x556cace8a4c0, 62;
E_0x556cace899e0/15 .event anyedge, v0x556cace8a4c0_59, v0x556cace8a4c0_60, v0x556cace8a4c0_61, v0x556cace8a4c0_62;
v0x556cace8a4c0_63 .array/port v0x556cace8a4c0, 63;
v0x556cace8a4c0_64 .array/port v0x556cace8a4c0, 64;
v0x556cace8a4c0_65 .array/port v0x556cace8a4c0, 65;
v0x556cace8a4c0_66 .array/port v0x556cace8a4c0, 66;
E_0x556cace899e0/16 .event anyedge, v0x556cace8a4c0_63, v0x556cace8a4c0_64, v0x556cace8a4c0_65, v0x556cace8a4c0_66;
v0x556cace8a4c0_67 .array/port v0x556cace8a4c0, 67;
v0x556cace8a4c0_68 .array/port v0x556cace8a4c0, 68;
v0x556cace8a4c0_69 .array/port v0x556cace8a4c0, 69;
v0x556cace8a4c0_70 .array/port v0x556cace8a4c0, 70;
E_0x556cace899e0/17 .event anyedge, v0x556cace8a4c0_67, v0x556cace8a4c0_68, v0x556cace8a4c0_69, v0x556cace8a4c0_70;
v0x556cace8a4c0_71 .array/port v0x556cace8a4c0, 71;
v0x556cace8a4c0_72 .array/port v0x556cace8a4c0, 72;
v0x556cace8a4c0_73 .array/port v0x556cace8a4c0, 73;
v0x556cace8a4c0_74 .array/port v0x556cace8a4c0, 74;
E_0x556cace899e0/18 .event anyedge, v0x556cace8a4c0_71, v0x556cace8a4c0_72, v0x556cace8a4c0_73, v0x556cace8a4c0_74;
v0x556cace8a4c0_75 .array/port v0x556cace8a4c0, 75;
v0x556cace8a4c0_76 .array/port v0x556cace8a4c0, 76;
v0x556cace8a4c0_77 .array/port v0x556cace8a4c0, 77;
v0x556cace8a4c0_78 .array/port v0x556cace8a4c0, 78;
E_0x556cace899e0/19 .event anyedge, v0x556cace8a4c0_75, v0x556cace8a4c0_76, v0x556cace8a4c0_77, v0x556cace8a4c0_78;
v0x556cace8a4c0_79 .array/port v0x556cace8a4c0, 79;
v0x556cace8a4c0_80 .array/port v0x556cace8a4c0, 80;
v0x556cace8a4c0_81 .array/port v0x556cace8a4c0, 81;
v0x556cace8a4c0_82 .array/port v0x556cace8a4c0, 82;
E_0x556cace899e0/20 .event anyedge, v0x556cace8a4c0_79, v0x556cace8a4c0_80, v0x556cace8a4c0_81, v0x556cace8a4c0_82;
v0x556cace8a4c0_83 .array/port v0x556cace8a4c0, 83;
v0x556cace8a4c0_84 .array/port v0x556cace8a4c0, 84;
v0x556cace8a4c0_85 .array/port v0x556cace8a4c0, 85;
v0x556cace8a4c0_86 .array/port v0x556cace8a4c0, 86;
E_0x556cace899e0/21 .event anyedge, v0x556cace8a4c0_83, v0x556cace8a4c0_84, v0x556cace8a4c0_85, v0x556cace8a4c0_86;
v0x556cace8a4c0_87 .array/port v0x556cace8a4c0, 87;
v0x556cace8a4c0_88 .array/port v0x556cace8a4c0, 88;
v0x556cace8a4c0_89 .array/port v0x556cace8a4c0, 89;
v0x556cace8a4c0_90 .array/port v0x556cace8a4c0, 90;
E_0x556cace899e0/22 .event anyedge, v0x556cace8a4c0_87, v0x556cace8a4c0_88, v0x556cace8a4c0_89, v0x556cace8a4c0_90;
v0x556cace8a4c0_91 .array/port v0x556cace8a4c0, 91;
v0x556cace8a4c0_92 .array/port v0x556cace8a4c0, 92;
v0x556cace8a4c0_93 .array/port v0x556cace8a4c0, 93;
v0x556cace8a4c0_94 .array/port v0x556cace8a4c0, 94;
E_0x556cace899e0/23 .event anyedge, v0x556cace8a4c0_91, v0x556cace8a4c0_92, v0x556cace8a4c0_93, v0x556cace8a4c0_94;
v0x556cace8a4c0_95 .array/port v0x556cace8a4c0, 95;
v0x556cace8a4c0_96 .array/port v0x556cace8a4c0, 96;
v0x556cace8a4c0_97 .array/port v0x556cace8a4c0, 97;
v0x556cace8a4c0_98 .array/port v0x556cace8a4c0, 98;
E_0x556cace899e0/24 .event anyedge, v0x556cace8a4c0_95, v0x556cace8a4c0_96, v0x556cace8a4c0_97, v0x556cace8a4c0_98;
v0x556cace8a4c0_99 .array/port v0x556cace8a4c0, 99;
v0x556cace8a4c0_100 .array/port v0x556cace8a4c0, 100;
v0x556cace8a4c0_101 .array/port v0x556cace8a4c0, 101;
v0x556cace8a4c0_102 .array/port v0x556cace8a4c0, 102;
E_0x556cace899e0/25 .event anyedge, v0x556cace8a4c0_99, v0x556cace8a4c0_100, v0x556cace8a4c0_101, v0x556cace8a4c0_102;
v0x556cace8a4c0_103 .array/port v0x556cace8a4c0, 103;
v0x556cace8a4c0_104 .array/port v0x556cace8a4c0, 104;
v0x556cace8a4c0_105 .array/port v0x556cace8a4c0, 105;
v0x556cace8a4c0_106 .array/port v0x556cace8a4c0, 106;
E_0x556cace899e0/26 .event anyedge, v0x556cace8a4c0_103, v0x556cace8a4c0_104, v0x556cace8a4c0_105, v0x556cace8a4c0_106;
v0x556cace8a4c0_107 .array/port v0x556cace8a4c0, 107;
v0x556cace8a4c0_108 .array/port v0x556cace8a4c0, 108;
v0x556cace8a4c0_109 .array/port v0x556cace8a4c0, 109;
v0x556cace8a4c0_110 .array/port v0x556cace8a4c0, 110;
E_0x556cace899e0/27 .event anyedge, v0x556cace8a4c0_107, v0x556cace8a4c0_108, v0x556cace8a4c0_109, v0x556cace8a4c0_110;
v0x556cace8a4c0_111 .array/port v0x556cace8a4c0, 111;
v0x556cace8a4c0_112 .array/port v0x556cace8a4c0, 112;
v0x556cace8a4c0_113 .array/port v0x556cace8a4c0, 113;
v0x556cace8a4c0_114 .array/port v0x556cace8a4c0, 114;
E_0x556cace899e0/28 .event anyedge, v0x556cace8a4c0_111, v0x556cace8a4c0_112, v0x556cace8a4c0_113, v0x556cace8a4c0_114;
v0x556cace8a4c0_115 .array/port v0x556cace8a4c0, 115;
v0x556cace8a4c0_116 .array/port v0x556cace8a4c0, 116;
v0x556cace8a4c0_117 .array/port v0x556cace8a4c0, 117;
v0x556cace8a4c0_118 .array/port v0x556cace8a4c0, 118;
E_0x556cace899e0/29 .event anyedge, v0x556cace8a4c0_115, v0x556cace8a4c0_116, v0x556cace8a4c0_117, v0x556cace8a4c0_118;
v0x556cace8a4c0_119 .array/port v0x556cace8a4c0, 119;
v0x556cace8a4c0_120 .array/port v0x556cace8a4c0, 120;
v0x556cace8a4c0_121 .array/port v0x556cace8a4c0, 121;
v0x556cace8a4c0_122 .array/port v0x556cace8a4c0, 122;
E_0x556cace899e0/30 .event anyedge, v0x556cace8a4c0_119, v0x556cace8a4c0_120, v0x556cace8a4c0_121, v0x556cace8a4c0_122;
v0x556cace8a4c0_123 .array/port v0x556cace8a4c0, 123;
v0x556cace8a4c0_124 .array/port v0x556cace8a4c0, 124;
v0x556cace8a4c0_125 .array/port v0x556cace8a4c0, 125;
v0x556cace8a4c0_126 .array/port v0x556cace8a4c0, 126;
E_0x556cace899e0/31 .event anyedge, v0x556cace8a4c0_123, v0x556cace8a4c0_124, v0x556cace8a4c0_125, v0x556cace8a4c0_126;
v0x556cace8a4c0_127 .array/port v0x556cace8a4c0, 127;
v0x556cace8a4c0_128 .array/port v0x556cace8a4c0, 128;
v0x556cace8a4c0_129 .array/port v0x556cace8a4c0, 129;
v0x556cace8a4c0_130 .array/port v0x556cace8a4c0, 130;
E_0x556cace899e0/32 .event anyedge, v0x556cace8a4c0_127, v0x556cace8a4c0_128, v0x556cace8a4c0_129, v0x556cace8a4c0_130;
v0x556cace8a4c0_131 .array/port v0x556cace8a4c0, 131;
v0x556cace8a4c0_132 .array/port v0x556cace8a4c0, 132;
v0x556cace8a4c0_133 .array/port v0x556cace8a4c0, 133;
v0x556cace8a4c0_134 .array/port v0x556cace8a4c0, 134;
E_0x556cace899e0/33 .event anyedge, v0x556cace8a4c0_131, v0x556cace8a4c0_132, v0x556cace8a4c0_133, v0x556cace8a4c0_134;
v0x556cace8a4c0_135 .array/port v0x556cace8a4c0, 135;
v0x556cace8a4c0_136 .array/port v0x556cace8a4c0, 136;
v0x556cace8a4c0_137 .array/port v0x556cace8a4c0, 137;
v0x556cace8a4c0_138 .array/port v0x556cace8a4c0, 138;
E_0x556cace899e0/34 .event anyedge, v0x556cace8a4c0_135, v0x556cace8a4c0_136, v0x556cace8a4c0_137, v0x556cace8a4c0_138;
v0x556cace8a4c0_139 .array/port v0x556cace8a4c0, 139;
v0x556cace8a4c0_140 .array/port v0x556cace8a4c0, 140;
v0x556cace8a4c0_141 .array/port v0x556cace8a4c0, 141;
v0x556cace8a4c0_142 .array/port v0x556cace8a4c0, 142;
E_0x556cace899e0/35 .event anyedge, v0x556cace8a4c0_139, v0x556cace8a4c0_140, v0x556cace8a4c0_141, v0x556cace8a4c0_142;
v0x556cace8a4c0_143 .array/port v0x556cace8a4c0, 143;
v0x556cace8a4c0_144 .array/port v0x556cace8a4c0, 144;
v0x556cace8a4c0_145 .array/port v0x556cace8a4c0, 145;
v0x556cace8a4c0_146 .array/port v0x556cace8a4c0, 146;
E_0x556cace899e0/36 .event anyedge, v0x556cace8a4c0_143, v0x556cace8a4c0_144, v0x556cace8a4c0_145, v0x556cace8a4c0_146;
v0x556cace8a4c0_147 .array/port v0x556cace8a4c0, 147;
v0x556cace8a4c0_148 .array/port v0x556cace8a4c0, 148;
v0x556cace8a4c0_149 .array/port v0x556cace8a4c0, 149;
v0x556cace8a4c0_150 .array/port v0x556cace8a4c0, 150;
E_0x556cace899e0/37 .event anyedge, v0x556cace8a4c0_147, v0x556cace8a4c0_148, v0x556cace8a4c0_149, v0x556cace8a4c0_150;
v0x556cace8a4c0_151 .array/port v0x556cace8a4c0, 151;
v0x556cace8a4c0_152 .array/port v0x556cace8a4c0, 152;
v0x556cace8a4c0_153 .array/port v0x556cace8a4c0, 153;
v0x556cace8a4c0_154 .array/port v0x556cace8a4c0, 154;
E_0x556cace899e0/38 .event anyedge, v0x556cace8a4c0_151, v0x556cace8a4c0_152, v0x556cace8a4c0_153, v0x556cace8a4c0_154;
v0x556cace8a4c0_155 .array/port v0x556cace8a4c0, 155;
v0x556cace8a4c0_156 .array/port v0x556cace8a4c0, 156;
v0x556cace8a4c0_157 .array/port v0x556cace8a4c0, 157;
v0x556cace8a4c0_158 .array/port v0x556cace8a4c0, 158;
E_0x556cace899e0/39 .event anyedge, v0x556cace8a4c0_155, v0x556cace8a4c0_156, v0x556cace8a4c0_157, v0x556cace8a4c0_158;
v0x556cace8a4c0_159 .array/port v0x556cace8a4c0, 159;
v0x556cace8a4c0_160 .array/port v0x556cace8a4c0, 160;
v0x556cace8a4c0_161 .array/port v0x556cace8a4c0, 161;
v0x556cace8a4c0_162 .array/port v0x556cace8a4c0, 162;
E_0x556cace899e0/40 .event anyedge, v0x556cace8a4c0_159, v0x556cace8a4c0_160, v0x556cace8a4c0_161, v0x556cace8a4c0_162;
v0x556cace8a4c0_163 .array/port v0x556cace8a4c0, 163;
v0x556cace8a4c0_164 .array/port v0x556cace8a4c0, 164;
v0x556cace8a4c0_165 .array/port v0x556cace8a4c0, 165;
v0x556cace8a4c0_166 .array/port v0x556cace8a4c0, 166;
E_0x556cace899e0/41 .event anyedge, v0x556cace8a4c0_163, v0x556cace8a4c0_164, v0x556cace8a4c0_165, v0x556cace8a4c0_166;
v0x556cace8a4c0_167 .array/port v0x556cace8a4c0, 167;
v0x556cace8a4c0_168 .array/port v0x556cace8a4c0, 168;
v0x556cace8a4c0_169 .array/port v0x556cace8a4c0, 169;
v0x556cace8a4c0_170 .array/port v0x556cace8a4c0, 170;
E_0x556cace899e0/42 .event anyedge, v0x556cace8a4c0_167, v0x556cace8a4c0_168, v0x556cace8a4c0_169, v0x556cace8a4c0_170;
v0x556cace8a4c0_171 .array/port v0x556cace8a4c0, 171;
v0x556cace8a4c0_172 .array/port v0x556cace8a4c0, 172;
v0x556cace8a4c0_173 .array/port v0x556cace8a4c0, 173;
v0x556cace8a4c0_174 .array/port v0x556cace8a4c0, 174;
E_0x556cace899e0/43 .event anyedge, v0x556cace8a4c0_171, v0x556cace8a4c0_172, v0x556cace8a4c0_173, v0x556cace8a4c0_174;
v0x556cace8a4c0_175 .array/port v0x556cace8a4c0, 175;
v0x556cace8a4c0_176 .array/port v0x556cace8a4c0, 176;
v0x556cace8a4c0_177 .array/port v0x556cace8a4c0, 177;
v0x556cace8a4c0_178 .array/port v0x556cace8a4c0, 178;
E_0x556cace899e0/44 .event anyedge, v0x556cace8a4c0_175, v0x556cace8a4c0_176, v0x556cace8a4c0_177, v0x556cace8a4c0_178;
v0x556cace8a4c0_179 .array/port v0x556cace8a4c0, 179;
v0x556cace8a4c0_180 .array/port v0x556cace8a4c0, 180;
v0x556cace8a4c0_181 .array/port v0x556cace8a4c0, 181;
v0x556cace8a4c0_182 .array/port v0x556cace8a4c0, 182;
E_0x556cace899e0/45 .event anyedge, v0x556cace8a4c0_179, v0x556cace8a4c0_180, v0x556cace8a4c0_181, v0x556cace8a4c0_182;
v0x556cace8a4c0_183 .array/port v0x556cace8a4c0, 183;
v0x556cace8a4c0_184 .array/port v0x556cace8a4c0, 184;
v0x556cace8a4c0_185 .array/port v0x556cace8a4c0, 185;
v0x556cace8a4c0_186 .array/port v0x556cace8a4c0, 186;
E_0x556cace899e0/46 .event anyedge, v0x556cace8a4c0_183, v0x556cace8a4c0_184, v0x556cace8a4c0_185, v0x556cace8a4c0_186;
v0x556cace8a4c0_187 .array/port v0x556cace8a4c0, 187;
v0x556cace8a4c0_188 .array/port v0x556cace8a4c0, 188;
v0x556cace8a4c0_189 .array/port v0x556cace8a4c0, 189;
v0x556cace8a4c0_190 .array/port v0x556cace8a4c0, 190;
E_0x556cace899e0/47 .event anyedge, v0x556cace8a4c0_187, v0x556cace8a4c0_188, v0x556cace8a4c0_189, v0x556cace8a4c0_190;
v0x556cace8a4c0_191 .array/port v0x556cace8a4c0, 191;
v0x556cace8a4c0_192 .array/port v0x556cace8a4c0, 192;
v0x556cace8a4c0_193 .array/port v0x556cace8a4c0, 193;
v0x556cace8a4c0_194 .array/port v0x556cace8a4c0, 194;
E_0x556cace899e0/48 .event anyedge, v0x556cace8a4c0_191, v0x556cace8a4c0_192, v0x556cace8a4c0_193, v0x556cace8a4c0_194;
v0x556cace8a4c0_195 .array/port v0x556cace8a4c0, 195;
v0x556cace8a4c0_196 .array/port v0x556cace8a4c0, 196;
v0x556cace8a4c0_197 .array/port v0x556cace8a4c0, 197;
v0x556cace8a4c0_198 .array/port v0x556cace8a4c0, 198;
E_0x556cace899e0/49 .event anyedge, v0x556cace8a4c0_195, v0x556cace8a4c0_196, v0x556cace8a4c0_197, v0x556cace8a4c0_198;
v0x556cace8a4c0_199 .array/port v0x556cace8a4c0, 199;
v0x556cace8a4c0_200 .array/port v0x556cace8a4c0, 200;
v0x556cace8a4c0_201 .array/port v0x556cace8a4c0, 201;
v0x556cace8a4c0_202 .array/port v0x556cace8a4c0, 202;
E_0x556cace899e0/50 .event anyedge, v0x556cace8a4c0_199, v0x556cace8a4c0_200, v0x556cace8a4c0_201, v0x556cace8a4c0_202;
v0x556cace8a4c0_203 .array/port v0x556cace8a4c0, 203;
v0x556cace8a4c0_204 .array/port v0x556cace8a4c0, 204;
v0x556cace8a4c0_205 .array/port v0x556cace8a4c0, 205;
v0x556cace8a4c0_206 .array/port v0x556cace8a4c0, 206;
E_0x556cace899e0/51 .event anyedge, v0x556cace8a4c0_203, v0x556cace8a4c0_204, v0x556cace8a4c0_205, v0x556cace8a4c0_206;
v0x556cace8a4c0_207 .array/port v0x556cace8a4c0, 207;
v0x556cace8a4c0_208 .array/port v0x556cace8a4c0, 208;
v0x556cace8a4c0_209 .array/port v0x556cace8a4c0, 209;
v0x556cace8a4c0_210 .array/port v0x556cace8a4c0, 210;
E_0x556cace899e0/52 .event anyedge, v0x556cace8a4c0_207, v0x556cace8a4c0_208, v0x556cace8a4c0_209, v0x556cace8a4c0_210;
v0x556cace8a4c0_211 .array/port v0x556cace8a4c0, 211;
v0x556cace8a4c0_212 .array/port v0x556cace8a4c0, 212;
v0x556cace8a4c0_213 .array/port v0x556cace8a4c0, 213;
v0x556cace8a4c0_214 .array/port v0x556cace8a4c0, 214;
E_0x556cace899e0/53 .event anyedge, v0x556cace8a4c0_211, v0x556cace8a4c0_212, v0x556cace8a4c0_213, v0x556cace8a4c0_214;
v0x556cace8a4c0_215 .array/port v0x556cace8a4c0, 215;
v0x556cace8a4c0_216 .array/port v0x556cace8a4c0, 216;
v0x556cace8a4c0_217 .array/port v0x556cace8a4c0, 217;
v0x556cace8a4c0_218 .array/port v0x556cace8a4c0, 218;
E_0x556cace899e0/54 .event anyedge, v0x556cace8a4c0_215, v0x556cace8a4c0_216, v0x556cace8a4c0_217, v0x556cace8a4c0_218;
v0x556cace8a4c0_219 .array/port v0x556cace8a4c0, 219;
v0x556cace8a4c0_220 .array/port v0x556cace8a4c0, 220;
v0x556cace8a4c0_221 .array/port v0x556cace8a4c0, 221;
v0x556cace8a4c0_222 .array/port v0x556cace8a4c0, 222;
E_0x556cace899e0/55 .event anyedge, v0x556cace8a4c0_219, v0x556cace8a4c0_220, v0x556cace8a4c0_221, v0x556cace8a4c0_222;
v0x556cace8a4c0_223 .array/port v0x556cace8a4c0, 223;
v0x556cace8a4c0_224 .array/port v0x556cace8a4c0, 224;
v0x556cace8a4c0_225 .array/port v0x556cace8a4c0, 225;
v0x556cace8a4c0_226 .array/port v0x556cace8a4c0, 226;
E_0x556cace899e0/56 .event anyedge, v0x556cace8a4c0_223, v0x556cace8a4c0_224, v0x556cace8a4c0_225, v0x556cace8a4c0_226;
v0x556cace8a4c0_227 .array/port v0x556cace8a4c0, 227;
v0x556cace8a4c0_228 .array/port v0x556cace8a4c0, 228;
v0x556cace8a4c0_229 .array/port v0x556cace8a4c0, 229;
v0x556cace8a4c0_230 .array/port v0x556cace8a4c0, 230;
E_0x556cace899e0/57 .event anyedge, v0x556cace8a4c0_227, v0x556cace8a4c0_228, v0x556cace8a4c0_229, v0x556cace8a4c0_230;
v0x556cace8a4c0_231 .array/port v0x556cace8a4c0, 231;
v0x556cace8a4c0_232 .array/port v0x556cace8a4c0, 232;
v0x556cace8a4c0_233 .array/port v0x556cace8a4c0, 233;
v0x556cace8a4c0_234 .array/port v0x556cace8a4c0, 234;
E_0x556cace899e0/58 .event anyedge, v0x556cace8a4c0_231, v0x556cace8a4c0_232, v0x556cace8a4c0_233, v0x556cace8a4c0_234;
v0x556cace8a4c0_235 .array/port v0x556cace8a4c0, 235;
v0x556cace8a4c0_236 .array/port v0x556cace8a4c0, 236;
v0x556cace8a4c0_237 .array/port v0x556cace8a4c0, 237;
v0x556cace8a4c0_238 .array/port v0x556cace8a4c0, 238;
E_0x556cace899e0/59 .event anyedge, v0x556cace8a4c0_235, v0x556cace8a4c0_236, v0x556cace8a4c0_237, v0x556cace8a4c0_238;
v0x556cace8a4c0_239 .array/port v0x556cace8a4c0, 239;
v0x556cace8a4c0_240 .array/port v0x556cace8a4c0, 240;
v0x556cace8a4c0_241 .array/port v0x556cace8a4c0, 241;
v0x556cace8a4c0_242 .array/port v0x556cace8a4c0, 242;
E_0x556cace899e0/60 .event anyedge, v0x556cace8a4c0_239, v0x556cace8a4c0_240, v0x556cace8a4c0_241, v0x556cace8a4c0_242;
v0x556cace8a4c0_243 .array/port v0x556cace8a4c0, 243;
v0x556cace8a4c0_244 .array/port v0x556cace8a4c0, 244;
v0x556cace8a4c0_245 .array/port v0x556cace8a4c0, 245;
v0x556cace8a4c0_246 .array/port v0x556cace8a4c0, 246;
E_0x556cace899e0/61 .event anyedge, v0x556cace8a4c0_243, v0x556cace8a4c0_244, v0x556cace8a4c0_245, v0x556cace8a4c0_246;
v0x556cace8a4c0_247 .array/port v0x556cace8a4c0, 247;
v0x556cace8a4c0_248 .array/port v0x556cace8a4c0, 248;
v0x556cace8a4c0_249 .array/port v0x556cace8a4c0, 249;
v0x556cace8a4c0_250 .array/port v0x556cace8a4c0, 250;
E_0x556cace899e0/62 .event anyedge, v0x556cace8a4c0_247, v0x556cace8a4c0_248, v0x556cace8a4c0_249, v0x556cace8a4c0_250;
v0x556cace8a4c0_251 .array/port v0x556cace8a4c0, 251;
v0x556cace8a4c0_252 .array/port v0x556cace8a4c0, 252;
v0x556cace8a4c0_253 .array/port v0x556cace8a4c0, 253;
v0x556cace8a4c0_254 .array/port v0x556cace8a4c0, 254;
E_0x556cace899e0/63 .event anyedge, v0x556cace8a4c0_251, v0x556cace8a4c0_252, v0x556cace8a4c0_253, v0x556cace8a4c0_254;
v0x556cace8a4c0_255 .array/port v0x556cace8a4c0, 255;
E_0x556cace899e0/64 .event anyedge, v0x556cace8a4c0_255;
E_0x556cace899e0 .event/or E_0x556cace899e0/0, E_0x556cace899e0/1, E_0x556cace899e0/2, E_0x556cace899e0/3, E_0x556cace899e0/4, E_0x556cace899e0/5, E_0x556cace899e0/6, E_0x556cace899e0/7, E_0x556cace899e0/8, E_0x556cace899e0/9, E_0x556cace899e0/10, E_0x556cace899e0/11, E_0x556cace899e0/12, E_0x556cace899e0/13, E_0x556cace899e0/14, E_0x556cace899e0/15, E_0x556cace899e0/16, E_0x556cace899e0/17, E_0x556cace899e0/18, E_0x556cace899e0/19, E_0x556cace899e0/20, E_0x556cace899e0/21, E_0x556cace899e0/22, E_0x556cace899e0/23, E_0x556cace899e0/24, E_0x556cace899e0/25, E_0x556cace899e0/26, E_0x556cace899e0/27, E_0x556cace899e0/28, E_0x556cace899e0/29, E_0x556cace899e0/30, E_0x556cace899e0/31, E_0x556cace899e0/32, E_0x556cace899e0/33, E_0x556cace899e0/34, E_0x556cace899e0/35, E_0x556cace899e0/36, E_0x556cace899e0/37, E_0x556cace899e0/38, E_0x556cace899e0/39, E_0x556cace899e0/40, E_0x556cace899e0/41, E_0x556cace899e0/42, E_0x556cace899e0/43, E_0x556cace899e0/44, E_0x556cace899e0/45, E_0x556cace899e0/46, E_0x556cace899e0/47, E_0x556cace899e0/48, E_0x556cace899e0/49, E_0x556cace899e0/50, E_0x556cace899e0/51, E_0x556cace899e0/52, E_0x556cace899e0/53, E_0x556cace899e0/54, E_0x556cace899e0/55, E_0x556cace899e0/56, E_0x556cace899e0/57, E_0x556cace899e0/58, E_0x556cace899e0/59, E_0x556cace899e0/60, E_0x556cace899e0/61, E_0x556cace899e0/62, E_0x556cace899e0/63, E_0x556cace899e0/64;
S_0x556cace8e520 .scope module, "WB_STAGE" "wb_stage" 23 248, 22 24 0, S_0x556cacd76420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x556cace8e700 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x556caceafc20 .functor BUFZ 1, L_0x556caceaf680, C4<0>, C4<0>, C4<0>;
L_0x7f612b04b840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x556cace8e8e0_0 .net/2u *"_ivl_0", 3 0, L_0x7f612b04b840;  1 drivers
v0x556cace8e9c0_0 .net *"_ivl_2", 0 0, L_0x556caceaf7b0;  1 drivers
v0x556cace8ea80_0 .net "wb_alu_result", 31 0, L_0x556caceaf360;  alias, 1 drivers
v0x556cace8eba0_0 .net "wb_mem_data", 31 0, v0x556cace8ce80_0;  alias, 1 drivers
v0x556cace8ecb0_0 .net "wb_mem_to_reg", 0 0, L_0x556caceaf6f0;  alias, 1 drivers
v0x556cace8eda0_0 .net "wb_opcode", 3 0, L_0x556caceaf4b0;  alias, 1 drivers
v0x556cace8ee40_0 .net "wb_rd", 5 0, L_0x556caceaf3d0;  alias, 1 drivers
v0x556cace8ef30_0 .net "wb_reg_write", 0 0, L_0x556caceaf680;  alias, 1 drivers
v0x556cace8f020_0 .net "wb_rt", 5 0, L_0x556caceaf440;  alias, 1 drivers
v0x556cace8f0e0_0 .net "wb_write_data", 31 0, L_0x556caceafa60;  alias, 1 drivers
v0x556cace8f180_0 .net "wb_write_en", 0 0, L_0x556caceafc20;  alias, 1 drivers
v0x556cace8f270_0 .net "wb_write_reg", 5 0, L_0x556caceaf8e0;  alias, 1 drivers
L_0x556caceaf7b0 .cmp/eq 4, L_0x556caceaf4b0, L_0x7f612b04b840;
L_0x556caceaf8e0 .functor MUXZ 6, L_0x556caceaf3d0, L_0x556caceaf440, L_0x556caceaf7b0, C4<>;
L_0x556caceafa60 .functor MUXZ 32, L_0x556caceaf360, v0x556cace8ce80_0, L_0x556caceaf6f0, C4<>;
S_0x556cace40070 .scope module, "im_minimal" "im_minimal" 25 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x556caccdc270 .param/l "MEM_SIZE" 0 25 7, +C4<00000000000000000000000100000000>;
o0x7f612b0a9978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556cace93950_0 .net "address", 31 0, o0x7f612b0a9978;  0 drivers
v0x556cace939f0_0 .var "instruction", 31 0;
v0x556cace93a90 .array "mem", 255 0, 31 0;
v0x556cace93a90_0 .array/port v0x556cace93a90, 0;
v0x556cace93a90_1 .array/port v0x556cace93a90, 1;
v0x556cace93a90_2 .array/port v0x556cace93a90, 2;
E_0x556cace92e80/0 .event anyedge, v0x556cace93950_0, v0x556cace93a90_0, v0x556cace93a90_1, v0x556cace93a90_2;
v0x556cace93a90_3 .array/port v0x556cace93a90, 3;
v0x556cace93a90_4 .array/port v0x556cace93a90, 4;
v0x556cace93a90_5 .array/port v0x556cace93a90, 5;
v0x556cace93a90_6 .array/port v0x556cace93a90, 6;
E_0x556cace92e80/1 .event anyedge, v0x556cace93a90_3, v0x556cace93a90_4, v0x556cace93a90_5, v0x556cace93a90_6;
v0x556cace93a90_7 .array/port v0x556cace93a90, 7;
v0x556cace93a90_8 .array/port v0x556cace93a90, 8;
v0x556cace93a90_9 .array/port v0x556cace93a90, 9;
v0x556cace93a90_10 .array/port v0x556cace93a90, 10;
E_0x556cace92e80/2 .event anyedge, v0x556cace93a90_7, v0x556cace93a90_8, v0x556cace93a90_9, v0x556cace93a90_10;
v0x556cace93a90_11 .array/port v0x556cace93a90, 11;
v0x556cace93a90_12 .array/port v0x556cace93a90, 12;
v0x556cace93a90_13 .array/port v0x556cace93a90, 13;
v0x556cace93a90_14 .array/port v0x556cace93a90, 14;
E_0x556cace92e80/3 .event anyedge, v0x556cace93a90_11, v0x556cace93a90_12, v0x556cace93a90_13, v0x556cace93a90_14;
v0x556cace93a90_15 .array/port v0x556cace93a90, 15;
v0x556cace93a90_16 .array/port v0x556cace93a90, 16;
v0x556cace93a90_17 .array/port v0x556cace93a90, 17;
v0x556cace93a90_18 .array/port v0x556cace93a90, 18;
E_0x556cace92e80/4 .event anyedge, v0x556cace93a90_15, v0x556cace93a90_16, v0x556cace93a90_17, v0x556cace93a90_18;
v0x556cace93a90_19 .array/port v0x556cace93a90, 19;
v0x556cace93a90_20 .array/port v0x556cace93a90, 20;
v0x556cace93a90_21 .array/port v0x556cace93a90, 21;
v0x556cace93a90_22 .array/port v0x556cace93a90, 22;
E_0x556cace92e80/5 .event anyedge, v0x556cace93a90_19, v0x556cace93a90_20, v0x556cace93a90_21, v0x556cace93a90_22;
v0x556cace93a90_23 .array/port v0x556cace93a90, 23;
v0x556cace93a90_24 .array/port v0x556cace93a90, 24;
v0x556cace93a90_25 .array/port v0x556cace93a90, 25;
v0x556cace93a90_26 .array/port v0x556cace93a90, 26;
E_0x556cace92e80/6 .event anyedge, v0x556cace93a90_23, v0x556cace93a90_24, v0x556cace93a90_25, v0x556cace93a90_26;
v0x556cace93a90_27 .array/port v0x556cace93a90, 27;
v0x556cace93a90_28 .array/port v0x556cace93a90, 28;
v0x556cace93a90_29 .array/port v0x556cace93a90, 29;
v0x556cace93a90_30 .array/port v0x556cace93a90, 30;
E_0x556cace92e80/7 .event anyedge, v0x556cace93a90_27, v0x556cace93a90_28, v0x556cace93a90_29, v0x556cace93a90_30;
v0x556cace93a90_31 .array/port v0x556cace93a90, 31;
v0x556cace93a90_32 .array/port v0x556cace93a90, 32;
v0x556cace93a90_33 .array/port v0x556cace93a90, 33;
v0x556cace93a90_34 .array/port v0x556cace93a90, 34;
E_0x556cace92e80/8 .event anyedge, v0x556cace93a90_31, v0x556cace93a90_32, v0x556cace93a90_33, v0x556cace93a90_34;
v0x556cace93a90_35 .array/port v0x556cace93a90, 35;
v0x556cace93a90_36 .array/port v0x556cace93a90, 36;
v0x556cace93a90_37 .array/port v0x556cace93a90, 37;
v0x556cace93a90_38 .array/port v0x556cace93a90, 38;
E_0x556cace92e80/9 .event anyedge, v0x556cace93a90_35, v0x556cace93a90_36, v0x556cace93a90_37, v0x556cace93a90_38;
v0x556cace93a90_39 .array/port v0x556cace93a90, 39;
v0x556cace93a90_40 .array/port v0x556cace93a90, 40;
v0x556cace93a90_41 .array/port v0x556cace93a90, 41;
v0x556cace93a90_42 .array/port v0x556cace93a90, 42;
E_0x556cace92e80/10 .event anyedge, v0x556cace93a90_39, v0x556cace93a90_40, v0x556cace93a90_41, v0x556cace93a90_42;
v0x556cace93a90_43 .array/port v0x556cace93a90, 43;
v0x556cace93a90_44 .array/port v0x556cace93a90, 44;
v0x556cace93a90_45 .array/port v0x556cace93a90, 45;
v0x556cace93a90_46 .array/port v0x556cace93a90, 46;
E_0x556cace92e80/11 .event anyedge, v0x556cace93a90_43, v0x556cace93a90_44, v0x556cace93a90_45, v0x556cace93a90_46;
v0x556cace93a90_47 .array/port v0x556cace93a90, 47;
v0x556cace93a90_48 .array/port v0x556cace93a90, 48;
v0x556cace93a90_49 .array/port v0x556cace93a90, 49;
v0x556cace93a90_50 .array/port v0x556cace93a90, 50;
E_0x556cace92e80/12 .event anyedge, v0x556cace93a90_47, v0x556cace93a90_48, v0x556cace93a90_49, v0x556cace93a90_50;
v0x556cace93a90_51 .array/port v0x556cace93a90, 51;
v0x556cace93a90_52 .array/port v0x556cace93a90, 52;
v0x556cace93a90_53 .array/port v0x556cace93a90, 53;
v0x556cace93a90_54 .array/port v0x556cace93a90, 54;
E_0x556cace92e80/13 .event anyedge, v0x556cace93a90_51, v0x556cace93a90_52, v0x556cace93a90_53, v0x556cace93a90_54;
v0x556cace93a90_55 .array/port v0x556cace93a90, 55;
v0x556cace93a90_56 .array/port v0x556cace93a90, 56;
v0x556cace93a90_57 .array/port v0x556cace93a90, 57;
v0x556cace93a90_58 .array/port v0x556cace93a90, 58;
E_0x556cace92e80/14 .event anyedge, v0x556cace93a90_55, v0x556cace93a90_56, v0x556cace93a90_57, v0x556cace93a90_58;
v0x556cace93a90_59 .array/port v0x556cace93a90, 59;
v0x556cace93a90_60 .array/port v0x556cace93a90, 60;
v0x556cace93a90_61 .array/port v0x556cace93a90, 61;
v0x556cace93a90_62 .array/port v0x556cace93a90, 62;
E_0x556cace92e80/15 .event anyedge, v0x556cace93a90_59, v0x556cace93a90_60, v0x556cace93a90_61, v0x556cace93a90_62;
v0x556cace93a90_63 .array/port v0x556cace93a90, 63;
v0x556cace93a90_64 .array/port v0x556cace93a90, 64;
v0x556cace93a90_65 .array/port v0x556cace93a90, 65;
v0x556cace93a90_66 .array/port v0x556cace93a90, 66;
E_0x556cace92e80/16 .event anyedge, v0x556cace93a90_63, v0x556cace93a90_64, v0x556cace93a90_65, v0x556cace93a90_66;
v0x556cace93a90_67 .array/port v0x556cace93a90, 67;
v0x556cace93a90_68 .array/port v0x556cace93a90, 68;
v0x556cace93a90_69 .array/port v0x556cace93a90, 69;
v0x556cace93a90_70 .array/port v0x556cace93a90, 70;
E_0x556cace92e80/17 .event anyedge, v0x556cace93a90_67, v0x556cace93a90_68, v0x556cace93a90_69, v0x556cace93a90_70;
v0x556cace93a90_71 .array/port v0x556cace93a90, 71;
v0x556cace93a90_72 .array/port v0x556cace93a90, 72;
v0x556cace93a90_73 .array/port v0x556cace93a90, 73;
v0x556cace93a90_74 .array/port v0x556cace93a90, 74;
E_0x556cace92e80/18 .event anyedge, v0x556cace93a90_71, v0x556cace93a90_72, v0x556cace93a90_73, v0x556cace93a90_74;
v0x556cace93a90_75 .array/port v0x556cace93a90, 75;
v0x556cace93a90_76 .array/port v0x556cace93a90, 76;
v0x556cace93a90_77 .array/port v0x556cace93a90, 77;
v0x556cace93a90_78 .array/port v0x556cace93a90, 78;
E_0x556cace92e80/19 .event anyedge, v0x556cace93a90_75, v0x556cace93a90_76, v0x556cace93a90_77, v0x556cace93a90_78;
v0x556cace93a90_79 .array/port v0x556cace93a90, 79;
v0x556cace93a90_80 .array/port v0x556cace93a90, 80;
v0x556cace93a90_81 .array/port v0x556cace93a90, 81;
v0x556cace93a90_82 .array/port v0x556cace93a90, 82;
E_0x556cace92e80/20 .event anyedge, v0x556cace93a90_79, v0x556cace93a90_80, v0x556cace93a90_81, v0x556cace93a90_82;
v0x556cace93a90_83 .array/port v0x556cace93a90, 83;
v0x556cace93a90_84 .array/port v0x556cace93a90, 84;
v0x556cace93a90_85 .array/port v0x556cace93a90, 85;
v0x556cace93a90_86 .array/port v0x556cace93a90, 86;
E_0x556cace92e80/21 .event anyedge, v0x556cace93a90_83, v0x556cace93a90_84, v0x556cace93a90_85, v0x556cace93a90_86;
v0x556cace93a90_87 .array/port v0x556cace93a90, 87;
v0x556cace93a90_88 .array/port v0x556cace93a90, 88;
v0x556cace93a90_89 .array/port v0x556cace93a90, 89;
v0x556cace93a90_90 .array/port v0x556cace93a90, 90;
E_0x556cace92e80/22 .event anyedge, v0x556cace93a90_87, v0x556cace93a90_88, v0x556cace93a90_89, v0x556cace93a90_90;
v0x556cace93a90_91 .array/port v0x556cace93a90, 91;
v0x556cace93a90_92 .array/port v0x556cace93a90, 92;
v0x556cace93a90_93 .array/port v0x556cace93a90, 93;
v0x556cace93a90_94 .array/port v0x556cace93a90, 94;
E_0x556cace92e80/23 .event anyedge, v0x556cace93a90_91, v0x556cace93a90_92, v0x556cace93a90_93, v0x556cace93a90_94;
v0x556cace93a90_95 .array/port v0x556cace93a90, 95;
v0x556cace93a90_96 .array/port v0x556cace93a90, 96;
v0x556cace93a90_97 .array/port v0x556cace93a90, 97;
v0x556cace93a90_98 .array/port v0x556cace93a90, 98;
E_0x556cace92e80/24 .event anyedge, v0x556cace93a90_95, v0x556cace93a90_96, v0x556cace93a90_97, v0x556cace93a90_98;
v0x556cace93a90_99 .array/port v0x556cace93a90, 99;
v0x556cace93a90_100 .array/port v0x556cace93a90, 100;
v0x556cace93a90_101 .array/port v0x556cace93a90, 101;
v0x556cace93a90_102 .array/port v0x556cace93a90, 102;
E_0x556cace92e80/25 .event anyedge, v0x556cace93a90_99, v0x556cace93a90_100, v0x556cace93a90_101, v0x556cace93a90_102;
v0x556cace93a90_103 .array/port v0x556cace93a90, 103;
v0x556cace93a90_104 .array/port v0x556cace93a90, 104;
v0x556cace93a90_105 .array/port v0x556cace93a90, 105;
v0x556cace93a90_106 .array/port v0x556cace93a90, 106;
E_0x556cace92e80/26 .event anyedge, v0x556cace93a90_103, v0x556cace93a90_104, v0x556cace93a90_105, v0x556cace93a90_106;
v0x556cace93a90_107 .array/port v0x556cace93a90, 107;
v0x556cace93a90_108 .array/port v0x556cace93a90, 108;
v0x556cace93a90_109 .array/port v0x556cace93a90, 109;
v0x556cace93a90_110 .array/port v0x556cace93a90, 110;
E_0x556cace92e80/27 .event anyedge, v0x556cace93a90_107, v0x556cace93a90_108, v0x556cace93a90_109, v0x556cace93a90_110;
v0x556cace93a90_111 .array/port v0x556cace93a90, 111;
v0x556cace93a90_112 .array/port v0x556cace93a90, 112;
v0x556cace93a90_113 .array/port v0x556cace93a90, 113;
v0x556cace93a90_114 .array/port v0x556cace93a90, 114;
E_0x556cace92e80/28 .event anyedge, v0x556cace93a90_111, v0x556cace93a90_112, v0x556cace93a90_113, v0x556cace93a90_114;
v0x556cace93a90_115 .array/port v0x556cace93a90, 115;
v0x556cace93a90_116 .array/port v0x556cace93a90, 116;
v0x556cace93a90_117 .array/port v0x556cace93a90, 117;
v0x556cace93a90_118 .array/port v0x556cace93a90, 118;
E_0x556cace92e80/29 .event anyedge, v0x556cace93a90_115, v0x556cace93a90_116, v0x556cace93a90_117, v0x556cace93a90_118;
v0x556cace93a90_119 .array/port v0x556cace93a90, 119;
v0x556cace93a90_120 .array/port v0x556cace93a90, 120;
v0x556cace93a90_121 .array/port v0x556cace93a90, 121;
v0x556cace93a90_122 .array/port v0x556cace93a90, 122;
E_0x556cace92e80/30 .event anyedge, v0x556cace93a90_119, v0x556cace93a90_120, v0x556cace93a90_121, v0x556cace93a90_122;
v0x556cace93a90_123 .array/port v0x556cace93a90, 123;
v0x556cace93a90_124 .array/port v0x556cace93a90, 124;
v0x556cace93a90_125 .array/port v0x556cace93a90, 125;
v0x556cace93a90_126 .array/port v0x556cace93a90, 126;
E_0x556cace92e80/31 .event anyedge, v0x556cace93a90_123, v0x556cace93a90_124, v0x556cace93a90_125, v0x556cace93a90_126;
v0x556cace93a90_127 .array/port v0x556cace93a90, 127;
v0x556cace93a90_128 .array/port v0x556cace93a90, 128;
v0x556cace93a90_129 .array/port v0x556cace93a90, 129;
v0x556cace93a90_130 .array/port v0x556cace93a90, 130;
E_0x556cace92e80/32 .event anyedge, v0x556cace93a90_127, v0x556cace93a90_128, v0x556cace93a90_129, v0x556cace93a90_130;
v0x556cace93a90_131 .array/port v0x556cace93a90, 131;
v0x556cace93a90_132 .array/port v0x556cace93a90, 132;
v0x556cace93a90_133 .array/port v0x556cace93a90, 133;
v0x556cace93a90_134 .array/port v0x556cace93a90, 134;
E_0x556cace92e80/33 .event anyedge, v0x556cace93a90_131, v0x556cace93a90_132, v0x556cace93a90_133, v0x556cace93a90_134;
v0x556cace93a90_135 .array/port v0x556cace93a90, 135;
v0x556cace93a90_136 .array/port v0x556cace93a90, 136;
v0x556cace93a90_137 .array/port v0x556cace93a90, 137;
v0x556cace93a90_138 .array/port v0x556cace93a90, 138;
E_0x556cace92e80/34 .event anyedge, v0x556cace93a90_135, v0x556cace93a90_136, v0x556cace93a90_137, v0x556cace93a90_138;
v0x556cace93a90_139 .array/port v0x556cace93a90, 139;
v0x556cace93a90_140 .array/port v0x556cace93a90, 140;
v0x556cace93a90_141 .array/port v0x556cace93a90, 141;
v0x556cace93a90_142 .array/port v0x556cace93a90, 142;
E_0x556cace92e80/35 .event anyedge, v0x556cace93a90_139, v0x556cace93a90_140, v0x556cace93a90_141, v0x556cace93a90_142;
v0x556cace93a90_143 .array/port v0x556cace93a90, 143;
v0x556cace93a90_144 .array/port v0x556cace93a90, 144;
v0x556cace93a90_145 .array/port v0x556cace93a90, 145;
v0x556cace93a90_146 .array/port v0x556cace93a90, 146;
E_0x556cace92e80/36 .event anyedge, v0x556cace93a90_143, v0x556cace93a90_144, v0x556cace93a90_145, v0x556cace93a90_146;
v0x556cace93a90_147 .array/port v0x556cace93a90, 147;
v0x556cace93a90_148 .array/port v0x556cace93a90, 148;
v0x556cace93a90_149 .array/port v0x556cace93a90, 149;
v0x556cace93a90_150 .array/port v0x556cace93a90, 150;
E_0x556cace92e80/37 .event anyedge, v0x556cace93a90_147, v0x556cace93a90_148, v0x556cace93a90_149, v0x556cace93a90_150;
v0x556cace93a90_151 .array/port v0x556cace93a90, 151;
v0x556cace93a90_152 .array/port v0x556cace93a90, 152;
v0x556cace93a90_153 .array/port v0x556cace93a90, 153;
v0x556cace93a90_154 .array/port v0x556cace93a90, 154;
E_0x556cace92e80/38 .event anyedge, v0x556cace93a90_151, v0x556cace93a90_152, v0x556cace93a90_153, v0x556cace93a90_154;
v0x556cace93a90_155 .array/port v0x556cace93a90, 155;
v0x556cace93a90_156 .array/port v0x556cace93a90, 156;
v0x556cace93a90_157 .array/port v0x556cace93a90, 157;
v0x556cace93a90_158 .array/port v0x556cace93a90, 158;
E_0x556cace92e80/39 .event anyedge, v0x556cace93a90_155, v0x556cace93a90_156, v0x556cace93a90_157, v0x556cace93a90_158;
v0x556cace93a90_159 .array/port v0x556cace93a90, 159;
v0x556cace93a90_160 .array/port v0x556cace93a90, 160;
v0x556cace93a90_161 .array/port v0x556cace93a90, 161;
v0x556cace93a90_162 .array/port v0x556cace93a90, 162;
E_0x556cace92e80/40 .event anyedge, v0x556cace93a90_159, v0x556cace93a90_160, v0x556cace93a90_161, v0x556cace93a90_162;
v0x556cace93a90_163 .array/port v0x556cace93a90, 163;
v0x556cace93a90_164 .array/port v0x556cace93a90, 164;
v0x556cace93a90_165 .array/port v0x556cace93a90, 165;
v0x556cace93a90_166 .array/port v0x556cace93a90, 166;
E_0x556cace92e80/41 .event anyedge, v0x556cace93a90_163, v0x556cace93a90_164, v0x556cace93a90_165, v0x556cace93a90_166;
v0x556cace93a90_167 .array/port v0x556cace93a90, 167;
v0x556cace93a90_168 .array/port v0x556cace93a90, 168;
v0x556cace93a90_169 .array/port v0x556cace93a90, 169;
v0x556cace93a90_170 .array/port v0x556cace93a90, 170;
E_0x556cace92e80/42 .event anyedge, v0x556cace93a90_167, v0x556cace93a90_168, v0x556cace93a90_169, v0x556cace93a90_170;
v0x556cace93a90_171 .array/port v0x556cace93a90, 171;
v0x556cace93a90_172 .array/port v0x556cace93a90, 172;
v0x556cace93a90_173 .array/port v0x556cace93a90, 173;
v0x556cace93a90_174 .array/port v0x556cace93a90, 174;
E_0x556cace92e80/43 .event anyedge, v0x556cace93a90_171, v0x556cace93a90_172, v0x556cace93a90_173, v0x556cace93a90_174;
v0x556cace93a90_175 .array/port v0x556cace93a90, 175;
v0x556cace93a90_176 .array/port v0x556cace93a90, 176;
v0x556cace93a90_177 .array/port v0x556cace93a90, 177;
v0x556cace93a90_178 .array/port v0x556cace93a90, 178;
E_0x556cace92e80/44 .event anyedge, v0x556cace93a90_175, v0x556cace93a90_176, v0x556cace93a90_177, v0x556cace93a90_178;
v0x556cace93a90_179 .array/port v0x556cace93a90, 179;
v0x556cace93a90_180 .array/port v0x556cace93a90, 180;
v0x556cace93a90_181 .array/port v0x556cace93a90, 181;
v0x556cace93a90_182 .array/port v0x556cace93a90, 182;
E_0x556cace92e80/45 .event anyedge, v0x556cace93a90_179, v0x556cace93a90_180, v0x556cace93a90_181, v0x556cace93a90_182;
v0x556cace93a90_183 .array/port v0x556cace93a90, 183;
v0x556cace93a90_184 .array/port v0x556cace93a90, 184;
v0x556cace93a90_185 .array/port v0x556cace93a90, 185;
v0x556cace93a90_186 .array/port v0x556cace93a90, 186;
E_0x556cace92e80/46 .event anyedge, v0x556cace93a90_183, v0x556cace93a90_184, v0x556cace93a90_185, v0x556cace93a90_186;
v0x556cace93a90_187 .array/port v0x556cace93a90, 187;
v0x556cace93a90_188 .array/port v0x556cace93a90, 188;
v0x556cace93a90_189 .array/port v0x556cace93a90, 189;
v0x556cace93a90_190 .array/port v0x556cace93a90, 190;
E_0x556cace92e80/47 .event anyedge, v0x556cace93a90_187, v0x556cace93a90_188, v0x556cace93a90_189, v0x556cace93a90_190;
v0x556cace93a90_191 .array/port v0x556cace93a90, 191;
v0x556cace93a90_192 .array/port v0x556cace93a90, 192;
v0x556cace93a90_193 .array/port v0x556cace93a90, 193;
v0x556cace93a90_194 .array/port v0x556cace93a90, 194;
E_0x556cace92e80/48 .event anyedge, v0x556cace93a90_191, v0x556cace93a90_192, v0x556cace93a90_193, v0x556cace93a90_194;
v0x556cace93a90_195 .array/port v0x556cace93a90, 195;
v0x556cace93a90_196 .array/port v0x556cace93a90, 196;
v0x556cace93a90_197 .array/port v0x556cace93a90, 197;
v0x556cace93a90_198 .array/port v0x556cace93a90, 198;
E_0x556cace92e80/49 .event anyedge, v0x556cace93a90_195, v0x556cace93a90_196, v0x556cace93a90_197, v0x556cace93a90_198;
v0x556cace93a90_199 .array/port v0x556cace93a90, 199;
v0x556cace93a90_200 .array/port v0x556cace93a90, 200;
v0x556cace93a90_201 .array/port v0x556cace93a90, 201;
v0x556cace93a90_202 .array/port v0x556cace93a90, 202;
E_0x556cace92e80/50 .event anyedge, v0x556cace93a90_199, v0x556cace93a90_200, v0x556cace93a90_201, v0x556cace93a90_202;
v0x556cace93a90_203 .array/port v0x556cace93a90, 203;
v0x556cace93a90_204 .array/port v0x556cace93a90, 204;
v0x556cace93a90_205 .array/port v0x556cace93a90, 205;
v0x556cace93a90_206 .array/port v0x556cace93a90, 206;
E_0x556cace92e80/51 .event anyedge, v0x556cace93a90_203, v0x556cace93a90_204, v0x556cace93a90_205, v0x556cace93a90_206;
v0x556cace93a90_207 .array/port v0x556cace93a90, 207;
v0x556cace93a90_208 .array/port v0x556cace93a90, 208;
v0x556cace93a90_209 .array/port v0x556cace93a90, 209;
v0x556cace93a90_210 .array/port v0x556cace93a90, 210;
E_0x556cace92e80/52 .event anyedge, v0x556cace93a90_207, v0x556cace93a90_208, v0x556cace93a90_209, v0x556cace93a90_210;
v0x556cace93a90_211 .array/port v0x556cace93a90, 211;
v0x556cace93a90_212 .array/port v0x556cace93a90, 212;
v0x556cace93a90_213 .array/port v0x556cace93a90, 213;
v0x556cace93a90_214 .array/port v0x556cace93a90, 214;
E_0x556cace92e80/53 .event anyedge, v0x556cace93a90_211, v0x556cace93a90_212, v0x556cace93a90_213, v0x556cace93a90_214;
v0x556cace93a90_215 .array/port v0x556cace93a90, 215;
v0x556cace93a90_216 .array/port v0x556cace93a90, 216;
v0x556cace93a90_217 .array/port v0x556cace93a90, 217;
v0x556cace93a90_218 .array/port v0x556cace93a90, 218;
E_0x556cace92e80/54 .event anyedge, v0x556cace93a90_215, v0x556cace93a90_216, v0x556cace93a90_217, v0x556cace93a90_218;
v0x556cace93a90_219 .array/port v0x556cace93a90, 219;
v0x556cace93a90_220 .array/port v0x556cace93a90, 220;
v0x556cace93a90_221 .array/port v0x556cace93a90, 221;
v0x556cace93a90_222 .array/port v0x556cace93a90, 222;
E_0x556cace92e80/55 .event anyedge, v0x556cace93a90_219, v0x556cace93a90_220, v0x556cace93a90_221, v0x556cace93a90_222;
v0x556cace93a90_223 .array/port v0x556cace93a90, 223;
v0x556cace93a90_224 .array/port v0x556cace93a90, 224;
v0x556cace93a90_225 .array/port v0x556cace93a90, 225;
v0x556cace93a90_226 .array/port v0x556cace93a90, 226;
E_0x556cace92e80/56 .event anyedge, v0x556cace93a90_223, v0x556cace93a90_224, v0x556cace93a90_225, v0x556cace93a90_226;
v0x556cace93a90_227 .array/port v0x556cace93a90, 227;
v0x556cace93a90_228 .array/port v0x556cace93a90, 228;
v0x556cace93a90_229 .array/port v0x556cace93a90, 229;
v0x556cace93a90_230 .array/port v0x556cace93a90, 230;
E_0x556cace92e80/57 .event anyedge, v0x556cace93a90_227, v0x556cace93a90_228, v0x556cace93a90_229, v0x556cace93a90_230;
v0x556cace93a90_231 .array/port v0x556cace93a90, 231;
v0x556cace93a90_232 .array/port v0x556cace93a90, 232;
v0x556cace93a90_233 .array/port v0x556cace93a90, 233;
v0x556cace93a90_234 .array/port v0x556cace93a90, 234;
E_0x556cace92e80/58 .event anyedge, v0x556cace93a90_231, v0x556cace93a90_232, v0x556cace93a90_233, v0x556cace93a90_234;
v0x556cace93a90_235 .array/port v0x556cace93a90, 235;
v0x556cace93a90_236 .array/port v0x556cace93a90, 236;
v0x556cace93a90_237 .array/port v0x556cace93a90, 237;
v0x556cace93a90_238 .array/port v0x556cace93a90, 238;
E_0x556cace92e80/59 .event anyedge, v0x556cace93a90_235, v0x556cace93a90_236, v0x556cace93a90_237, v0x556cace93a90_238;
v0x556cace93a90_239 .array/port v0x556cace93a90, 239;
v0x556cace93a90_240 .array/port v0x556cace93a90, 240;
v0x556cace93a90_241 .array/port v0x556cace93a90, 241;
v0x556cace93a90_242 .array/port v0x556cace93a90, 242;
E_0x556cace92e80/60 .event anyedge, v0x556cace93a90_239, v0x556cace93a90_240, v0x556cace93a90_241, v0x556cace93a90_242;
v0x556cace93a90_243 .array/port v0x556cace93a90, 243;
v0x556cace93a90_244 .array/port v0x556cace93a90, 244;
v0x556cace93a90_245 .array/port v0x556cace93a90, 245;
v0x556cace93a90_246 .array/port v0x556cace93a90, 246;
E_0x556cace92e80/61 .event anyedge, v0x556cace93a90_243, v0x556cace93a90_244, v0x556cace93a90_245, v0x556cace93a90_246;
v0x556cace93a90_247 .array/port v0x556cace93a90, 247;
v0x556cace93a90_248 .array/port v0x556cace93a90, 248;
v0x556cace93a90_249 .array/port v0x556cace93a90, 249;
v0x556cace93a90_250 .array/port v0x556cace93a90, 250;
E_0x556cace92e80/62 .event anyedge, v0x556cace93a90_247, v0x556cace93a90_248, v0x556cace93a90_249, v0x556cace93a90_250;
v0x556cace93a90_251 .array/port v0x556cace93a90, 251;
v0x556cace93a90_252 .array/port v0x556cace93a90, 252;
v0x556cace93a90_253 .array/port v0x556cace93a90, 253;
v0x556cace93a90_254 .array/port v0x556cace93a90, 254;
E_0x556cace92e80/63 .event anyedge, v0x556cace93a90_251, v0x556cace93a90_252, v0x556cace93a90_253, v0x556cace93a90_254;
v0x556cace93a90_255 .array/port v0x556cace93a90, 255;
E_0x556cace92e80/64 .event anyedge, v0x556cace93a90_255;
E_0x556cace92e80 .event/or E_0x556cace92e80/0, E_0x556cace92e80/1, E_0x556cace92e80/2, E_0x556cace92e80/3, E_0x556cace92e80/4, E_0x556cace92e80/5, E_0x556cace92e80/6, E_0x556cace92e80/7, E_0x556cace92e80/8, E_0x556cace92e80/9, E_0x556cace92e80/10, E_0x556cace92e80/11, E_0x556cace92e80/12, E_0x556cace92e80/13, E_0x556cace92e80/14, E_0x556cace92e80/15, E_0x556cace92e80/16, E_0x556cace92e80/17, E_0x556cace92e80/18, E_0x556cace92e80/19, E_0x556cace92e80/20, E_0x556cace92e80/21, E_0x556cace92e80/22, E_0x556cace92e80/23, E_0x556cace92e80/24, E_0x556cace92e80/25, E_0x556cace92e80/26, E_0x556cace92e80/27, E_0x556cace92e80/28, E_0x556cace92e80/29, E_0x556cace92e80/30, E_0x556cace92e80/31, E_0x556cace92e80/32, E_0x556cace92e80/33, E_0x556cace92e80/34, E_0x556cace92e80/35, E_0x556cace92e80/36, E_0x556cace92e80/37, E_0x556cace92e80/38, E_0x556cace92e80/39, E_0x556cace92e80/40, E_0x556cace92e80/41, E_0x556cace92e80/42, E_0x556cace92e80/43, E_0x556cace92e80/44, E_0x556cace92e80/45, E_0x556cace92e80/46, E_0x556cace92e80/47, E_0x556cace92e80/48, E_0x556cace92e80/49, E_0x556cace92e80/50, E_0x556cace92e80/51, E_0x556cace92e80/52, E_0x556cace92e80/53, E_0x556cace92e80/54, E_0x556cace92e80/55, E_0x556cace92e80/56, E_0x556cace92e80/57, E_0x556cace92e80/58, E_0x556cace92e80/59, E_0x556cace92e80/60, E_0x556cace92e80/61, E_0x556cace92e80/62, E_0x556cace92e80/63, E_0x556cace92e80/64;
S_0x556cace936d0 .scope begin, "$unm_blk_65" "$unm_blk_65" 25 17, 25 17 0, S_0x556cace40070;
 .timescale -9 -12;
v0x556cace938b0_0 .var/i "i", 31 0;
S_0x556cace3fd80 .scope module, "tb_branchctl" "tb_branchctl" 26 7;
 .timescale -9 -12;
v0x556cace969f0_0 .net "branch_taken", 0 0, v0x556cace96650_0;  1 drivers
v0x556cace96ab0_0 .var "neg_flag", 0 0;
v0x556cace96b50_0 .var "opcode", 3 0;
v0x556cace96bf0_0 .var "zero_flag", 0 0;
S_0x556cace96280 .scope module, "UUT" "branchctl" 26 13, 18 26 0, S_0x556cace3fd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x556cace96460 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x556cace964a0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x556cace96650_0 .var "branch_taken", 0 0;
v0x556cace96730_0 .net "neg_flag", 0 0, v0x556cace96ab0_0;  1 drivers
v0x556cace967f0_0 .net "opcode", 3 0, v0x556cace96b50_0;  1 drivers
v0x556cace968b0_0 .net "zero_flag", 0 0, v0x556cace96bf0_0;  1 drivers
E_0x556cace965f0 .event anyedge, v0x556cace967f0_0, v0x556cace968b0_0, v0x556cace96730_0;
    .scope S_0x556cace67870;
T_2 ;
    %wait E_0x556cace67b80;
    %load/vec4 v0x556cace67db0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace67be0_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x556cace67e80_0;
    %inv;
    %store/vec4 v0x556cace67be0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x556cace67cc0_0;
    %store/vec4 v0x556cace67be0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556cace68b60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace68ef0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x556cace68b60;
T_4 ;
    %wait E_0x556caccd5b30;
    %load/vec4 v0x556cace68fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace68ef0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556cace68e00_0;
    %assign/vec4 v0x556cace68ef0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556cace63de0;
T_5 ;
    %wait E_0x556cace64110;
    %load/vec4 v0x556cace64980_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_5.2, 5;
    %load/vec4 v0x556cace64980_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 4, v0x556cace64980_0;
    %load/vec4a v0x556cace64c50, 4;
    %store/vec4 v0x556cace64b50_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace64b50_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556cace63de0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace64a90_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x556cace64a90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556cace64a90_0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %load/vec4 v0x556cace64a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556cace64a90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace64c50, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x556cace634a0;
T_7 ;
    %wait E_0x556cace63760;
    %load/vec4 v0x556cace638a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace63a50_0, 0;
    %load/vec4 v0x556cace63b10_0;
    %assign/vec4 v0x556cace63c40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556cace63960_0;
    %assign/vec4 v0x556cace63a50_0, 0;
    %load/vec4 v0x556cace63b10_0;
    %assign/vec4 v0x556cace63c40_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556cace5df50;
T_8 ;
    %wait E_0x556cace5ea30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace5f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace5ee10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace5ef00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace5eb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace5ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace5ed40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace5ea90_0, 0, 3;
    %load/vec4 v0x556cace5efd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.0 ;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5f070_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace5ea90_0, 0, 3;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5f070_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556cace5ea90_0, 0, 3;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5f070_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556cace5ea90_0, 0, 3;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5f070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5eb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace5ea90_0, 0, 3;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5f070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5ee10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5eb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace5ea90_0, 0, 3;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5ef00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5eb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace5ea90_0, 0, 3;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5f070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5eb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace5ea90_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5ed40_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5ec40_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace5ec40_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x556cace5f670;
T_9 ;
    %wait E_0x556cace5f880;
    %load/vec4 v0x556cace61840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace607c0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x556cace607c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556cace607c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556cace60d70, 0, 4;
    %load/vec4 v0x556cace607c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556cace607c0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556cace60cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x556cace61930_0;
    %load/vec4 v0x556cace61a10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556cace60d70, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x556cace61a10_0, v0x556cace61930_0, $time, v0x556cace60cb0_0, v0x556cace60a00_0, v0x556cace60bd0_0 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556cace5f1d0;
T_10 ;
    %wait E_0x556cace5f3c0;
    %load/vec4 v0x556cace5f550_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x556cace5f550_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556cace5f440_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x556cace5f550_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556cace5f440_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x556cace5da80;
T_11 ;
    %wait E_0x556cace5ded0;
    %load/vec4 v0x556cace62cc0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x556cace62a50_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x556cace62a50_0, v0x556cace62d80_0, S<0,vec4,s10>, &PV<v0x556cace62a50_0, 22, 10> {1 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x556cace5da80;
T_12 ;
    %wait E_0x556caccd5b30;
    %load/vec4 v0x556cace62f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x556cace62000_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x556cace62c00_0, v0x556cace62a50_0, v0x556cace62cc0_0, v0x556cace62e40_0, v0x556cace62fa0_0, v0x556cace62d80_0, S<0,vec4,s32>, v0x556cace62000_0, v0x556cace62320_0 {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556cace5b5f0;
T_13 ;
    %wait E_0x556caccd5b30;
    %load/vec4 v0x556cace5d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace5c200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace5c380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace5c450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace5be50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace5c2c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace5c5f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace5c6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace5c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace5c020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace5c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace5bcc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556cace5bbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace5bdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace5bf60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x556cace5cec0_0;
    %assign/vec4 v0x556cace5c200_0, 0;
    %load/vec4 v0x556cace5d080_0;
    %assign/vec4 v0x556cace5c380_0, 0;
    %load/vec4 v0x556cace5d160_0;
    %assign/vec4 v0x556cace5c450_0, 0;
    %load/vec4 v0x556cace5cac0_0;
    %assign/vec4 v0x556cace5be50_0, 0;
    %load/vec4 v0x556cace5cfa0_0;
    %assign/vec4 v0x556cace5c2c0_0, 0;
    %load/vec4 v0x556cace5d300_0;
    %assign/vec4 v0x556cace5c5f0_0, 0;
    %load/vec4 v0x556cace5d3e0_0;
    %assign/vec4 v0x556cace5c6c0_0, 0;
    %load/vec4 v0x556cace5d240_0;
    %assign/vec4 v0x556cace5c520_0, 0;
    %load/vec4 v0x556cace5cc60_0;
    %assign/vec4 v0x556cace5c020_0, 0;
    %load/vec4 v0x556cace5cd20_0;
    %assign/vec4 v0x556cace5c0c0_0, 0;
    %load/vec4 v0x556cace5c940_0;
    %assign/vec4 v0x556cace5bcc0_0, 0;
    %load/vec4 v0x556cace5c790_0;
    %assign/vec4 v0x556cace5bbd0_0, 0;
    %load/vec4 v0x556cace5ca00_0;
    %assign/vec4 v0x556cace5bdb0_0, 0;
    %load/vec4 v0x556cace5cba0_0;
    %assign/vec4 v0x556cace5bf60_0, 0;
    %load/vec4 v0x556cace5cde0_0;
    %assign/vec4 v0x556cace5c160_0, 0;
    %load/vec4 v0x556cace5cac0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x556cace5cec0_0, v0x556cace5cfa0_0, v0x556cace5d300_0, v0x556cace5d3e0_0, S<0,vec4,s32>, v0x556cace5cac0_0, v0x556cace5cde0_0, v0x556cace5d240_0, v0x556cace5cc60_0 {1 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x556cace40650;
T_14 ;
    %wait E_0x556caccbba00;
    %load/vec4 v0x556cacdfe1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace559c0_0, 0, 32;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x556cace21390_0;
    %load/vec4 v0x556cacdbc300_0;
    %add;
    %store/vec4 v0x556cace559c0_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x556cace21390_0;
    %load/vec4 v0x556cacdbc300_0;
    %sub;
    %store/vec4 v0x556cace559c0_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x556cace21390_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556cace559c0_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x556cace21390_0;
    %store/vec4 v0x556cace559c0_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x556cace40940;
T_15 ;
    %wait E_0x556caccd56c0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x556cace57310_0, v0x556cace57170_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x556cace57850;
T_16 ;
    %wait E_0x556caccd5b30;
    %load/vec4 v0x556cace584c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace58580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace58660_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace589a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace58b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556cace588c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace58c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace58800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace58a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace58740_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x556cace57d40_0;
    %assign/vec4 v0x556cace58580_0, 0;
    %load/vec4 v0x556cace57e30_0;
    %assign/vec4 v0x556cace58660_0, 0;
    %load/vec4 v0x556cace581a0_0;
    %assign/vec4 v0x556cace589a0_0, 0;
    %load/vec4 v0x556cace58340_0;
    %assign/vec4 v0x556cace58b40_0, 0;
    %load/vec4 v0x556cace580c0_0;
    %assign/vec4 v0x556cace588c0_0, 0;
    %load/vec4 v0x556cace58420_0;
    %assign/vec4 v0x556cace58c20_0, 0;
    %load/vec4 v0x556cace57fd0_0;
    %assign/vec4 v0x556cace58800_0, 0;
    %load/vec4 v0x556cace58280_0;
    %assign/vec4 v0x556cace58a80_0, 0;
    %load/vec4 v0x556cace57f30_0;
    %assign/vec4 v0x556cace58740_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x556cace57d40_0, v0x556cace57e30_0, v0x556cace581a0_0, v0x556cace58340_0, v0x556cace580c0_0, v0x556cace58280_0, v0x556cace57f30_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x556cace6a4b0;
T_17 ;
    %wait E_0x556cace6a890;
    %load/vec4 v0x556cace6b0e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.2, 5;
    %load/vec4 v0x556cace6b0e0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x556cace6b0e0_0;
    %load/vec4a v0x556cace6b370, 4;
    %store/vec4 v0x556cace6dd80_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace6dd80_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x556cace6a4b0;
T_18 ;
    %wait E_0x556cace6a810;
    %load/vec4 v0x556cace6dc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x556cace6b0e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.4, 5;
    %load/vec4 v0x556cace6b0e0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x556cace6de60_0;
    %ix/getv 3, v0x556cace6b0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556cace6b370, 0, 4;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x556cace6a4b0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace6b2d0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x556cace6b2d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556cace6b2d0_0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %load/vec4 v0x556cace6b2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556cace6b2d0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace6b370, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x556cace6a050;
T_20 ;
    %wait E_0x556caccd5b30;
    %load/vec4 v0x556cace6e2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x556cace6e170_0, v0x556cace6e7e0_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x556cace86870;
T_21 ;
    %wait E_0x556cace86bf0;
    %load/vec4 v0x556cace86e20_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace86c50_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x556cace86ef0_0;
    %inv;
    %store/vec4 v0x556cace86c50_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x556cace86d30_0;
    %store/vec4 v0x556cace86c50_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x556cace87c40;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace88040_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x556cace87c40;
T_23 ;
    %wait E_0x556cace73e30;
    %load/vec4 v0x556cace88110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace88040_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x556cace87f50_0;
    %assign/vec4 v0x556cace88040_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x556cace82ec0;
T_24 ;
    %wait E_0x556cace831f0;
    %load/vec4 v0x556cace83a60_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.2, 5;
    %load/vec4 v0x556cace83a60_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %ix/getv 4, v0x556cace83a60_0;
    %load/vec4a v0x556cace83c40, 4;
    %store/vec4 v0x556cace83b70_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace83b70_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x556cace82ec0;
T_25 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace83c40, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace83c40, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace83c40, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace83c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace83c40, 4, 0;
    %vpi_call/w 24 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x556cace83c40, 0>, &A<v0x556cace83c40, 1>, &A<v0x556cace83c40, 2>, &A<v0x556cace83c40, 3>, &A<v0x556cace83c40, 4> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x556cace82580;
T_26 ;
    %wait E_0x556cace82840;
    %load/vec4 v0x556cace82980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace82b30_0, 0;
    %load/vec4 v0x556cace82bf0_0;
    %assign/vec4 v0x556cace82d20_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x556cace82a40_0;
    %assign/vec4 v0x556cace82b30_0, 0;
    %load/vec4 v0x556cace82bf0_0;
    %assign/vec4 v0x556cace82d20_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x556cace7cfe0;
T_27 ;
    %wait E_0x556cace7dac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace7e040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace7dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace7ded0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace7dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace7dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace7dd40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace7db20_0, 0, 3;
    %load/vec4 v0x556cace7dfa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %jmp T_27.11;
T_27.0 ;
    %jmp T_27.11;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7e040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace7db20_0, 0, 3;
    %jmp T_27.11;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7e040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556cace7db20_0, 0, 3;
    %jmp T_27.11;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7e040_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556cace7db20_0, 0, 3;
    %jmp T_27.11;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7e040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7dc00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace7db20_0, 0, 3;
    %jmp T_27.11;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7e040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7dde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7dc00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace7db20_0, 0, 3;
    %jmp T_27.11;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7ded0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7dc00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace7db20_0, 0, 3;
    %jmp T_27.11;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7e040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7dc00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556cace7db20_0, 0, 3;
    %jmp T_27.11;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7dd40_0, 0, 1;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7dca0_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace7dca0_0, 0, 1;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x556cace7e640;
T_28 ;
    %wait E_0x556cace7e850;
    %load/vec4 v0x556cace80810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace7f790_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x556cace7f790_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556cace7f790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556cace7fd40, 0, 4;
    %load/vec4 v0x556cace7f790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556cace7f790_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x556cace7fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x556cace80900_0;
    %load/vec4 v0x556cace809e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556cace7fd40, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x556cace809e0_0, v0x556cace80900_0, $time, v0x556cace7fc80_0, v0x556cace7f9d0_0, v0x556cace7fba0_0 {0 0 0};
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x556cace7e1a0;
T_29 ;
    %wait E_0x556cace7e390;
    %load/vec4 v0x556cace7e520_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x556cace7e520_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556cace7e410_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x556cace7e520_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556cace7e410_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x556cace7cb10;
T_30 ;
    %wait E_0x556cace7cf60;
    %load/vec4 v0x556cace81cb0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x556cace81a40_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x556cace81a40_0, v0x556cace81d70_0, S<0,vec4,s10>, &PV<v0x556cace81a40_0, 22, 10> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x556cace7cb10;
T_31 ;
    %wait E_0x556cace73e30;
    %load/vec4 v0x556cace81ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x556cace81030_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x556cace81bf0_0, v0x556cace81a40_0, v0x556cace81cb0_0, v0x556cace81e30_0, v0x556cace81f90_0, v0x556cace81d70_0, S<0,vec4,s32>, v0x556cace81030_0, v0x556cace81350_0 {1 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x556cace7a6f0;
T_32 ;
    %wait E_0x556cace73e30;
    %load/vec4 v0x556cace7c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace7b2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace7b4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace7b560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace7af20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace7b400_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace7b6a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace7b740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace7b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace7b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace7b190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace7ad90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556cace7aca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace7ae80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace7b030_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x556cace7bf80_0;
    %assign/vec4 v0x556cace7b2f0_0, 0;
    %load/vec4 v0x556cace7c140_0;
    %assign/vec4 v0x556cace7b4c0_0, 0;
    %load/vec4 v0x556cace7c220_0;
    %assign/vec4 v0x556cace7b560_0, 0;
    %load/vec4 v0x556cace7bb80_0;
    %assign/vec4 v0x556cace7af20_0, 0;
    %load/vec4 v0x556cace7c060_0;
    %assign/vec4 v0x556cace7b400_0, 0;
    %load/vec4 v0x556cace7c3c0_0;
    %assign/vec4 v0x556cace7b6a0_0, 0;
    %load/vec4 v0x556cace7c4a0_0;
    %assign/vec4 v0x556cace7b740_0, 0;
    %load/vec4 v0x556cace7c300_0;
    %assign/vec4 v0x556cace7b600_0, 0;
    %load/vec4 v0x556cace7bd20_0;
    %assign/vec4 v0x556cace7b0f0_0, 0;
    %load/vec4 v0x556cace7bde0_0;
    %assign/vec4 v0x556cace7b190_0, 0;
    %load/vec4 v0x556cace7ba00_0;
    %assign/vec4 v0x556cace7ad90_0, 0;
    %load/vec4 v0x556cace7b830_0;
    %assign/vec4 v0x556cace7aca0_0, 0;
    %load/vec4 v0x556cace7bac0_0;
    %assign/vec4 v0x556cace7ae80_0, 0;
    %load/vec4 v0x556cace7bc60_0;
    %assign/vec4 v0x556cace7b030_0, 0;
    %load/vec4 v0x556cace7bea0_0;
    %assign/vec4 v0x556cace7b230_0, 0;
    %load/vec4 v0x556cace7bb80_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x556cace7bf80_0, v0x556cace7c060_0, v0x556cace7c3c0_0, v0x556cace7c4a0_0, S<0,vec4,s32>, v0x556cace7bb80_0, v0x556cace7bea0_0, v0x556cace7c300_0, v0x556cace7bd20_0 {1 0 0};
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x556cace73c30;
T_33 ;
    %wait E_0x556cace73f10;
    %load/vec4 v0x556cace74170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace74660_0, 0, 32;
    %jmp T_33.5;
T_33.0 ;
    %load/vec4 v0x556cace74090_0;
    %load/vec4 v0x556cace74230_0;
    %add;
    %store/vec4 v0x556cace74660_0, 0, 32;
    %jmp T_33.5;
T_33.1 ;
    %load/vec4 v0x556cace74090_0;
    %load/vec4 v0x556cace74230_0;
    %sub;
    %store/vec4 v0x556cace74660_0, 0, 32;
    %jmp T_33.5;
T_33.2 ;
    %load/vec4 v0x556cace74090_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556cace74660_0, 0, 32;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v0x556cace74090_0;
    %store/vec4 v0x556cace74660_0, 0, 32;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x556cace73910;
T_34 ;
    %wait E_0x556cace73bd0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x556cace75ff0_0, v0x556cace75e50_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x556cace764e0;
T_35 ;
    %wait E_0x556cace73e30;
    %load/vec4 v0x556cace770b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace77170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556cace77250_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace77590_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556cace77840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556cace774b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace77920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace773f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace77780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556cace77330_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x556cace769d0_0;
    %assign/vec4 v0x556cace77170_0, 0;
    %load/vec4 v0x556cace76a90_0;
    %assign/vec4 v0x556cace77250_0, 0;
    %load/vec4 v0x556cace76db0_0;
    %assign/vec4 v0x556cace77590_0, 0;
    %load/vec4 v0x556cace76f30_0;
    %assign/vec4 v0x556cace77840_0, 0;
    %load/vec4 v0x556cace76d10_0;
    %assign/vec4 v0x556cace774b0_0, 0;
    %load/vec4 v0x556cace77010_0;
    %assign/vec4 v0x556cace77920_0, 0;
    %load/vec4 v0x556cace76bd0_0;
    %assign/vec4 v0x556cace773f0_0, 0;
    %load/vec4 v0x556cace76e70_0;
    %assign/vec4 v0x556cace77780_0, 0;
    %load/vec4 v0x556cace76b30_0;
    %assign/vec4 v0x556cace77330_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x556cace769d0_0, v0x556cace76a90_0, v0x556cace76db0_0, v0x556cace76f30_0, v0x556cace76d10_0, v0x556cace76e70_0, v0x556cace76b30_0 {0 0 0};
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x556cace89600;
T_36 ;
    %wait E_0x556cace899e0;
    %load/vec4 v0x556cace8a230_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_36.2, 5;
    %load/vec4 v0x556cace8a230_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %ix/getv 4, v0x556cace8a230_0;
    %load/vec4a v0x556cace8a4c0, 4;
    %store/vec4 v0x556cace8ce80_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace8ce80_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x556cace89600;
T_37 ;
    %wait E_0x556cace89960;
    %load/vec4 v0x556cace8cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x556cace8a230_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_37.4, 5;
    %load/vec4 v0x556cace8a230_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x556cace8cf40_0;
    %ix/getv 3, v0x556cace8a230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556cace8a4c0, 0, 4;
T_37.2 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x556cace89600;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace8a420_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x556cace8a420_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556cace8a420_0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %load/vec4 v0x556cace8a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556cace8a420_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace8a4c0, 4, 0;
    %end;
    .thread T_38;
    .scope S_0x556cace891a0;
T_39 ;
    %wait E_0x556cace73e30;
    %load/vec4 v0x556cace8d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x556cace8d280_0, v0x556cace8d910_0 {0 0 0};
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x556cace40070;
T_40 ;
    %wait E_0x556cace92e80;
    %load/vec4 v0x556cace93950_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %ix/getv 4, v0x556cace93950_0;
    %load/vec4a v0x556cace93a90, 4;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x556cace939f0_0, 0, 32;
    %load/vec4 v0x556cace93950_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_40.2, 5;
    %vpi_call/w 25 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x556cace93950_0, v0x556cace93950_0, &A<v0x556cace93a90, v0x556cace93950_0 > {0 0 0};
T_40.2 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x556cace40070;
T_41 ;
    %fork t_1, S_0x556cace936d0;
    %jmp t_0;
    .scope S_0x556cace936d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cace938b0_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x556cace938b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_41.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556cace938b0_0;
    %store/vec4a v0x556cace93a90, 4, 0;
    %load/vec4 v0x556cace938b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556cace938b0_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace93a90, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556cace93a90, 4, 0;
    %end;
    .scope S_0x556cace40070;
t_0 %join;
    %end;
    .thread T_41;
    .scope S_0x556cace96280;
T_42 ;
    %wait E_0x556cace965f0;
    %load/vec4 v0x556cace967f0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace96650_0, 0, 1;
    %jmp T_42.3;
T_42.0 ;
    %load/vec4 v0x556cace968b0_0;
    %inv;
    %store/vec4 v0x556cace96650_0, 0, 1;
    %jmp T_42.3;
T_42.1 ;
    %load/vec4 v0x556cace96730_0;
    %store/vec4 v0x556cace96650_0, 0, 1;
    %jmp T_42.3;
T_42.3 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x556cace3fd80;
T_43 ;
    %vpi_call/w 26 21 "$display", "========== BRANCH CONTROL TESTBENCH ==========\012" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556cace96b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace96bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace96ab0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x556cace969f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %vpi_call/w 26 28 "$display", "Test 1 - BRZ (1001) with zero_flag=0: branch_taken=%b (Expected 1) %s", v0x556cace969f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace96bf0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x556cace969f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %vpi_call/w 26 34 "$display", "Test 2 - BRZ (1001) with zero_flag=1: branch_taken=%b (Expected 0) %s", v0x556cace969f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x556cace96b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace96bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace96ab0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x556cace969f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %vpi_call/w 26 42 "$display", "Test 3 - BRN (1010) with neg_flag=1: branch_taken=%b (Expected 1) %s", v0x556cace969f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace96ab0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x556cace969f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_43.7, 8;
T_43.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_43.7, 8;
 ; End of false expr.
    %blend;
T_43.7;
    %vpi_call/w 26 48 "$display", "Test 4 - BRN (1010) with neg_flag=0: branch_taken=%b (Expected 0) %s", v0x556cace969f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556cace96b50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cace96ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cace96bf0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x556cace969f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_43.9, 8;
T_43.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_43.9, 8;
 ; End of false expr.
    %blend;
T_43.9;
    %vpi_call/w 26 56 "$display", "Test 5 - NOP (0000): branch_taken=%b (Expected 0) %s", v0x556cace969f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556cace96b50_0, 0, 4;
    %delay 5000, 0;
    %load/vec4 v0x556cace969f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %vpi_call/w 26 62 "$display", "Test 6 - ADD (0100): branch_taken=%b (Expected 0) %s", v0x556cace969f0_0, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 26 65 "$display", "\012========== TEST COMPLETE ==========\012" {0 0 0};
    %vpi_call/w 26 66 "$finish" {0 0 0};
    %end;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_branchctl.v";
