
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Apr  2 21:06:55 2025
Hostname:           cobalt.clear.rice.edu
CPU Model:          Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
CPU Details:        Cores = 40 : Sockets = 2 : Cache Size = 25600 KB : Freq = 3.40 GHz
OS:                 Linux 4.18.0-553.33.1.el8_10.x86_64
RAM:                125 GB (Free   6 GB)
Swap:                19 GB (Free  19 GB)
Work Filesystem:    /storage-home/t/tl152 mounted to clearstor.clear.rice.edu:/clear-home/tl152
Tmp Filesystem:     /tmp mounted to /dev/mapper/vg0-tmp
Work Disk:          5038 GB (Free 1053 GB)
Tmp Disk:             5 GB (Free   5 GB)

CPU Load: 0%, Ram Free: 6 GB, Swap Free: 19 GB, Work Disk Free: 1053 GB, Tmp Disk Free: 5 GB
set hdlin_ff_always_sync_set_reset true
true
set hdlin_ff_always_async_set_reset true
true
set hdlin_infer_multibit default_all
default_all
set hdlin_check_no_latch true
true
set_host_options -max_cores 4
1
set_app_var report_default_significant_digits 6
6
set design_toplevel alu
alu
# output port '%s' is connected directly to output port '%s'
suppress_message LINT-31
# In design '%s', output port '%s' is connected directly to '%s'.
suppress_message LINT-52
# '%s' is not connected to any nets
suppress_message LINT-28
# output port '%s' is connected directly to output port '%s'
suppress_message LINT-29
# a pin on submodule '%s' is connected to logic 1 or logic 0
suppress_message LINT-32
# the same net is connected to more than one pin on submodule '%s'
suppress_message LINT-33
# '%s' is not connected to any nets
suppress_message LINT-28
# In design '%s', cell '%s' does not drive any nets.
suppress_message LINT-1
# There are %d potential problems in your design. Please run 'check_design' for more information.
suppress_message LINT-99
# In design '%s', net '%s' driven by pin '%s' has no loads.
suppress_message LINT-2
# The register '' is a constant and will be removed.
suppress_message OPT-1206
# The register '' will be removed.
suppress_message OPT-1207
# Can't read link_library file '%s'
suppress_message UID-3
# Design '%s' contains %d high-fanout nets.
suppress_message TIM-134
# The trip points for the library named %s differ from those in the library named %s.
suppress_message TIM-164
# Design has unannotated black box outputs.
suppress_message PWR-428
# Skipping clock gating on design %s, since there are no registers.
suppress_message PWR-806
# Ungrouping hierarchy %s before Pass 1.
suppress_message OPT-776
# Verilog 'assign' or 'tran' statements are written out.
suppress_message VO-4
# Verilog writer has added %d nets to module %s using %s as prefix.
suppress_message VO-11
# %s DEFAULT branch of CASE statement cannot be reached.
suppress_message ELAB-311
# Netlist for always_comb block is empty.
suppress_message ELAB-982
# Netlist for always_ff block is empty.
suppress_message ELAB-984
suppress_message PWR-80
define_design_lib WORK -path ./work
1
set alib_library_analysis_path [getenv STD_CELL_ALIB]
/storage-home/t/tl152/stdcell_lib/alib
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library $env(STD_CELL_LIB)
/storage-home/t/tl152/stdcell_lib/stdcells.db
set link_library "* $env(STD_CELL_LIB) $synthetic_library"
* /storage-home/t/tl152/stdcell_lib/stdcells.db dw_foundation.sldb
set design_clock_pin clk
clk
set design_reset_pin rst
rst
set modules [split [getenv HDL_SRCS] " "]
/storage-home/t/tl152/RISC-V-OoO-Project/mp_setup/synth/../hdl/alu.sv
foreach module $modules {
   analyze -library WORK -format sverilog "${module}"
}
Running PRESTO HDLC
Compiling source file /storage-home/t/tl152/RISC-V-OoO-Project/mp_setup/synth/../hdl/alu.sv
Presto compilation completed successfully.
Loading db file '/storage-home/t/tl152/stdcell_lib/stdcells.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb'
elaborate $design_toplevel
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/gtech.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 18 in file
	'/storage-home/t/tl152/RISC-V-OoO-Project/mp_setup/synth/../hdl/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    user/user     |
===============================================
Presto compilation completed successfully. (alu)
Elaborated 1 design.
Current design is now 'alu'.
1
current_design $design_toplevel
Current design is 'alu'.
{alu}
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Wed Apr  2 21:06:56 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
No issues found.
--------------------------------------------------------------------------------

1
set_wire_load_model -name "5K_hvratio_1_1"
1
set_wire_load_mode enclosed
1
set_load 0.1 [all_outputs]
1
set_max_fanout 1 [all_inputs]
1
set_fanout_load 8 [all_outputs]
1
link

  Linking design 'alu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  alu                         /storage-home/t/tl152/RISC-V-OoO-Project/mp_setup/synth/alu.db
  NangateOpenCellLibrary (library)
                              /storage-home/t/tl152/stdcell_lib/stdcells.db
  dw_foundation.sldb (library)
                              /clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb

1
compile_ultra -gate_clock -retime
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 0%, Ram Free: 6 GB, Swap Free: 19 GB, Work Disk Free: 1053 GB, Tmp Disk Free: 5 GB
Analyzing: "/storage-home/t/tl152/stdcell_lib/stdcells.db"
Library analysis succeeded.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -retime -gate_clock                                                 |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 138                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 21                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)


  Simplifying Design 'alu'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)

Loaded alib file '/storage-home/t/tl152/stdcell_lib/alib/alib-52/stdcells.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
CPU Load: 2%, Ram Free: 6 GB, Swap Free: 19 GB, Work Disk Free: 1053 GB, Tmp Disk Free: 5 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'alu'
 Implement Synthetic for 'alu'.
Information: Added key list 'DesignWare' to design 'alu'. (DDB-72)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
CPU Load: 2%, Ram Free: 6 GB, Swap Free: 19 GB, Work Disk Free: 1053 GB, Tmp Disk Free: 5 GB

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design alu. Delay-based auto_ungroup will not be performed. (OPT-780)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    1342.5      0.00       0.0     320.1                           41036.1680
    0:00:02    1342.5      0.00       0.0     320.1                           41036.1680

  Beginning Constant Register Removal
  -----------------------------------
    0:00:02    1455.6      0.00       0.0     320.1                           46992.8398
    0:00:02    1455.6      0.00       0.0     320.1                           46992.8398

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:02     936.6      0.00       0.0     313.5                           21278.3438
    0:00:02     936.6      0.00       0.0     313.5                           21278.3438
    0:00:02     936.6      0.00       0.0     313.5                           21278.3438
    0:00:02     936.6      0.00       0.0     313.5                           21278.3438
    0:00:03     936.3      0.00       0.0     313.5                           21271.6836
    0:00:03     936.1      0.00       0.0     313.5                           21268.6445

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     935.5      0.00       0.0     313.5                           21254.2910
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:03    1005.7      0.00       0.0       0.0                           23107.5566
    0:00:03    1005.7      0.00       0.0       0.0                           23107.5566


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1005.7      0.00       0.0       0.0                           23107.5566
    0:00:03    1005.7      0.00       0.0       0.0                           23107.5566
    0:00:03    1005.7      0.00       0.0       0.0                           23107.5566
    0:00:03    1005.7      0.00       0.0       0.0                           23107.5566
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03    1005.7      0.00       0.0       0.0                           23056.4355
    0:00:03     984.5      0.00       0.0       0.0                           22482.3086
    0:00:03     984.5      0.00       0.0       0.0                           22482.3086
    0:00:03     984.5      0.00       0.0       0.0                           22482.3086
    0:00:03     984.5      0.00       0.0       0.0                           22482.3086
    0:00:03     984.5      0.00       0.0       0.0                           22482.3086
    0:00:03     984.5      0.00       0.0       0.0                           22482.3086
CPU Load: 2%, Ram Free: 6 GB, Swap Free: 19 GB, Work Disk Free: 1053 GB, Tmp Disk Free: 5 GB
Loading db file '/storage-home/t/tl152/stdcell_lib/stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 2%, Ram Free: 6 GB, Swap Free: 19 GB, Work Disk Free: 1053 GB, Tmp Disk Free: 5 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# compile
current_design $design_toplevel
Current design is 'alu'.
{alu}
report_area -hier > reports/area.rpt
report_timing -delay max > reports/timing.rpt
check_design > reports/check.rpt
write_file -format ddc -hierarchy -output outputs/synth.ddc
Writing ddc file 'outputs/synth.ddc'.
1
write_file -format verilog -hierarchy -output [format "outputs/%s.gate.v" $design_toplevel]
Writing verilog file '/storage-home/t/tl152/RISC-V-OoO-Project/mp_setup/synth/outputs/alu.gate.v'.
1
exit

Memory usage for this session 150 Mbytes.
Memory usage for this session including child processes 405 Mbytes.
CPU usage for this session 60 seconds ( 0.02 hours ).
Elapsed time for this session 62 seconds ( 0.02 hours ).

Thank you...
