// vsim — Verilog simulator (STARTER STUB).
//
// Usage: vsim <design.v>
//
// Compile and execute the given self-contained Verilog design, writing the output produced by the design
// (e.g. by its $display/$write/$monitor calls) to stdout. Diagnostics may go to stderr. Exit 0 on a completed simulation.
//
// This stub only validates the invocation and reads the input; it performs no simulation yet.
// Implement the simulator here (you may add more .swift files under Sources/vsim/).

import Foundation

let args = CommandLine.arguments
if args.count < 2 {
    FileHandle.standardError.write(Data("usage: vsim <design.v>\n".utf8))
    exit(2)
}

guard let _source = try? String(contentsOfFile: args[1], encoding: .utf8) else {
    FileHandle.standardError.write(Data("error: cannot read '\(args[1])'\n".utf8))
    exit(1)
}

// TODO: lex, parse, elaborate and simulate `_source`, printing the design's output to stdout.

exit(0)
