DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_ethp"
duLibraryName "Ethernet"
duName "ethernetPack"
elements [
(GiElement
name "macAddressBitNb"
type "positive"
value "macAddressBitNb"
)
(GiElement
name "etherTypeBitNb"
type "positive"
value "etherTypeBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
mwi 0
uid 10480,0
)
(Instance
name "U_ipp"
duLibraryName "Ethernet"
duName "ipPack"
elements [
(GiElement
name "ipAddressBitNb"
type "positive"
value "ipAddressBitNb"
)
(GiElement
name "protocolBitNb"
type "positive"
value "ipProtocolBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
mwi 0
uid 11335,0
)
(Instance
name "U_5"
duLibraryName "Memory"
duName "FIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "depth"
type "positive"
value "txFifoDepth"
)
]
mwi 0
uid 12189,0
)
(Instance
name "U_6"
duLibraryName "Memory"
duName "FIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "depth"
type "positive"
value "rxFifoDepth"
)
]
mwi 0
uid 12403,0
)
(Instance
name "U_fifot"
duLibraryName "Ethernet"
duName "udpTransmit"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
mwi 0
uid 12643,0
)
(Instance
name "U_fifor"
duLibraryName "Ethernet"
duName "udpReceive"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
mwi 0
uid 14318,0
)
(Instance
name "U_ethu"
duLibraryName "Ethernet"
duName "ethernetUnpack"
elements [
(GiElement
name "macAddressBitNb"
type "positive"
value "macAddressBitNb"
)
(GiElement
name "etherTypeBitNb"
type "positive"
value "etherTypeBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
mwi 0
uid 19778,0
)
(Instance
name "U_arpr"
duLibraryName "Ethernet"
duName "arpResponse"
elements [
(GiElement
name "macAddressBitNb"
type "positive"
value "macAddressBitNb"
)
(GiElement
name "ipAddressBitNb"
type "positive"
value "32"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
mwi 0
uid 20509,0
)
(Instance
name "U_ipu"
duLibraryName "Ethernet"
duName "ipUnpack"
elements [
(GiElement
name "ipAddressBitNb"
type "positive"
value "ipAddressBitNb"
)
(GiElement
name "protocolBitNb"
type "positive"
value "ipProtocolBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "checksumBitNb"
type "positive"
value "checksumBitNb"
)
]
mwi 0
uid 21109,0
)
(Instance
name "U_udpp"
duLibraryName "Ethernet"
duName "udpPack"
elements [
(GiElement
name "portBitNb"
type "positive"
value "udpPortBitNb"
)
(GiElement
name "ipAddressBitNb"
type "positive"
value "ipAddressBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
mwi 0
uid 22262,0
)
(Instance
name "U_udpu"
duLibraryName "Ethernet"
duName "udpUnpack"
elements [
(GiElement
name "portBitNb"
type "positive"
value "udpPortBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "checksumBitNb"
type "positive"
value "checksumBitNb"
)
]
mwi 0
uid 22577,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb6"
number "6"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udp@fifo\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udp@fifo\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udp@fifo"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udpFifo"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "udpFifo"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:30"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HEI_LIBS_DIR/Ethernet/concat"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/designcheck"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet/work"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/work"
)
(vvPair
variable "library_downstream_SpectrumDataPrep"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/ls"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/interface_Ethernet_lib/ise"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "udpFifo"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udp@fifo\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\udpFifo\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:36:30"
)
(vvPair
variable "unit"
value "udpFifo"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 292,0
optionalChildren [
*1 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "60000,45625,61500,46375"
)
(Line
uid 68,0
sl 0
ro 270
xt "61500,46000,62000,46000"
pts [
"61500,46000"
"62000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "54900,45300,59000,46700"
st "reset"
ju 2
blo "59000,46500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 77,0
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,15800,12500,17000"
st "reset                   : std_ulogic"
)
)
*3 (Net
uid 189,0
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 27
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,39800,29000,41000"
st "tx_data                 : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)"
)
)
*4 (Grouping
uid 249,0
optionalChildren [
*5 (CommentText
uid 251,0
shape (Rectangle
uid 252,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "248000,98000,265000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 253,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "248200,98500,248200,98500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 254,0
shape (Rectangle
uid 255,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "265000,94000,269000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 256,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "265200,94500,265200,94500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 257,0
shape (Rectangle
uid 258,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "248000,96000,265000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 259,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "248200,96500,248200,96500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 260,0
shape (Rectangle
uid 261,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "244000,96000,248000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 262,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "244200,96500,244200,96500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 263,0
shape (Rectangle
uid 264,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "265000,95000,285000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 265,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "265200,95200,279300,96400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 266,0
shape (Rectangle
uid 267,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "269000,94000,285000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 268,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "269200,94500,269200,94500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 269,0
shape (Rectangle
uid 270,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "244000,94000,265000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 271,0
va (VaSet
fg "32768,0,0"
)
xt "249350,94400,259650,95600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 272,0
shape (Rectangle
uid 273,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "244000,97000,248000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 274,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "244200,97500,244200,97500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 275,0
shape (Rectangle
uid 276,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "244000,98000,248000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 277,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "244200,98500,244200,98500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 278,0
shape (Rectangle
uid 279,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "248000,97000,265000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 280,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "248200,97500,248200,97500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 250,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "244000,94000,285000,99000"
)
oxt "14000,66000,55000,71000"
)
*15 (PortIoIn
uid 407,0
shape (CompositeShape
uid 408,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 409,0
sl 0
ro 270
xt "60000,43625,61500,44375"
)
(Line
uid 410,0
sl 0
ro 270
xt "61500,44000,62000,44000"
pts [
"61500,44000"
"62000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 411,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 412,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "55200,43300,59000,44700"
st "clock"
ju 2
blo "59000,44500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 419,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 18,0
)
declText (MLText
uid 420,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,8600,12500,9800"
st "clock                   : std_ulogic"
)
)
*17 (Net
uid 6283,0
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 21
suid 53,0
)
declText (MLText
uid 6284,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,32600,26000,33800"
st "rx_baseAddress          : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*18 (Net
uid 6297,0
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 20
suid 54,0
)
declText (MLText
uid 6298,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,31400,26500,32600"
st "rx_address              : unsigned(ramAddressBitNb -1 DOWNTO 0)"
)
)
*19 (Net
uid 6311,0
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 9
suid 55,0
)
declText (MLText
uid 6312,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,18200,29000,19400"
st "rx_data                 : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)"
)
)
*20 (Net
uid 6325,0
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 10
suid 56,0
)
declText (MLText
uid 6326,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,19400,12500,20600"
st "rx_startOfFrame         : std_ulogic"
)
)
*21 (Net
uid 6668,0
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 26
suid 62,0
)
declText (MLText
uid 6669,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,38600,26000,39800"
st "tx_address              : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*22 (Net
uid 6682,0
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 13
suid 63,0
)
declText (MLText
uid 6683,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,23000,26000,24200"
st "tx_baseAddress          : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*23 (Net
uid 6696,0
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 14
suid 64,0
)
declText (MLText
uid 6697,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,24200,12500,25400"
st "tx_endOfFrame           : std_ulogic"
)
)
*24 (Net
uid 6710,0
decl (Decl
n "tx_write"
t "std_ulogic"
o 28
suid 65,0
)
declText (MLText
uid 6711,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,41000,12500,42200"
st "tx_write                : std_ulogic"
)
)
*25 (PortIoOut
uid 7288,0
shape (CompositeShape
uid 7289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7290,0
sl 0
ro 270
xt "263500,23625,265000,24375"
)
(Line
uid 7291,0
sl 0
ro 270
xt "263000,24000,263500,24000"
pts [
"263000,24000"
"263500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7292,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7293,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "266000,23500,271000,24900"
st "rxData"
blo "266000,24700"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 7300,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 18
suid 66,0
)
declText (MLText
uid 7301,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,29000,29500,30200"
st "rxData                  : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*27 (PortIoOut
uid 7302,0
shape (CompositeShape
uid 7303,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7304,0
sl 0
ro 270
xt "263500,25625,265000,26375"
)
(Line
uid 7305,0
sl 0
ro 270
xt "263000,26000,263500,26000"
pts [
"263000,26000"
"263500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7306,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7307,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "266000,25500,271900,26900"
st "rxEmpty"
blo "266000,26700"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 7314,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 19
suid 67,0
)
declText (MLText
uid 7315,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,30200,12500,31400"
st "rxEmpty                 : std_ulogic"
)
)
*29 (PortIoIn
uid 7316,0
shape (CompositeShape
uid 7317,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7318,0
sl 0
ro 90
xt "263500,65625,265000,66375"
)
(Line
uid 7319,0
sl 0
ro 90
xt "263000,66000,263500,66000"
pts [
"263500,66000"
"263000,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7320,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7321,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "266000,65300,269800,66700"
st "txWr"
blo "266000,66500"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 7328,0
decl (Decl
n "txWr"
t "std_ulogic"
o 12
suid 68,0
)
declText (MLText
uid 7329,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,21800,12500,23000"
st "txWr                    : std_ulogic"
)
)
*31 (PortIoOut
uid 7330,0
shape (CompositeShape
uid 7331,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7332,0
sl 0
ro 270
xt "263500,63625,265000,64375"
)
(Line
uid 7333,0
sl 0
ro 270
xt "263000,64000,263500,64000"
pts [
"263000,64000"
"263500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7334,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7335,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "266000,63500,270100,64900"
st "txFull"
blo "266000,64700"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 7342,0
decl (Decl
n "txFull"
t "std_ulogic"
o 25
suid 69,0
)
declText (MLText
uid 7343,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,37400,12500,38600"
st "txFull                  : std_ulogic"
)
)
*33 (PortIoIn
uid 7344,0
shape (CompositeShape
uid 7345,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7346,0
sl 0
ro 90
xt "263500,27625,265000,28375"
)
(Line
uid 7347,0
sl 0
ro 90
xt "263000,28000,263500,28000"
pts [
"263500,28000"
"263000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7348,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7349,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "266000,27300,269600,28700"
st "rxRd"
blo "266000,28500"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 7356,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 8
suid 70,0
)
declText (MLText
uid 7357,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,17000,12500,18200"
st "rxRd                    : std_ulogic"
)
)
*35 (PortIoIn
uid 7358,0
shape (CompositeShape
uid 7359,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7360,0
sl 0
ro 90
xt "263500,61625,265000,62375"
)
(Line
uid 7361,0
sl 0
ro 90
xt "263000,62000,263500,62000"
pts [
"263500,62000"
"263000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7362,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7363,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "266000,61300,271000,62700"
st "txData"
blo "266000,62500"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 7370,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 11
suid 71,0
)
declText (MLText
uid 7371,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,20600,29500,21800"
st "txData                  : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*37 (PortIoIn
uid 7435,0
shape (CompositeShape
uid 7436,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7437,0
sl 0
ro 270
xt "52000,29625,53500,30375"
)
(Line
uid 7438,0
sl 0
ro 270
xt "53500,30000,54000,30000"
pts [
"53500,30000"
"54000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7439,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7440,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "39100,29300,51000,30700"
st "rx_startOfFrame"
ju 2
blo "51000,30500"
tm "WireNameMgr"
)
)
)
*38 (PortIoOut
uid 7441,0
shape (CompositeShape
uid 7442,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7443,0
sl 0
ro 90
xt "52000,67625,53500,68375"
)
(Line
uid 7444,0
sl 0
ro 90
xt "53500,68000,54000,68000"
pts [
"54000,68000"
"53500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7445,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7446,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "45000,67300,51000,68700"
st "tx_write"
ju 2
blo "51000,68500"
tm "WireNameMgr"
)
)
)
*39 (PortIoIn
uid 7447,0
shape (CompositeShape
uid 7448,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7449,0
sl 0
ro 270
xt "52000,69625,53500,70375"
)
(Line
uid 7450,0
sl 0
ro 270
xt "53500,70000,54000,70000"
pts [
"53500,70000"
"54000,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7451,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7452,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "39700,69300,51000,70700"
st "tx_endOfFrame"
ju 2
blo "51000,70500"
tm "WireNameMgr"
)
)
)
*40 (PortIoIn
uid 7453,0
shape (CompositeShape
uid 7454,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7455,0
sl 0
ro 270
xt "52000,61625,53500,62375"
)
(Line
uid 7456,0
sl 0
ro 270
xt "53500,62000,54000,62000"
pts [
"53500,62000"
"54000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7457,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7458,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "39200,61300,51000,62700"
st "tx_baseAddress"
ju 2
blo "51000,62500"
tm "WireNameMgr"
)
)
)
*41 (PortIoIn
uid 7459,0
shape (CompositeShape
uid 7460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7461,0
sl 0
ro 270
xt "52000,27625,53500,28375"
)
(Line
uid 7462,0
sl 0
ro 270
xt "53500,28000,54000,28000"
pts [
"53500,28000"
"54000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7464,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "45300,27300,51000,28700"
st "rx_data"
ju 2
blo "51000,28500"
tm "WireNameMgr"
)
)
)
*42 (PortIoOut
uid 7465,0
shape (CompositeShape
uid 7466,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7467,0
sl 0
ro 90
xt "52000,25625,53500,26375"
)
(Line
uid 7468,0
sl 0
ro 90
xt "53500,26000,54000,26000"
pts [
"54000,26000"
"53500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7469,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7470,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "42300,25300,51000,26700"
st "rx_address"
ju 2
blo "51000,26500"
tm "WireNameMgr"
)
)
)
*43 (PortIoOut
uid 7471,0
shape (CompositeShape
uid 7472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7473,0
sl 0
ro 90
xt "52000,65625,53500,66375"
)
(Line
uid 7474,0
sl 0
ro 90
xt "53500,66000,54000,66000"
pts [
"54000,66000"
"53500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7475,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7476,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "45300,65300,51000,66700"
st "tx_data"
ju 2
blo "51000,66500"
tm "WireNameMgr"
)
)
)
*44 (PortIoOut
uid 7477,0
shape (CompositeShape
uid 7478,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7479,0
sl 0
ro 90
xt "52000,63625,53500,64375"
)
(Line
uid 7480,0
sl 0
ro 90
xt "53500,64000,54000,64000"
pts [
"54000,64000"
"53500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7481,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7482,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "42300,63300,51000,64700"
st "tx_address"
ju 2
blo "51000,64500"
tm "WireNameMgr"
)
)
)
*45 (PortIoOut
uid 7483,0
shape (CompositeShape
uid 7484,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7485,0
sl 0
ro 90
xt "52000,23625,53500,24375"
)
(Line
uid 7486,0
sl 0
ro 90
xt "53500,24000,54000,24000"
pts [
"54000,24000"
"53500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7487,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7488,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "39200,23300,51000,24700"
st "rx_baseAddress"
ju 2
blo "51000,24500"
tm "WireNameMgr"
)
)
)
*46 (PortIoIn
uid 7814,0
shape (CompositeShape
uid 7815,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7816,0
sl 0
ro 90
xt "134500,41625,136000,42375"
)
(Line
uid 7817,0
sl 0
ro 90
xt "134000,42000,134500,42000"
pts [
"134500,42000"
"134000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7818,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7819,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "137000,41300,144000,42700"
st "ipAddress"
blo "137000,42500"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 7826,0
decl (Decl
n "ipAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 5
suid 72,0
)
declText (MLText
uid 7827,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,13400,30000,14600"
st "ipAddress               : std_ulogic_vector(ipAddressBitNb-1 DOWNTO 0)"
)
)
*48 (PortIoIn
uid 7828,0
shape (CompositeShape
uid 7829,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7830,0
sl 0
ro 90
xt "94500,37625,96000,38375"
)
(Line
uid 7831,0
sl 0
ro 90
xt "94000,38000,94500,38000"
pts [
"94500,38000"
"94000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7832,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7833,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "97000,37300,106200,38700"
st "macAddress"
blo "97000,38500"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 7840,0
decl (Decl
n "macAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 6
suid 73,0
)
declText (MLText
uid 7841,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,14600,30500,15800"
st "macAddress              : std_ulogic_vector(macAddressBitNb-1 DOWNTO 0)"
)
)
*50 (Net
uid 8162,0
decl (Decl
n "sourceMacAddr"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 23
suid 75,0
)
declText (MLText
uid 8163,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,35000,30500,36200"
st "sourceMacAddr           : std_ulogic_vector(macAddressBitNb-1 DOWNTO 0)"
)
)
*51 (Net
uid 8170,0
decl (Decl
n "etherType"
t "std_ulogic_vector"
b "(etherTypeBitNb-1 DOWNTO 0)"
o 59
suid 76,0
)
declText (MLText
uid 8171,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,85000,33500,86200"
st "SIGNAL etherType               : std_ulogic_vector(etherTypeBitNb-1 DOWNTO 0)"
)
)
*52 (HdlText
uid 8575,0
optionalChildren [
*53 (EmbeddedText
uid 8584,0
commentText (CommentText
uid 8585,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8586,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,91000,106000,97000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8587,0
va (VaSet
font "Courier New,9,0"
)
xt "90200,91200,106200,97200"
st "
etherTypeOut <= X\"0800\" when arpSelected = '0'
  else X\"0806\";

ethWriteAddress <= ethWriteAddressIpv4 when arpSelected = '0'
  else ethWriteAddressArp;

ethWriteData <= ethWriteDataIpv4 when arpSelected = '0'
  else ethWriteDataArp;

ethSendFrame <= ethSendFrameIpv4 when arpSelected = '0'
  else ethSendFrameArp;

ethWrite <= ethWriteIpv4 when arpSelected = '0'
  else ethWriteArp;

ethReadyIpv4 <= ethReady  when arpSelected = '0'
  else '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 8576,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,90000,106000,98000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8577,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 8578,0
va (VaSet
font "Times New Roman,8,1"
)
xt "90200,97900,91800,99000"
st "eb1"
blo "90200,98800"
tm "HdlTextNameMgr"
)
*55 (Text
uid 8579,0
va (VaSet
font "Times New Roman,8,1"
)
xt "90200,99000,91000,100100"
st "1"
blo "90200,99900"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 8580,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8581,0
text (MLText
uid 8582,0
va (VaSet
font "Courier New,8,0"
)
xt "68000,31000,68000,31000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8583,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,96250,91750,97750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*56 (Net
uid 8826,0
decl (Decl
n "ethDone"
t "std_ulogic"
o 37
suid 87,0
)
declText (MLText
uid 8827,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,58600,16500,59800"
st "SIGNAL ethDone                 : std_ulogic"
)
)
*57 (Net
uid 8860,0
decl (Decl
n "ethReadAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 41
suid 90,0
)
declText (MLText
uid 8861,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,63400,29500,64600"
st "SIGNAL ethReadAddress          : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*58 (Net
uid 8862,0
decl (Decl
n "ethReadData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 44
suid 91,0
)
declText (MLText
uid 8863,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,67000,33000,68200"
st "SIGNAL ethReadData             : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*59 (Net
uid 8864,0
decl (Decl
n "ipReadAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 71
suid 92,0
)
declText (MLText
uid 8865,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,99400,29500,100600"
st "SIGNAL ipReadAddress           : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*60 (Net
uid 9005,0
decl (Decl
n "ipData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 67
suid 93,0
)
declText (MLText
uid 9006,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,94600,33000,95800"
st "SIGNAL ipData                  : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*61 (Net
uid 9013,0
decl (Decl
n "sourceIPAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 22
suid 94,0
)
declText (MLText
uid 9014,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,33800,30000,35000"
st "sourceIPAddr            : std_ulogic_vector(ipAddressBitNb-1 DOWNTO 0)"
)
)
*62 (Net
uid 9037,0
decl (Decl
n "ethPayloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 40
suid 97,0
)
declText (MLText
uid 9038,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,62200,29500,63400"
st "SIGNAL ethPayloadLength        : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*63 (Net
uid 9039,0
decl (Decl
n "ipPayloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 70
suid 98,0
)
declText (MLText
uid 9040,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,98200,29500,99400"
st "SIGNAL ipPayloadLength         : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*64 (Net
uid 9763,0
decl (Decl
n "destMacAddr"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 3
suid 101,0
)
declText (MLText
uid 9764,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,11000,30500,12200"
st "destMacAddr             : std_ulogic_vector(macAddressBitNb-1 DOWNTO 0)"
)
)
*65 (Net
uid 10089,0
decl (Decl
n "ethReady"
t "std_ulogic"
o 45
suid 105,0
)
declText (MLText
uid 10090,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,68200,16500,69400"
st "SIGNAL ethReady                : std_ulogic"
)
)
*66 (Net
uid 10095,0
decl (Decl
n "ethWrite"
t "std_ulogic"
o 50
suid 106,0
)
declText (MLText
uid 10096,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,74200,16500,75400"
st "SIGNAL ethWrite                : std_ulogic"
)
)
*67 (Net
uid 10103,0
decl (Decl
n "newEthInFrame"
t "std_ulogic"
o 78
suid 108,0
)
declText (MLText
uid 10104,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,107800,16500,109000"
st "SIGNAL newEthInFrame           : std_ulogic"
)
)
*68 (Net
uid 10121,0
decl (Decl
n "destIpAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 2
suid 111,0
)
declText (MLText
uid 10122,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,9800,30000,11000"
st "destIpAddr              : std_ulogic_vector(ipAddressBitNb-1 DOWNTO 0)"
)
)
*69 (Net
uid 10153,0
decl (Decl
n "ipWrite"
t "std_ulogic"
o 73
suid 115,0
)
declText (MLText
uid 10154,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,101800,16500,103000"
st "SIGNAL ipWrite                 : std_ulogic"
)
)
*70 (SaComponent
uid 10480,0
optionalChildren [
*71 (CptPort
uid 10420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,77625,70000,78375"
)
tg (CPTG
uid 10422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10423,0
va (VaSet
)
xt "71000,77400,73100,78400"
st "clock"
blo "71000,78200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*72 (CptPort
uid 10424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,79625,70000,80375"
)
tg (CPTG
uid 10426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10427,0
va (VaSet
)
xt "71000,79400,73100,80400"
st "reset"
blo "71000,80200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 12,0
)
)
)
*73 (CptPort
uid 10428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,61625,70000,62375"
)
tg (CPTG
uid 10430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10431,0
va (VaSet
)
xt "71000,61400,77100,62400"
st "tx_baseAddress"
blo "71000,62200"
)
)
thePort (LogicalPort
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 7
suid 13,0
)
)
)
*74 (CptPort
uid 10432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10433,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,63625,70000,64375"
)
tg (CPTG
uid 10434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10435,0
va (VaSet
)
xt "71000,63400,75400,64400"
st "tx_address"
blo "71000,64200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 12
suid 14,0
)
)
)
*75 (CptPort
uid 10436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10437,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,65625,70000,66375"
)
tg (CPTG
uid 10438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10439,0
va (VaSet
)
xt "71000,65400,73700,66400"
st "tx_data"
blo "71000,66200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 13
suid 15,0
)
)
)
*76 (CptPort
uid 10440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,69625,70000,70375"
)
tg (CPTG
uid 10442,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10443,0
va (VaSet
)
xt "71000,69400,76900,70400"
st "tx_endOfFrame"
blo "71000,70200"
)
)
thePort (LogicalPort
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 8
suid 2016,0
)
)
)
*77 (CptPort
uid 10444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10445,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,65625,86750,66375"
)
tg (CPTG
uid 10446,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10447,0
va (VaSet
)
xt "78800,65400,85000,66600"
st "sendFrame"
ju 2
blo "85000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "sendFrame"
t "std_ulogic"
o 10
suid 2031,0
)
)
)
*78 (CptPort
uid 10448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10449,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,63625,86750,64375"
)
tg (CPTG
uid 10450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10451,0
va (VaSet
)
xt "80300,63400,85000,64600"
st "ethData"
ju 2
blo "85000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "ethData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 5
suid 2033,0
)
)
)
*79 (CptPort
uid 10452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10453,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,73625,86750,74375"
)
tg (CPTG
uid 10454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10455,0
va (VaSet
)
xt "75700,73400,85000,74600"
st "sourceMacAddr"
ju 2
blo "85000,74400"
)
)
thePort (LogicalPort
decl (Decl
n "sourceMacAddr"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 11
suid 2035,0
)
)
)
*80 (CptPort
uid 10456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10457,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,75625,86750,76375"
)
tg (CPTG
uid 10458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10459,0
va (VaSet
)
xt "76900,75400,85000,76600"
st "destMacAddr"
ju 2
blo "85000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "destMacAddr"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 2
suid 2037,0
)
)
)
*81 (CptPort
uid 10460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10461,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,77625,86750,78375"
)
tg (CPTG
uid 10462,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10463,0
va (VaSet
)
xt "79200,77400,85000,78600"
st "etherType"
ju 2
blo "85000,78400"
)
)
thePort (LogicalPort
decl (Decl
n "etherType"
t "std_ulogic_vector"
b "(etherTypeBitNb-1 DOWNTO 0)"
o 9
suid 2038,0
)
)
)
*82 (CptPort
uid 10464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10465,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,61625,86750,62375"
)
tg (CPTG
uid 10466,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10467,0
va (VaSet
)
xt "77800,61400,85000,62600"
st "ethAddress"
ju 2
blo "85000,62400"
)
)
thePort (LogicalPort
decl (Decl
n "ethAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 4
suid 2039,0
)
)
)
*83 (CptPort
uid 10468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,67625,86750,68375"
)
tg (CPTG
uid 10470,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10471,0
va (VaSet
)
xt "81500,67400,85000,68600"
st "ready"
ju 2
blo "85000,68400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ready"
t "std_ulogic"
o 3
suid 2041,0
)
)
)
*84 (CptPort
uid 10472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10473,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,67625,70000,68375"
)
tg (CPTG
uid 10474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10475,0
va (VaSet
)
xt "71000,67400,73900,68400"
st "tx_write"
blo "71000,68200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_write"
t "std_ulogic"
o 14
suid 2042,0
)
)
)
*85 (CptPort
uid 10476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10477,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,69625,86750,70375"
)
tg (CPTG
uid 10478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10479,0
va (VaSet
)
xt "80100,69400,85000,70600"
st "ethWrite"
ju 2
blo "85000,70400"
)
)
thePort (LogicalPort
decl (Decl
n "ethWrite"
t "std_ulogic"
o 15
suid 2043,0
)
)
)
]
shape (Rectangle
uid 10481,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,58000,86000,82000"
)
oxt "46000,6000,62000,30000"
ttg (MlTextGroup
uid 10482,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 10483,0
va (VaSet
font "Arial,8,1"
)
xt "70200,82000,73800,83000"
st "Ethernet"
blo "70200,82800"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 10484,0
va (VaSet
font "Arial,8,1"
)
xt "70200,83000,75800,84000"
st "ethernetPack"
blo "70200,83800"
tm "CptNameMgr"
)
*88 (Text
uid 10485,0
va (VaSet
font "Arial,8,1"
)
xt "70200,84000,73300,85000"
st "U_ethp"
blo "70200,84800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10486,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10487,0
text (MLText
uid 10488,0
va (VaSet
font "Courier New,8,0"
)
xt "70000,85200,97500,89200"
st "macAddressBitNb = macAddressBitNb    ( positive )  
etherTypeBitNb  = etherTypeBitNb     ( positive )  
ramAddressBitNb = ramAddressBitNb    ( positive )  
ramDataBitNb    = ramDataBitNb       ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "macAddressBitNb"
type "positive"
value "macAddressBitNb"
)
(GiElement
name "etherTypeBitNb"
type "positive"
value "etherTypeBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 10489,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "70250,80250,71750,81750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*89 (Net
uid 10568,0
decl (Decl
n "sendIpFrame"
t "std_ulogic"
o 82
suid 118,0
)
declText (MLText
uid 10569,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,112600,16500,113800"
st "SIGNAL sendIpFrame             : std_ulogic"
)
)
*90 (Net
uid 10887,0
decl (Decl
n "ipWriteAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 74
suid 119,0
)
declText (MLText
uid 10888,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,103000,29500,104200"
st "SIGNAL ipWriteAddress          : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*91 (Net
uid 10889,0
decl (Decl
n "ipWriteData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 75
suid 120,0
)
declText (MLText
uid 10890,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,104200,33000,105400"
st "SIGNAL ipWriteData             : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*92 (Net
uid 10891,0
decl (Decl
n "ipReady"
t "std_ulogic"
o 72
suid 121,0
)
declText (MLText
uid 10892,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,100600,16500,101800"
st "SIGNAL ipReady                 : std_ulogic"
)
)
*93 (Net
uid 10897,0
decl (Decl
n "writeProtocol"
t "std_ulogic_vector"
b "(ipProtocolBitNb-1 DOWNTO 0)"
o 94
suid 122,0
)
declText (MLText
uid 10898,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,127000,34000,128200"
st "SIGNAL writeProtocol           : std_ulogic_vector(ipProtocolBitNb-1 DOWNTO 0)"
)
)
*94 (Net
uid 10899,0
decl (Decl
n "readProtocol"
t "std_ulogic_vector"
b "(ipProtocolBitNb-1 DOWNTO 0)"
o 81
suid 123,0
)
declText (MLText
uid 10900,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,111400,34000,112600"
st "SIGNAL readProtocol            : std_ulogic_vector(ipProtocolBitNb-1 DOWNTO 0)"
)
)
*95 (Net
uid 10925,0
decl (Decl
n "destUdpPort"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 4
suid 127,0
)
declText (MLText
uid 10926,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,12200,29000,13400"
st "destUdpPort             : std_ulogic_vector(udpPortBitNb-1 DOWNTO 0)"
)
)
*96 (Net
uid 10933,0
decl (Decl
n "sendUdpFrame"
t "std_ulogic"
o 83
suid 128,0
)
declText (MLText
uid 10934,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,113800,16500,115000"
st "SIGNAL sendUdpFrame            : std_ulogic"
)
)
*97 (Net
uid 10941,0
decl (Decl
n "udpReady"
t "std_ulogic"
o 90
suid 129,0
)
declText (MLText
uid 10942,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,122200,16500,123400"
st "SIGNAL udpReady                : std_ulogic"
)
)
*98 (Net
uid 10949,0
decl (Decl
n "udpWrite"
t "std_ulogic"
o 91
suid 130,0
)
declText (MLText
uid 10950,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,123400,16500,124600"
st "SIGNAL udpWrite                : std_ulogic"
)
)
*99 (HdlText
uid 10981,0
optionalChildren [
*100 (EmbeddedText
uid 10990,0
commentText (CommentText
uid 10991,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 10992,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "130000,91000,146000,97000"
)
oxt "0,0,18000,5000"
text (MLText
uid 10993,0
va (VaSet
font "Courier New,9,0"
)
xt "130200,91200,143200,94800"
st "
writeProtocol <= X\"11\";



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 10982,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "130000,90000,146000,98000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10983,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 10984,0
va (VaSet
font "Times New Roman,8,1"
)
xt "130200,97900,131800,99000"
st "eb2"
blo "130200,98800"
tm "HdlTextNameMgr"
)
*102 (Text
uid 10985,0
va (VaSet
font "Times New Roman,8,1"
)
xt "130200,99000,131000,100100"
st "2"
blo "130200,99900"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 10986,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10987,0
text (MLText
uid 10988,0
va (VaSet
font "Courier New,8,0"
)
xt "108000,31000,108000,31000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10989,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "130250,96250,131750,97750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*103 (Net
uid 11258,0
decl (Decl
n "udpWriteAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 92
suid 131,0
)
declText (MLText
uid 11259,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,124600,29500,125800"
st "SIGNAL udpWriteAddress         : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*104 (Net
uid 11260,0
decl (Decl
n "udpWriteData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 93
suid 132,0
)
declText (MLText
uid 11261,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,125800,33000,127000"
st "SIGNAL udpWriteData            : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*105 (SaComponent
uid 11335,0
optionalChildren [
*106 (CptPort
uid 11275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,77625,110000,78375"
)
tg (CPTG
uid 11277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11278,0
va (VaSet
)
xt "111000,77400,114400,78600"
st "clock"
blo "111000,78400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*107 (CptPort
uid 11279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,79625,110000,80375"
)
tg (CPTG
uid 11281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11282,0
va (VaSet
)
xt "111000,79400,114500,80600"
st "reset"
blo "111000,80400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 12,0
)
)
)
*108 (CptPort
uid 11283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11284,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,65625,126750,66375"
)
tg (CPTG
uid 11285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11286,0
va (VaSet
)
xt "117000,65400,125000,66600"
st "sendIpFrame"
ju 2
blo "125000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "sendIpFrame"
t "std_ulogic"
o 9
suid 2031,0
)
)
)
*109 (CptPort
uid 11287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11288,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,63625,126750,64375"
)
tg (CPTG
uid 11289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11290,0
va (VaSet
)
xt "121000,63400,125000,64600"
st "ipData"
ju 2
blo "125000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "ipData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 5
suid 2033,0
)
)
)
*110 (CptPort
uid 11291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11292,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,73625,126750,74375"
)
tg (CPTG
uid 11293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11294,0
va (VaSet
)
xt "116700,73400,125000,74600"
st "sourceIpAddr"
ju 2
blo "125000,74400"
)
)
thePort (LogicalPort
decl (Decl
n "sourceIpAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 10
suid 2035,0
)
)
)
*111 (CptPort
uid 11295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11296,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,75625,126750,76375"
)
tg (CPTG
uid 11297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11298,0
va (VaSet
)
xt "117900,75400,125000,76600"
st "destIpAddr"
ju 2
blo "125000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "destIpAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 2
suid 2037,0
)
)
)
*112 (CptPort
uid 11299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11300,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,77625,126750,78375"
)
tg (CPTG
uid 11301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11302,0
va (VaSet
)
xt "120200,77400,125000,78600"
st "protocol"
ju 2
blo "125000,78400"
)
)
thePort (LogicalPort
decl (Decl
n "protocol"
t "std_ulogic_vector"
b "(protocolBitNb-1 DOWNTO 0)"
o 7
suid 2038,0
)
)
)
*113 (CptPort
uid 11303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11304,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,61625,126750,62375"
)
tg (CPTG
uid 11305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11306,0
va (VaSet
)
xt "119200,61400,125000,62600"
st "ipAddress"
ju 2
blo "125000,62400"
)
)
thePort (LogicalPort
decl (Decl
n "ipAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 4
suid 2039,0
)
)
)
*114 (CptPort
uid 11307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,67625,126750,68375"
)
tg (CPTG
uid 11309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11310,0
va (VaSet
)
xt "120300,67400,125000,68600"
st "ipReady"
ju 2
blo "125000,68400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipReady"
t "std_ulogic"
o 14
suid 2041,0
)
)
)
*115 (CptPort
uid 11311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11312,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,61625,110000,62375"
)
tg (CPTG
uid 11313,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11314,0
va (VaSet
)
xt "111000,61400,118200,62600"
st "ethAddress"
blo "111000,62400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ethAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 11
suid 2042,0
)
)
)
*116 (CptPort
uid 11315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11316,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,63625,110000,64375"
)
tg (CPTG
uid 11317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11318,0
va (VaSet
)
xt "111000,63400,115700,64600"
st "ethData"
blo "111000,64400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ethData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 12
suid 2043,0
)
)
)
*117 (CptPort
uid 11319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11320,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,65625,110000,66375"
)
tg (CPTG
uid 11321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11322,0
va (VaSet
)
xt "111000,65400,119600,66600"
st "sendEthFrame"
blo "111000,66400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sendEthFrame"
t "std_ulogic"
o 15
suid 2044,0
)
)
)
*118 (CptPort
uid 11323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,67625,110000,68375"
)
tg (CPTG
uid 11325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11326,0
va (VaSet
)
xt "111000,67400,116400,68600"
st "ethReady"
blo "111000,68400"
)
)
thePort (LogicalPort
decl (Decl
n "ethReady"
t "std_ulogic"
o 3
suid 2045,0
)
)
)
*119 (CptPort
uid 11327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11328,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,69625,110000,70375"
)
tg (CPTG
uid 11329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11330,0
va (VaSet
)
xt "111000,69400,115900,70600"
st "ethWrite"
blo "111000,70400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ethWrite"
t "std_ulogic"
o 13
suid 2046,0
)
)
)
*120 (CptPort
uid 11331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11332,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,69625,126750,70375"
)
tg (CPTG
uid 11333,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11334,0
va (VaSet
)
xt "120800,69400,125000,70600"
st "ipWrite"
ju 2
blo "125000,70400"
)
)
thePort (LogicalPort
decl (Decl
n "ipWrite"
t "std_ulogic"
o 6
suid 2047,0
)
)
)
]
shape (Rectangle
uid 11336,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,58000,126000,82000"
)
oxt "46000,4000,62000,28000"
ttg (MlTextGroup
uid 11337,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 11338,0
va (VaSet
font "Arial,8,1"
)
xt "110200,82000,113800,83000"
st "Ethernet"
blo "110200,82800"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 11339,0
va (VaSet
font "Arial,8,1"
)
xt "110200,83000,113000,84000"
st "ipPack"
blo "110200,83800"
tm "CptNameMgr"
)
*123 (Text
uid 11340,0
va (VaSet
font "Arial,8,1"
)
xt "110200,84000,112800,85000"
st "U_ipp"
blo "110200,84800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11341,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11342,0
text (MLText
uid 11343,0
va (VaSet
font "Courier New,8,0"
)
xt "110000,85200,137500,88400"
st "ipAddressBitNb  = ipAddressBitNb     ( positive )  
protocolBitNb   = ipProtocolBitNb    ( positive )  
ramAddressBitNb = ramAddressBitNb    ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "ipAddressBitNb"
type "positive"
value "ipAddressBitNb"
)
(GiElement
name "protocolBitNb"
type "positive"
value "ipProtocolBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 11344,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "110250,80250,111750,81750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*124 (SaComponent
uid 12189,0
optionalChildren [
*125 (CptPort
uid 12157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12158,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,65625,247750,66375"
)
tg (CPTG
uid 12159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12160,0
va (VaSet
)
xt "242900,65400,246000,66600"
st "write"
ju 2
blo "246000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*126 (CptPort
uid 12161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12162,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,69625,247750,70375"
)
tg (CPTG
uid 12163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12164,0
va (VaSet
)
xt "242600,69400,246000,70600"
st "clock"
ju 2
blo "246000,70400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*127 (CptPort
uid 12165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12166,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,71625,247750,72375"
)
tg (CPTG
uid 12167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12168,0
va (VaSet
)
xt "242700,71400,246000,72600"
st "reset"
ju 2
blo "246000,72400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*128 (CptPort
uid 12169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12170,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,61625,231000,62375"
)
tg (CPTG
uid 12171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12172,0
va (VaSet
)
xt "231999,61400,236799,62600"
st "dataOut"
blo "231999,62400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*129 (CptPort
uid 12173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,65625,231000,66375"
)
tg (CPTG
uid 12175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12176,0
va (VaSet
)
xt "232000,65400,234900,66600"
st "read"
blo "232000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*130 (CptPort
uid 12177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12178,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,61625,247750,62375"
)
tg (CPTG
uid 12179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12180,0
va (VaSet
)
xt "242001,61400,246001,62600"
st "dataIn"
ju 2
blo "246001,62400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*131 (CptPort
uid 12181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12182,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,63625,231000,64375"
)
tg (CPTG
uid 12183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12184,0
va (VaSet
)
xt "232000,63400,235800,64600"
st "empty"
blo "232000,64400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*132 (CptPort
uid 12185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,63625,247750,64375"
)
tg (CPTG
uid 12187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12188,0
va (VaSet
)
xt "243800,63400,246000,64600"
st "full"
ju 2
blo "246000,64400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 12190,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "231000,58000,247000,74000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 12191,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
uid 12192,0
va (VaSet
font "Verdana,9,1"
)
xt "231600,73800,236100,75000"
st "Memory"
blo "231600,74800"
tm "BdLibraryNameMgr"
)
*134 (Text
uid 12193,0
va (VaSet
font "Verdana,9,1"
)
xt "231600,75000,234700,76200"
st "FIFO"
blo "231600,76000"
tm "CptNameMgr"
)
*135 (Text
uid 12194,0
va (VaSet
font "Verdana,9,1"
)
xt "231600,76200,234100,77400"
st "U_5"
blo "231600,77200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12195,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12196,0
text (MLText
uid 12197,0
va (VaSet
font "Courier New,8,0"
)
xt "231000,77800,254500,79400"
st "dataBitNb = fifoDataBitNb    ( positive )  
depth     = txFifoDepth      ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "depth"
type "positive"
value "txFifoDepth"
)
]
)
viewicon (ZoomableIcon
uid 12198,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "231250,72250,232750,73750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*136 (Net
uid 12323,0
decl (Decl
n "fifoDataOut"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 62
suid 139,0
)
declText (MLText
uid 12324,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,88600,33000,89800"
st "SIGNAL fifoDataOut             : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*137 (Net
uid 12325,0
decl (Decl
n "fifoEmpty"
t "std_ulogic"
o 63
suid 140,0
)
declText (MLText
uid 12326,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,89800,16500,91000"
st "SIGNAL fifoEmpty               : std_ulogic"
)
)
*138 (Net
uid 12327,0
decl (Decl
n "fifoRead"
t "std_ulogic"
o 65
suid 141,0
)
declText (MLText
uid 12328,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,92200,16500,93400"
st "SIGNAL fifoRead                : std_ulogic"
)
)
*139 (SaComponent
uid 12403,0
optionalChildren [
*140 (CptPort
uid 12371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,27625,231000,28375"
)
tg (CPTG
uid 12373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12374,0
va (VaSet
)
xt "232000,27400,235100,28600"
st "write"
blo "232000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*141 (CptPort
uid 12375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,31625,231000,32375"
)
tg (CPTG
uid 12377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12378,0
va (VaSet
)
xt "232000,31400,235400,32600"
st "clock"
blo "232000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*142 (CptPort
uid 12379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,33625,231000,34375"
)
tg (CPTG
uid 12381,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12382,0
va (VaSet
)
xt "232000,33400,235300,34600"
st "reset"
blo "232000,34400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*143 (CptPort
uid 12383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,23625,247750,24375"
)
tg (CPTG
uid 12385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12386,0
va (VaSet
)
xt "241201,23400,246001,24600"
st "dataOut"
ju 2
blo "246001,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*144 (CptPort
uid 12387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12388,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,27625,247750,28375"
)
tg (CPTG
uid 12389,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12390,0
va (VaSet
)
xt "243100,27400,246000,28600"
st "read"
ju 2
blo "246000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*145 (CptPort
uid 12391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,23625,231000,24375"
)
tg (CPTG
uid 12393,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12394,0
va (VaSet
)
xt "231999,23400,235999,24600"
st "dataIn"
blo "231999,24400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*146 (CptPort
uid 12395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,25625,247750,26375"
)
tg (CPTG
uid 12397,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12398,0
va (VaSet
)
xt "242200,25400,246000,26600"
st "empty"
ju 2
blo "246000,26400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*147 (CptPort
uid 12399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12400,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,25625,231000,26375"
)
tg (CPTG
uid 12401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12402,0
va (VaSet
)
xt "232000,25400,234200,26600"
st "full"
blo "232000,26400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 12404,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "231000,20000,247000,36000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 12405,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 12406,0
va (VaSet
font "Verdana,9,1"
)
xt "231600,35800,236100,37000"
st "Memory"
blo "231600,36800"
tm "BdLibraryNameMgr"
)
*149 (Text
uid 12407,0
va (VaSet
font "Verdana,9,1"
)
xt "231600,37000,234700,38200"
st "FIFO"
blo "231600,38000"
tm "CptNameMgr"
)
*150 (Text
uid 12408,0
va (VaSet
font "Verdana,9,1"
)
xt "231600,38200,234100,39400"
st "U_6"
blo "231600,39200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12409,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12410,0
text (MLText
uid 12411,0
va (VaSet
font "Courier New,8,0"
)
xt "231000,39800,254500,41400"
st "dataBitNb = fifoDataBitNb    ( positive )  
depth     = rxFifoDepth      ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "depth"
type "positive"
value "rxFifoDepth"
)
]
)
viewicon (ZoomableIcon
uid 12412,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "231250,34250,232750,35750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*151 (Net
uid 12453,0
decl (Decl
n "fifoDataIn"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 61
suid 145,0
)
declText (MLText
uid 12454,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,87400,33000,88600"
st "SIGNAL fifoDataIn              : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*152 (Net
uid 12455,0
decl (Decl
n "fifoFull"
t "std_ulogic"
o 64
suid 146,0
)
declText (MLText
uid 12456,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,91000,16500,92200"
st "SIGNAL fifoFull                : std_ulogic"
)
)
*153 (Net
uid 12457,0
decl (Decl
n "fifoWrite"
t "std_ulogic"
o 66
suid 147,0
)
declText (MLText
uid 12458,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,93400,16500,94600"
st "SIGNAL fifoWrite               : std_ulogic"
)
)
*154 (SaComponent
uid 12643,0
optionalChildren [
*155 (CptPort
uid 12603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,73625,191000,74375"
)
tg (CPTG
uid 12605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12606,0
va (VaSet
)
xt "192000,73400,195400,74600"
st "clock"
blo "192000,74400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*156 (CptPort
uid 12607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,75625,191000,76375"
)
tg (CPTG
uid 12609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12610,0
va (VaSet
)
xt "192000,75400,195500,76600"
st "reset"
blo "192000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 12,0
)
)
)
*157 (CptPort
uid 12611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12612,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207000,63625,207750,64375"
)
tg (CPTG
uid 12613,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12614,0
va (VaSet
)
xt "200600,63400,206000,64600"
st "fifoEmpty"
ju 2
blo "206000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "fifoEmpty"
t "std_ulogic"
o 3
suid 2031,0
)
)
)
*158 (CptPort
uid 12615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12616,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207000,61625,207750,62375"
)
tg (CPTG
uid 12617,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12618,0
va (VaSet
)
xt "201400,61400,206000,62600"
st "fifoData"
ju 2
blo "206000,62400"
)
)
thePort (LogicalPort
decl (Decl
n "fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 2
suid 2033,0
)
)
)
*159 (CptPort
uid 12619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207000,65625,207750,66375"
)
tg (CPTG
uid 12621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12622,0
va (VaSet
)
xt "201300,65400,206000,66600"
st "fifoRead"
ju 2
blo "206000,66400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifoRead"
t "std_ulogic"
o 6
suid 2041,0
)
)
)
*160 (CptPort
uid 12623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12624,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,61625,191000,62375"
)
tg (CPTG
uid 12625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12626,0
va (VaSet
)
xt "192000,61400,199400,62600"
st "udpAddress"
blo "192000,62400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 7
suid 2042,0
)
)
)
*161 (CptPort
uid 12627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12628,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,63625,191000,64375"
)
tg (CPTG
uid 12629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12630,0
va (VaSet
)
xt "192000,63400,196900,64600"
st "udpData"
blo "192000,64400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 8
suid 2043,0
)
)
)
*162 (CptPort
uid 12631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12632,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,65625,191000,66375"
)
tg (CPTG
uid 12633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12634,0
va (VaSet
)
xt "192000,65400,200900,66600"
st "sendUdpFrame"
blo "192000,66400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sendUdpFrame"
t "std_ulogic"
o 10
suid 2044,0
)
)
)
*163 (CptPort
uid 12635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,67625,191000,68375"
)
tg (CPTG
uid 12637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12638,0
va (VaSet
)
xt "192000,67400,197600,68600"
st "udpReady"
blo "192000,68400"
)
)
thePort (LogicalPort
decl (Decl
n "udpReady"
t "std_ulogic"
o 4
suid 2045,0
)
)
)
*164 (CptPort
uid 12639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12640,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,69625,191000,70375"
)
tg (CPTG
uid 12641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12642,0
va (VaSet
)
xt "192000,69400,197100,70600"
st "udpWrite"
blo "192000,70400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpWrite"
t "std_ulogic"
o 9
suid 2046,0
)
)
)
]
shape (Rectangle
uid 12644,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "191000,58000,207000,78000"
)
oxt "46000,10000,62000,30000"
ttg (MlTextGroup
uid 12645,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
uid 12646,0
va (VaSet
font "Arial,8,1"
)
xt "191200,78000,194800,79000"
st "Ethernet"
blo "191200,78800"
tm "BdLibraryNameMgr"
)
*166 (Text
uid 12647,0
va (VaSet
font "Arial,8,1"
)
xt "191200,79000,196800,80000"
st "udpTransmit"
blo "191200,79800"
tm "CptNameMgr"
)
*167 (Text
uid 12648,0
va (VaSet
font "Arial,8,1"
)
xt "191200,80000,194200,81000"
st "U_fifot"
blo "191200,80800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12649,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12650,0
text (MLText
uid 12651,0
va (VaSet
font "Courier New,8,0"
)
xt "191000,81200,218500,82800"
st "ramAddressBitNb = ramAddressBitNb    ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 12652,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "191250,76250,192750,77750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*168 (Net
uid 13148,0
decl (Decl
n "enIpv4"
t "std_ulogic"
o 35
suid 148,0
)
declText (MLText
uid 13149,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,56200,16500,57400"
st "SIGNAL enIpv4                  : std_ulogic"
)
)
*169 (HdlText
uid 13166,0
optionalChildren [
*170 (EmbeddedText
uid 13175,0
commentText (CommentText
uid 13176,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13177,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,1000,106000,13000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13178,0
va (VaSet
font "Courier New,9,0"
)
xt "90200,1200,106200,13200"
st "
enIpv4 <= '1' when etherType = X\"0800\"
  else '0';
enArp <= '1' when etherType = X\"0806\"
  else '0';

ethDone <= ethDoneIpv4 when enIpv4 = '1'
  else ethDoneArp when enArp = '1'
  else newEthInFrame;

ethReadAddress <= ethReadAddressIpv4 when enIpv4 = '1'
  else ethReadAddressArp when enArp = '1'
  else (others => '-');





"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 13167,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,0,106000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13168,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 13169,0
va (VaSet
font "Times New Roman,8,1"
)
xt "90200,13900,91800,15000"
st "eb4"
blo "90200,14800"
tm "HdlTextNameMgr"
)
*172 (Text
uid 13170,0
va (VaSet
font "Times New Roman,8,1"
)
xt "90200,15000,91000,16100"
st "4"
blo "90200,15900"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 13171,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13172,0
text (MLText
uid 13173,0
va (VaSet
font "Courier New,8,0"
)
xt "68000,-53000,68000,-53000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 13174,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,12250,91750,13750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*173 (Net
uid 13211,0
decl (Decl
n "ethDoneIpv4"
t "std_ulogic"
o 39
suid 151,0
)
declText (MLText
uid 13212,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,61000,16500,62200"
st "SIGNAL ethDoneIpv4             : std_ulogic"
)
)
*174 (Net
uid 13542,0
decl (Decl
n "newIpFrame"
t "std_ulogic"
o 79
suid 152,0
)
declText (MLText
uid 13543,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,109000,16500,110200"
st "SIGNAL newIpFrame              : std_ulogic"
)
)
*175 (Net
uid 13548,0
decl (Decl
n "ipDone"
t "std_ulogic"
o 68
suid 153,0
)
declText (MLText
uid 13549,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,95800,16500,97000"
st "SIGNAL ipDone                  : std_ulogic"
)
)
*176 (Net
uid 13576,0
decl (Decl
n "sourceUdpPort"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 24
suid 157,0
)
declText (MLText
uid 13577,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,36200,29000,37400"
st "sourceUdpPort           : std_ulogic_vector(udpPortBitNb-1 DOWNTO 0)"
)
)
*177 (Net
uid 13592,0
decl (Decl
n "udpPayloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 85
suid 159,0
)
declText (MLText
uid 13593,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,116200,29500,117400"
st "SIGNAL udpPayloadLength        : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*178 (Net
uid 13694,0
decl (Decl
n "enUdp"
t "std_ulogic"
o 36
suid 160,0
)
declText (MLText
uid 13695,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,57400,16500,58600"
st "SIGNAL enUdp                   : std_ulogic"
)
)
*179 (HdlText
uid 13702,0
optionalChildren [
*180 (EmbeddedText
uid 13711,0
commentText (CommentText
uid 13712,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13713,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "130000,5000,146000,11000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13714,0
va (VaSet
font "Courier New,9,0"
)
xt "130200,5200,144200,11200"
st "
enUdp <= '1' when readProtocol = X\"11\"
  else '0';

ipDone <= ipDoneUdp when enUdp = '1'
  else newIpFrame;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 13703,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "130000,4000,146000,12000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13704,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 13705,0
va (VaSet
font "Times New Roman,8,1"
)
xt "130200,11900,131800,13000"
st "eb5"
blo "130200,12800"
tm "HdlTextNameMgr"
)
*182 (Text
uid 13706,0
va (VaSet
font "Times New Roman,8,1"
)
xt "130200,13000,131000,14100"
st "5"
blo "130200,13900"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 13707,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13708,0
text (MLText
uid 13709,0
va (VaSet
font "Courier New,8,0"
)
xt "108000,-55000,108000,-55000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 13710,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "130250,10250,131750,11750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*183 (Net
uid 13739,0
decl (Decl
n "ipDoneUdp"
t "std_ulogic"
o 69
suid 162,0
)
declText (MLText
uid 13740,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,97000,16500,98200"
st "SIGNAL ipDoneUdp               : std_ulogic"
)
)
*184 (Net
uid 13885,0
decl (Decl
n "udpReadAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 88
suid 163,0
)
declText (MLText
uid 13886,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,119800,29500,121000"
st "SIGNAL udpReadAddress          : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*185 (Net
uid 13887,0
decl (Decl
n "udpReadData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 89
suid 164,0
)
declText (MLText
uid 13888,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,121000,33000,122200"
st "SIGNAL udpReadData             : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*186 (Net
uid 13939,0
decl (Decl
n "newUdpFrame"
t "std_ulogic"
o 80
suid 165,0
)
declText (MLText
uid 13940,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,110200,16500,111400"
st "SIGNAL newUdpFrame             : std_ulogic"
)
)
*187 (Net
uid 13945,0
decl (Decl
n "udpDone"
t "std_ulogic"
o 84
suid 166,0
)
declText (MLText
uid 13946,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,115000,16500,116200"
st "SIGNAL udpDone                 : std_ulogic"
)
)
*188 (SaComponent
uid 14318,0
optionalChildren [
*189 (CptPort
uid 14278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,35625,191000,36375"
)
tg (CPTG
uid 14280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14281,0
va (VaSet
)
xt "192000,35400,195400,36600"
st "clock"
blo "192000,36400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*190 (CptPort
uid 14282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,37625,191000,38375"
)
tg (CPTG
uid 14284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14285,0
va (VaSet
)
xt "192000,37400,195500,38600"
st "reset"
blo "192000,38400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 12,0
)
)
)
*191 (CptPort
uid 14286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14287,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207000,25625,207750,26375"
)
tg (CPTG
uid 14288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14289,0
va (VaSet
)
xt "202000,25400,206000,26600"
st "fifoFull"
ju 2
blo "206000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "fifoFull"
t "std_ulogic"
o 2
suid 2031,0
)
)
)
*192 (CptPort
uid 14290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207000,23625,207750,24375"
)
tg (CPTG
uid 14292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14293,0
va (VaSet
)
xt "201400,23400,206000,24600"
st "fifoData"
ju 2
blo "206000,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 7
suid 2033,0
)
)
)
*193 (CptPort
uid 14294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "207000,27625,207750,28375"
)
tg (CPTG
uid 14296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14297,0
va (VaSet
)
xt "201200,27400,206000,28600"
st "fifoWrite"
ju 2
blo "206000,28400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifoWrite"
t "std_ulogic"
o 8
suid 2041,0
)
)
)
*194 (CptPort
uid 14298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14299,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,23625,191000,24375"
)
tg (CPTG
uid 14300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14301,0
va (VaSet
)
xt "192000,23400,199400,24600"
st "udpAddress"
blo "192000,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 9
suid 2042,0
)
)
)
*195 (CptPort
uid 14302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,25625,191000,26375"
)
tg (CPTG
uid 14304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14305,0
va (VaSet
)
xt "192000,25400,196900,26600"
st "udpData"
blo "192000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "udpData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 6
suid 2043,0
)
)
)
*196 (CptPort
uid 14306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,27625,191000,28375"
)
tg (CPTG
uid 14308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14309,0
va (VaSet
)
xt "192000,27400,200400,28600"
st "newUdpFrame"
blo "192000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "newUdpFrame"
t "std_ulogic"
o 3
suid 2044,0
)
)
)
*197 (CptPort
uid 14310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14311,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,29625,191000,30375"
)
tg (CPTG
uid 14312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14313,0
va (VaSet
)
xt "192000,29400,197100,30600"
st "udpDone"
blo "192000,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpDone"
t "std_ulogic"
o 10
suid 2045,0
)
)
)
*198 (CptPort
uid 14314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190250,31625,191000,32375"
)
tg (CPTG
uid 14316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14317,0
va (VaSet
)
xt "192000,31400,200700,32600"
st "payloadLength"
blo "192000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "payloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 4
suid 2046,0
)
)
)
]
shape (Rectangle
uid 14319,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "191000,20000,207000,40000"
)
oxt "46000,10000,62000,30000"
ttg (MlTextGroup
uid 14320,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
uid 14321,0
va (VaSet
font "Arial,8,1"
)
xt "191200,40000,194800,41000"
st "Ethernet"
blo "191200,40800"
tm "BdLibraryNameMgr"
)
*200 (Text
uid 14322,0
va (VaSet
font "Arial,8,1"
)
xt "191200,41000,196400,42000"
st "udpReceive"
blo "191200,41800"
tm "CptNameMgr"
)
*201 (Text
uid 14323,0
va (VaSet
font "Arial,8,1"
)
xt "191200,42000,194200,43000"
st "U_fifor"
blo "191200,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14324,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14325,0
text (MLText
uid 14326,0
va (VaSet
font "Courier New,8,0"
)
xt "191000,43200,218500,44800"
st "ramAddressBitNb = ramAddressBitNb    ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 14327,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "191250,38250,192750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*202 (Net
uid 14554,0
decl (Decl
n "udpPseudoHeaderChecksum"
t "unsigned"
b "(checksumBitNb-1 DOWNTO 0)"
o 86
suid 169,0
)
declText (MLText
uid 14555,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,117400,28500,118600"
st "SIGNAL udpPseudoHeaderChecksum : unsigned(checksumBitNb-1 DOWNTO 0)"
)
)
*203 (PortIoIn
uid 15075,0
shape (CompositeShape
uid 15076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15077,0
sl 0
ro 90
xt "136500,79625,138000,80375"
)
(Line
uid 15078,0
sl 0
ro 90
xt "136000,80000,136500,80000"
pts [
"136500,80000"
"136000,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15079,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15080,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "139000,79300,147600,80700"
st "destIpAddr"
blo "139000,80500"
tm "WireNameMgr"
)
)
)
*204 (PortIoIn
uid 15081,0
shape (CompositeShape
uid 15082,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15083,0
sl 0
ro 90
xt "94500,75625,96000,76375"
)
(Line
uid 15084,0
sl 0
ro 90
xt "94000,76000,94500,76000"
pts [
"94500,76000"
"94000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15085,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15086,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "97000,75300,106700,76700"
st "destMacAddr"
blo "97000,76500"
tm "WireNameMgr"
)
)
)
*205 (PortIoOut
uid 15087,0
shape (CompositeShape
uid 15088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15089,0
sl 0
ro 270
xt "94500,37625,96000,38375"
)
(Line
uid 15090,0
sl 0
ro 270
xt "94000,38000,94500,38000"
pts [
"94000,38000"
"94500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15091,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15092,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "97000,37300,108100,38700"
st "sourceMacAddr"
blo "97000,38500"
tm "WireNameMgr"
)
)
)
*206 (PortIoOut
uid 15093,0
shape (CompositeShape
uid 15094,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15095,0
sl 0
ro 270
xt "134500,39625,136000,40375"
)
(Line
uid 15096,0
sl 0
ro 270
xt "134000,40000,134500,40000"
pts [
"134000,40000"
"134500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15097,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15098,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "137000,39300,147000,40700"
st "sourceIPAddr"
blo "137000,40500"
tm "WireNameMgr"
)
)
)
*207 (PortIoOut
uid 15099,0
shape (CompositeShape
uid 15100,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15101,0
sl 0
ro 270
xt "174500,37625,176000,38375"
)
(Line
uid 15102,0
sl 0
ro 270
xt "174000,38000,174500,38000"
pts [
"174000,38000"
"174500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15103,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15104,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "177000,37300,187900,38700"
st "sourceUdpPort"
blo "177000,38500"
tm "WireNameMgr"
)
)
)
*208 (PortIoIn
uid 15359,0
shape (CompositeShape
uid 15360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15361,0
sl 0
ro 90
xt "174500,75625,176000,76375"
)
(Line
uid 15362,0
sl 0
ro 90
xt "174000,76000,174500,76000"
pts [
"174500,76000"
"174000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15363,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15364,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "177000,75300,186500,76700"
st "destUdpPort"
blo "177000,76500"
tm "WireNameMgr"
)
)
)
*209 (Net
uid 15939,0
decl (Decl
n "udpRead"
t "std_ulogic"
o 87
suid 170,0
)
declText (MLText
uid 15940,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,118600,16500,119800"
st "SIGNAL udpRead                 : std_ulogic"
)
)
*210 (HdlText
uid 15947,0
optionalChildren [
*211 (EmbeddedText
uid 15956,0
commentText (CommentText
uid 15957,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 15958,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "185000,6000,201000,12000"
)
oxt "0,0,18000,5000"
text (MLText
uid 15959,0
va (VaSet
font "Courier New,9,0"
)
xt "185200,6200,198700,8600"
st "
udpRead <= '1';
udpChecksumError <= '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 15948,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "185000,5000,201000,13000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 15949,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 15950,0
va (VaSet
font "Times New Roman,8,1"
)
xt "185200,12900,186800,14000"
st "eb6"
blo "185200,13800"
tm "HdlTextNameMgr"
)
*213 (Text
uid 15951,0
va (VaSet
font "Times New Roman,8,1"
)
xt "185200,14000,186000,15100"
st "6"
blo "185200,14900"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 15952,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15953,0
text (MLText
uid 15954,0
va (VaSet
font "Courier New,8,0"
)
xt "163000,-54000,163000,-54000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 15955,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "185250,11250,186750,12750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*214 (Net
uid 16179,0
decl (Decl
n "udpChecksumError"
t "std_ulogic"
o 29
suid 171,0
)
declText (MLText
uid 16180,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,42200,12500,43400"
st "udpChecksumError        : std_ulogic"
)
)
*215 (Net
uid 16649,0
decl (Decl
n "isBroadcast"
t "std_ulogic"
o 16
suid 176,0
)
declText (MLText
uid 16650,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,26600,12500,27800"
st "isBroadcast             : std_ulogic"
)
)
*216 (Net
uid 16657,0
decl (Decl
n "isMulticast"
t "std_ulogic"
o 17
suid 177,0
)
declText (MLText
uid 16658,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,27800,12500,29000"
st "isMulticast             : std_ulogic"
)
)
*217 (PortIoOut
uid 16665,0
shape (CompositeShape
uid 16666,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16667,0
sl 0
ro 270
xt "138500,35625,140000,36375"
)
(Line
uid 16668,0
sl 0
ro 270
xt "138000,36000,138500,36000"
pts [
"138000,36000"
"138500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16669,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16670,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "141000,35300,149900,36700"
st "isBroadcast"
blo "141000,36500"
tm "WireNameMgr"
)
)
)
*218 (PortIoOut
uid 17023,0
shape (CompositeShape
uid 17024,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17025,0
sl 0
ro 270
xt "138500,37625,140000,38375"
)
(Line
uid 17026,0
sl 0
ro 270
xt "138000,38000,138500,38000"
pts [
"138000,38000"
"138500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17027,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17028,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "141000,37300,149100,38700"
st "isMulticast"
blo "141000,38500"
tm "WireNameMgr"
)
)
)
*219 (Net
uid 17029,0
decl (Decl
n "macMulticast"
t "std_ulogic"
o 77
suid 178,0
)
declText (MLText
uid 17030,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,106600,16500,107800"
st "SIGNAL macMulticast            : std_ulogic"
)
)
*220 (PortIoOut
uid 17197,0
shape (CompositeShape
uid 17198,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17199,0
sl 0
ro 270
xt "174500,39625,176000,40375"
)
(Line
uid 17200,0
sl 0
ro 270
xt "174000,40000,174500,40000"
pts [
"174000,40000"
"174500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17201,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17202,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "177000,39300,184100,40700"
st "udpPortIn"
blo "177000,40500"
tm "WireNameMgr"
)
)
)
*221 (Net
uid 17287,0
decl (Decl
n "udpPortOut"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 15
suid 179,0
)
declText (MLText
uid 17288,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,25400,29000,26600"
st "udpPortOut              : std_ulogic_vector(udpPortBitNb-1 DOWNTO 0)"
)
)
*222 (PortIoIn
uid 17289,0
shape (CompositeShape
uid 17290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17291,0
sl 0
ro 90
xt "174500,73625,176000,74375"
)
(Line
uid 17292,0
sl 0
ro 90
xt "174000,74000,174500,74000"
pts [
"174500,74000"
"174000,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 17293,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17294,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "177000,73300,185900,74700"
st "udpPortOut"
blo "177000,74500"
tm "WireNameMgr"
)
)
)
*223 (Net
uid 17295,0
decl (Decl
n "udpPortIn"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 30
suid 180,0
)
declText (MLText
uid 17296,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,43400,29000,44600"
st "udpPortIn               : std_ulogic_vector(udpPortBitNb-1 DOWNTO 0)"
)
)
*224 (Net
uid 19082,0
decl (Decl
n "ethReadAddressIpv4"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 43
suid 190,0
)
declText (MLText
uid 19083,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,65800,29500,67000"
st "SIGNAL ethReadAddressIpv4      : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*225 (Net
uid 19092,0
decl (Decl
n "enArp"
t "std_ulogic"
o 34
suid 191,0
)
declText (MLText
uid 19093,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,55000,16500,56200"
st "SIGNAL enArp                   : std_ulogic"
)
)
*226 (Net
uid 19102,0
decl (Decl
n "ethDoneArp"
t "std_ulogic"
o 38
suid 192,0
)
declText (MLText
uid 19103,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,59800,16500,61000"
st "SIGNAL ethDoneArp              : std_ulogic"
)
)
*227 (Net
uid 19120,0
decl (Decl
n "ethReadAddressArp"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 42
suid 193,0
)
declText (MLText
uid 19121,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,64600,29500,65800"
st "SIGNAL ethReadAddressArp       : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*228 (Net
uid 19515,0
decl (Decl
n "ethWriteArp"
t "std_ulogic"
o 54
suid 198,0
)
declText (MLText
uid 19516,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,79000,16500,80200"
st "SIGNAL ethWriteArp             : std_ulogic"
)
)
*229 (Net
uid 19517,0
decl (Decl
n "ethSendFrameArp"
t "std_ulogic"
o 48
suid 199,0
)
declText (MLText
uid 19518,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,71800,16500,73000"
st "SIGNAL ethSendFrameArp         : std_ulogic"
)
)
*230 (SaComponent
uid 19778,0
optionalChildren [
*231 (CptPort
uid 19714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,43625,70000,44375"
)
tg (CPTG
uid 19716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19717,0
va (VaSet
)
xt "71000,43400,73100,44400"
st "clock"
blo "71000,44200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*232 (CptPort
uid 19718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,45625,70000,46375"
)
tg (CPTG
uid 19720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19721,0
va (VaSet
)
xt "71000,45400,73100,46400"
st "reset"
blo "71000,46200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 12,0
)
)
)
*233 (CptPort
uid 19722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19723,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,23625,70000,24375"
)
tg (CPTG
uid 19724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19725,0
va (VaSet
)
xt "71000,23400,77200,24400"
st "rx_baseAddress"
blo "71000,24200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 14
suid 13,0
)
)
)
*234 (CptPort
uid 19726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19727,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,25625,70000,26375"
)
tg (CPTG
uid 19728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19729,0
va (VaSet
)
xt "71000,25400,75500,26400"
st "rx_address"
blo "71000,26200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 13
suid 14,0
)
)
)
*235 (CptPort
uid 19730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,27625,70000,28375"
)
tg (CPTG
uid 19732,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19733,0
va (VaSet
)
xt "71000,27400,73800,28400"
st "rx_data"
blo "71000,28200"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 6
suid 15,0
)
)
)
*236 (CptPort
uid 19734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,29625,70000,30375"
)
tg (CPTG
uid 19736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19737,0
va (VaSet
)
xt "71000,29400,77300,30400"
st "rx_startOfFrame"
blo "71000,30200"
)
)
thePort (LogicalPort
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 7
suid 2016,0
)
)
)
*237 (CptPort
uid 19738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,27625,86750,28375"
)
tg (CPTG
uid 19740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19741,0
va (VaSet
)
xt "79300,27400,85000,28600"
st "newFrame"
ju 2
blo "85000,28400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "newFrame"
t "std_ulogic"
o 11
suid 2031,0
)
)
)
*238 (CptPort
uid 19742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,25625,86750,26375"
)
tg (CPTG
uid 19744,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19745,0
va (VaSet
)
xt "80300,25400,85000,26600"
st "ethData"
ju 2
blo "85000,26400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ethData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 8
suid 2033,0
)
)
)
*239 (CptPort
uid 19746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,37625,86750,38375"
)
tg (CPTG
uid 19748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19749,0
va (VaSet
)
xt "75700,37400,85000,38600"
st "sourceMacAddr"
ju 2
blo "85000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sourceMacAddr"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 15
suid 2035,0
)
)
)
*240 (CptPort
uid 19750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19751,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,39625,86750,40375"
)
tg (CPTG
uid 19752,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19753,0
va (VaSet
)
xt "76900,39400,85000,40600"
st "destMacAddr"
ju 2
blo "85000,40400"
)
)
thePort (LogicalPort
decl (Decl
n "destMacAddr"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 2
suid 2037,0
)
)
)
*241 (CptPort
uid 19754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,41625,86750,42375"
)
tg (CPTG
uid 19756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19757,0
va (VaSet
)
xt "79200,41400,85000,42600"
st "etherType"
ju 2
blo "85000,42400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "etherType"
t "std_ulogic_vector"
b "(etherTypeBitNb-1 DOWNTO 0)"
o 9
suid 2038,0
)
)
)
*242 (CptPort
uid 19758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19759,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,23625,86750,24375"
)
tg (CPTG
uid 19760,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19761,0
va (VaSet
)
xt "77800,23400,85000,24600"
st "ethAddress"
ju 2
blo "85000,24400"
)
)
thePort (LogicalPort
decl (Decl
n "ethAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 4
suid 2039,0
)
)
)
*243 (CptPort
uid 19762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19763,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,29625,86750,30375"
)
tg (CPTG
uid 19764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19765,0
va (VaSet
)
xt "81900,29400,85000,30600"
st "done"
ju 2
blo "85000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "done"
t "std_ulogic"
o 3
suid 2041,0
)
)
)
*244 (CptPort
uid 19766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,43625,86750,44375"
)
tg (CPTG
uid 19768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19769,0
va (VaSet
)
xt "76300,43400,85000,44600"
st "payloadLength"
ju 2
blo "85000,44400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "payloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 2040,0
)
)
)
*245 (CptPort
uid 19770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,35625,86750,36375"
)
tg (CPTG
uid 19772,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19773,0
va (VaSet
)
xt "78000,35400,85000,36600"
st "isMulticast"
ju 2
blo "85000,36400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "isMulticast"
t "std_ulogic"
o 10
suid 2042,0
)
)
)
*246 (CptPort
uid 19774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,33625,86750,34375"
)
tg (CPTG
uid 19776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19777,0
va (VaSet
)
xt "77600,33400,85000,34600"
st "isBroadcast"
ju 2
blo "85000,34400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "isBroadcast"
t "std_ulogic"
o 16
suid 2044,0
)
)
)
]
shape (Rectangle
uid 19779,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,20000,86000,48000"
)
oxt "46000,2000,62000,30000"
ttg (MlTextGroup
uid 19780,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
uid 19781,0
va (VaSet
font "Arial,8,1"
)
xt "70200,48000,73800,49000"
st "Ethernet"
blo "70200,48800"
tm "BdLibraryNameMgr"
)
*248 (Text
uid 19782,0
va (VaSet
font "Arial,8,1"
)
xt "70200,49000,76900,50000"
st "ethernetUnpack"
blo "70200,49800"
tm "CptNameMgr"
)
*249 (Text
uid 19783,0
va (VaSet
font "Arial,8,1"
)
xt "70200,50000,73300,51000"
st "U_ethu"
blo "70200,50800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19784,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19785,0
text (MLText
uid 19786,0
va (VaSet
font "Courier New,8,0"
)
xt "70000,51200,97500,55200"
st "macAddressBitNb = macAddressBitNb    ( positive )  
etherTypeBitNb  = etherTypeBitNb     ( positive )  
ramAddressBitNb = ramAddressBitNb    ( positive )  
ramDataBitNb    = ramDataBitNb       ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "macAddressBitNb"
type "positive"
value "macAddressBitNb"
)
(GiElement
name "etherTypeBitNb"
type "positive"
value "etherTypeBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 19787,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "70250,46250,71750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*250 (Net
uid 19796,0
decl (Decl
n "macBroadcast"
t "std_ulogic"
o 76
suid 201,0
)
declText (MLText
uid 19797,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,105400,16500,106600"
st "SIGNAL macBroadcast            : std_ulogic"
)
)
*251 (Net
uid 20220,0
decl (Decl
n "etherTypeOut"
t "std_ulogic_vector"
b "(etherTypeBitNb-1 DOWNTO 0)"
o 60
suid 205,0
)
declText (MLText
uid 20221,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,86200,33500,87400"
st "SIGNAL etherTypeOut            : std_ulogic_vector(etherTypeBitNb-1 DOWNTO 0)"
)
)
*252 (Net
uid 20429,0
decl (Decl
n "ethWriteAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 51
suid 206,0
)
declText (MLText
uid 20430,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,75400,29500,76600"
st "SIGNAL ethWriteAddress         : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*253 (Net
uid 20431,0
decl (Decl
n "ethWriteData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 55
suid 207,0
)
declText (MLText
uid 20432,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,80200,33000,81400"
st "SIGNAL ethWriteData            : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*254 (Net
uid 20433,0
decl (Decl
n "ethWriteAddressArp"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 52
suid 208,0
)
declText (MLText
uid 20434,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,76600,29500,77800"
st "SIGNAL ethWriteAddressArp      : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*255 (Net
uid 20435,0
decl (Decl
n "ethWriteDataArp"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 56
suid 209,0
)
declText (MLText
uid 20436,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,81400,33000,82600"
st "SIGNAL ethWriteDataArp         : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*256 (SaComponent
uid 20509,0
optionalChildren [
*257 (CptPort
uid 20445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,135625,90000,136375"
)
tg (CPTG
uid 20447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20448,0
va (VaSet
)
xt "91000,135500,93100,136500"
st "clock"
blo "91000,136300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*258 (CptPort
uid 20449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,133625,90000,134375"
)
tg (CPTG
uid 20451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20452,0
va (VaSet
)
xt "91000,133500,92200,134500"
st "en"
blo "91000,134300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 32
suid 2,0
)
)
)
*259 (CptPort
uid 20453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,119625,106750,120375"
)
tg (CPTG
uid 20455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20456,0
va (VaSet
)
xt "99800,119500,105000,120500"
st "writeAddress"
ju 2
blo "105000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "writeAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 34
suid 3,0
)
)
)
*260 (CptPort
uid 20457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,121625,106750,122375"
)
tg (CPTG
uid 20459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20460,0
va (VaSet
)
xt "101900,121500,105000,122500"
st "arpData"
ju 2
blo "105000,122300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "arpData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 35
suid 4,0
)
)
)
*261 (CptPort
uid 20461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20462,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,125625,90000,126375"
)
tg (CPTG
uid 20463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20464,0
va (VaSet
)
xt "91000,125500,93000,126500"
st "done"
blo "91000,126300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_ulogic"
o 37
suid 5,0
)
)
)
*262 (CptPort
uid 20465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20466,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,119625,90000,120375"
)
tg (CPTG
uid 20467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20468,0
va (VaSet
)
xt "91000,119500,96100,120500"
st "readAddress"
blo "91000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "readAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 81
suid 6,0
)
)
)
*263 (CptPort
uid 20469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20470,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,125625,106750,126375"
)
tg (CPTG
uid 20471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20472,0
va (VaSet
)
xt "102800,125500,105000,126500"
st "ready"
ju 2
blo "105000,126300"
)
)
thePort (LogicalPort
decl (Decl
n "ready"
t "std_ulogic"
o 41
suid 7,0
)
)
)
*264 (CptPort
uid 20473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,127625,106750,128375"
)
tg (CPTG
uid 20475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20476,0
va (VaSet
)
xt "103000,127500,105000,128500"
st "write"
ju 2
blo "105000,128300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "write"
t "std_ulogic"
o 42
suid 8,0
)
)
)
*265 (CptPort
uid 20477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,137625,90000,138375"
)
tg (CPTG
uid 20479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20480,0
va (VaSet
)
xt "91000,137500,93100,138500"
st "reset"
blo "91000,138300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 9,0
)
)
)
*266 (CptPort
uid 20481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,123625,106750,124375"
)
tg (CPTG
uid 20483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20484,0
va (VaSet
)
xt "100800,123500,105000,124500"
st "sendFrame"
ju 2
blo "105000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sendFrame"
t "std_ulogic"
o 65
suid 10,0
)
)
)
*267 (CptPort
uid 20485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,127625,90000,128375"
)
tg (CPTG
uid 20487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20488,0
va (VaSet
)
xt "91000,127500,96000,128500"
st "macAddress"
blo "91000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "macAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 11
suid 11,0
)
)
)
*268 (CptPort
uid 20489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,121625,90000,122375"
)
tg (CPTG
uid 20491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20492,0
va (VaSet
)
xt "91000,121500,94500,122500"
st "readData"
blo "91000,122300"
)
)
thePort (LogicalPort
decl (Decl
n "readData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 12
suid 12,0
)
)
)
*269 (CptPort
uid 20493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,129625,90000,130375"
)
tg (CPTG
uid 20495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20496,0
va (VaSet
)
xt "91000,129500,94800,130500"
st "ipAddress"
blo "91000,130300"
)
)
thePort (LogicalPort
decl (Decl
n "ipAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 13
suid 13,0
)
)
)
*270 (CptPort
uid 20497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89250,123625,90000,124375"
)
tg (CPTG
uid 20499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20500,0
va (VaSet
)
xt "91000,123500,96400,124500"
st "newEthFrame"
blo "91000,124300"
)
)
thePort (LogicalPort
decl (Decl
n "newEthFrame"
t "std_ulogic"
o 14
suid 14,0
)
)
)
*271 (CptPort
uid 20501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20502,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,131625,106750,132375"
)
tg (CPTG
uid 20503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20504,0
va (VaSet
)
xt "102400,131500,105000,132500"
st "IpBusy"
ju 2
blo "105000,132300"
)
)
thePort (LogicalPort
decl (Decl
n "IpBusy"
t "std_ulogic"
o 15
suid 15,0
)
)
)
*272 (CptPort
uid 20505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,133625,106750,134375"
)
tg (CPTG
uid 20507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20508,0
va (VaSet
)
xt "100200,133500,105000,134500"
st "arpSelected"
ju 2
blo "105000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "arpSelected"
t "std_ulogic"
o 16
suid 16,0
)
)
)
]
shape (Rectangle
uid 20510,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "90000,116000,106000,140000"
)
oxt "-32000,-91000,-16000,-67000"
ttg (MlTextGroup
uid 20511,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*273 (Text
uid 20512,0
va (VaSet
font "Arial,8,1"
)
xt "90150,140000,93750,141000"
st "Ethernet"
blo "90150,140800"
tm "BdLibraryNameMgr"
)
*274 (Text
uid 20513,0
va (VaSet
font "Arial,8,1"
)
xt "90150,141000,95850,142000"
st "arpResponse"
blo "90150,141800"
tm "CptNameMgr"
)
*275 (Text
uid 20514,0
va (VaSet
font "Arial,8,1"
)
xt "90150,142000,93050,143000"
st "U_arpr"
blo "90150,142800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20515,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20516,0
text (MLText
uid 20517,0
va (VaSet
font "Courier New,8,0"
)
xt "90000,144200,117500,147400"
st "macAddressBitNb = macAddressBitNb    ( positive )  
ipAddressBitNb  = 32                 ( positive )  
ramAddressBitNb = ramAddressBitNb    ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "macAddressBitNb"
type "positive"
value "macAddressBitNb"
)
(GiElement
name "ipAddressBitNb"
type "positive"
value "32"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 20518,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,138250,91750,139750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*276 (Net
uid 20519,0
decl (Decl
n "arpSelected"
t "std_ulogic"
o 33
suid 210,0
)
declText (MLText
uid 20520,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,53800,16500,55000"
st "SIGNAL arpSelected             : std_ulogic"
)
)
*277 (Net
uid 20535,0
decl (Decl
n "ethReadyIpv4"
t "std_ulogic"
o 46
suid 212,0
)
declText (MLText
uid 20536,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,69400,16500,70600"
st "SIGNAL ethReadyIpv4            : std_ulogic"
)
)
*278 (Net
uid 20545,0
decl (Decl
n "ethWriteIpv4"
t "std_ulogic"
o 58
suid 214,0
)
declText (MLText
uid 20546,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,83800,16500,85000"
st "SIGNAL ethWriteIpv4            : std_ulogic"
)
)
*279 (Net
uid 20555,0
decl (Decl
n "ethWriteDataIpv4"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 57
suid 216,0
)
declText (MLText
uid 20556,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,82600,33000,83800"
st "SIGNAL ethWriteDataIpv4        : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*280 (Net
uid 20567,0
decl (Decl
n "ethWriteAddressIpv4"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 53
suid 219,0
)
declText (MLText
uid 20568,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,77800,29500,79000"
st "SIGNAL ethWriteAddressIpv4     : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*281 (Net
uid 20579,0
decl (Decl
n "ethSendFrame"
t "std_ulogic"
o 47
suid 220,0
)
declText (MLText
uid 20580,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,70600,16500,71800"
st "SIGNAL ethSendFrame            : std_ulogic"
)
)
*282 (Net
uid 20581,0
decl (Decl
n "ethSendFrameIpv4"
t "std_ulogic"
o 49
suid 221,0
)
declText (MLText
uid 20582,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,73000,16500,74200"
st "SIGNAL ethSendFrameIpv4        : std_ulogic"
)
)
*283 (SaComponent
uid 21109,0
optionalChildren [
*284 (CptPort
uid 21029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,45625,110000,46375"
)
tg (CPTG
uid 21031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21032,0
va (VaSet
)
xt "111000,45400,113100,46400"
st "clock"
blo "111000,46200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*285 (CptPort
uid 21033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,47625,110000,48375"
)
tg (CPTG
uid 21035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21036,0
va (VaSet
)
xt "111000,47400,113100,48400"
st "reset"
blo "111000,48200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 12,0
)
)
)
*286 (CptPort
uid 21037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,27625,126750,28375"
)
tg (CPTG
uid 21039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21040,0
va (VaSet
)
xt "117500,27400,125000,28600"
st "newIpFrame"
ju 2
blo "125000,28400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "newIpFrame"
t "std_ulogic"
o 7
suid 2031,0
)
)
)
*287 (CptPort
uid 21041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,25625,126750,26375"
)
tg (CPTG
uid 21043,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21044,0
va (VaSet
)
xt "121000,25400,125000,26600"
st "ipData"
ju 2
blo "125000,26400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 9
suid 2033,0
)
)
)
*288 (CptPort
uid 21045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,39625,126750,40375"
)
tg (CPTG
uid 21047,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21048,0
va (VaSet
)
xt "116700,39400,125000,40600"
st "sourceIpAddr"
ju 2
blo "125000,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sourceIpAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 10
suid 2035,0
)
)
)
*289 (CptPort
uid 21049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21050,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,41625,126750,42375"
)
tg (CPTG
uid 21051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21052,0
va (VaSet
)
xt "117900,41400,125000,42600"
st "destIpAddr"
ju 2
blo "125000,42400"
)
)
thePort (LogicalPort
decl (Decl
n "destIpAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 2
suid 2037,0
)
)
)
*290 (CptPort
uid 21053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,43625,126750,44375"
)
tg (CPTG
uid 21055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21056,0
va (VaSet
)
xt "120200,43400,125000,44600"
st "protocol"
ju 2
blo "125000,44400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "protocol"
t "std_ulogic_vector"
b "(protocolBitNb-1 DOWNTO 0)"
o 6
suid 2038,0
)
)
)
*291 (CptPort
uid 21057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21058,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,23625,126750,24375"
)
tg (CPTG
uid 21059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21060,0
va (VaSet
)
xt "119200,23400,125000,24600"
st "ipAddress"
ju 2
blo "125000,24400"
)
)
thePort (LogicalPort
decl (Decl
n "ipAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 4
suid 2039,0
)
)
)
*292 (CptPort
uid 21061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21062,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,29625,126750,30375"
)
tg (CPTG
uid 21063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21064,0
va (VaSet
)
xt "120800,29400,125000,30600"
st "ipDone"
ju 2
blo "125000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "ipDone"
t "std_ulogic"
o 3
suid 2041,0
)
)
)
*293 (CptPort
uid 21065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,45625,126750,46375"
)
tg (CPTG
uid 21067,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21068,0
va (VaSet
)
xt "116300,45400,125000,46600"
st "payloadLength"
ju 2
blo "125000,46400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "payloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 8
suid 2040,0
)
)
)
*294 (CptPort
uid 21069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21070,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,23625,110000,24375"
)
tg (CPTG
uid 21071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21072,0
va (VaSet
)
xt "111000,23400,118200,24600"
st "ethAddress"
blo "111000,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ethAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 11
suid 2042,0
)
)
)
*295 (CptPort
uid 21073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,25625,110000,26375"
)
tg (CPTG
uid 21075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21076,0
va (VaSet
)
xt "111000,25400,115700,26600"
st "ethData"
blo "111000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "ethData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 12
suid 2043,0
)
)
)
*296 (CptPort
uid 21077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,27625,110000,28375"
)
tg (CPTG
uid 21079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21080,0
va (VaSet
)
xt "111000,27400,119100,28600"
st "newEthFrame"
blo "111000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "newEthFrame"
t "std_ulogic"
o 13
suid 2044,0
)
)
)
*297 (CptPort
uid 21081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21082,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,29625,110000,30375"
)
tg (CPTG
uid 21083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21084,0
va (VaSet
)
xt "111000,29400,115900,30600"
st "ethDone"
blo "111000,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ethDone"
t "std_ulogic"
o 14
suid 2045,0
)
)
)
*298 (CptPort
uid 21085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,43625,110000,44375"
)
tg (CPTG
uid 21087,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21088,0
va (VaSet
)
xt "111000,43400,113500,44400"
st "enIpv4"
blo "111000,44200"
)
)
thePort (LogicalPort
decl (Decl
n "enIpv4"
t "std_ulogic"
o 15
suid 2046,0
)
)
)
*299 (CptPort
uid 21089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,31625,126750,32375"
)
tg (CPTG
uid 21091,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21092,0
va (VaSet
)
xt "108500,31400,125000,32600"
st "udpPseudoHeaderChecksum"
ju 2
blo "125000,32400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpPseudoHeaderChecksum"
t "unsigned"
b "(checksumBitNb-1 DOWNTO 0)"
o 16
suid 2047,0
)
)
)
*300 (CptPort
uid 21093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,37625,126750,38375"
)
tg (CPTG
uid 21095,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21096,0
va (VaSet
)
xt "118000,37400,125000,38600"
st "isMulticast"
ju 2
blo "125000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "isMulticast"
t "std_ulogic"
o 17
suid 2048,0
)
)
)
*301 (CptPort
uid 21097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,35625,126750,36375"
)
tg (CPTG
uid 21099,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21100,0
va (VaSet
)
xt "117600,35400,125000,36600"
st "isBroadcast"
ju 2
blo "125000,36400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "isBroadcast"
t "std_ulogic"
o 18
suid 2049,0
)
)
)
*302 (CptPort
uid 21101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,37625,110000,38375"
)
tg (CPTG
uid 21103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21104,0
va (VaSet
)
xt "111000,37400,119200,38600"
st "macMulticast"
blo "111000,38400"
)
)
thePort (LogicalPort
decl (Decl
n "macMulticast"
t "std_ulogic"
o 19
suid 2050,0
)
)
)
*303 (CptPort
uid 21105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,35625,110000,36375"
)
tg (CPTG
uid 21107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21108,0
va (VaSet
)
xt "111000,35400,119600,36600"
st "macBroadcast"
blo "111000,36400"
)
)
thePort (LogicalPort
decl (Decl
n "macBroadcast"
t "std_ulogic"
o 20
suid 2051,0
)
)
)
]
shape (Rectangle
uid 21110,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,20000,126000,50000"
)
oxt "47000,3000,63000,33000"
ttg (MlTextGroup
uid 21111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
uid 21112,0
va (VaSet
font "Arial,8,1"
)
xt "110200,50000,113800,51000"
st "Ethernet"
blo "110200,50800"
tm "BdLibraryNameMgr"
)
*305 (Text
uid 21113,0
va (VaSet
font "Arial,8,1"
)
xt "110200,51000,114100,52000"
st "ipUnpack"
blo "110200,51800"
tm "CptNameMgr"
)
*306 (Text
uid 21114,0
va (VaSet
font "Arial,8,1"
)
xt "110200,52000,112800,53000"
st "U_ipu"
blo "110200,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21116,0
text (MLText
uid 21117,0
va (VaSet
font "Courier New,8,0"
)
xt "110000,53200,137500,57200"
st "ipAddressBitNb  = ipAddressBitNb     ( positive )  
protocolBitNb   = ipProtocolBitNb    ( positive )  
ramAddressBitNb = ramAddressBitNb    ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  
checksumBitNb   = checksumBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "ipAddressBitNb"
type "positive"
value "ipAddressBitNb"
)
(GiElement
name "protocolBitNb"
type "positive"
value "ipProtocolBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "checksumBitNb"
type "positive"
value "checksumBitNb"
)
]
)
viewicon (ZoomableIcon
uid 21118,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "110250,48250,111750,49750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*307 (SaComponent
uid 22262,0
optionalChildren [
*308 (CptPort
uid 22194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,79625,150000,80375"
)
tg (CPTG
uid 22196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22197,0
va (VaSet
)
xt "151000,79400,153100,80400"
st "clock"
blo "151000,80200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*309 (CptPort
uid 22198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,81625,150000,82375"
)
tg (CPTG
uid 22200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22201,0
va (VaSet
)
xt "151000,81400,153100,82400"
st "reset"
blo "151000,82200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 12,0
)
)
)
*310 (CptPort
uid 22202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22203,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,65625,166750,66375"
)
tg (CPTG
uid 22204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22205,0
va (VaSet
)
xt "156100,65400,165000,66600"
st "sendUdpFrame"
ju 2
blo "165000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "sendUdpFrame"
t "std_ulogic"
o 5
suid 2031,0
)
)
)
*311 (CptPort
uid 22206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22207,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,63625,166750,64375"
)
tg (CPTG
uid 22208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22209,0
va (VaSet
)
xt "160100,63400,165000,64600"
st "udpData"
ju 2
blo "165000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "udpData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 8
suid 2033,0
)
)
)
*312 (CptPort
uid 22210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22211,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,73625,166750,74375"
)
tg (CPTG
uid 22212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22213,0
va (VaSet
)
xt "156100,73400,165000,74600"
st "sourceUdpPort"
ju 2
blo "165000,74400"
)
)
thePort (LogicalPort
decl (Decl
n "sourceUdpPort"
t "std_ulogic_vector"
b "(portBitNb-1 DOWNTO 0)"
o 6
suid 2035,0
)
)
)
*313 (CptPort
uid 22214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22215,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,75625,166750,76375"
)
tg (CPTG
uid 22216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22217,0
va (VaSet
)
xt "157300,75400,165000,76600"
st "destUdpPort"
ju 2
blo "165000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "destUdpPort"
t "std_ulogic_vector"
b "(portBitNb-1 DOWNTO 0)"
o 2
suid 2037,0
)
)
)
*314 (CptPort
uid 22218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,61625,166750,62375"
)
tg (CPTG
uid 22220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22221,0
va (VaSet
)
xt "157600,61400,165000,62600"
st "udpAddress"
ju 2
blo "165000,62400"
)
)
thePort (LogicalPort
decl (Decl
n "udpAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 7
suid 2039,0
)
)
)
*315 (CptPort
uid 22222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,67625,166750,68375"
)
tg (CPTG
uid 22224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22225,0
va (VaSet
)
xt "159400,67400,165000,68600"
st "udpReady"
ju 2
blo "165000,68400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpReady"
t "std_ulogic"
o 14
suid 2041,0
)
)
)
*316 (CptPort
uid 22226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22227,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,61625,150000,62375"
)
tg (CPTG
uid 22228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22229,0
va (VaSet
)
xt "151000,61400,156800,62600"
st "ipAddress"
blo "151000,62400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 10
suid 2042,0
)
)
)
*317 (CptPort
uid 22230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22231,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,63625,150000,64375"
)
tg (CPTG
uid 22232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22233,0
va (VaSet
)
xt "151000,63400,155000,64600"
st "ipData"
blo "151000,64400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 11
suid 2043,0
)
)
)
*318 (CptPort
uid 22234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22235,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,65625,150000,66375"
)
tg (CPTG
uid 22236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22237,0
va (VaSet
)
xt "151000,65400,159000,66600"
st "sendIpFrame"
blo "151000,66400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sendIpFrame"
t "std_ulogic"
o 13
suid 2044,0
)
)
)
*319 (CptPort
uid 22238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,67625,150000,68375"
)
tg (CPTG
uid 22240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22241,0
va (VaSet
)
xt "151000,67400,155700,68600"
st "ipReady"
blo "151000,68400"
)
)
thePort (LogicalPort
decl (Decl
n "ipReady"
t "std_ulogic"
o 3
suid 2045,0
)
)
)
*320 (CptPort
uid 22242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22243,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,69625,150000,70375"
)
tg (CPTG
uid 22244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22245,0
va (VaSet
)
xt "151000,69400,155200,70600"
st "ipWrite"
blo "151000,70400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipWrite"
t "std_ulogic"
o 12
suid 2046,0
)
)
)
*321 (CptPort
uid 22246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22247,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,69625,166750,70375"
)
tg (CPTG
uid 22248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22249,0
va (VaSet
)
xt "159900,69400,165000,70600"
st "udpWrite"
ju 2
blo "165000,70400"
)
)
thePort (LogicalPort
decl (Decl
n "udpWrite"
t "std_ulogic"
o 9
suid 2047,0
)
)
)
*322 (CptPort
uid 22250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,73625,150000,74375"
)
tg (CPTG
uid 22252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22253,0
va (VaSet
)
xt "151000,73400,159300,74600"
st "sourceIpAddr"
blo "151000,74400"
)
)
thePort (LogicalPort
decl (Decl
n "sourceIpAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 15
suid 2048,0
)
)
)
*323 (CptPort
uid 22254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149250,75625,150000,76375"
)
tg (CPTG
uid 22256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22257,0
va (VaSet
)
xt "151000,75400,158100,76600"
st "destIpAddr"
blo "151000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "destIpAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 16
suid 2049,0
)
)
)
*324 (CptPort
uid 22258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,77625,166750,78375"
)
tg (CPTG
uid 22260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22261,0
va (VaSet
)
xt "158300,77500,165000,78500"
st "destUdpPortValid"
ju 2
blo "165000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "destUdpPortValid"
t "std_ulogic"
o 17
suid 2050,0
)
)
)
]
shape (Rectangle
uid 22263,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "150000,58000,166000,84000"
)
oxt "46000,4000,62000,30000"
ttg (MlTextGroup
uid 22264,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*325 (Text
uid 22265,0
va (VaSet
font "Arial,8,1"
)
xt "150200,84000,153800,85000"
st "Ethernet"
blo "150200,84800"
tm "BdLibraryNameMgr"
)
*326 (Text
uid 22266,0
va (VaSet
font "Arial,8,1"
)
xt "150200,85000,153800,86000"
st "udpPack"
blo "150200,85800"
tm "CptNameMgr"
)
*327 (Text
uid 22267,0
va (VaSet
font "Arial,8,1"
)
xt "150200,86000,153600,87000"
st "U_udpp"
blo "150200,86800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22268,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22269,0
text (MLText
uid 22270,0
va (VaSet
font "Courier New,8,0"
)
xt "150000,87200,177500,90400"
st "portBitNb       = udpPortBitNb       ( positive )  
ipAddressBitNb  = ipAddressBitNb     ( positive )  
ramAddressBitNb = ramAddressBitNb    ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "portBitNb"
type "positive"
value "udpPortBitNb"
)
(GiElement
name "ipAddressBitNb"
type "positive"
value "ipAddressBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 22271,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "150250,82250,151750,83750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*328 (PortIoOut
uid 22280,0
shape (CompositeShape
uid 22281,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22282,0
sl 0
ro 270
xt "174500,77625,176000,78375"
)
(Line
uid 22283,0
sl 0
ro 270
xt "174000,78000,174500,78000"
pts [
"174000,78000"
"174500,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22284,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22285,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "177000,77300,188900,78700"
st "udpPortOutValid"
blo "177000,78500"
tm "WireNameMgr"
)
)
)
*329 (Net
uid 22286,0
decl (Decl
n "udpPortOutValid"
t "std_ulogic"
o 32
suid 223,0
)
declText (MLText
uid 22287,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,45800,12500,47000"
st "udpPortOutValid         : std_ulogic"
)
)
*330 (SaComponent
uid 22577,0
optionalChildren [
*331 (CptPort
uid 22505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,45625,148000,46375"
)
tg (CPTG
uid 22507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22508,0
va (VaSet
)
xt "149000,45400,151100,46400"
st "clock"
blo "149000,46200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*332 (CptPort
uid 22509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,47625,148000,48375"
)
tg (CPTG
uid 22511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22512,0
va (VaSet
)
xt "149000,47400,151100,48400"
st "reset"
blo "149000,48200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 12,0
)
)
)
*333 (CptPort
uid 22513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,27625,168750,28375"
)
tg (CPTG
uid 22515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22516,0
va (VaSet
)
xt "158600,27400,167000,28600"
st "newUdpFrame"
ju 2
blo "167000,28400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "newUdpFrame"
t "std_ulogic"
o 14
suid 2031,0
)
)
)
*334 (CptPort
uid 22517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,25625,168750,26375"
)
tg (CPTG
uid 22519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22520,0
va (VaSet
)
xt "162100,25400,167000,26600"
st "udpData"
ju 2
blo "167000,26400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 18
suid 2033,0
)
)
)
*335 (CptPort
uid 22521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,37625,168750,38375"
)
tg (CPTG
uid 22523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22524,0
va (VaSet
)
xt "158100,37400,167000,38600"
st "sourceUdpPort"
ju 2
blo "167000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sourceUdpPort"
t "std_ulogic_vector"
b "(portBitNb-1 DOWNTO 0)"
o 16
suid 2035,0
)
)
)
*336 (CptPort
uid 22525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,39625,168750,40375"
)
tg (CPTG
uid 22527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22528,0
va (VaSet
)
xt "159300,39400,167000,40600"
st "destUdpPort"
ju 2
blo "167000,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "destUdpPort"
t "std_ulogic_vector"
b "(portBitNb-1 DOWNTO 0)"
o 10
suid 2037,0
)
)
)
*337 (CptPort
uid 22529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22530,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,23625,168750,24375"
)
tg (CPTG
uid 22531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22532,0
va (VaSet
)
xt "159600,23400,167000,24600"
st "udpAddress"
ju 2
blo "167000,24400"
)
)
thePort (LogicalPort
decl (Decl
n "udpAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 7
suid 2039,0
)
)
)
*338 (CptPort
uid 22533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22534,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,29625,168750,30375"
)
tg (CPTG
uid 22535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22536,0
va (VaSet
)
xt "161900,29400,167000,30600"
st "udpDone"
ju 2
blo "167000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "udpDone"
t "std_ulogic"
o 8
suid 2041,0
)
)
)
*339 (CptPort
uid 22537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,43625,168750,44375"
)
tg (CPTG
uid 22539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22540,0
va (VaSet
)
xt "158300,43400,167000,44600"
st "payloadLength"
ju 2
blo "167000,44400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "payloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 15
suid 2040,0
)
)
)
*340 (CptPort
uid 22541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22542,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,23625,148000,24375"
)
tg (CPTG
uid 22543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22544,0
va (VaSet
)
xt "149000,23400,154800,24600"
st "ipAddress"
blo "149000,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 2042,0
)
)
)
*341 (CptPort
uid 22545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,25625,148000,26375"
)
tg (CPTG
uid 22547,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22548,0
va (VaSet
)
xt "149000,25400,153000,26600"
st "ipData"
blo "149000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "ipData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 3
suid 2043,0
)
)
)
*342 (CptPort
uid 22549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,27625,148000,28375"
)
tg (CPTG
uid 22551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22552,0
va (VaSet
)
xt "149000,27400,156500,28600"
st "newIpFrame"
blo "149000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "newIpFrame"
t "std_ulogic"
o 4
suid 2044,0
)
)
)
*343 (CptPort
uid 22553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22554,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,29625,148000,30375"
)
tg (CPTG
uid 22555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22556,0
va (VaSet
)
xt "149000,29400,153200,30600"
st "ipDone"
blo "149000,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ipDone"
t "std_ulogic"
o 13
suid 2045,0
)
)
)
*344 (CptPort
uid 22557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,43625,148000,44375"
)
tg (CPTG
uid 22559,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22560,0
va (VaSet
)
xt "149000,43400,151600,44400"
st "enUdp"
blo "149000,44200"
)
)
thePort (LogicalPort
decl (Decl
n "enUdp"
t "std_ulogic"
o 2
suid 2046,0
)
)
)
*345 (CptPort
uid 22561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "147250,31625,148000,32375"
)
tg (CPTG
uid 22563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22564,0
va (VaSet
)
xt "149000,31400,163600,32600"
st "pseudoHeaderChecksum"
blo "149000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "pseudoHeaderChecksum"
t "unsigned"
b "(checksumBitNb-1 DOWNTO 0)"
o 5
suid 2047,0
)
)
)
*346 (CptPort
uid 22565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22566,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,31625,168750,32375"
)
tg (CPTG
uid 22567,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22568,0
va (VaSet
)
xt "162000,31400,167000,32600"
st "udpRead"
ju 2
blo "167000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "udpRead"
t "std_ulogic"
o 9
suid 2048,0
)
)
)
*347 (CptPort
uid 22569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,33625,168750,34375"
)
tg (CPTG
uid 22571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22572,0
va (VaSet
)
xt "156000,33400,167000,34600"
st "udpChecksumError"
ju 2
blo "167000,34400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "udpChecksumError"
t "std_ulogic"
o 17
suid 2049,0
)
)
)
*348 (CptPort
uid 22573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168000,41625,168750,42375"
)
tg (CPTG
uid 22575,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22576,0
va (VaSet
)
xt "156700,41400,167000,42600"
st "destUdpPortValid"
ju 2
blo "167000,42400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "destUdpPortValid"
t "std_ulogic"
o 11
suid 2050,0
)
)
)
]
shape (Rectangle
uid 22578,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "148000,22000,168000,50000"
)
oxt "24000,28000,44000,56000"
ttg (MlTextGroup
uid 22579,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*349 (Text
uid 22580,0
va (VaSet
font "Arial,8,1"
)
xt "148200,50000,151800,51000"
st "Ethernet"
blo "148200,50800"
tm "BdLibraryNameMgr"
)
*350 (Text
uid 22581,0
va (VaSet
font "Arial,8,1"
)
xt "148200,51000,152900,52000"
st "udpUnpack"
blo "148200,51800"
tm "CptNameMgr"
)
*351 (Text
uid 22582,0
va (VaSet
font "Arial,8,1"
)
xt "148200,52000,151600,53000"
st "U_udpu"
blo "148200,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22583,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22584,0
text (MLText
uid 22585,0
va (VaSet
font "Courier New,8,0"
)
xt "148000,52200,175500,55400"
st "portBitNb       = udpPortBitNb       ( positive )  
ramAddressBitNb = ramAddressBitNb    ( positive )  
fifoDataBitNb   = fifoDataBitNb      ( positive )  
checksumBitNb   = checksumBitNb      ( positive )  "
)
header ""
)
elements [
(GiElement
name "portBitNb"
type "positive"
value "udpPortBitNb"
)
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "checksumBitNb"
type "positive"
value "checksumBitNb"
)
]
)
viewicon (ZoomableIcon
uid 22586,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "148250,48250,149750,49750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*352 (PortIoOut
uid 22595,0
shape (CompositeShape
uid 22596,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22597,0
sl 0
ro 270
xt "174500,41625,176000,42375"
)
(Line
uid 22598,0
sl 0
ro 270
xt "174000,42000,174500,42000"
pts [
"174000,42000"
"174500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22599,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22600,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "177000,41300,187900,42700"
st "udpPortInValid"
blo "177000,42500"
tm "WireNameMgr"
)
)
)
*353 (GlobalConnector
uid 22814,0
shape (Circle
uid 22815,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "2000,140000,4000,142000"
radius 1000
)
name (Text
uid 22816,0
va (VaSet
font "Arial,8,1"
)
xt "2500,140500,3500,141500"
st "G"
blo "2500,141300"
)
)
*354 (GlobalConnector
uid 22823,0
shape (Circle
uid 22824,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "2000,142000,4000,144000"
radius 1000
)
name (Text
uid 22825,0
va (VaSet
font "Arial,8,1"
)
xt "2500,142500,3500,143500"
st "G"
blo "2500,143300"
)
)
*355 (PortIoOut
uid 22832,0
shape (CompositeShape
uid 22833,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22834,0
sl 0
ro 270
xt "214500,10625,216000,11375"
)
(Line
uid 22835,0
sl 0
ro 270
xt "214000,11000,214500,11000"
pts [
"214000,11000"
"214500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22836,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22837,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "217000,10300,230500,11700"
st "udpChecksumError"
blo "217000,11500"
tm "WireNameMgr"
)
)
)
*356 (Net
uid 23059,0
decl (Decl
n "udpPortInValid"
t "std_ulogic"
o 31
suid 225,0
)
declText (MLText
uid 23060,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,44600,12500,45800"
st "udpPortInValid          : std_ulogic"
)
)
*357 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "62000,46000,69250,46000"
pts [
"62000,46000"
"69250,46000"
]
)
start &1
end &232
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,44600,66100,46000"
st "reset"
blo "62000,45800"
tm "WireNameMgr"
)
)
on &2
)
*358 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,66000,69250,66000"
pts [
"54000,66000"
"69250,66000"
]
)
start &43
end &75
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,64600,59700,66000"
st "tx_data"
blo "54000,65800"
tm "WireNameMgr"
)
)
on &3
)
*359 (Wire
uid 413,0
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
)
xt "62000,44000,69250,44000"
pts [
"62000,44000"
"69250,44000"
]
)
start &15
end &231
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 418,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,42600,65800,44000"
st "clock"
blo "62000,43800"
tm "WireNameMgr"
)
)
on &16
)
*360 (Wire
uid 6277,0
shape (OrthoPolyLine
uid 6278,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,24000,69250,24000"
pts [
"54000,24000"
"69250,24000"
]
)
start &45
end &233
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6282,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,22600,65800,24000"
st "rx_baseAddress"
blo "54000,23800"
tm "WireNameMgr"
)
)
on &17
)
*361 (Wire
uid 6291,0
shape (OrthoPolyLine
uid 6292,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,26000,69250,26000"
pts [
"54000,26000"
"69250,26000"
]
)
start &42
end &234
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6296,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,24600,62700,26000"
st "rx_address"
blo "54000,25800"
tm "WireNameMgr"
)
)
on &18
)
*362 (Wire
uid 6305,0
shape (OrthoPolyLine
uid 6306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,28000,69250,28000"
pts [
"69250,28000"
"54000,28000"
]
)
start &235
end &41
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6310,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,26600,59700,28000"
st "rx_data"
blo "54000,27800"
tm "WireNameMgr"
)
)
on &19
)
*363 (Wire
uid 6319,0
shape (OrthoPolyLine
uid 6320,0
va (VaSet
vasetType 3
)
xt "54000,30000,69250,30000"
pts [
"69250,30000"
"54000,30000"
]
)
start &236
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6324,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,28600,65900,30000"
st "rx_startOfFrame"
blo "54000,29800"
tm "WireNameMgr"
)
)
on &20
)
*364 (Wire
uid 6662,0
shape (OrthoPolyLine
uid 6663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,64000,69250,64000"
pts [
"54000,64000"
"69250,64000"
]
)
start &44
end &74
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6667,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,62600,62700,64000"
st "tx_address"
blo "54000,63800"
tm "WireNameMgr"
)
)
on &21
)
*365 (Wire
uid 6676,0
shape (OrthoPolyLine
uid 6677,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,62000,69250,62000"
pts [
"69250,62000"
"54000,62000"
]
)
start &73
end &40
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6681,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,60600,65800,62000"
st "tx_baseAddress"
blo "54000,61800"
tm "WireNameMgr"
)
)
on &22
)
*366 (Wire
uid 6690,0
shape (OrthoPolyLine
uid 6691,0
va (VaSet
vasetType 3
)
xt "54000,70000,69250,70000"
pts [
"69250,70000"
"54000,70000"
]
)
start &76
end &39
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6695,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,68600,65300,70000"
st "tx_endOfFrame"
blo "54000,69800"
tm "WireNameMgr"
)
)
on &23
)
*367 (Wire
uid 6704,0
shape (OrthoPolyLine
uid 6705,0
va (VaSet
vasetType 3
)
xt "54000,68000,69250,68000"
pts [
"54000,68000"
"69250,68000"
]
)
start &38
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6709,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,66600,60000,68000"
st "tx_write"
blo "54000,67800"
tm "WireNameMgr"
)
)
on &24
)
*368 (Wire
uid 7294,0
shape (OrthoPolyLine
uid 7295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "247750,24000,263000,24000"
pts [
"247750,24000"
"263000,24000"
]
)
start &143
end &25
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7299,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,22600,264000,24000"
st "rxData"
blo "259000,23800"
tm "WireNameMgr"
)
)
on &26
)
*369 (Wire
uid 7308,0
shape (OrthoPolyLine
uid 7309,0
va (VaSet
vasetType 3
)
xt "247750,26000,263000,26000"
pts [
"247750,26000"
"263000,26000"
]
)
start &146
end &27
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7313,0
va (VaSet
font "Verdana,12,0"
)
xt "258000,24600,263900,26000"
st "rxEmpty"
blo "258000,25800"
tm "WireNameMgr"
)
)
on &28
)
*370 (Wire
uid 7322,0
shape (OrthoPolyLine
uid 7323,0
va (VaSet
vasetType 3
)
xt "247750,66000,263000,66000"
pts [
"263000,66000"
"247750,66000"
]
)
start &29
end &125
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7327,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,64600,262800,66000"
st "txWr"
blo "259000,65800"
tm "WireNameMgr"
)
)
on &30
)
*371 (Wire
uid 7336,0
shape (OrthoPolyLine
uid 7337,0
va (VaSet
vasetType 3
)
xt "247750,64000,263000,64000"
pts [
"247750,64000"
"263000,64000"
]
)
start &132
end &31
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7341,0
va (VaSet
font "Verdana,12,0"
)
xt "259000,62600,263100,64000"
st "txFull"
blo "259000,63800"
tm "WireNameMgr"
)
)
on &32
)
*372 (Wire
uid 7350,0
shape (OrthoPolyLine
uid 7351,0
va (VaSet
vasetType 3
)
xt "247750,28000,263000,28000"
pts [
"263000,28000"
"247750,28000"
]
)
start &33
end &144
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7355,0
va (VaSet
font "Verdana,12,0"
)
xt "260000,26600,263600,28000"
st "rxRd"
blo "260000,27800"
tm "WireNameMgr"
)
)
on &34
)
*373 (Wire
uid 7364,0
shape (OrthoPolyLine
uid 7365,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "247750,62000,263000,62000"
pts [
"263000,62000"
"247750,62000"
]
)
start &35
end &130
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7369,0
va (VaSet
font "Verdana,12,0"
)
xt "258000,60600,263000,62000"
st "txData"
blo "258000,61800"
tm "WireNameMgr"
)
)
on &36
)
*374 (Wire
uid 7820,0
shape (OrthoPolyLine
uid 7821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,42000,134000,42000"
pts [
"134000,42000"
"126750,42000"
]
)
start &46
end &289
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7825,0
va (VaSet
font "Verdana,12,0"
)
xt "129000,40600,136000,42000"
st "ipAddress"
blo "129000,41800"
tm "WireNameMgr"
)
)
on &47
)
*375 (Wire
uid 7834,0
shape (OrthoPolyLine
uid 7835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,40000,94000,40000"
pts [
"94000,40000"
"86750,40000"
]
)
start &48
end &240
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7839,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,38600,97200,40000"
st "macAddress"
blo "88000,39800"
tm "WireNameMgr"
)
)
on &49
)
*376 (Wire
uid 8164,0
shape (OrthoPolyLine
uid 8165,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,38000,94000,38000"
pts [
"86750,38000"
"94000,38000"
]
)
start &239
end &205
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8169,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,36600,99100,38000"
st "sourceMacAddr"
blo "88000,37800"
tm "WireNameMgr"
)
)
on &50
)
*377 (Wire
uid 8172,0
shape (OrthoPolyLine
uid 8173,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,42000,94000,42000"
pts [
"86750,42000"
"94000,42000"
]
)
start &241
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8177,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,40600,95200,42000"
st "etherType"
blo "88000,41800"
tm "WireNameMgr"
)
)
on &51
)
*378 (Wire
uid 8491,0
shape (OrthoPolyLine
uid 8492,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,44000,94000,44000"
pts [
"86750,44000"
"94000,44000"
]
)
start &244
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8496,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,42600,101100,44000"
st "ethPayloadLength"
blo "88000,43800"
tm "WireNameMgr"
)
)
on &62
)
*379 (Wire
uid 8654,0
shape (OrthoPolyLine
uid 8655,0
va (VaSet
vasetType 3
)
xt "106000,48000,109250,48000"
pts [
"106000,48000"
"109250,48000"
]
)
end &285
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8661,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,46600,109100,48000"
st "reset"
blo "105000,47800"
tm "WireNameMgr"
)
)
on &2
)
*380 (Wire
uid 8662,0
shape (OrthoPolyLine
uid 8663,0
va (VaSet
vasetType 3
)
xt "106000,46000,109250,46000"
pts [
"106000,46000"
"109250,46000"
]
)
end &284
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8669,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,44600,108800,46000"
st "clock"
blo "105000,45800"
tm "WireNameMgr"
)
)
on &16
)
*381 (Wire
uid 8810,0
shape (OrthoPolyLine
uid 8811,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,24000,94000,24000"
pts [
"94000,24000"
"86750,24000"
]
)
end &242
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8813,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,22600,95000,24000"
st "ethReadAddress"
blo "83000,23800"
tm "WireNameMgr"
)
)
on &57
)
*382 (Wire
uid 8816,0
shape (OrthoPolyLine
uid 8817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,26000,109250,26000"
pts [
"86750,26000"
"109250,26000"
]
)
start &238
end &295
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8819,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,24600,99900,26000"
st "ethReadData"
blo "90000,25800"
tm "WireNameMgr"
)
)
on &58
)
*383 (Wire
uid 8822,0
shape (OrthoPolyLine
uid 8823,0
va (VaSet
vasetType 3
)
xt "86750,28000,109250,28000"
pts [
"109250,28000"
"86750,28000"
]
)
start &296
end &237
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8825,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,26600,101600,28000"
st "newEthInFrame"
blo "90000,27800"
tm "WireNameMgr"
)
)
on &67
)
*384 (Wire
uid 8828,0
shape (OrthoPolyLine
uid 8829,0
va (VaSet
vasetType 3
)
xt "86750,30000,94000,30000"
pts [
"94000,30000"
"86750,30000"
]
)
end &243
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8831,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,28600,87200,30000"
st "ethDone"
blo "81000,29800"
tm "WireNameMgr"
)
)
on &56
)
*385 (Wire
uid 8842,0
shape (OrthoPolyLine
uid 8843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,24000,147250,24000"
pts [
"126750,24000"
"147250,24000"
]
)
start &291
end &340
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8847,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,22600,141000,24000"
st "ipReadAddress"
blo "130000,23800"
tm "WireNameMgr"
)
)
on &59
)
*386 (Wire
uid 9007,0
shape (OrthoPolyLine
uid 9008,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,26000,147250,26000"
pts [
"126750,26000"
"147250,26000"
]
)
start &287
end &341
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9012,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,24600,134900,26000"
st "ipData"
blo "130000,25800"
tm "WireNameMgr"
)
)
on &60
)
*387 (Wire
uid 9015,0
shape (OrthoPolyLine
uid 9016,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,40000,134000,40000"
pts [
"126750,40000"
"134000,40000"
]
)
start &288
end &206
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9020,0
va (VaSet
font "Verdana,12,0"
)
xt "129000,38600,139000,40000"
st "sourceIPAddr"
blo "129000,39800"
tm "WireNameMgr"
)
)
on &61
)
*388 (Wire
uid 9031,0
shape (OrthoPolyLine
uid 9032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,46000,130000,46000"
pts [
"126750,46000"
"130000,46000"
]
)
start &293
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9036,0
va (VaSet
font "Verdana,12,0"
)
xt "128750,44600,140850,46000"
st "ipPayloadLength"
blo "128750,45800"
tm "WireNameMgr"
)
)
on &63
)
*389 (Wire
uid 9119,0
shape (OrthoPolyLine
uid 9120,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,44000,130000,44000"
pts [
"126750,44000"
"130000,44000"
]
)
start &290
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9124,0
va (VaSet
font "Verdana,12,0"
)
xt "128750,42600,138350,44000"
st "readProtocol"
blo "128750,43800"
tm "WireNameMgr"
)
)
on &94
)
*390 (Wire
uid 9325,0
shape (OrthoPolyLine
uid 9326,0
va (VaSet
vasetType 3
)
xt "66000,80000,69250,80000"
pts [
"66000,80000"
"69250,80000"
]
)
end &72
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9332,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,78600,69100,80000"
st "reset"
blo "65000,79800"
tm "WireNameMgr"
)
)
on &2
)
*391 (Wire
uid 9333,0
shape (OrthoPolyLine
uid 9334,0
va (VaSet
vasetType 3
)
xt "66000,78000,69250,78000"
pts [
"66000,78000"
"69250,78000"
]
)
end &71
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9340,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,76600,68800,78000"
st "clock"
blo "65000,77800"
tm "WireNameMgr"
)
)
on &16
)
*392 (Wire
uid 9745,0
shape (OrthoPolyLine
uid 9746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,74000,94000,74000"
pts [
"94000,74000"
"86750,74000"
]
)
end &79
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9752,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,72600,97200,74000"
st "macAddress"
blo "88000,73800"
tm "WireNameMgr"
)
)
on &49
)
*393 (Wire
uid 9753,0
shape (OrthoPolyLine
uid 9754,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,78000,90000,78000"
pts [
"90000,78000"
"86750,78000"
]
)
end &81
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9760,0
va (VaSet
font "Verdana,12,0"
)
xt "85000,76600,95300,78000"
st "etherTypeOut"
blo "85000,77800"
tm "WireNameMgr"
)
)
on &251
)
*394 (Wire
uid 9765,0
shape (OrthoPolyLine
uid 9766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,76000,94000,76000"
pts [
"86750,76000"
"94000,76000"
]
)
start &80
end &204
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9770,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,74600,97700,76000"
st "destMacAddr"
blo "88000,75800"
tm "WireNameMgr"
)
)
on &64
)
*395 (Wire
uid 9911,0
shape (OrthoPolyLine
uid 9912,0
va (VaSet
vasetType 3
)
xt "106000,80000,109250,80000"
pts [
"106000,80000"
"109250,80000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9918,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,78600,109100,80000"
st "reset"
blo "105000,79800"
tm "WireNameMgr"
)
)
on &2
)
*396 (Wire
uid 9919,0
shape (OrthoPolyLine
uid 9920,0
va (VaSet
vasetType 3
)
xt "106000,78000,109250,78000"
pts [
"106000,78000"
"109250,78000"
]
)
end &106
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9926,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,76600,108800,78000"
st "clock"
blo "105000,77800"
tm "WireNameMgr"
)
)
on &16
)
*397 (Wire
uid 10073,0
shape (OrthoPolyLine
uid 10074,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,62000,95000,62000"
pts [
"95000,62000"
"86750,62000"
]
)
end &82
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10076,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,60600,93200,62000"
st "ethWriteAddress"
blo "81000,61800"
tm "WireNameMgr"
)
)
on &252
)
*398 (Wire
uid 10079,0
shape (OrthoPolyLine
uid 10080,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,64000,94000,64000"
pts [
"94000,64000"
"86750,64000"
]
)
end &78
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10082,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,62600,92100,64000"
st "ethWriteData"
blo "82000,63800"
tm "WireNameMgr"
)
)
on &253
)
*399 (Wire
uid 10085,0
shape (OrthoPolyLine
uid 10086,0
va (VaSet
vasetType 3
)
xt "86750,66000,94000,66000"
pts [
"94000,66000"
"86750,66000"
]
)
end &77
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10088,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,64600,99800,66000"
st "ethSendFrame"
blo "89000,65800"
tm "WireNameMgr"
)
)
on &281
)
*400 (Wire
uid 10091,0
shape (OrthoPolyLine
uid 10092,0
va (VaSet
vasetType 3
)
xt "86750,68000,94000,68000"
pts [
"86750,68000"
"94000,68000"
]
)
start &83
ss 0
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10094,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,66600,88800,68000"
st "ethReady"
blo "82000,67800"
tm "WireNameMgr"
)
)
on &65
)
*401 (Wire
uid 10097,0
shape (OrthoPolyLine
uid 10098,0
va (VaSet
vasetType 3
)
xt "86750,70000,94000,70000"
pts [
"94000,70000"
"86750,70000"
]
)
end &85
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10100,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,68600,88300,70000"
st "ethWrite"
blo "82000,69800"
tm "WireNameMgr"
)
)
on &66
)
*402 (Wire
uid 10107,0
shape (OrthoPolyLine
uid 10108,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,62000,149250,62000"
pts [
"126750,62000"
"149250,62000"
]
)
start &113
end &316
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10112,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,60600,141200,62000"
st "ipWriteAddress"
blo "130000,61800"
tm "WireNameMgr"
)
)
on &90
)
*403 (Wire
uid 10115,0
shape (OrthoPolyLine
uid 10116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,64000,149250,64000"
pts [
"126750,64000"
"149250,64000"
]
)
start &109
end &317
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10120,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,62600,139100,64000"
st "ipWriteData"
blo "130000,63800"
tm "WireNameMgr"
)
)
on &91
)
*404 (Wire
uid 10123,0
optionalChildren [
*405 (BdJunction
uid 15067,0
ps "OnConnectorStrategy"
shape (Circle
uid 15068,0
va (VaSet
vasetType 1
)
xt "133600,75600,134400,76400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 10124,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,76000,149250,76000"
pts [
"126750,76000"
"149250,76000"
]
)
start &111
end &323
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10128,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,74600,138600,76000"
st "destIpAddr"
blo "130000,75800"
tm "WireNameMgr"
)
)
on &68
)
*406 (Wire
uid 10131,0
shape (OrthoPolyLine
uid 10132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,78000,130000,78000"
pts [
"130000,78000"
"126750,78000"
]
)
end &112
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10136,0
va (VaSet
font "Verdana,12,0"
)
xt "125750,76600,135650,78000"
st "writeProtocol"
blo "125750,77800"
tm "WireNameMgr"
)
)
on &93
)
*407 (Wire
uid 10155,0
shape (OrthoPolyLine
uid 10156,0
va (VaSet
vasetType 3
)
xt "126750,70000,149250,70000"
pts [
"126750,70000"
"149250,70000"
]
)
start &120
end &320
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10160,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,68600,135300,70000"
st "ipWrite"
blo "130000,69800"
tm "WireNameMgr"
)
)
on &69
)
*408 (Wire
uid 10301,0
shape (OrthoPolyLine
uid 10302,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,74000,149250,74000"
pts [
"149250,74000"
"126750,74000"
]
)
start &322
end &110
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10308,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,72600,137000,74000"
st "ipAddress"
blo "130000,73800"
tm "WireNameMgr"
)
)
on &47
)
*409 (Wire
uid 10570,0
shape (OrthoPolyLine
uid 10571,0
va (VaSet
vasetType 3
)
xt "126750,66000,149250,66000"
pts [
"126750,66000"
"149250,66000"
]
)
start &108
end &318
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10575,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,64600,139900,66000"
st "sendIpFrame"
blo "130000,65800"
tm "WireNameMgr"
)
)
on &89
)
*410 (Wire
uid 10739,0
shape (OrthoPolyLine
uid 10740,0
va (VaSet
vasetType 3
)
xt "146000,82000,149250,82000"
pts [
"146000,82000"
"149250,82000"
]
)
end &309
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10746,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,80600,149100,82000"
st "reset"
blo "145000,81800"
tm "WireNameMgr"
)
)
on &2
)
*411 (Wire
uid 10747,0
shape (OrthoPolyLine
uid 10748,0
va (VaSet
vasetType 3
)
xt "146000,80000,149250,80000"
pts [
"146000,80000"
"149250,80000"
]
)
end &308
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10754,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,78600,148800,80000"
st "clock"
blo "145000,79800"
tm "WireNameMgr"
)
)
on &16
)
*412 (Wire
uid 10893,0
shape (OrthoPolyLine
uid 10894,0
va (VaSet
vasetType 3
)
xt "126750,68000,149250,68000"
pts [
"126750,68000"
"149250,68000"
]
)
start &114
end &319
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10896,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,66600,135800,68000"
st "ipReady"
blo "130000,67800"
tm "WireNameMgr"
)
)
on &92
)
*413 (Wire
uid 10903,0
shape (OrthoPolyLine
uid 10904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "166750,62000,190250,62000"
pts [
"166750,62000"
"190250,62000"
]
)
start &314
end &160
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10908,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,60600,182500,62000"
st "udpWriteAddress"
blo "170000,61800"
tm "WireNameMgr"
)
)
on &103
)
*414 (Wire
uid 10911,0
shape (OrthoPolyLine
uid 10912,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "166750,64000,190250,64000"
pts [
"166750,64000"
"190250,64000"
]
)
start &311
end &161
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10916,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,62600,180400,64000"
st "udpWriteData"
blo "170000,63800"
tm "WireNameMgr"
)
)
on &104
)
*415 (Wire
uid 10927,0
shape (OrthoPolyLine
uid 10928,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "166750,76000,174000,76000"
pts [
"166750,76000"
"174000,76000"
]
)
start &313
end &208
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10932,0
va (VaSet
font "Verdana,12,0"
)
xt "168000,74600,177500,76000"
st "destUdpPort"
blo "168000,75800"
tm "WireNameMgr"
)
)
on &95
)
*416 (Wire
uid 10935,0
shape (OrthoPolyLine
uid 10936,0
va (VaSet
vasetType 3
)
xt "166750,66000,190250,66000"
pts [
"166750,66000"
"190250,66000"
]
)
start &310
end &162
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10940,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,64600,181100,66000"
st "sendUdpFrame"
blo "170000,65800"
tm "WireNameMgr"
)
)
on &96
)
*417 (Wire
uid 10943,0
shape (OrthoPolyLine
uid 10944,0
va (VaSet
vasetType 3
)
xt "166750,68000,190250,68000"
pts [
"166750,68000"
"190250,68000"
]
)
start &315
end &163
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10948,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,66600,177100,68000"
st "udpReady"
blo "170000,67800"
tm "WireNameMgr"
)
)
on &97
)
*418 (Wire
uid 10951,0
shape (OrthoPolyLine
uid 10952,0
va (VaSet
vasetType 3
)
xt "166750,70000,190250,70000"
pts [
"166750,70000"
"190250,70000"
]
)
start &321
end &164
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10956,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,68600,176600,70000"
st "udpWrite"
blo "170000,69800"
tm "WireNameMgr"
)
)
on &98
)
*419 (Wire
uid 11463,0
shape (OrthoPolyLine
uid 11464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "168750,40000,174000,40000"
pts [
"174000,40000"
"168750,40000"
]
)
start &220
end &336
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11468,0
va (VaSet
font "Verdana,12,0"
)
xt "169000,38600,176100,40000"
st "udpPortIn"
blo "169000,39800"
tm "WireNameMgr"
)
)
on &223
)
*420 (Wire
uid 11663,0
shape (OrthoPolyLine
uid 11664,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "166750,74000,174000,74000"
pts [
"166750,74000"
"174000,74000"
]
)
start &312
end &222
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11670,0
va (VaSet
font "Verdana,12,0"
)
xt "168000,72600,176900,74000"
st "udpPortOut"
blo "168000,73800"
tm "WireNameMgr"
)
)
on &221
)
*421 (Wire
uid 12283,0
shape (OrthoPolyLine
uid 12284,0
va (VaSet
vasetType 3
)
xt "247750,72000,251000,72000"
pts [
"251000,72000"
"247750,72000"
]
)
end &127
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12290,0
va (VaSet
font "Verdana,12,0"
)
xt "250000,70600,254100,72000"
st "reset"
blo "250000,71800"
tm "WireNameMgr"
)
)
on &2
)
*422 (Wire
uid 12291,0
shape (OrthoPolyLine
uid 12292,0
va (VaSet
vasetType 3
)
xt "247750,70000,251000,70000"
pts [
"251000,70000"
"247750,70000"
]
)
end &126
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12298,0
va (VaSet
font "Verdana,12,0"
)
xt "250000,68600,253800,70000"
st "clock"
blo "250000,69800"
tm "WireNameMgr"
)
)
on &16
)
*423 (Wire
uid 12301,0
shape (OrthoPolyLine
uid 12302,0
va (VaSet
vasetType 3
)
xt "207750,66000,230250,66000"
pts [
"230250,66000"
"207750,66000"
]
)
start &129
end &159
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12306,0
va (VaSet
font "Verdana,12,0"
)
xt "211000,64600,216900,66000"
st "fifoRead"
blo "211000,65800"
tm "WireNameMgr"
)
)
on &138
)
*424 (Wire
uid 12309,0
shape (OrthoPolyLine
uid 12310,0
va (VaSet
vasetType 3
)
xt "207750,64000,230250,64000"
pts [
"230250,64000"
"207750,64000"
]
)
start &131
end &157
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12314,0
va (VaSet
font "Verdana,12,0"
)
xt "211000,62600,217600,64000"
st "fifoEmpty"
blo "211000,63800"
tm "WireNameMgr"
)
)
on &137
)
*425 (Wire
uid 12317,0
shape (OrthoPolyLine
uid 12318,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "207750,62000,230250,62000"
pts [
"230250,62000"
"207750,62000"
]
)
start &128
end &158
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12322,0
va (VaSet
font "Verdana,12,0"
)
xt "211000,60600,219800,62000"
st "fifoDataOut"
blo "211000,61800"
tm "WireNameMgr"
)
)
on &136
)
*426 (Wire
uid 12413,0
shape (OrthoPolyLine
uid 12414,0
va (VaSet
vasetType 3
)
xt "227000,34000,230250,34000"
pts [
"227000,34000"
"230250,34000"
]
)
end &142
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12420,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,32600,230100,34000"
st "reset"
blo "226000,33800"
tm "WireNameMgr"
)
)
on &2
)
*427 (Wire
uid 12421,0
shape (OrthoPolyLine
uid 12422,0
va (VaSet
vasetType 3
)
xt "227000,32000,230250,32000"
pts [
"227000,32000"
"230250,32000"
]
)
end &141
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12428,0
va (VaSet
font "Verdana,12,0"
)
xt "226000,30600,229800,32000"
st "clock"
blo "226000,31800"
tm "WireNameMgr"
)
)
on &16
)
*428 (Wire
uid 12431,0
shape (OrthoPolyLine
uid 12432,0
va (VaSet
vasetType 3
)
xt "207750,28000,230250,28000"
pts [
"230250,28000"
"207750,28000"
]
)
start &140
end &193
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12436,0
va (VaSet
font "Verdana,12,0"
)
xt "211000,26600,217100,28000"
st "fifoWrite"
blo "211000,27800"
tm "WireNameMgr"
)
)
on &153
)
*429 (Wire
uid 12439,0
shape (OrthoPolyLine
uid 12440,0
va (VaSet
vasetType 3
)
xt "207750,26000,230250,26000"
pts [
"230250,26000"
"207750,26000"
]
)
start &147
end &191
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12444,0
va (VaSet
font "Verdana,12,0"
)
xt "211000,24600,215800,26000"
st "fifoFull"
blo "211000,25800"
tm "WireNameMgr"
)
)
on &152
)
*430 (Wire
uid 12447,0
shape (OrthoPolyLine
uid 12448,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "207750,24000,230250,24000"
pts [
"230250,24000"
"207750,24000"
]
)
start &145
end &192
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12452,0
va (VaSet
font "Verdana,12,0"
)
xt "211000,22600,218800,24000"
st "fifoDataIn"
blo "211000,23800"
tm "WireNameMgr"
)
)
on &151
)
*431 (Wire
uid 12653,0
shape (OrthoPolyLine
uid 12654,0
va (VaSet
vasetType 3
)
xt "187000,76000,190250,76000"
pts [
"187000,76000"
"190250,76000"
]
)
end &156
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12660,0
va (VaSet
font "Verdana,12,0"
)
xt "186000,74600,190100,76000"
st "reset"
blo "186000,75800"
tm "WireNameMgr"
)
)
on &2
)
*432 (Wire
uid 12661,0
shape (OrthoPolyLine
uid 12662,0
va (VaSet
vasetType 3
)
xt "187000,74000,190250,74000"
pts [
"187000,74000"
"190250,74000"
]
)
end &155
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12668,0
va (VaSet
font "Verdana,12,0"
)
xt "186000,72600,189800,74000"
st "clock"
blo "186000,73800"
tm "WireNameMgr"
)
)
on &16
)
*433 (Wire
uid 13150,0
shape (OrthoPolyLine
uid 13151,0
va (VaSet
vasetType 3
)
xt "102000,44000,109250,44000"
pts [
"102000,44000"
"109250,44000"
]
)
end &298
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13155,0
va (VaSet
font "Verdana,12,0"
)
xt "96250,42600,101450,44000"
st "enIpv4"
blo "96250,43800"
tm "WireNameMgr"
)
)
on &168
)
*434 (Wire
uid 13158,0
shape (OrthoPolyLine
uid 13159,0
va (VaSet
vasetType 3
)
xt "102000,30000,109250,30000"
pts [
"109250,30000"
"102000,30000"
]
)
start &297
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13163,0
va (VaSet
font "Verdana,12,0"
)
xt "101250,28600,111050,30000"
st "ethDoneIpv4"
blo "101250,29800"
tm "WireNameMgr"
)
)
on &173
)
*435 (Wire
uid 13179,0
shape (OrthoPolyLine
uid 13180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,2000,90000,2000"
pts [
"82000,2000"
"90000,2000"
]
)
end &169
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13186,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,600,90200,2000"
st "etherType"
blo "83000,1800"
tm "WireNameMgr"
)
)
on &51
)
*436 (Wire
uid 13187,0
shape (OrthoPolyLine
uid 13188,0
va (VaSet
vasetType 3
)
xt "82000,6000,90000,6000"
pts [
"90000,6000"
"82000,6000"
]
)
start &169
es 0
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13194,0
va (VaSet
font "Verdana,12,0"
)
xt "75000,4600,81200,6000"
st "ethDone"
blo "75000,5800"
tm "WireNameMgr"
)
)
on &56
)
*437 (Wire
uid 13195,0
shape (OrthoPolyLine
uid 13196,0
va (VaSet
vasetType 3
)
xt "106000,4000,114000,4000"
pts [
"114000,4000"
"106000,4000"
]
)
end &169
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13202,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,2600,117800,4000"
st "ethDoneIpv4"
blo "108000,3800"
tm "WireNameMgr"
)
)
on &173
)
*438 (Wire
uid 13203,0
shape (OrthoPolyLine
uid 13204,0
va (VaSet
vasetType 3
)
xt "106000,2000,114000,2000"
pts [
"106000,2000"
"114000,2000"
]
)
start &169
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13210,0
va (VaSet
font "Verdana,12,0"
)
xt "100250,600,105450,2000"
st "enIpv4"
blo "100250,1800"
tm "WireNameMgr"
)
)
on &168
)
*439 (Wire
uid 13219,0
shape (OrthoPolyLine
uid 13220,0
va (VaSet
vasetType 3
)
xt "82000,4000,90000,4000"
pts [
"82000,4000"
"90000,4000"
]
)
end &169
ss 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13226,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,2600,99600,4000"
st "newEthInFrame"
blo "88000,3800"
tm "WireNameMgr"
)
)
on &67
)
*440 (Wire
uid 13544,0
shape (OrthoPolyLine
uid 13545,0
va (VaSet
vasetType 3
)
xt "126750,28000,147250,28000"
pts [
"126750,28000"
"147250,28000"
]
)
start &286
end &342
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13547,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,26600,139500,28000"
st "newIpFrame"
blo "130000,27800"
tm "WireNameMgr"
)
)
on &174
)
*441 (Wire
uid 13550,0
shape (OrthoPolyLine
uid 13551,0
va (VaSet
vasetType 3
)
xt "126750,30000,134000,30000"
pts [
"134000,30000"
"126750,30000"
]
)
end &292
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13553,0
va (VaSet
font "Verdana,12,0"
)
xt "123000,28600,128200,30000"
st "ipDone"
blo "123000,29800"
tm "WireNameMgr"
)
)
on &175
)
*442 (Wire
uid 13562,0
shape (OrthoPolyLine
uid 13563,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "168750,24000,190250,24000"
pts [
"168750,24000"
"190250,24000"
]
)
start &337
end &194
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13567,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,22600,184300,24000"
st "udpReadAddress"
blo "172000,23800"
tm "WireNameMgr"
)
)
on &184
)
*443 (Wire
uid 13570,0
shape (OrthoPolyLine
uid 13571,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "168750,26000,190250,26000"
pts [
"168750,26000"
"190250,26000"
]
)
start &334
end &195
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13575,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,24600,182200,26000"
st "udpReadData"
blo "172000,25800"
tm "WireNameMgr"
)
)
on &185
)
*444 (Wire
uid 13578,0
shape (OrthoPolyLine
uid 13579,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "168750,38000,174000,38000"
pts [
"168750,38000"
"174000,38000"
]
)
start &335
end &207
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13583,0
va (VaSet
font "Verdana,12,0"
)
xt "169000,36600,179900,38000"
st "sourceUdpPort"
blo "169000,37800"
tm "WireNameMgr"
)
)
on &176
)
*445 (Wire
uid 13586,0
shape (OrthoPolyLine
uid 13587,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "168750,32000,190250,44000"
pts [
"168750,44000"
"184000,44000"
"184000,32000"
"190250,32000"
]
)
start &339
end &198
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13591,0
va (VaSet
font "Verdana,12,0"
)
xt "169000,42600,182400,44000"
st "udpPayloadLength"
blo "169000,43800"
tm "WireNameMgr"
)
)
on &177
)
*446 (Wire
uid 13678,0
shape (OrthoPolyLine
uid 13679,0
va (VaSet
vasetType 3
)
xt "144000,48000,147250,48000"
pts [
"144000,48000"
"147250,48000"
]
)
end &332
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13685,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,46600,147100,48000"
st "reset"
blo "143000,47800"
tm "WireNameMgr"
)
)
on &2
)
*447 (Wire
uid 13686,0
shape (OrthoPolyLine
uid 13687,0
va (VaSet
vasetType 3
)
xt "144000,46000,147250,46000"
pts [
"144000,46000"
"147250,46000"
]
)
end &331
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13693,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,44600,146800,46000"
st "clock"
blo "143000,45800"
tm "WireNameMgr"
)
)
on &16
)
*448 (Wire
uid 13696,0
shape (OrthoPolyLine
uid 13697,0
va (VaSet
vasetType 3
)
xt "140000,44000,147250,44000"
pts [
"140000,44000"
"147250,44000"
]
)
end &344
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13701,0
va (VaSet
font "Verdana,12,0"
)
xt "134250,42600,139150,44000"
st "enUdp"
blo "134250,43800"
tm "WireNameMgr"
)
)
on &178
)
*449 (Wire
uid 13715,0
shape (OrthoPolyLine
uid 13716,0
va (VaSet
vasetType 3
)
xt "146000,6000,154000,6000"
pts [
"146000,6000"
"154000,6000"
]
)
start &179
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13722,0
va (VaSet
font "Verdana,12,0"
)
xt "140250,4600,145150,6000"
st "enUdp"
blo "140250,5800"
tm "WireNameMgr"
)
)
on &178
)
*450 (Wire
uid 13723,0
shape (OrthoPolyLine
uid 13724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122000,6000,130000,6000"
pts [
"122000,6000"
"130000,6000"
]
)
end &179
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13730,0
va (VaSet
font "Verdana,12,0"
)
xt "113750,4600,123350,6000"
st "readProtocol"
blo "113750,5800"
tm "WireNameMgr"
)
)
on &94
)
*451 (Wire
uid 13733,0
shape (OrthoPolyLine
uid 13734,0
va (VaSet
vasetType 3
)
xt "140000,30000,147250,30000"
pts [
"147250,30000"
"140000,30000"
]
)
start &343
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13738,0
va (VaSet
font "Verdana,12,0"
)
xt "140250,28600,147950,30000"
st "ipDoneUdp"
blo "140250,29800"
tm "WireNameMgr"
)
)
on &183
)
*452 (Wire
uid 13741,0
shape (OrthoPolyLine
uid 13742,0
va (VaSet
vasetType 3
)
xt "122000,10000,130000,10000"
pts [
"130000,10000"
"122000,10000"
]
)
start &179
es 0
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13748,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,8600,135200,10000"
st "ipDone"
blo "130000,9800"
tm "WireNameMgr"
)
)
on &175
)
*453 (Wire
uid 13749,0
shape (OrthoPolyLine
uid 13750,0
va (VaSet
vasetType 3
)
xt "146000,10000,154000,10000"
pts [
"154000,10000"
"146000,10000"
]
)
end &179
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13756,0
va (VaSet
font "Verdana,12,0"
)
xt "147250,8600,154950,10000"
st "ipDoneUdp"
blo "147250,9800"
tm "WireNameMgr"
)
)
on &183
)
*454 (Wire
uid 13757,0
shape (OrthoPolyLine
uid 13758,0
va (VaSet
vasetType 3
)
xt "122000,8000,130000,8000"
pts [
"122000,8000"
"130000,8000"
]
)
end &179
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13764,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,6600,131500,8000"
st "newIpFrame"
blo "122000,7800"
tm "WireNameMgr"
)
)
on &174
)
*455 (Wire
uid 13869,0
shape (OrthoPolyLine
uid 13870,0
va (VaSet
vasetType 3
)
xt "187000,38000,190250,38000"
pts [
"187000,38000"
"190250,38000"
]
)
end &190
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13876,0
va (VaSet
font "Verdana,12,0"
)
xt "186000,36600,190100,38000"
st "reset"
blo "186000,37800"
tm "WireNameMgr"
)
)
on &2
)
*456 (Wire
uid 13877,0
shape (OrthoPolyLine
uid 13878,0
va (VaSet
vasetType 3
)
xt "187000,36000,190250,36000"
pts [
"187000,36000"
"190250,36000"
]
)
end &189
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13884,0
va (VaSet
font "Verdana,12,0"
)
xt "186000,34600,189800,36000"
st "clock"
blo "186000,35800"
tm "WireNameMgr"
)
)
on &16
)
*457 (Wire
uid 13941,0
shape (OrthoPolyLine
uid 13942,0
va (VaSet
vasetType 3
)
xt "168750,28000,190250,28000"
pts [
"168750,28000"
"190250,28000"
]
)
start &333
end &196
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13944,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,26600,182700,28000"
st "newUdpFrame"
blo "172000,27800"
tm "WireNameMgr"
)
)
on &186
)
*458 (Wire
uid 13947,0
shape (OrthoPolyLine
uid 13948,0
va (VaSet
vasetType 3
)
xt "168750,30000,190250,30000"
pts [
"168750,30000"
"190250,30000"
]
)
start &338
end &197
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13950,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,28600,178500,30000"
st "udpDone"
blo "172000,29800"
tm "WireNameMgr"
)
)
on &187
)
*459 (Wire
uid 14556,0
shape (OrthoPolyLine
uid 14557,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126750,32000,147250,32000"
pts [
"126750,32000"
"147250,32000"
]
)
start &299
end &345
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14559,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,30600,148500,32000"
st "udpPseudoHeaderChecksum"
blo "128000,31800"
tm "WireNameMgr"
)
)
on &202
)
*460 (Wire
uid 15061,0
shape (OrthoPolyLine
uid 15062,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,76000,136000,80000"
pts [
"134000,76000"
"134000,80000"
"136000,80000"
]
)
start &405
end &203
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15066,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "130000,78600,138600,80000"
st "destIpAddr"
blo "130000,79800"
tm "WireNameMgr"
)
)
on &68
)
*461 (Wire
uid 15960,0
shape (OrthoPolyLine
uid 15961,0
va (VaSet
vasetType 3
)
xt "168750,9000,185000,32000"
pts [
"185000,9000"
"182000,9000"
"182000,32000"
"168750,32000"
]
)
start &210
end &346
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15967,0
va (VaSet
font "Verdana,12,0"
)
xt "172000,30600,178400,32000"
st "udpRead"
blo "172000,31800"
tm "WireNameMgr"
)
)
on &209
)
*462 (Wire
uid 16541,0
shape (OrthoPolyLine
uid 16542,0
va (VaSet
vasetType 3
)
xt "126750,36000,138000,36000"
pts [
"126750,36000"
"138000,36000"
]
)
start &301
end &217
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16546,0
va (VaSet
font "Verdana,12,0"
)
xt "132750,34600,141650,36000"
st "isBroadcast"
blo "132750,35800"
tm "WireNameMgr"
)
)
on &215
)
*463 (Wire
uid 16549,0
shape (OrthoPolyLine
uid 16550,0
va (VaSet
vasetType 3
)
xt "126750,38000,138000,38000"
pts [
"126750,38000"
"138000,38000"
]
)
start &300
end &218
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16554,0
va (VaSet
font "Verdana,12,0"
)
xt "132750,36600,140850,38000"
st "isMulticast"
blo "132750,37800"
tm "WireNameMgr"
)
)
on &216
)
*464 (Wire
uid 16659,0
shape (OrthoPolyLine
uid 16660,0
va (VaSet
vasetType 3
)
xt "86750,36000,109250,38000"
pts [
"86750,36000"
"98000,36000"
"98000,38000"
"109250,38000"
]
)
start &245
end &302
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16664,0
va (VaSet
font "Verdana,12,0"
)
xt "88750,34600,98350,36000"
st "macMulticast"
blo "88750,35800"
tm "WireNameMgr"
)
)
on &219
)
*465 (Wire
uid 19076,0
shape (OrthoPolyLine
uid 19077,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102000,24000,109250,24000"
pts [
"109250,24000"
"102000,24000"
]
)
start &294
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19081,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,21600,113800,23000"
st "ethReadAddressIpv4"
blo "99000,22800"
tm "WireNameMgr"
)
)
on &224
)
*466 (Wire
uid 19084,0
shape (OrthoPolyLine
uid 19085,0
va (VaSet
vasetType 3
)
xt "106000,8000,114000,8000"
pts [
"106000,8000"
"114000,8000"
]
)
start &169
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19091,0
va (VaSet
font "Verdana,12,0"
)
xt "100250,6600,104750,8000"
st "enArp"
blo "100250,7800"
tm "WireNameMgr"
)
)
on &225
)
*467 (Wire
uid 19094,0
shape (OrthoPolyLine
uid 19095,0
va (VaSet
vasetType 3
)
xt "106000,10000,114000,10000"
pts [
"114000,10000"
"106000,10000"
]
)
end &169
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19101,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,8600,117100,10000"
st "ethDoneArp"
blo "108000,9800"
tm "WireNameMgr"
)
)
on &226
)
*468 (Wire
uid 19104,0
shape (OrthoPolyLine
uid 19105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106000,6000,114000,6000"
pts [
"114000,6000"
"106000,6000"
]
)
end &169
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19111,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,4600,122800,6000"
st "ethReadAddressIpv4"
blo "108000,5800"
tm "WireNameMgr"
)
)
on &224
)
*469 (Wire
uid 19112,0
shape (OrthoPolyLine
uid 19113,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106000,12000,114000,12000"
pts [
"114000,12000"
"106000,12000"
]
)
end &169
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19119,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,10600,122100,12000"
st "ethReadAddressArp"
blo "108000,11800"
tm "WireNameMgr"
)
)
on &227
)
*470 (Wire
uid 19122,0
shape (OrthoPolyLine
uid 19123,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,8000,90000,8000"
pts [
"90000,8000"
"82000,8000"
]
)
start &169
es 0
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19129,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,6600,99000,8000"
st "ethReadAddress"
blo "87000,7800"
tm "WireNameMgr"
)
)
on &57
)
*471 (Wire
uid 19329,0
shape (OrthoPolyLine
uid 19330,0
va (VaSet
vasetType 3
)
xt "82000,134000,89250,134000"
pts [
"82000,134000"
"89250,134000"
]
)
end &258
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19336,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,132600,81500,134000"
st "enArp"
blo "77000,133800"
tm "WireNameMgr"
)
)
on &225
)
*472 (Wire
uid 19337,0
shape (OrthoPolyLine
uid 19338,0
va (VaSet
vasetType 3
)
xt "82000,126000,89250,126000"
pts [
"89250,126000"
"82000,126000"
]
)
start &261
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19344,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,124600,86100,126000"
st "ethDoneArp"
blo "77000,125800"
tm "WireNameMgr"
)
)
on &226
)
*473 (Wire
uid 19345,0
shape (OrthoPolyLine
uid 19346,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,120000,89250,120000"
pts [
"89250,120000"
"82000,120000"
]
)
start &262
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19352,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,118600,91100,120000"
st "ethReadAddressArp"
blo "77000,119800"
tm "WireNameMgr"
)
)
on &227
)
*474 (Wire
uid 19353,0
shape (OrthoPolyLine
uid 19354,0
va (VaSet
vasetType 3
)
xt "86000,138000,89250,138000"
pts [
"86000,138000"
"89250,138000"
]
)
end &265
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19360,0
va (VaSet
font "Verdana,12,0"
)
xt "85000,136600,89100,138000"
st "reset"
blo "85000,137800"
tm "WireNameMgr"
)
)
on &2
)
*475 (Wire
uid 19361,0
shape (OrthoPolyLine
uid 19362,0
va (VaSet
vasetType 3
)
xt "86000,136000,89250,136000"
pts [
"86000,136000"
"89250,136000"
]
)
end &257
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19368,0
va (VaSet
font "Verdana,12,0"
)
xt "85000,134600,88800,136000"
st "clock"
blo "85000,135800"
tm "WireNameMgr"
)
)
on &16
)
*476 (Wire
uid 19369,0
shape (OrthoPolyLine
uid 19370,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,120000,128250,120000"
pts [
"106750,120000"
"128250,120000"
]
)
start &259
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19376,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,118600,124300,120000"
st "ethWriteAddressArp"
blo "110000,119800"
tm "WireNameMgr"
)
)
on &254
)
*477 (Wire
uid 19377,0
shape (OrthoPolyLine
uid 19378,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,122000,128250,122000"
pts [
"106750,122000"
"128250,122000"
]
)
start &260
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19384,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,120600,122200,122000"
st "ethWriteDataArp"
blo "110000,121800"
tm "WireNameMgr"
)
)
on &255
)
*478 (Wire
uid 19385,0
shape (OrthoPolyLine
uid 19386,0
va (VaSet
vasetType 3
)
xt "106750,124000,128250,124000"
pts [
"106750,124000"
"128250,124000"
]
)
start &266
ss 0
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19392,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,122600,143900,124000"
st "ethSendFrameArp"
blo "131000,123800"
tm "WireNameMgr"
)
)
on &229
)
*479 (Wire
uid 19393,0
shape (OrthoPolyLine
uid 19394,0
va (VaSet
vasetType 3
)
xt "106750,126000,128250,126000"
pts [
"128250,126000"
"106750,126000"
]
)
end &263
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19400,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,124600,116800,126000"
st "ethReady"
blo "110000,125800"
tm "WireNameMgr"
)
)
on &65
)
*480 (Wire
uid 19401,0
shape (OrthoPolyLine
uid 19402,0
va (VaSet
vasetType 3
)
xt "106750,128000,128250,128000"
pts [
"106750,128000"
"128250,128000"
]
)
start &264
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19408,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,126600,119200,128000"
st "ethWriteArp"
blo "110000,127800"
tm "WireNameMgr"
)
)
on &228
)
*481 (Wire
uid 19790,0
shape (OrthoPolyLine
uid 19791,0
va (VaSet
vasetType 3
)
xt "86750,34000,109250,36000"
pts [
"86750,34000"
"100000,34000"
"100000,36000"
"109250,36000"
]
)
start &246
end &303
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19795,0
va (VaSet
font "Verdana,12,0"
)
xt "88750,32600,99150,34000"
st "macBroadcast"
blo "88750,33800"
tm "WireNameMgr"
)
)
on &250
)
*482 (Wire
uid 19854,0
shape (OrthoPolyLine
uid 19855,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,128000,89250,128000"
pts [
"82000,128000"
"89250,128000"
]
)
end &267
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19861,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,126600,86200,128000"
st "macAddress"
blo "77000,127800"
tm "WireNameMgr"
)
)
on &49
)
*483 (Wire
uid 19862,0
shape (OrthoPolyLine
uid 19863,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,122000,89250,122000"
pts [
"82000,122000"
"89250,122000"
]
)
end &268
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19869,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,120600,86900,122000"
st "ethReadData"
blo "77000,121800"
tm "WireNameMgr"
)
)
on &58
)
*484 (Wire
uid 19986,0
shape (OrthoPolyLine
uid 19987,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,130000,89250,130000"
pts [
"82000,130000"
"89250,130000"
]
)
end &269
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19993,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,128600,91000,130000"
st "ipAddress"
blo "84000,129800"
tm "WireNameMgr"
)
)
on &47
)
*485 (Wire
uid 20056,0
shape (OrthoPolyLine
uid 20057,0
va (VaSet
vasetType 3
)
xt "82000,124000,89250,124000"
pts [
"82000,124000"
"89250,124000"
]
)
end &270
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20063,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,122600,95600,124000"
st "newEthInFrame"
blo "84000,123800"
tm "WireNameMgr"
)
)
on &67
)
*486 (Wire
uid 20132,0
shape (OrthoPolyLine
uid 20133,0
va (VaSet
vasetType 3
)
xt "102000,66000,109250,66000"
pts [
"109250,66000"
"102000,66000"
]
)
start &117
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20137,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,64600,112600,66000"
st "ethSendFrameIpv4"
blo "99000,65800"
tm "WireNameMgr"
)
)
on &282
)
*487 (Wire
uid 20142,0
shape (OrthoPolyLine
uid 20143,0
va (VaSet
vasetType 3
)
xt "106750,132000,128000,132000"
pts [
"128000,132000"
"106750,132000"
]
)
end &271
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20149,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,130600,123600,132000"
st "ethSendFrameIpv4"
blo "110000,131800"
tm "WireNameMgr"
)
)
on &282
)
*488 (Wire
uid 20521,0
shape (OrthoPolyLine
uid 20522,0
va (VaSet
vasetType 3
)
xt "106750,134000,128000,134000"
pts [
"106750,134000"
"128000,134000"
]
)
start &272
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 20525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20526,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,132600,119100,134000"
st "arpSelected"
blo "110000,133800"
tm "WireNameMgr"
)
)
on &276
)
*489 (Wire
uid 20529,0
shape (OrthoPolyLine
uid 20530,0
va (VaSet
vasetType 3
)
xt "102000,68000,109250,68000"
pts [
"102000,68000"
"109250,68000"
]
)
end &118
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20534,0
va (VaSet
font "Verdana,12,0"
)
xt "107250,66600,117650,68000"
st "ethReadyIpv4"
blo "107250,67800"
tm "WireNameMgr"
)
)
on &277
)
*490 (Wire
uid 20539,0
shape (OrthoPolyLine
uid 20540,0
va (VaSet
vasetType 3
)
xt "102000,70000,109250,70000"
pts [
"109250,70000"
"102000,70000"
]
)
start &119
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20544,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,68600,109900,70000"
st "ethWriteIpv4"
blo "100000,69800"
tm "WireNameMgr"
)
)
on &278
)
*491 (Wire
uid 20549,0
shape (OrthoPolyLine
uid 20550,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102000,64000,109250,64000"
pts [
"109250,64000"
"102000,64000"
]
)
start &116
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20554,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,62600,111900,64000"
st "ethWriteDataIpv4"
blo "99000,63800"
tm "WireNameMgr"
)
)
on &279
)
*492 (Wire
uid 20559,0
shape (OrthoPolyLine
uid 20560,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102000,62000,109250,62000"
pts [
"109250,62000"
"102000,62000"
]
)
start &115
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20564,0
va (VaSet
font "Verdana,12,0"
)
xt "99250,60600,114250,62000"
st "ethWriteAddressIpv4"
blo "99250,61800"
tm "WireNameMgr"
)
)
on &280
)
*493 (Wire
uid 21541,0
shape (OrthoPolyLine
uid 21542,0
va (VaSet
vasetType 3
)
xt "201000,11000,214000,11000"
pts [
"201000,11000"
"214000,11000"
]
)
start &210
end &355
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21548,0
va (VaSet
font "Verdana,12,0"
)
xt "202000,9600,215500,11000"
st "udpChecksumError"
blo "202000,10800"
tm "WireNameMgr"
)
)
on &214
)
*494 (Wire
uid 22274,0
shape (OrthoPolyLine
uid 22275,0
va (VaSet
vasetType 3
)
xt "166750,78000,174000,78000"
pts [
"166750,78000"
"174000,78000"
]
)
start &324
end &328
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22279,0
va (VaSet
font "Verdana,12,0"
)
xt "168000,76600,179900,78000"
st "udpPortOutValid"
blo "168000,77800"
tm "WireNameMgr"
)
)
on &329
)
*495 (Wire
uid 22589,0
shape (OrthoPolyLine
uid 22590,0
va (VaSet
vasetType 3
)
xt "168750,42000,174000,42000"
pts [
"168750,42000"
"174000,42000"
]
)
start &348
end &352
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22594,0
va (VaSet
font "Verdana,12,0"
)
xt "169000,40600,179900,42000"
st "udpPortInValid"
blo "169000,41800"
tm "WireNameMgr"
)
)
on &356
)
*496 (Wire
uid 22817,0
shape (OrthoPolyLine
uid 22818,0
va (VaSet
vasetType 3
)
xt "3000,141000,3000,141000"
pts [
"3000,141000"
"3000,141000"
]
)
start &353
ss 0
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 22821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22822,0
ro 270
va (VaSet
)
xt "1000,138900,2000,141000"
st "reset"
blo "1800,141000"
tm "WireNameMgr"
)
)
on &2
)
*497 (Wire
uid 22826,0
shape (OrthoPolyLine
uid 22827,0
va (VaSet
vasetType 3
)
xt "3000,143000,3000,143000"
pts [
"3000,143000"
"3000,143000"
]
)
start &354
ss 0
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 22830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22831,0
ro 270
va (VaSet
)
xt "1000,140900,2000,143000"
st "clock"
blo "1800,143000"
tm "WireNameMgr"
)
)
on &16
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *498 (PackageList
uid 281,0
stg "VerticalLayoutStrategy"
textVec [
*499 (Text
uid 282,0
va (VaSet
font "Verdana,8,1"
)
xt "-9000,400,-2100,1400"
st "Package List"
blo "-9000,1200"
)
*500 (MLText
uid 283,0
va (VaSet
)
xt "-9000,1400,8500,5000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 284,0
stg "VerticalLayoutStrategy"
textVec [
*501 (Text
uid 285,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*502 (Text
uid 286,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*503 (MLText
uid 287,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*504 (Text
uid 288,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*505 (MLText
uid 289,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*506 (Text
uid 290,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*507 (MLText
uid 291,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1680,0,-43,1050"
viewArea "111660,-12500,211699,53033"
cachedDiagramExtent "-9000,0,285000,147400"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
lastUid 23480,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "300,900,4500,2100"
st "Panel0"
blo "300,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*508 (Text
va (VaSet
font "Verdana,12,0"
)
xt "2200,3500,8700,4900"
st "<library>"
blo "2200,4700"
tm "BdLibraryNameMgr"
)
*509 (Text
va (VaSet
font "Verdana,12,0"
)
xt "2200,4900,8000,6300"
st "<block>"
blo "2200,6100"
tm "BlkNameMgr"
)
*510 (Text
va (VaSet
font "Verdana,12,0"
)
xt "2200,6300,5500,7700"
st "U_0"
blo "2200,7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.bmp"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*511 (Text
va (VaSet
)
xt "550,3500,3950,4700"
st "Library"
blo "550,4500"
)
*512 (Text
va (VaSet
)
xt "550,4700,8150,5900"
st "MWComponent"
blo "550,5700"
)
*513 (Text
va (VaSet
)
xt "550,5900,2750,7100"
st "U_0"
blo "550,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*514 (Text
va (VaSet
font "Verdana,12,0"
)
xt "900,3500,6000,4900"
st "Library"
blo "900,4700"
tm "BdLibraryNameMgr"
)
*515 (Text
va (VaSet
font "Verdana,12,0"
)
xt "900,4900,11400,6300"
st "SaComponent"
blo "900,6100"
tm "CptNameMgr"
)
*516 (Text
va (VaSet
font "Verdana,12,0"
)
xt "900,6300,4200,7700"
st "U_0"
blo "900,7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Times New Roman,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.bmp"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*517 (Text
va (VaSet
font "Verdana,12,0"
)
xt "500,3500,5600,4900"
st "Library"
blo "500,4700"
)
*518 (Text
va (VaSet
font "Verdana,12,0"
)
xt "500,4900,12100,6300"
st "VhdlComponent"
blo "500,6100"
)
*519 (Text
va (VaSet
font "Verdana,12,0"
)
xt "500,6300,3800,7700"
st "U_0"
blo "500,7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Times New Roman,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*520 (Text
va (VaSet
font "Verdana,12,0"
)
xt "50,3500,5150,4900"
st "Library"
blo "50,4700"
)
*521 (Text
va (VaSet
font "Verdana,12,0"
)
xt "50,4900,13250,6300"
st "VerilogComponent"
blo "50,6100"
)
*522 (Text
va (VaSet
font "Verdana,12,0"
)
xt "50,6300,3350,7700"
st "U_0"
blo "50,7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Times New Roman,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*523 (Text
va (VaSet
font "Times New Roman,8,1"
)
xt "3150,4000,4750,5100"
st "eb1"
blo "3150,4900"
tm "HdlTextNameMgr"
)
*524 (Text
va (VaSet
font "Times New Roman,8,1"
)
xt "3150,5100,3950,6200"
st "1"
blo "3150,6000"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,-2000,-7000,-2000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Courier New,9,0"
)
xt "200,200,2700,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,12,0"
)
xt "-850,-700,850,700"
st "G"
blo "-850,500"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,3400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,4700,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*525 (Text
va (VaSet
font "Verdana,10,1"
)
xt "14100,20000,26700,21200"
st "Frame Declarations"
blo "14100,21000"
)
*526 (MLText
va (VaSet
)
xt "14100,21200,14100,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*527 (Text
va (VaSet
font "Verdana,10,1"
)
xt "14100,20000,26700,21200"
st "Frame Declarations"
blo "14100,21000"
)
*528 (MLText
va (VaSet
)
xt "14100,21200,14100,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-9000,6600,-2000,7600"
st "Declarations"
blo "-9000,7400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-9000,7600,-5600,8600"
st "Ports:"
blo "-9000,8400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-9000,47000,-4200,48000"
st "Pre User:"
blo "-9000,47800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,48000,16000,52800"
st "constant etherTypeBitNb : positive := 16;
constant ipProtocolBitNb : positive := 8;
constant checksumBitNb : positive := 16+1;

constant rxFifoDepth : positive := 8;
constant txFifoDepth : positive := 32;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-9000,52800,0,53800"
st "Diagram Signals:"
blo "-9000,53600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-9000,6600,-3000,7600"
st "Post User:"
blo "-9000,7400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-9000,6600,-9000,6600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 225,0
usingSuid 1
emptyRow *529 (LEmptyRow
)
uid 294,0
optionalChildren [
*530 (RefLabelRowHdr
)
*531 (TitleRowHdr
)
*532 (FilterRowHdr
)
*533 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*534 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*535 (GroupColHdr
tm "GroupColHdrMgr"
)
*536 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*537 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*538 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*539 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*540 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*541 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*542 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 5,0
)
)
uid 225,0
)
*543 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 27
suid 13,0
)
)
uid 243,0
)
*544 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 18,0
)
)
uid 406,0
)
*545 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 21
suid 53,0
)
)
uid 6264,0
)
*546 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 20
suid 54,0
)
)
uid 6266,0
)
*547 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 9
suid 55,0
)
)
uid 6268,0
)
*548 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 10
suid 56,0
)
)
uid 6270,0
)
*549 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 26
suid 62,0
)
)
uid 6573,0
)
*550 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 13
suid 63,0
)
)
uid 6575,0
)
*551 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 14
suid 64,0
)
)
uid 6577,0
)
*552 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_write"
t "std_ulogic"
o 28
suid 65,0
)
)
uid 6579,0
)
*553 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 18
suid 66,0
)
)
uid 7277,0
)
*554 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 19
suid 67,0
)
)
uid 7279,0
)
*555 (LeafLogPort
port (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 12
suid 68,0
)
)
uid 7281,0
)
*556 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 25
suid 69,0
)
)
uid 7283,0
)
*557 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 8
suid 70,0
)
)
uid 7285,0
)
*558 (LeafLogPort
port (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 11
suid 71,0
)
)
uid 7287,0
)
*559 (LeafLogPort
port (LogicalPort
decl (Decl
n "ipAddress"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 5
suid 72,0
)
)
uid 7811,0
)
*560 (LeafLogPort
port (LogicalPort
decl (Decl
n "macAddress"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 6
suid 73,0
)
)
uid 7813,0
)
*561 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sourceMacAddr"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 23
suid 75,0
)
)
uid 8194,0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "etherType"
t "std_ulogic_vector"
b "(etherTypeBitNb-1 DOWNTO 0)"
o 59
suid 76,0
)
)
uid 8196,0
)
*563 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethDone"
t "std_ulogic"
o 37
suid 87,0
)
)
uid 8854,0
)
*564 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethReadAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 41
suid 90,0
)
)
uid 8866,0
)
*565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethReadData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 44
suid 91,0
)
)
uid 8868,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipReadAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 71
suid 92,0
)
)
uid 8870,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 67
suid 93,0
)
)
uid 9041,0
)
*568 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sourceIPAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 22
suid 94,0
)
)
uid 9043,0
)
*569 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethPayloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 40
suid 97,0
)
)
uid 9047,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipPayloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 70
suid 98,0
)
)
uid 9049,0
)
*571 (LeafLogPort
port (LogicalPort
decl (Decl
n "destMacAddr"
t "std_ulogic_vector"
b "(macAddressBitNb-1 DOWNTO 0)"
o 3
suid 101,0
)
)
uid 9843,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethReady"
t "std_ulogic"
o 45
suid 105,0
)
)
uid 10313,0
)
*573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWrite"
t "std_ulogic"
o 50
suid 106,0
)
)
uid 10315,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "newEthInFrame"
t "std_ulogic"
o 78
suid 108,0
)
)
uid 10319,0
)
*575 (LeafLogPort
port (LogicalPort
decl (Decl
n "destIpAddr"
t "std_ulogic_vector"
b "(ipAddressBitNb-1 DOWNTO 0)"
o 2
suid 111,0
)
)
uid 10325,0
)
*576 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipWrite"
t "std_ulogic"
o 73
suid 115,0
)
)
uid 10333,0
)
*577 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sendIpFrame"
t "std_ulogic"
o 82
suid 118,0
)
)
uid 10578,0
)
*578 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipWriteAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 74
suid 119,0
)
)
uid 10957,0
)
*579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipWriteData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 75
suid 120,0
)
)
uid 10959,0
)
*580 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipReady"
t "std_ulogic"
o 72
suid 121,0
)
)
uid 10961,0
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "writeProtocol"
t "std_ulogic_vector"
b "(ipProtocolBitNb-1 DOWNTO 0)"
o 94
suid 122,0
)
)
uid 10963,0
)
*582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "readProtocol"
t "std_ulogic_vector"
b "(ipProtocolBitNb-1 DOWNTO 0)"
o 81
suid 123,0
)
)
uid 10965,0
)
*583 (LeafLogPort
port (LogicalPort
decl (Decl
n "destUdpPort"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 4
suid 127,0
)
)
uid 10973,0
)
*584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sendUdpFrame"
t "std_ulogic"
o 83
suid 128,0
)
)
uid 10975,0
)
*585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpReady"
t "std_ulogic"
o 90
suid 129,0
)
)
uid 10977,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpWrite"
t "std_ulogic"
o 91
suid 130,0
)
)
uid 10979,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpWriteAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 92
suid 131,0
)
)
uid 11345,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpWriteData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 93
suid 132,0
)
)
uid 11347,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifoDataOut"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 62
suid 139,0
)
)
uid 12459,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifoEmpty"
t "std_ulogic"
o 63
suid 140,0
)
)
uid 12461,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifoRead"
t "std_ulogic"
o 65
suid 141,0
)
)
uid 12463,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifoDataIn"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 61
suid 145,0
)
)
uid 12465,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifoFull"
t "std_ulogic"
o 64
suid 146,0
)
)
uid 12467,0
)
*594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifoWrite"
t "std_ulogic"
o 66
suid 147,0
)
)
uid 12469,0
)
*595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enIpv4"
t "std_ulogic"
o 35
suid 148,0
)
)
uid 13213,0
)
*596 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethDoneIpv4"
t "std_ulogic"
o 39
suid 151,0
)
)
uid 13217,0
)
*597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "newIpFrame"
t "std_ulogic"
o 79
suid 152,0
)
)
uid 13594,0
)
*598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipDone"
t "std_ulogic"
o 68
suid 153,0
)
)
uid 13596,0
)
*599 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sourceUdpPort"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 24
suid 157,0
)
)
uid 13604,0
)
*600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpPayloadLength"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 85
suid 159,0
)
)
uid 13606,0
)
*601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enUdp"
t "std_ulogic"
o 36
suid 160,0
)
)
uid 13765,0
)
*602 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ipDoneUdp"
t "std_ulogic"
o 69
suid 162,0
)
)
uid 13767,0
)
*603 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpReadAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 88
suid 163,0
)
)
uid 14001,0
)
*604 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpReadData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 89
suid 164,0
)
)
uid 14003,0
)
*605 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "newUdpFrame"
t "std_ulogic"
o 80
suid 165,0
)
)
uid 14005,0
)
*606 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpDone"
t "std_ulogic"
o 84
suid 166,0
)
)
uid 14007,0
)
*607 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpPseudoHeaderChecksum"
t "unsigned"
b "(checksumBitNb-1 DOWNTO 0)"
o 86
suid 169,0
)
)
uid 14704,0
)
*608 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "udpRead"
t "std_ulogic"
o 87
suid 170,0
)
)
uid 15968,0
)
*609 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "udpChecksumError"
t "std_ulogic"
o 29
suid 171,0
)
)
uid 16193,0
)
*610 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "isBroadcast"
t "std_ulogic"
o 16
suid 176,0
)
)
uid 16681,0
)
*611 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "isMulticast"
t "std_ulogic"
o 17
suid 177,0
)
)
uid 16683,0
)
*612 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "macMulticast"
t "std_ulogic"
o 77
suid 178,0
)
)
uid 17117,0
)
*613 (LeafLogPort
port (LogicalPort
decl (Decl
n "udpPortOut"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 15
suid 179,0
)
)
uid 17297,0
)
*614 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "udpPortIn"
t "std_ulogic_vector"
b "(udpPortBitNb-1 DOWNTO 0)"
o 30
suid 180,0
)
)
uid 17299,0
)
*615 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethReadAddressIpv4"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 43
suid 190,0
)
)
uid 19130,0
)
*616 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enArp"
t "std_ulogic"
o 34
suid 191,0
)
)
uid 19132,0
)
*617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethDoneArp"
t "std_ulogic"
o 38
suid 192,0
)
)
uid 19134,0
)
*618 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethReadAddressArp"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 42
suid 193,0
)
)
uid 19136,0
)
*619 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWriteArp"
t "std_ulogic"
o 54
suid 198,0
)
)
uid 19523,0
)
*620 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethSendFrameArp"
t "std_ulogic"
o 48
suid 199,0
)
)
uid 19525,0
)
*621 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "macBroadcast"
t "std_ulogic"
o 76
suid 201,0
)
)
uid 19798,0
)
*622 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "etherTypeOut"
t "std_ulogic_vector"
b "(etherTypeBitNb-1 DOWNTO 0)"
o 60
suid 205,0
)
)
uid 20224,0
)
*623 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWriteAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 51
suid 206,0
)
)
uid 20437,0
)
*624 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWriteData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 55
suid 207,0
)
)
uid 20439,0
)
*625 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWriteAddressArp"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 52
suid 208,0
)
)
uid 20441,0
)
*626 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWriteDataArp"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 56
suid 209,0
)
)
uid 20443,0
)
*627 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "arpSelected"
t "std_ulogic"
o 33
suid 210,0
)
)
uid 20569,0
)
*628 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethReadyIpv4"
t "std_ulogic"
o 46
suid 212,0
)
)
uid 20571,0
)
*629 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWriteIpv4"
t "std_ulogic"
o 58
suid 214,0
)
)
uid 20573,0
)
*630 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWriteDataIpv4"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 57
suid 216,0
)
)
uid 20575,0
)
*631 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethWriteAddressIpv4"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 53
suid 219,0
)
)
uid 20577,0
)
*632 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethSendFrame"
t "std_ulogic"
o 47
suid 220,0
)
)
uid 20583,0
)
*633 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ethSendFrameIpv4"
t "std_ulogic"
o 49
suid 221,0
)
)
uid 20585,0
)
*634 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "udpPortOutValid"
t "std_ulogic"
o 32
suid 223,0
)
)
uid 22288,0
)
*635 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "udpPortInValid"
t "std_ulogic"
o 31
suid 225,0
)
)
uid 23061,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 307,0
optionalChildren [
*636 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *637 (MRCItem
litem &529
pos 94
dimension 20
)
uid 309,0
optionalChildren [
*638 (MRCItem
litem &530
pos 0
dimension 20
uid 310,0
)
*639 (MRCItem
litem &531
pos 1
dimension 23
uid 311,0
)
*640 (MRCItem
litem &532
pos 2
hidden 1
dimension 20
uid 312,0
)
*641 (MRCItem
litem &542
pos 0
dimension 20
uid 226,0
)
*642 (MRCItem
litem &543
pos 8
dimension 20
uid 244,0
)
*643 (MRCItem
litem &544
pos 1
dimension 20
uid 405,0
)
*644 (MRCItem
litem &545
pos 2
dimension 20
uid 6263,0
)
*645 (MRCItem
litem &546
pos 3
dimension 20
uid 6265,0
)
*646 (MRCItem
litem &547
pos 4
dimension 20
uid 6267,0
)
*647 (MRCItem
litem &548
pos 5
dimension 20
uid 6269,0
)
*648 (MRCItem
litem &549
pos 7
dimension 20
uid 6572,0
)
*649 (MRCItem
litem &550
pos 6
dimension 20
uid 6574,0
)
*650 (MRCItem
litem &551
pos 10
dimension 20
uid 6576,0
)
*651 (MRCItem
litem &552
pos 9
dimension 20
uid 6578,0
)
*652 (MRCItem
litem &553
pos 11
dimension 20
uid 7276,0
)
*653 (MRCItem
litem &554
pos 12
dimension 20
uid 7278,0
)
*654 (MRCItem
litem &555
pos 13
dimension 20
uid 7280,0
)
*655 (MRCItem
litem &556
pos 14
dimension 20
uid 7282,0
)
*656 (MRCItem
litem &557
pos 15
dimension 20
uid 7284,0
)
*657 (MRCItem
litem &558
pos 16
dimension 20
uid 7286,0
)
*658 (MRCItem
litem &559
pos 17
dimension 20
uid 7810,0
)
*659 (MRCItem
litem &560
pos 18
dimension 20
uid 7812,0
)
*660 (MRCItem
litem &561
pos 19
dimension 20
uid 8195,0
)
*661 (MRCItem
litem &562
pos 32
dimension 20
uid 8197,0
)
*662 (MRCItem
litem &563
pos 33
dimension 20
uid 8855,0
)
*663 (MRCItem
litem &564
pos 34
dimension 20
uid 8867,0
)
*664 (MRCItem
litem &565
pos 35
dimension 20
uid 8869,0
)
*665 (MRCItem
litem &566
pos 36
dimension 20
uid 8871,0
)
*666 (MRCItem
litem &567
pos 37
dimension 20
uid 9042,0
)
*667 (MRCItem
litem &568
pos 20
dimension 20
uid 9044,0
)
*668 (MRCItem
litem &569
pos 38
dimension 20
uid 9048,0
)
*669 (MRCItem
litem &570
pos 39
dimension 20
uid 9050,0
)
*670 (MRCItem
litem &571
pos 21
dimension 20
uid 9844,0
)
*671 (MRCItem
litem &572
pos 40
dimension 20
uid 10314,0
)
*672 (MRCItem
litem &573
pos 41
dimension 20
uid 10316,0
)
*673 (MRCItem
litem &574
pos 42
dimension 20
uid 10320,0
)
*674 (MRCItem
litem &575
pos 22
dimension 20
uid 10326,0
)
*675 (MRCItem
litem &576
pos 43
dimension 20
uid 10334,0
)
*676 (MRCItem
litem &577
pos 44
dimension 20
uid 10579,0
)
*677 (MRCItem
litem &578
pos 45
dimension 20
uid 10958,0
)
*678 (MRCItem
litem &579
pos 46
dimension 20
uid 10960,0
)
*679 (MRCItem
litem &580
pos 47
dimension 20
uid 10962,0
)
*680 (MRCItem
litem &581
pos 48
dimension 20
uid 10964,0
)
*681 (MRCItem
litem &582
pos 49
dimension 20
uid 10966,0
)
*682 (MRCItem
litem &583
pos 24
dimension 20
uid 10974,0
)
*683 (MRCItem
litem &584
pos 50
dimension 20
uid 10976,0
)
*684 (MRCItem
litem &585
pos 51
dimension 20
uid 10978,0
)
*685 (MRCItem
litem &586
pos 52
dimension 20
uid 10980,0
)
*686 (MRCItem
litem &587
pos 53
dimension 20
uid 11346,0
)
*687 (MRCItem
litem &588
pos 54
dimension 20
uid 11348,0
)
*688 (MRCItem
litem &589
pos 55
dimension 20
uid 12460,0
)
*689 (MRCItem
litem &590
pos 56
dimension 20
uid 12462,0
)
*690 (MRCItem
litem &591
pos 57
dimension 20
uid 12464,0
)
*691 (MRCItem
litem &592
pos 58
dimension 20
uid 12466,0
)
*692 (MRCItem
litem &593
pos 59
dimension 20
uid 12468,0
)
*693 (MRCItem
litem &594
pos 60
dimension 20
uid 12470,0
)
*694 (MRCItem
litem &595
pos 61
dimension 20
uid 13214,0
)
*695 (MRCItem
litem &596
pos 62
dimension 20
uid 13218,0
)
*696 (MRCItem
litem &597
pos 63
dimension 20
uid 13595,0
)
*697 (MRCItem
litem &598
pos 64
dimension 20
uid 13597,0
)
*698 (MRCItem
litem &599
pos 23
dimension 20
uid 13605,0
)
*699 (MRCItem
litem &600
pos 65
dimension 20
uid 13607,0
)
*700 (MRCItem
litem &601
pos 66
dimension 20
uid 13766,0
)
*701 (MRCItem
litem &602
pos 67
dimension 20
uid 13768,0
)
*702 (MRCItem
litem &603
pos 68
dimension 20
uid 14002,0
)
*703 (MRCItem
litem &604
pos 69
dimension 20
uid 14004,0
)
*704 (MRCItem
litem &605
pos 70
dimension 20
uid 14006,0
)
*705 (MRCItem
litem &606
pos 71
dimension 20
uid 14008,0
)
*706 (MRCItem
litem &607
pos 72
dimension 20
uid 14705,0
)
*707 (MRCItem
litem &608
pos 73
dimension 20
uid 15969,0
)
*708 (MRCItem
litem &609
pos 25
dimension 20
uid 16194,0
)
*709 (MRCItem
litem &610
pos 26
dimension 20
uid 16682,0
)
*710 (MRCItem
litem &611
pos 27
dimension 20
uid 16684,0
)
*711 (MRCItem
litem &612
pos 74
dimension 20
uid 17118,0
)
*712 (MRCItem
litem &613
pos 28
dimension 20
uid 17298,0
)
*713 (MRCItem
litem &614
pos 29
dimension 20
uid 17300,0
)
*714 (MRCItem
litem &615
pos 75
dimension 20
uid 19131,0
)
*715 (MRCItem
litem &616
pos 76
dimension 20
uid 19133,0
)
*716 (MRCItem
litem &617
pos 77
dimension 20
uid 19135,0
)
*717 (MRCItem
litem &618
pos 78
dimension 20
uid 19137,0
)
*718 (MRCItem
litem &619
pos 79
dimension 20
uid 19524,0
)
*719 (MRCItem
litem &620
pos 80
dimension 20
uid 19526,0
)
*720 (MRCItem
litem &621
pos 81
dimension 20
uid 19799,0
)
*721 (MRCItem
litem &622
pos 82
dimension 20
uid 20225,0
)
*722 (MRCItem
litem &623
pos 83
dimension 20
uid 20438,0
)
*723 (MRCItem
litem &624
pos 84
dimension 20
uid 20440,0
)
*724 (MRCItem
litem &625
pos 85
dimension 20
uid 20442,0
)
*725 (MRCItem
litem &626
pos 86
dimension 20
uid 20444,0
)
*726 (MRCItem
litem &627
pos 87
dimension 20
uid 20570,0
)
*727 (MRCItem
litem &628
pos 88
dimension 20
uid 20572,0
)
*728 (MRCItem
litem &629
pos 89
dimension 20
uid 20574,0
)
*729 (MRCItem
litem &630
pos 90
dimension 20
uid 20576,0
)
*730 (MRCItem
litem &631
pos 91
dimension 20
uid 20578,0
)
*731 (MRCItem
litem &632
pos 92
dimension 20
uid 20584,0
)
*732 (MRCItem
litem &633
pos 93
dimension 20
uid 20586,0
)
*733 (MRCItem
litem &634
pos 30
dimension 20
uid 22289,0
)
*734 (MRCItem
litem &635
pos 31
dimension 20
uid 23062,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 313,0
optionalChildren [
*735 (MRCItem
litem &533
pos 0
dimension 20
uid 314,0
)
*736 (MRCItem
litem &535
pos 1
dimension 50
uid 315,0
)
*737 (MRCItem
litem &536
pos 2
dimension 100
uid 316,0
)
*738 (MRCItem
litem &537
pos 3
dimension 50
uid 317,0
)
*739 (MRCItem
litem &538
pos 4
dimension 100
uid 318,0
)
*740 (MRCItem
litem &539
pos 5
dimension 100
uid 319,0
)
*741 (MRCItem
litem &540
pos 6
dimension 50
uid 320,0
)
*742 (MRCItem
litem &541
pos 7
dimension 80
uid 321,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 308,0
vaOverrides [
]
)
]
)
uid 293,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *743 (LEmptyRow
)
uid 5079,0
optionalChildren [
*744 (RefLabelRowHdr
)
*745 (TitleRowHdr
)
*746 (FilterRowHdr
)
*747 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*748 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*749 (GroupColHdr
tm "GroupColHdrMgr"
)
*750 (NameColHdr
tm "GenericNameColHdrMgr"
)
*751 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*752 (InitColHdr
tm "GenericValueColHdrMgr"
)
*753 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*754 (EolColHdr
tm "GenericEolColHdrMgr"
)
*755 (LogGeneric
generic (GiElement
name "ramAddressBitNb"
type "positive"
value "10"
)
uid 5203,0
)
*756 (LogGeneric
generic (GiElement
name "ramDataBitNb"
type "positive"
value "16"
)
uid 5644,0
)
*757 (LogGeneric
generic (GiElement
name "fifoDataBitNb"
type "positive"
value "8"
)
uid 7553,0
)
*758 (LogGeneric
generic (GiElement
name "macAddressBitNb"
type "positive"
value "48"
)
uid 7744,0
)
*759 (LogGeneric
generic (GiElement
name "ipAddressBitNb"
type "positive"
value "32"
)
uid 7746,0
)
*760 (LogGeneric
generic (GiElement
name "udpPortBitNb"
type "positive"
value "16"
)
uid 11567,0
)
]
)
pdm (PhysicalDM
uid 5091,0
optionalChildren [
*761 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *762 (MRCItem
litem &743
pos 6
dimension 20
)
uid 5093,0
optionalChildren [
*763 (MRCItem
litem &744
pos 0
dimension 20
uid 5094,0
)
*764 (MRCItem
litem &745
pos 1
dimension 23
uid 5095,0
)
*765 (MRCItem
litem &746
pos 2
hidden 1
dimension 20
uid 5096,0
)
*766 (MRCItem
litem &755
pos 3
dimension 20
uid 5202,0
)
*767 (MRCItem
litem &756
pos 4
dimension 20
uid 5643,0
)
*768 (MRCItem
litem &757
pos 5
dimension 20
uid 7552,0
)
*769 (MRCItem
litem &758
pos 0
dimension 20
uid 7743,0
)
*770 (MRCItem
litem &759
pos 1
dimension 20
uid 7745,0
)
*771 (MRCItem
litem &760
pos 2
dimension 20
uid 11566,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5097,0
optionalChildren [
*772 (MRCItem
litem &747
pos 0
dimension 20
uid 5098,0
)
*773 (MRCItem
litem &749
pos 1
dimension 50
uid 5099,0
)
*774 (MRCItem
litem &750
pos 2
dimension 100
uid 5100,0
)
*775 (MRCItem
litem &751
pos 3
dimension 100
uid 5101,0
)
*776 (MRCItem
litem &752
pos 4
dimension 50
uid 5102,0
)
*777 (MRCItem
litem &753
pos 5
dimension 50
uid 5103,0
)
*778 (MRCItem
litem &754
pos 6
dimension 80
uid 5104,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 5092,0
vaOverrides [
]
)
]
)
uid 5078,0
type 1
)
activeModelName "BlockDiag"
)
