GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv'
Analyzing Verilog file 'D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv'
WARN  (EX2478) : Non-net output port 'state' cannot be initialized at declaration in SystemVerilog mode("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":11)
Analyzing Verilog file 'D:\Users\HUIP\Desktop\VGA_CardGame\src\gowin_rpll\video_pll.v'
Analyzing Verilog file 'D:\Users\HUIP\Desktop\VGA_CardGame\src\rgb_timing.sv'
Analyzing Verilog file 'D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv'
Undeclared symbol 'rgb_clk', assumed default net type 'wire'("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":26)
WARN  (EX3638) : 'rgb_clk' is already implicitly declared on line 26("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":30)
Undeclared symbol 'game_state', assumed default net type 'wire'("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":53)
Undeclared symbol 'card_show', assumed default net type 'wire'("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":54)
Undeclared symbol 'card_find', assumed default net type 'wire'("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":55)
Undeclared symbol 'card_select', assumed default net type 'wire'("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":56)
Undeclared symbol 'card_loc', assumed default net type 'wire'("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":57)
Undeclared symbol 'left_time', assumed default net type 'wire'("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":58)
WARN  (EX3638) : 'left_time' is already implicitly declared on line 58("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":82)
WARN  (EX3638) : 'card_find' is already implicitly declared on line 55("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":83)
WARN  (EX3638) : 'card_loc' is already implicitly declared on line 57("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":84)
WARN  (EX3638) : 'card_show' is already implicitly declared on line 54("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":85)
WARN  (EX3638) : 'card_select' is already implicitly declared on line 56("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":86)
WARN  (EX3638) : 'game_state' is already implicitly declared on line 53("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":87)
Analyzing Verilog file 'D:\Users\HUIP\Desktop\VGA_CardGame\src\uart_rx.v'
Compiling module 'top'("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":1)
Compiling module 'video_pll'("D:\Users\HUIP\Desktop\VGA_CardGame\src\gowin_rpll\video_pll.v":9)
Compiling module 'rgb_timing'("D:\Users\HUIP\Desktop\VGA_CardGame\src\rgb_timing.sv":1)
Compiling module 'display'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":1)
Extracting RAM for identifier 'rom_time'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":203)
Extracting RAM for identifier 'rom_state'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":208)
Extracting RAM for identifier 'rom_card0'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":215)
Extracting RAM for identifier 'rom_card1'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":219)
Extracting RAM for identifier 'rom_card2'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":223)
Extracting RAM for identifier 'rom_card3'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":227)
Extracting RAM for identifier 'rom_card4'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":231)
Extracting RAM for identifier 'rom_card5'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":235)
Extracting RAM for identifier 'rom_card6'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":239)
Extracting RAM for identifier 'rom_card7'("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":243)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":106)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":111)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":113)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":115)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("D:\Users\HUIP\Desktop\VGA_CardGame\src\display.sv":117)
Compiling module 'uart_rx(CLK_FRE=25,BAUD_RATE=9600)'("D:\Users\HUIP\Desktop\VGA_CardGame\src\uart_rx.v":1)
Compiling module 'game_ctrl'("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":25)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":31)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":84)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":86)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":90)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("D:\Users\HUIP\Desktop\VGA_CardGame\src\game_ctrl.sv":92)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0206) : Instance "rpll_inst" 's parameter "DEVICE" value invalid("D:\Users\HUIP\Desktop\VGA_CardGame\src\gowin_rpll\video_pll.v":38)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input ble_rx is unused("D:\Users\HUIP\Desktop\VGA_CardGame\src\top.sv":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Users\HUIP\Desktop\VGA_CardGame\impl\gwsynthesis\VGA_CardGame.vg" completed
[100%] Generate report file "D:\Users\HUIP\Desktop\VGA_CardGame\impl\gwsynthesis\VGA_CardGame_syn.rpt.html" completed
GowinSynthesis finish
