// Seed: 107395096
module module_0;
  reg id_1, id_3;
  always_latch id_1 <= id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  uwire id_4 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_3 <= id_3;
  wire id_6;
  assign id_1[-1] = id_2;
  module_0 modCall_1 ();
endmodule
