

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Thu Apr 20 16:55:31 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_3b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   15|   15|        10|          2|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    445|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     84|
|Register         |        -|      -|     419|      5|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     419|    534|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sbkb_U1  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U2  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_191_p2                  |     +    |      0|  0|   2|           1|           2|
    |indvar_flatten_next_fu_185_p2  |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_347_p2                  |     +    |      0|  0|   2|           1|           2|
    |tmp_8_fu_295_p2                |     +    |      0|  0|   3|           2|           3|
    |tmp_9_fu_306_p2                |     +    |      0|  0|   4|           4|           4|
    |exitcond_flatten_fu_179_p2     |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_197_p2             |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_217_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_3_fu_284_p2                |   icmp   |      0|  0|   1|           2|           1|
    |tmp_mid1_fu_211_p2             |   icmp   |      0|  0|   1|           2|           1|
    |tmp_5_fu_270_p2                |    or    |      0|  0|   3|           3|           1|
    |a_row_0_1_fu_381_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_374_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_1_fu_312_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_2_fu_319_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_3_fu_326_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_4_fu_333_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_1_fu_387_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_2_fu_394_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_3_fu_401_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_4_fu_408_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_load_0_phi_fu_340_p3    |  select  |      0|  0|  32|           1|          32|
    |b_copy_load_1_phi_fu_420_p3    |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_203_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_1_mid2_v_fu_231_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_fu_223_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 445|          72|         443|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  32|          3|   32|         96|
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter4       |   1|          2|    1|          2|
    |b_Addr_A_orig                 |  32|          3|   32|         96|
    |c_WEN_A                       |   4|          2|    4|          8|
    |i_phi_fu_161_p4               |   2|          2|    2|          4|
    |i_reg_157                     |   2|          2|    2|          4|
    |indvar_flatten_phi_fu_150_p4  |   3|          2|    3|          6|
    |indvar_flatten_reg_146        |   3|          2|    3|          6|
    |j_phi_fu_172_p4               |   2|          2|    2|          4|
    |j_reg_168                     |   2|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         27|   84|        235|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_70              |  32|   0|   32|          0|
    |a_row_0_reg_563              |  32|   0|   32|          0|
    |a_row_1_1_reg_588            |  32|   0|   32|          0|
    |a_row_1_2_fu_74              |  32|   0|   32|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |b_copy_0_1_5_fu_82           |  32|   0|   32|          0|
    |b_copy_0_1_fu_78             |  32|   0|   32|          0|
    |b_copy_1_1_5_fu_90           |  32|   0|   32|          0|
    |b_copy_1_1_fu_86             |  32|   0|   32|          0|
    |b_copy_load_0_phi_reg_578    |  32|   0|   32|          0|
    |b_copy_load_1_phi_reg_598    |  32|   0|   32|          0|
    |exitcond_flatten_reg_496     |   1|   0|    1|          0|
    |i_reg_157                    |   2|   0|    2|          0|
    |indvar_flatten_next_reg_500  |   3|   0|    3|          0|
    |indvar_flatten_reg_146       |   3|   0|    3|          0|
    |j_1_reg_583                  |   2|   0|    2|          0|
    |j_mid2_reg_505               |   2|   0|    2|          0|
    |j_reg_168                    |   2|   0|    2|          0|
    |tmp_1_mid2_v_reg_521         |   2|   0|    2|          0|
    |tmp_1_reg_526                |   2|   0|    3|          1|
    |tmp_2_1_reg_608              |  32|   0|   32|          0|
    |tmp_3_reg_557                |   1|   0|    1|          0|
    |tmp_9_reg_573                |   4|   0|    4|          0|
    |tmp_mid2_reg_513             |   1|   0|    1|          0|
    |tmp_reg_542                  |   1|   0|    1|          0|
    |tmp_s_reg_603                |  32|   0|   32|          0|
    |exitcond_flatten_reg_496     |   0|   1|    1|          0|
    |tmp_9_reg_573                |   0|   4|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 419|   5|  425|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 2, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_row_0_2 (4)  [1/1] 0.00ns
:0  %a_row_0_2 = alloca i32

ST_1: a_row_1_2 (5)  [1/1] 0.00ns
:1  %a_row_1_2 = alloca i32

ST_1: b_copy_0_1 (6)  [1/1] 0.00ns
:2  %b_copy_0_1 = alloca i32

ST_1: b_copy_0_1_5 (7)  [1/1] 0.00ns
:3  %b_copy_0_1_5 = alloca i32

ST_1: b_copy_1_1 (8)  [1/1] 0.00ns
:4  %b_copy_1_1 = alloca i32

ST_1: b_copy_1_1_5 (9)  [1/1] 0.00ns
:5  %b_copy_1_1_5 = alloca i32

ST_1: StgValue_19 (10)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a) nounwind, !map !7

ST_1: StgValue_20 (11)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b) nounwind, !map !13

ST_1: StgValue_21 (12)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %c) nounwind, !map !17

ST_1: StgValue_22 (13)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matmul_hw_str) nounwind

ST_1: StgValue_23 (14)  [1/1] 0.00ns  loc: matmul.c:6
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_24 (15)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %a, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_25 (16)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %a, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_26 (17)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %b, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_27 (18)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %b, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_28 (19)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %c, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_29 (20)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_30 (21)  [1/1] 1.57ns  loc: matmul.c:23
:17  br label %.preheader7


 <State 2>: 5.30ns
ST_2: indvar_flatten (23)  [1/1] 0.00ns
.preheader7:0  %indvar_flatten = phi i3 [ 0, %0 ], [ %indvar_flatten_next, %.preheader7.preheader ]

ST_2: i (24)  [1/1] 0.00ns  loc: matmul.c:48
.preheader7:1  %i = phi i2 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader7.preheader ]

ST_2: j (25)  [1/1] 0.00ns
.preheader7:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.preheader7.preheader ]

ST_2: exitcond_flatten (26)  [1/1] 1.94ns
.preheader7:3  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_2: indvar_flatten_next (27)  [1/1] 0.75ns
.preheader7:4  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_2: StgValue_36 (28)  [1/1] 0.00ns
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

ST_2: i_1 (36)  [1/1] 0.75ns  loc: matmul.c:23
.preheader7.preheader:6  %i_1 = add i2 1, %i

ST_2: exitcond (39)  [1/1] 1.54ns  loc: matmul.c:25
.preheader7.preheader:9  %exitcond = icmp eq i2 %j, -2

ST_2: j_mid2 (40)  [1/1] 1.37ns  loc: matmul.c:25
.preheader7.preheader:10  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

ST_2: tmp_mid1 (41)  [1/1] 1.54ns  loc: matmul.c:38
.preheader7.preheader:11  %tmp_mid1 = icmp eq i2 %i_1, 0

ST_2: tmp1 (42)  [1/1] 1.54ns  loc: matmul.c:38
.preheader7.preheader:12  %tmp1 = icmp eq i2 %i, 0

ST_2: tmp_mid2 (43)  [1/1] 1.37ns  loc: matmul.c:38
.preheader7.preheader:13  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp1

ST_2: tmp_1_mid2_v (44)  [1/1] 1.37ns  loc: matmul.c:48
.preheader7.preheader:14  %tmp_1_mid2_v = select i1 %exitcond, i2 %i_1, i2 %i

ST_2: tmp_1 (45)  [1/1] 0.00ns  loc: matmul.c:48
.preheader7.preheader:15  %tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_1_mid2_v, i1 false)

ST_2: tmp_4 (46)  [1/1] 0.00ns  loc: matmul.c:34
.preheader7.preheader:16  %tmp_4 = zext i3 %tmp_1 to i64

ST_2: a_addr (48)  [1/1] 0.00ns  loc: matmul.c:34
.preheader7.preheader:18  %a_addr = getelementptr [4 x i32]* %a, i64 0, i64 %tmp_4

ST_2: a_row_0 (56)  [2/2] 2.39ns  loc: matmul.c:34
.preheader7.preheader:26  %a_row_0 = load i32* %a_addr, align 4

ST_2: tmp_6 (60)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:30  %tmp_6 = zext i2 %j_mid2 to i64

ST_2: b_addr (63)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:33  %b_addr = getelementptr [4 x i32]* %b, i64 0, i64 %tmp_6

ST_2: b_copy_0_0 (70)  [2/2] 2.39ns  loc: matmul.c:40
.preheader7.preheader:40  %b_copy_0_0 = load i32* %b_addr, align 4

ST_2: tmp (71)  [1/1] 0.00ns  loc: matmul.c:25
.preheader7.preheader:41  %tmp = trunc i2 %j_mid2 to i1


 <State 3>: 5.13ns
ST_3: b_copy_0_1_load (32)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:2  %b_copy_0_1_load = load i32* %b_copy_0_1

ST_3: b_copy_0_1_5_load (33)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:3  %b_copy_0_1_5_load = load i32* %b_copy_0_1_5

ST_3: tmp_4_cast (47)  [1/1] 0.00ns  loc: matmul.c:34
.preheader7.preheader:17  %tmp_4_cast = zext i3 %tmp_1 to i4

ST_3: tmp_5 (49)  [1/1] 0.00ns  loc: matmul.c:48
.preheader7.preheader:19  %tmp_5 = or i3 %tmp_1, 1

ST_3: tmp_7 (50)  [1/1] 0.00ns  loc: matmul.c:34
.preheader7.preheader:20  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %tmp_5)

ST_3: a_addr_1 (51)  [1/1] 0.00ns  loc: matmul.c:34
.preheader7.preheader:21  %a_addr_1 = getelementptr [4 x i32]* %a, i64 0, i64 %tmp_7

ST_3: tmp_3 (55)  [1/1] 1.54ns  loc: matmul.c:32
.preheader7.preheader:25  %tmp_3 = icmp eq i2 %j_mid2, 0

ST_3: a_row_0 (56)  [1/2] 2.39ns  loc: matmul.c:34
.preheader7.preheader:26  %a_row_0 = load i32* %a_addr, align 4

ST_3: a_row_1 (57)  [2/2] 2.39ns  loc: matmul.c:34
.preheader7.preheader:27  %a_row_1 = load i32* %a_addr_1, align 4

ST_3: tmp_6_cast5 (61)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:31  %tmp_6_cast5 = zext i2 %j_mid2 to i4

ST_3: tmp_6_cast (62)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:32  %tmp_6_cast = zext i2 %j_mid2 to i3

ST_3: tmp_8 (64)  [1/1] 0.75ns  loc: matmul.c:40
.preheader7.preheader:34  %tmp_8 = add i3 2, %tmp_6_cast

ST_3: tmp_8_cast (65)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:35  %tmp_8_cast = zext i3 %tmp_8 to i64

ST_3: b_addr_1 (66)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:36  %b_addr_1 = getelementptr [4 x i32]* %b, i64 0, i64 %tmp_8_cast

ST_3: tmp_9 (67)  [1/1] 0.75ns  loc: matmul.c:48
.preheader7.preheader:37  %tmp_9 = add i4 %tmp_4_cast, %tmp_6_cast5

ST_3: b_copy_0_0 (70)  [1/2] 2.39ns  loc: matmul.c:40
.preheader7.preheader:40  %b_copy_0_0 = load i32* %b_addr, align 4

ST_3: b_copy_0_1_1 (72)  [1/1] 0.00ns  loc: matmul.c:40 (grouped into LUT with out node b_copy_0_1_3)
.preheader7.preheader:42  %b_copy_0_1_1 = select i1 %tmp, i32 %b_copy_0_0, i32 %b_copy_0_1_5_load

ST_3: b_copy_0_1_2 (73)  [1/1] 0.00ns  loc: matmul.c:40 (grouped into LUT with out node b_copy_0_1_4)
.preheader7.preheader:43  %b_copy_0_1_2 = select i1 %tmp, i32 %b_copy_0_1_load, i32 %b_copy_0_0

ST_3: b_copy_1_0 (74)  [2/2] 2.39ns  loc: matmul.c:40
.preheader7.preheader:44  %b_copy_1_0 = load i32* %b_addr_1, align 4

ST_3: b_copy_0_1_3 (79)  [1/1] 1.37ns  loc: matmul.c:38 (out node of the LUT)
.preheader7.preheader:49  %b_copy_0_1_3 = select i1 %tmp_mid2, i32 %b_copy_0_1_1, i32 %b_copy_0_1_5_load

ST_3: b_copy_0_1_4 (80)  [1/1] 1.37ns  loc: matmul.c:38 (out node of the LUT)
.preheader7.preheader:50  %b_copy_0_1_4 = select i1 %tmp_mid2, i32 %b_copy_0_1_2, i32 %b_copy_0_1_load

ST_3: b_copy_load_0_phi (81)  [1/1] 1.37ns  loc: matmul.c:45
.preheader7.preheader:51  %b_copy_load_0_phi = select i1 %tmp, i32 %b_copy_0_1_3, i32 %b_copy_0_1_4

ST_3: j_1 (88)  [1/1] 0.75ns  loc: matmul.c:25
.preheader7.preheader:58  %j_1 = add i2 1, %j_mid2

ST_3: StgValue_75 (91)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:61  store i32 %b_copy_0_1_3, i32* %b_copy_0_1_5

ST_3: StgValue_76 (92)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:62  store i32 %b_copy_0_1_4, i32* %b_copy_0_1


 <State 4>: 8.05ns
ST_4: a_row_0_2_load (30)  [1/1] 0.00ns
.preheader7.preheader:0  %a_row_0_2_load = load i32* %a_row_0_2

ST_4: a_row_1_2_load (31)  [1/1] 0.00ns
.preheader7.preheader:1  %a_row_1_2_load = load i32* %a_row_1_2

ST_4: b_copy_1_1_load (34)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:4  %b_copy_1_1_load = load i32* %b_copy_1_1

ST_4: b_copy_1_1_5_load (35)  [1/1] 0.00ns  loc: matmul.c:40
.preheader7.preheader:5  %b_copy_1_1_5_load = load i32* %b_copy_1_1_5

ST_4: a_row_1 (57)  [1/2] 2.39ns  loc: matmul.c:34
.preheader7.preheader:27  %a_row_1 = load i32* %a_addr_1, align 4

ST_4: a_row_1_1 (58)  [1/1] 1.37ns  loc: matmul.c:32
.preheader7.preheader:28  %a_row_1_1 = select i1 %tmp_3, i32 %a_row_1, i32 %a_row_1_2_load

ST_4: a_row_0_1 (59)  [1/1] 1.37ns  loc: matmul.c:32
.preheader7.preheader:29  %a_row_0_1 = select i1 %tmp_3, i32 %a_row_0, i32 %a_row_0_2_load

ST_4: b_copy_1_0 (74)  [1/2] 2.39ns  loc: matmul.c:40
.preheader7.preheader:44  %b_copy_1_0 = load i32* %b_addr_1, align 4

ST_4: b_copy_1_1_1 (75)  [1/1] 0.00ns  loc: matmul.c:40 (grouped into LUT with out node b_copy_1_1_3)
.preheader7.preheader:45  %b_copy_1_1_1 = select i1 %tmp, i32 %b_copy_1_0, i32 %b_copy_1_1_5_load

ST_4: b_copy_1_1_2 (76)  [1/1] 0.00ns  loc: matmul.c:40 (grouped into LUT with out node b_copy_1_1_4)
.preheader7.preheader:46  %b_copy_1_1_2 = select i1 %tmp, i32 %b_copy_1_1_load, i32 %b_copy_1_0

ST_4: b_copy_1_1_3 (77)  [1/1] 1.37ns  loc: matmul.c:38 (out node of the LUT)
.preheader7.preheader:47  %b_copy_1_1_3 = select i1 %tmp_mid2, i32 %b_copy_1_1_1, i32 %b_copy_1_1_5_load

ST_4: b_copy_1_1_4 (78)  [1/1] 1.37ns  loc: matmul.c:38 (out node of the LUT)
.preheader7.preheader:48  %b_copy_1_1_4 = select i1 %tmp_mid2, i32 %b_copy_1_1_2, i32 %b_copy_1_1_load

ST_4: tmp_s (82)  [6/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:52  %tmp_s = mul nsw i32 %b_copy_load_0_phi, %a_row_0_1

ST_4: b_copy_load_1_phi (83)  [1/1] 1.37ns  loc: matmul.c:45
.preheader7.preheader:53  %b_copy_load_1_phi = select i1 %tmp, i32 %b_copy_1_1_3, i32 %b_copy_1_1_4

ST_4: StgValue_91 (89)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:59  store i32 %b_copy_1_1_3, i32* %b_copy_1_1_5

ST_4: StgValue_92 (90)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:60  store i32 %b_copy_1_1_4, i32* %b_copy_1_1

ST_4: StgValue_93 (93)  [1/1] 0.00ns  loc: matmul.c:32
.preheader7.preheader:63  store i32 %a_row_1_1, i32* %a_row_1_2

ST_4: StgValue_94 (94)  [1/1] 0.00ns  loc: matmul.c:32
.preheader7.preheader:64  store i32 %a_row_0_1, i32* %a_row_0_2


 <State 5>: 6.68ns
ST_5: tmp_s (82)  [5/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:52  %tmp_s = mul nsw i32 %b_copy_load_0_phi, %a_row_0_1

ST_5: tmp_2_1 (84)  [6/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:54  %tmp_2_1 = mul nsw i32 %b_copy_load_1_phi, %a_row_1_1


 <State 6>: 6.68ns
ST_6: tmp_s (82)  [4/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:52  %tmp_s = mul nsw i32 %b_copy_load_0_phi, %a_row_0_1

ST_6: tmp_2_1 (84)  [5/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:54  %tmp_2_1 = mul nsw i32 %b_copy_load_1_phi, %a_row_1_1


 <State 7>: 6.68ns
ST_7: tmp_s (82)  [3/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:52  %tmp_s = mul nsw i32 %b_copy_load_0_phi, %a_row_0_1

ST_7: tmp_2_1 (84)  [4/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:54  %tmp_2_1 = mul nsw i32 %b_copy_load_1_phi, %a_row_1_1


 <State 8>: 6.68ns
ST_8: tmp_s (82)  [2/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:52  %tmp_s = mul nsw i32 %b_copy_load_0_phi, %a_row_0_1

ST_8: tmp_2_1 (84)  [3/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:54  %tmp_2_1 = mul nsw i32 %b_copy_load_1_phi, %a_row_1_1


 <State 9>: 6.68ns
ST_9: tmp_s (82)  [1/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:52  %tmp_s = mul nsw i32 %b_copy_load_0_phi, %a_row_0_1

ST_9: tmp_2_1 (84)  [2/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:54  %tmp_2_1 = mul nsw i32 %b_copy_load_1_phi, %a_row_1_1


 <State 10>: 6.68ns
ST_10: tmp_2_1 (84)  [1/6] 6.68ns  loc: matmul.c:45
.preheader7.preheader:54  %tmp_2_1 = mul nsw i32 %b_copy_load_1_phi, %a_row_1_1


 <State 11>: 4.78ns
ST_11: StgValue_106 (37)  [1/1] 0.00ns
.preheader7.preheader:7  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

ST_11: empty (38)  [1/1] 0.00ns
.preheader7.preheader:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_11: StgValue_108 (52)  [1/1] 0.00ns  loc: matmul.c:25
.preheader7.preheader:22  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_11: tmp_2 (53)  [1/1] 0.00ns  loc: matmul.c:25
.preheader7.preheader:23  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

ST_11: StgValue_110 (54)  [1/1] 0.00ns  loc: matmul.c:27
.preheader7.preheader:24  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: tmp_9_cast (68)  [1/1] 0.00ns  loc: matmul.c:48
.preheader7.preheader:38  %tmp_9_cast = zext i4 %tmp_9 to i64

ST_11: c_addr (69)  [1/1] 0.00ns  loc: matmul.c:48
.preheader7.preheader:39  %c_addr = getelementptr [4 x i32]* %c, i64 0, i64 %tmp_9_cast

ST_11: tmp_5_1 (85)  [1/1] 2.39ns  loc: matmul.c:45
.preheader7.preheader:55  %tmp_5_1 = add nsw i32 %tmp_2_1, %tmp_s

ST_11: StgValue_114 (86)  [1/1] 2.39ns  loc: matmul.c:48
.preheader7.preheader:56  store i32 %tmp_5_1, i32* %c_addr, align 4

ST_11: empty_3 (87)  [1/1] 0.00ns  loc: matmul.c:49
.preheader7.preheader:57  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_11: StgValue_116 (95)  [1/1] 0.00ns  loc: matmul.c:25
.preheader7.preheader:65  br label %.preheader7


 <State 12>: 0.00ns
ST_12: StgValue_117 (97)  [1/1] 0.00ns  loc: matmul.c:51
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row_0_2           (alloca           ) [ 0011111111110]
a_row_1_2           (alloca           ) [ 0011111111110]
b_copy_0_1          (alloca           ) [ 0011111111110]
b_copy_0_1_5        (alloca           ) [ 0011111111110]
b_copy_1_1          (alloca           ) [ 0011111111110]
b_copy_1_1_5        (alloca           ) [ 0011111111110]
StgValue_19         (specbitsmap      ) [ 0000000000000]
StgValue_20         (specbitsmap      ) [ 0000000000000]
StgValue_21         (specbitsmap      ) [ 0000000000000]
StgValue_22         (spectopmodule    ) [ 0000000000000]
StgValue_23         (specinterface    ) [ 0000000000000]
StgValue_24         (specinterface    ) [ 0000000000000]
StgValue_25         (specmemcore      ) [ 0000000000000]
StgValue_26         (specinterface    ) [ 0000000000000]
StgValue_27         (specmemcore      ) [ 0000000000000]
StgValue_28         (specinterface    ) [ 0000000000000]
StgValue_29         (specmemcore      ) [ 0000000000000]
StgValue_30         (br               ) [ 0111111111110]
indvar_flatten      (phi              ) [ 0010000000000]
i                   (phi              ) [ 0010000000000]
j                   (phi              ) [ 0010000000000]
exitcond_flatten    (icmp             ) [ 0011111111110]
indvar_flatten_next (add              ) [ 0111111111110]
StgValue_36         (br               ) [ 0000000000000]
i_1                 (add              ) [ 0000000000000]
exitcond            (icmp             ) [ 0000000000000]
j_mid2              (select           ) [ 0001000000000]
tmp_mid1            (icmp             ) [ 0000000000000]
tmp1                (icmp             ) [ 0000000000000]
tmp_mid2            (select           ) [ 0011100000000]
tmp_1_mid2_v        (select           ) [ 0111111111110]
tmp_1               (bitconcatenate   ) [ 0001000000000]
tmp_4               (zext             ) [ 0000000000000]
a_addr              (getelementptr    ) [ 0001000000000]
tmp_6               (zext             ) [ 0000000000000]
b_addr              (getelementptr    ) [ 0001000000000]
tmp                 (trunc            ) [ 0011100000000]
b_copy_0_1_load     (load             ) [ 0000000000000]
b_copy_0_1_5_load   (load             ) [ 0000000000000]
tmp_4_cast          (zext             ) [ 0000000000000]
tmp_5               (or               ) [ 0000000000000]
tmp_7               (bitconcatenate   ) [ 0000000000000]
a_addr_1            (getelementptr    ) [ 0010100000000]
tmp_3               (icmp             ) [ 0010100000000]
a_row_0             (load             ) [ 0010100000000]
tmp_6_cast5         (zext             ) [ 0000000000000]
tmp_6_cast          (zext             ) [ 0000000000000]
tmp_8               (add              ) [ 0000000000000]
tmp_8_cast          (zext             ) [ 0000000000000]
b_addr_1            (getelementptr    ) [ 0010100000000]
tmp_9               (add              ) [ 0011111111110]
b_copy_0_0          (load             ) [ 0000000000000]
b_copy_0_1_1        (select           ) [ 0000000000000]
b_copy_0_1_2        (select           ) [ 0000000000000]
b_copy_0_1_3        (select           ) [ 0000000000000]
b_copy_0_1_4        (select           ) [ 0000000000000]
b_copy_load_0_phi   (select           ) [ 0011111111000]
j_1                 (add              ) [ 0111111111110]
StgValue_75         (store            ) [ 0000000000000]
StgValue_76         (store            ) [ 0000000000000]
a_row_0_2_load      (load             ) [ 0000000000000]
a_row_1_2_load      (load             ) [ 0000000000000]
b_copy_1_1_load     (load             ) [ 0000000000000]
b_copy_1_1_5_load   (load             ) [ 0000000000000]
a_row_1             (load             ) [ 0000000000000]
a_row_1_1           (select           ) [ 0011011111100]
a_row_0_1           (select           ) [ 0011011111000]
b_copy_1_0          (load             ) [ 0000000000000]
b_copy_1_1_1        (select           ) [ 0000000000000]
b_copy_1_1_2        (select           ) [ 0000000000000]
b_copy_1_1_3        (select           ) [ 0000000000000]
b_copy_1_1_4        (select           ) [ 0000000000000]
b_copy_load_1_phi   (select           ) [ 0011011111100]
StgValue_91         (store            ) [ 0000000000000]
StgValue_92         (store            ) [ 0000000000000]
StgValue_93         (store            ) [ 0000000000000]
StgValue_94         (store            ) [ 0000000000000]
tmp_s               (mul              ) [ 0011000000110]
tmp_2_1             (mul              ) [ 0001000000010]
StgValue_106        (specloopname     ) [ 0000000000000]
empty               (speclooptripcount) [ 0000000000000]
StgValue_108        (specloopname     ) [ 0000000000000]
tmp_2               (specregionbegin  ) [ 0000000000000]
StgValue_110        (specpipeline     ) [ 0000000000000]
tmp_9_cast          (zext             ) [ 0000000000000]
c_addr              (getelementptr    ) [ 0000000000000]
tmp_5_1             (add              ) [ 0000000000000]
StgValue_114        (store            ) [ 0000000000000]
empty_3             (specregionend    ) [ 0000000000000]
StgValue_116        (br               ) [ 0111111111110]
StgValue_117        (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_hw_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_col_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="a_row_0_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_0_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_row_1_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_copy_0_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_copy_0_1_5_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_1_5/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_copy_1_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="b_copy_1_1_5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_1_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0/2 a_row_1/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="2" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_0/2 b_copy_1_0/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="c_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/11 "/>
</bind>
</comp>

<comp id="141" class="1004" name="StgValue_114_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/11 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvar_flatten_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="1"/>
<pin id="148" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="j_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="1"/>
<pin id="170" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="2" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond_flatten_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten_next_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="exitcond_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="2" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_mid2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="0" index="2" bw="2" slack="0"/>
<pin id="207" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_mid1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="2" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_mid2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_1_mid2_v_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="0" index="2" bw="2" slack="0"/>
<pin id="235" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2_v/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="b_copy_0_1_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_1_load/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="b_copy_0_1_5_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_1_5_load/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_4_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="0" index="1" bw="2" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_6_cast5_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast5/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_6_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="1"/>
<pin id="294" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_8_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="b_copy_0_1_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_1_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="b_copy_0_1_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="32" slack="0"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_1_2/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="b_copy_0_1_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_1_3/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="b_copy_0_1_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_1_4/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="b_copy_load_0_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_load_0_phi/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="j_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="1"/>
<pin id="350" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="StgValue_75_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="2"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="StgValue_76_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="2"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="a_row_0_2_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="3"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0_2_load/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="a_row_1_2_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="3"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_2_load/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="b_copy_1_1_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="3"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_1_load/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="b_copy_1_1_5_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="3"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_1_5_load/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="a_row_1_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_1_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="a_row_0_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_0_1/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="b_copy_1_1_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="2"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="32" slack="0"/>
<pin id="391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_1_1/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="b_copy_1_1_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="2"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="32" slack="0"/>
<pin id="398" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_1_2/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="b_copy_1_1_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="2"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_1_3/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="b_copy_1_1_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="2"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_1_4/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="b_copy_load_1_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="2"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_load_1_phi/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="StgValue_91_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="3"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="StgValue_92_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="3"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="StgValue_93_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="3"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_94_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="3"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_1/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_9_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="8"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_5_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="0" index="1" bw="32" slack="2"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_1/11 "/>
</bind>
</comp>

<comp id="460" class="1005" name="a_row_0_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="3"/>
<pin id="462" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_0_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="a_row_1_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="3"/>
<pin id="468" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_1_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="b_copy_0_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2"/>
<pin id="474" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="b_copy_0_1_5_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2"/>
<pin id="480" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_1_5 "/>
</bind>
</comp>

<comp id="484" class="1005" name="b_copy_1_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="3"/>
<pin id="486" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="b_copy_1_1_5_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="3"/>
<pin id="492" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_1_5 "/>
</bind>
</comp>

<comp id="496" class="1005" name="exitcond_flatten_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="500" class="1005" name="indvar_flatten_next_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="505" class="1005" name="j_mid2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="1"/>
<pin id="507" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_mid2_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_1_mid2_v_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1_mid2_v "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="1"/>
<pin id="528" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="a_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="1"/>
<pin id="534" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="b_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="1"/>
<pin id="539" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="552" class="1005" name="a_addr_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="1"/>
<pin id="554" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="a_row_0_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0 "/>
</bind>
</comp>

<comp id="568" class="1005" name="b_addr_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="1"/>
<pin id="570" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_9_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="8"/>
<pin id="575" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="578" class="1005" name="b_copy_load_0_phi_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_load_0_phi "/>
</bind>
</comp>

<comp id="583" class="1005" name="j_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="1"/>
<pin id="585" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="a_row_1_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_1_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="a_row_0_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="b_copy_load_1_phi_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_copy_load_1_phi "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_s_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="2"/>
<pin id="605" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_2_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="150" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="150" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="161" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="172" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="172" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="191" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="161" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="197" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="211" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="217" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="197" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="191" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="161" pin="4"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="231" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="255"><net_src comp="203" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="260"><net_src comp="203" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="270" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="310"><net_src comp="267" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="289" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="113" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="264" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="261" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="113" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="312" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="264" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="319" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="261" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="326" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="333" pin="3"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="326" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="333" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="379"><net_src comp="101" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="365" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="362" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="113" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="371" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="368" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="113" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="387" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="371" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="394" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="368" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="381" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="401" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="408" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="401" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="408" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="374" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="381" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="459"><net_src comp="455" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="463"><net_src comp="70" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="469"><net_src comp="74" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="475"><net_src comp="78" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="481"><net_src comp="82" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="487"><net_src comp="86" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="493"><net_src comp="90" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="499"><net_src comp="179" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="185" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="508"><net_src comp="203" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="516"><net_src comp="223" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="524"><net_src comp="231" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="529"><net_src comp="239" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="535"><net_src comp="94" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="540"><net_src comp="106" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="545"><net_src comp="257" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="555"><net_src comp="118" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="560"><net_src comp="284" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="566"><net_src comp="101" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="571"><net_src comp="126" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="576"><net_src comp="306" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="581"><net_src comp="340" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="586"><net_src comp="347" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="591"><net_src comp="374" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="596"><net_src comp="381" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="601"><net_src comp="420" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="606"><net_src comp="415" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="611"><net_src comp="447" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="455" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {11 }
 - Input state : 
	Port: matmul_hw : a | {2 3 4 }
	Port: matmul_hw : b | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_36 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid1 : 2
		tmp1 : 1
		tmp_mid2 : 3
		tmp_1_mid2_v : 2
		tmp_1 : 3
		tmp_4 : 4
		a_addr : 5
		a_row_0 : 6
		tmp_6 : 3
		b_addr : 4
		b_copy_0_0 : 5
		tmp : 3
	State 3
		a_addr_1 : 1
		a_row_1 : 2
		tmp_8 : 1
		tmp_8_cast : 2
		b_addr_1 : 3
		tmp_9 : 1
		b_copy_0_1_1 : 1
		b_copy_0_1_2 : 1
		b_copy_1_0 : 4
		b_copy_0_1_3 : 2
		b_copy_0_1_4 : 2
		b_copy_load_0_phi : 3
		StgValue_75 : 3
		StgValue_76 : 3
	State 4
		a_row_1_1 : 1
		a_row_0_1 : 1
		b_copy_1_1_1 : 1
		b_copy_1_1_2 : 1
		b_copy_1_1_3 : 2
		b_copy_1_1_4 : 2
		tmp_s : 2
		b_copy_load_1_phi : 3
		StgValue_91 : 3
		StgValue_92 : 3
		StgValue_93 : 2
		StgValue_94 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		c_addr : 1
		StgValue_114 : 2
		empty_3 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        j_mid2_fu_203       |    0    |    0    |    2    |
|          |       tmp_mid2_fu_223      |    0    |    0    |    1    |
|          |     tmp_1_mid2_v_fu_231    |    0    |    0    |    2    |
|          |     b_copy_0_1_1_fu_312    |    0    |    0    |    32   |
|          |     b_copy_0_1_2_fu_319    |    0    |    0    |    32   |
|          |     b_copy_0_1_3_fu_326    |    0    |    0    |    32   |
|          |     b_copy_0_1_4_fu_333    |    0    |    0    |    32   |
|  select  |  b_copy_load_0_phi_fu_340  |    0    |    0    |    32   |
|          |      a_row_1_1_fu_374      |    0    |    0    |    32   |
|          |      a_row_0_1_fu_381      |    0    |    0    |    32   |
|          |     b_copy_1_1_1_fu_387    |    0    |    0    |    32   |
|          |     b_copy_1_1_2_fu_394    |    0    |    0    |    32   |
|          |     b_copy_1_1_3_fu_401    |    0    |    0    |    32   |
|          |     b_copy_1_1_4_fu_408    |    0    |    0    |    32   |
|          |  b_copy_load_1_phi_fu_420  |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_185 |    0    |    0    |    3    |
|          |         i_1_fu_191         |    0    |    0    |    2    |
|    add   |        tmp_8_fu_295        |    0    |    0    |    3    |
|          |        tmp_9_fu_306        |    0    |    0    |    3    |
|          |         j_1_fu_347         |    0    |    0    |    2    |
|          |       tmp_5_1_fu_455       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_415         |    4    |    0    |    0    |
|          |         grp_fu_447         |    4    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_179  |    0    |    0    |    2    |
|          |       exitcond_fu_197      |    0    |    0    |    1    |
|   icmp   |       tmp_mid1_fu_211      |    0    |    0    |    1    |
|          |         tmp1_fu_217        |    0    |    0    |    1    |
|          |        tmp_3_fu_284        |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_1_fu_239        |    0    |    0    |    0    |
|          |        tmp_7_fu_275        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_247        |    0    |    0    |    0    |
|          |        tmp_6_fu_252        |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_267     |    0    |    0    |    0    |
|   zext   |     tmp_6_cast5_fu_289     |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_292     |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_301     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_451     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_257         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |        tmp_5_fu_270        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |    0    |   440   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      a_addr_1_reg_552     |    2   |
|       a_addr_reg_532      |    2   |
|     a_row_0_1_reg_593     |   32   |
|     a_row_0_2_reg_460     |   32   |
|      a_row_0_reg_563      |   32   |
|     a_row_1_1_reg_588     |   32   |
|     a_row_1_2_reg_466     |   32   |
|      b_addr_1_reg_568     |    2   |
|       b_addr_reg_537      |    2   |
|    b_copy_0_1_5_reg_478   |   32   |
|     b_copy_0_1_reg_472    |   32   |
|    b_copy_1_1_5_reg_490   |   32   |
|     b_copy_1_1_reg_484    |   32   |
| b_copy_load_0_phi_reg_578 |   32   |
| b_copy_load_1_phi_reg_598 |   32   |
|  exitcond_flatten_reg_496 |    1   |
|         i_reg_157         |    2   |
|indvar_flatten_next_reg_500|    3   |
|   indvar_flatten_reg_146  |    3   |
|        j_1_reg_583        |    2   |
|       j_mid2_reg_505      |    2   |
|         j_reg_168         |    2   |
|    tmp_1_mid2_v_reg_521   |    2   |
|       tmp_1_reg_526       |    3   |
|      tmp_2_1_reg_608      |   32   |
|       tmp_3_reg_557       |    1   |
|       tmp_9_reg_573       |    4   |
|      tmp_mid2_reg_513     |    1   |
|        tmp_reg_542        |    1   |
|       tmp_s_reg_603       |   32   |
+---------------------------+--------+
|           Total           |   451  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   4  |   2  |    8   ||    2    |
| grp_access_fu_113 |  p0  |   4  |   2  |    8   ||    2    |
|     grp_fu_415    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  4.713  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   440  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   36   |
|  Register |    -   |    -   |   451  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   451  |   476  |
+-----------+--------+--------+--------+--------+
