Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: my_reg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "my_reg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "my_reg"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : my_reg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/msp72/GitHub/ECEC-302-Projects/cascadingRegister/my_reg.vhd" in Library work.
Entity <my_reg> compiled.
Entity <my_reg> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <my_reg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <my_reg> in library <work> (Architecture <behavioral>).
Entity <my_reg> analyzed. Unit <my_reg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <my_reg>.
    Related source file is "C:/Users/msp72/GitHub/ECEC-302-Projects/cascadingRegister/my_reg.vhd".
    Found finite state machine <FSM_0> for signal <next_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | ck                        (rising_edge)        |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ck1>.
    Found 4-bit register for signal <temp1>.
    Found 4-bit register for signal <temp2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
Unit <my_reg> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 1
 4-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <next_state/FSM> on signal <next_state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 ready     | 00
 one_en    | 01
 not_ready | 10
-----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <my_reg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block my_reg, actual ratio is 0.
FlipFlop temp1_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop temp1_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop temp1_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop temp1_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <my_reg> :
	Found 2-bit shift register for signal <temp2_0>.
	Found 2-bit shift register for signal <temp2_1>.
	Found 2-bit shift register for signal <temp2_2>.
	Found 2-bit shift register for signal <temp2_3>.
Unit <my_reg> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : my_reg.ngr
Top Level Output File Name         : my_reg
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      LUT2                        : 1
# FlipFlops/Latches                : 11
#      FD                          : 1
#      FDE                         : 8
#      FDR                         : 1
#      FDSE                        : 1
# Shift Registers                  : 4
#      SRL16E                      : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 7
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        4  out of    960     0%  
 Number of Slice Flip Flops:              7  out of   1920     0%  
 Number of 4 input LUTs:                  5  out of   1920     0%  
    Number used as logic:                 1
    Number used as Shift registers:       4
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     83    19%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck                                 | BUFGP                  | 3     |
ck1                                | NONE(temp1_3_1)        | 12    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.014ns (Maximum Frequency: 249.128MHz)
   Minimum input arrival time before clock: 2.825ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck'
  Clock period: 2.213ns (frequency: 451.875MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.213ns (Levels of Logic = 1)
  Source:            next_state_FSM_FFd2 (FF)
  Destination:       next_state_FSM_FFd2 (FF)
  Source Clock:      ck rising
  Destination Clock: ck rising

  Data Path: next_state_FSM_FFd2 to next_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.610  next_state_FSM_FFd2 (next_state_FSM_FFd2)
     LUT2:I1->O            1   0.704   0.000  next_state_FSM_FFd2-In11 (next_state_FSM_FFd2-In1)
     FDR:D                     0.308          next_state_FSM_FFd2
    ----------------------------------------
    Total                      2.213ns (1.603ns logic, 0.610ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck1'
  Clock period: 4.014ns (frequency: 249.128MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.014ns (Levels of Logic = 0)
  Source:            Mshreg_temp2_0 (FF)
  Destination:       temp2_0 (FF)
  Source Clock:      ck1 rising
  Destination Clock: ck1 rising

  Data Path: Mshreg_temp2_0 to temp2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.706   0.000  Mshreg_temp2_0 (Mshreg_temp2_0)
     FDE:D                     0.308          temp2_0
    ----------------------------------------
    Total                      4.014ns (4.014ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 2)
  Source:            A (PAD)
  Destination:       next_state_FSM_FFd2 (FF)
  Destination Clock: ck rising

  Data Path: A to next_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  A_IBUF (A_IBUF)
     LUT2:I0->O            1   0.704   0.000  next_state_FSM_FFd2-In11 (next_state_FSM_FFd2-In1)
     FDR:D                     0.308          next_state_FSM_FFd2
    ----------------------------------------
    Total                      2.825ns (2.230ns logic, 0.595ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.734ns (Levels of Logic = 1)
  Source:            en (PAD)
  Destination:       temp1_3_1 (FF)
  Destination Clock: ck1 rising

  Data Path: en to temp1_3_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   0.961  en_IBUF (en_IBUF)
     FDE:CE                    0.555          temp1_3_1
    ----------------------------------------
    Total                      2.734ns (1.773ns logic, 0.961ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            temp1_3_1 (FF)
  Destination:       Z1<3> (PAD)
  Source Clock:      ck1 rising

  Data Path: temp1_3_1 to Z1<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  temp1_3_1 (temp1_3_1)
     OBUF:I->O                 3.272          Z1_3_OBUF (Z1<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.65 secs
 
--> 

Total memory usage is 256828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

