// Seed: 1235078397
module module_0 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5
);
  supply1 id_7 = id_0;
endmodule
module module_1 (
    input supply1 id_0
    , id_8,
    output tri1 id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    output wor id_5,
    input wand id_6
);
  supply1 id_9 = ~id_8;
  assign id_1 = 1'h0;
  wor id_10;
  module_0(
      id_6, id_5, id_4, id_6, id_4, id_0
  );
  wire id_11;
  assign id_8 = 1;
  id_12(
      .id_0((id_1 | id_4)),
      .id_1(id_10 == id_9),
      .id_2(1),
      .id_3(1'd0),
      .id_4(1),
      .id_5(id_10),
      .id_6(1),
      .id_7()
  );
  assign id_8 = 1;
endmodule
